FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Niknafs, M
   Eles, P
   Peng, ZB
AF Niknafs, Mina
   Eles, Petru
   Peng, Zebo
TI Runtime Resource Management with Multiple-Step-Ahead Workload Prediction
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Heterogeneous architecture; multiple-step-ahead prediction; resource
   management
AB Modern embedded platforms need sophisticated resource managers to utilize their heterogeneous computational resources efficiently. Furthermore, such platforms are subject to fluctuating workloads that are unforeseeable at design time. Predicting the incoming workload could enhance the efficiency of resource management in this situation. But is that the case? And, if so, how substantial is this improvement? Does multiple-step-ahead prediction of the workload contribute to this improvement? How precise must the prediction be to improve decisions rather than cause harm? By proposing a prediction-based resource manager that aims at meeting task deadlines while minimizing energy usage, and by conducting extensive tests, we attempt to provide answers to the aforementioned questions.
C1 [Niknafs, Mina; Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
C3 Linkoping University
RP Niknafs, M (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
EM mina@liu.se; petru.eles@liu.se; zebo.peng@liu.se
OI Eles, Petru/0000-0001-8621-3346
FU Swedish Foundation for Strategic Research (SSF) [FUS21-0033]
FX The Swedish Foundation for Strategic Research (SSF) provided support for
   this project, Adaptive Software for the heTerogeneous
   Edge-Cloud-Continuum (ASTECC; project no. FUS21-0033).
CR Ahmed W., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P365
   Bahrami F, 2022, IEEE T EMERG TOP COM, V10, P1166, DOI 10.1109/TETC.2021.3072286
   Castrillon J, 2012, DES AUT CON, P1262
   Chen Der-San, 2011, APPL INTEGER PROGRAM
   Cochran R, 2010, DES AUT CON, P62
   Cortez E, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P153, DOI 10.1145/3132747.3132772
   Das A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544392
   Das A, 2014, FUTURE GENER COMP SY, V30, P216, DOI 10.1016/j.future.2013.06.016
   Emeretlis Andreas, 2016, P 11 INT C PRACTICE, P477
   Filieri A, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P13, DOI 10.1145/2786805.2786833
   Glass Michael, 2014, DES AUT TEST EUROPE, P1
   Goens A., 2017, P 20 INT WORKSH SOFT, P11
   Gregg Chris, 2011, PROCEEIDNGS THEWORKS
   Gupta M, 2021, J SUPERCOMPUT, V77, P9308, DOI 10.1007/s11227-021-03650-6
   Gupta S, 2022, MICROPROCESS MICROSY, V92, DOI 10.1016/j.micpro.2022.104544
   Gurobi Optimization LLC, 2023, Gurobi optimizer reference manual
   Harrell FE, 2015, SPRINGER SER STAT, P181, DOI 10.1007/978-3-319-19425-7_9
   Heafield K., 2011, P 6 WORKSH STAT MACH, P187
   Huang K, 2019, IEEE T COMPUT AID D, V38, P1744, DOI 10.1109/TCAD.2018.2859400
   Hyndman Rob J., 2018, Forecasting: principles and practice
   Jiménez VJ, 2009, LECT NOTES COMPUT SC, V5409, P19
   Juan Yi, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P547, DOI 10.1109/ISVLSI.2014.40
   Jurasfky Daniel, 2018, SPEECH LANGUAGE PROC
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Leva A, 2018, IEEE T CONTR SYST T, V26, P535, DOI 10.1109/TCST.2017.2675841
   Liu N, 2017, INT CON DISTR COMP S, P372, DOI 10.1109/ICDCS.2017.123
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   Massari G, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P26, DOI 10.1109/SAMOS.2014.6893191
   Niknafs M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317902
   Niknafs M, 2017, 2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC)
   Niknafs M, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P524, DOI 10.1109/DSD.2017.42
   Pathania A, 2017, IEEE T COMPUT AID D, V36, P1054, DOI 10.1109/TCAD.2016.2618880
   Pelcat M, 2009, DES AUT TEST EUROPE, P1552
   Quan W, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P655, DOI 10.1109/DSD.2014.46
   Reiss C., 2011, Technical report
   Rouxel B, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126496
   Roy SK, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3462776
   Sheikh SZ, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3291387
   Singh A. K., 2013, DES AUT CON, P1
   Singh AK, 2016, IEEE T COMPUT AID D, V35, P72, DOI 10.1109/TCAD.2015.2446938
   Venkataramani V, 2019, LECT NOTES COMPUT SC, V11733, P127, DOI 10.1007/978-3-030-27562-4_9
   Wang CF, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON GRANULAR COMPUTING (GRC), P320, DOI 10.1109/GRC.2014.6982857
   Wang H, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2891409
   Xu J, 2017, IEEE T COGN COMMUN, V3, P361, DOI 10.1109/TCCN.2017.2725277
   Yao XX, 2013, 2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), P259, DOI 10.1109/PDCAT.2013.47
NR 45
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 71
DI 10.1145/3605213
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300012
OA Bronze
DA 2024-07-18
ER

PT J
AU Liang, TL
   Wang, L
   Shi, SB
   Glossner, J
   Zhang, XT
AF Liang, Tailin
   Wang, Lei
   Shi, Shaobo
   Glossner, John
   Zhang, Xiaotong
TI TCX: A RISC Style Tensor Computing Extension and a Programmable Tensor
   Processor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural network accelerator; convolutional neural network; ASIC design;
   Tensor Processor
ID DEEP NEURAL-NETWORKS; ACCELERATOR; ARCHITECTURE; CONVOLUTION
AB Neural network processors and accelerators are domain-specific architectures deployed to solve the high computational requirements of deep learning algorithms. This article proposes a new instruction set extension for tensor computing, TCX, using Reduced Instruction Set Computer (RISC) instructions enhanced with variable length tensor extensions. It features a multi-dimensional register file, dimension registers, and fully generic tensor instructions. It can be seamlessly integrated into existing RISC Instruction Set Architectures and provides software compatibility for scalable hardware implementations. We present a tensor accelerator implementation of the tensor extensions using an out-of-order RISC microarchitecture. The tensor accelerator is scalable in computation units from several hundred to tens of thousands. An optimized register renaming mechanism is described that allows for many physical tensor registers without requiring architectural support for large tensor register names. We describe new tensor load and store instructions that reduce bandwidth requirements using tensor dimension registers. Implementations may balance data bandwidth and computation utilization for different types of tensor computations such as element-wise, depthwise, and matrix-multiplication. We characterize the computation precision of tensor operations to balance area, generality, and accuracy loss for several well-known neural networks. The TCX processor runs at 1 GHz and sustains 8.2 Tera operations per second using a 4,096 multiply-accumulate compute unit. It consumes 12.8 mm(2) while dissipating 0.46W/TOPs in TSMC 28-nm technology.
C1 [Liang, Tailin; Wang, Lei; Shi, Shaobo; Glossner, John; Zhang, Xiaotong] Univ Sci & Technol Beijing, 30 Xueyuan Rd, Beijing, Peoples R China.
   [Liang, Tailin; Shi, Shaobo] Hua Xia Gen Processor Technol, 3 Suzhou St, Beijing, Peoples R China.
   [Glossner, John] Gen Processor Technol, New York, NY USA.
C3 University of Science & Technology Beijing
RP Zhang, XT (corresponding author), Univ Sci & Technol Beijing, 30 Xueyuan Rd, Beijing, Peoples R China.
EM tailin.liang@xs.ustb.edu.cn; wanglei@ustb.edu.cn; sbshi@hxgpt.com;
   jglossner@ustb.edu.cn; zxt@ies.ustb.edu.cn
FU National Natural Science Foundation of China [61971031, 61671056];
   Scientific and Technological Innovation Foundation of Shunde Graduate
   School, USTB [06500093, BK19AF007, BK20BF009]; interdisciplinary
   research project of USTB [FRF-IDRY-19-019]; Fundamental Research Funds
   for the Central Universities [FRF-GF-19-018B]; Foshan Higher Education
   Foundation [BKBS202203]; MAGICOM Platform of Beijing Advanced Innovation
   Center for Materials Genome Engineering
FX This work is partly supported by National Natural Science Foundation of
   China (No. 61971031, No. 61671056), Scientific and Technological
   Innovation Foundation of Shunde Graduate School, USTB (06500093,
   BK19AF007, BK20BF009), and interdisciplinary research project of USTB
   (FRF-IDRY-19-019), the Fundamental Research Funds for the Central
   Universities (FRF-GF-19-018B), Foshan Higher Education Foundation
   (BKBS202203). And the computing work is partly supported by MAGICOM
   Platform of Beijing Advanced Innovation Center for Materials Genome
   Engineering.
CR Andri R, 2018, IEEE T COMPUT AID D, V37, P48, DOI 10.1109/TCAD.2017.2682138
   Ardakani A, 2018, IEEE T CIRCUITS-I, V65, P1349, DOI 10.1109/TCSI.2017.2757036
   Chang KW, 2020, IEEE T CIRCUITS-I, V67, P145, DOI 10.1109/TCSI.2019.2942529
   Chen T., 2014, ACM Sigplan Notices, Vvol 49, P269, DOI DOI 10.1145/2541940.2541967
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen X, 2017, IEEE IJCNN, P2494, DOI 10.1109/IJCNN.2017.7966159
   Chen YR, 2020, ENGINEERING-PRC, V6, P264, DOI 10.1016/j.eng.2020.01.007
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2016, COMMUN ACM, V59, P105, DOI 10.1145/2996864
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Du L, 2018, IEEE T CIRCUITS-I, V65, P198, DOI 10.1109/TCSI.2017.2735490
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Glossner J, 2015, 2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), P1407, DOI 10.1109/GlobalSIP.2015.7418430
   Jo J, 2018, IEEE T CIRCUITS-I, V65, P4196, DOI 10.1109/TCSI.2018.2840092
   Jo J, 2018, IEEE J SOLID-ST CIRC, V53, P605, DOI 10.1109/JSSC.2017.2764045
   Ju Y., 2022, 2022 IEEE INT SOLIDS, V65, P1, DOI DOI 10.1109/ISSCC42614.2022.9731757
   Liang TL, 2021, NEUROCOMPUTING, V461, P370, DOI 10.1016/j.neucom.2021.07.045
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Liu SL, 2016, CONF PROC INT SYMP C, P393, DOI 10.1109/ISCA.2016.42
   MayanMoudgill C. John, 2018, Patent, Patent No. [9,959,246, 9959246]
   Moreau T, 2019, IEEE MICRO, V39, P8, DOI 10.1109/MM.2019.2928962
   Moudgill M, 2020, INT CONF WIRE COMMUN, P636, DOI 10.1109/WCSP49889.2020.9299736
   Qin HT, 2020, PROC CVPR IEEE, P2247, DOI 10.1109/CVPR42600.2020.00232
   Reuther A, 2020, IEEE HIGH PERF EXTR, DOI 10.1109/hpec43674.2020.9286149
   Stephens N, 2017, IEEE MICRO, V37, P26, DOI 10.1109/MM.2017.35
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   Wang Hsiangkai, RISC 5 VECTOR EXTENS
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Xue CX, 2020, ISSCC DIG TECH PAP I, P244, DOI 10.1109/isscc19947.2020.9063078
   Yoo I, 2015, IEEE T CIRCUITS-I, V62, P2920, DOI 10.1109/TCSI.2015.2495722
NR 33
TC 1
Z9 1
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 47
DI 10.1145/3568310
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400008
DA 2024-07-18
ER

PT J
AU Inci, A
   Virupaksha, S
   Jain, A
   Chin, TW
   Thallam, V
   Ding, RZ
   Marculescu, D
AF Inci, Ahmet
   Virupaksha, Siri
   Jain, Aman
   Chin, Ting-Wu
   Thallam, Venkata
   Ding, Ruizhou
   Marculescu, Diana
TI QUIDAM: A Framework for Quantization-aware DNN Accelerator and Model
   Co-Exploration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; hardware accelerators; model compression;
   quantization; design space exploration
AB As the machine learning and systems communities strive to achieve higher energy efficiency through custom deep neural network (DNN) accelerators, varied precision or quantization levels, and model compression techniques, there is a need for design space exploration frameworks that incorporate quantization-aware processing elements into the accelerator design space while having accurate and fast power, performance, and area models. In this work, we present QUIDAM, a highly parameterized quantization-aware DNN accelerator and model co-exploration framework. Our framework can facilitate future research on design space exploration of DNN accelerators for various design choices such as bit precision, processing element type, scratchpad sizes of processing elements, global buffer size, number of total processing elements, and DNN configurations. Our results show that different bit precisions and processing element types lead to significant differences in terms of performance per area and energy. Specifically, our framework identifies a wide range of design points where performance per area and energy varies more than 5x and 35x, respectively. With the proposed framework, we show that lightweight processing elements achieve on par accuracy results and up to 5.7x more performance per area and energy improvement when compared to the best 16-bit integer quantization-based implementation. Finally, due to the efficiency of the pre-characterized power, performance, and area models, QUIDAM can speed up the design exploration process by three to four orders of magnitude as it removes the need for expensive synthesis and characterization of each design.
C1 [Inci, Ahmet; Virupaksha, Siri; Jain, Aman; Chin, Ting-Wu; Thallam, Venkata; Ding, Ruizhou; Marculescu, Diana] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
   [Marculescu, Diana] Univ Texas Austin, 110 Inner Campus Dr, Austin, TX 78705 USA.
C3 Carnegie Mellon University; University of Texas System; University of
   Texas Austin
RP Inci, A (corresponding author), Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM sgarudan@alumni.cmu.edu; amanj@alumni.cmu.edu; tingwuc@alumni.cmu.edu;
   vthallam@alumni.cmu.edu; rding@alumni.cmu.edu; dianam@utexas.edu
RI Chin, Ting-Wu/AAL-4790-2020; Marculescu, Diana/Q-4925-2019
OI Marculescu, Diana/0000-0002-5734-4221; Thallam, Venkata
   Vivek/0000-0001-7894-4667
FU NSF CCF Grant [1815899]; NSF CSR Grant [1815780]
FX This research was supported in part by NSF CCF Grant No. 1815899 and NSF
   CSR Grant No. 1815780.
CR Aly MMS, 2015, COMPUTER, V48, P24, DOI 10.1109/MC.2015.376
   Cai E., 2017, ASIAN C MACHINE LEAR
   Chattopadhyay S, 2020, Arxiv, DOI arXiv:2006.13601
   Chen YH, 2017, IEEE MICRO, V37, P12, DOI 10.1109/MM.2017.54
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chin TW, 2020, PROC CVPR IEEE, P1515, DOI 10.1109/CVPR42600.2020.00159
   Devlin J., 2018, BERT PRE TRAINING DE
   Ding RZ, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3270689
   Ding RZ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P35, DOI 10.1145/3060403.3060465
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Gupta Suyog, 2020, arXiv
   Han  S., 2015, ARXIV151000149
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   HasanGenc Seah Kim, 2021, 58 ANN DESIGN AUTOMA
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   Inci A., 2020, arXiv
   Inci A, 2022, IEEE T COMPUT AID D, V41, P3426, DOI 10.1109/TCAD.2021.3127148
   Inci Ahmet, 2022, ARXIV
   Inci Ahmet, 2021, 12 NONVOLATILE MEMOR
   Inci Ahmet, 2018, ARCHITECTURES SYSTEM
   Inci Ahmet., Qappa: Quantization-aware power, performance, and area modeling of dnn accelerators
   Inci AF, 2020, DES AUT TEST EUROPE, P1295, DOI 10.23919/DATE48585.2020.9116263
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jang JW, 2021, CONF PROC INT SYMP C, P15, DOI 10.1109/ISCA52012.2021.00011
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Li L, 2020, PR MACH LEARN RES, V115, P367
   Li Y., 2020, INT C LEARNING REPRE
   Marculescu D, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243479
   Mingxing Tan, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10778, DOI 10.1109/CVPR42600.2020.01079
   Mosteller F., 1968, HDB SOCIAL PSYCHOL
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Qi Hang, 2017, PALEO PERFORMANCE MO
   Samajdar Ananda, 2018, arXiv, DOI DOI 10.48550/ARXIV.1811.02883
   Sarangi S., 2021, 2021 IEEE ISCAS, P1
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Simonyan K., 2014, CORR
   Stine J. E., 2007, 2007 IEEE INT C MICR
   Tambe T, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218516
   Tan MX, 2019, PR MACH LEARN RES, V97
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wu YN, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942149
   Yang L., 2020, 2020 57th ACM/IEEE Design Automation Conference (DAC), P1
   Zhou Shuchang, 2016, arXiv
   Zhou YQ, 2021, Arxiv, DOI arXiv:2102.08619
   Zichao Guo, 2020, Computer Vision - ECCV 2020 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12361), P544, DOI 10.1007/978-3-030-58517-4_32
NR 53
TC 1
Z9 1
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 33
DI 10.1145/3555807
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600014
OA Bronze
DA 2024-07-18
ER

PT J
AU Mack, J
   Hassan, S
   Kumbhare, N
   Gonzalez, MC
   Akoglu, A
AF Mack, Joshua
   Hassan, Sahil
   Kumbhare, Nirmal
   Gonzalez, Miguel Castro
   Akoglu, Ali
TI CEDR: A Compiler-integrated, Extensible DSSoC Runtime
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Domain-specific SoCs; heterogeneous application runtimes
AB In this work, we present a Compiler-integrated, Extensible Domain Specific System on Chip Runtime (CEDR) ecosystem to facilitate research toward addressing the challenges of architecture, system software, and application development with distinct plug-and-play integration points in a unified compile time and runtime workflow. We demonstrate the utility of CEDR on the Xilinx Zynq MPSoC-ZCU102 for evaluating performance of pre-silicon hardware in the trade space of SoC configuration, scheduling policy and workload complexity based on dynamically arriving workload scenarios composed of real-life signal processing applications scaling to thousands of application instances with Fast Fourier Transform and matrix multiply accelerators. We provide insights into the tradeoffs present in this design space through a number of distinct case studies. CEDR is portable and has been deployed and validated on Odroid-XU3, X86, and Nvidia Jetson Xavier-based SoC platforms. Taken together, CEDR is a capable environment for enabling research in exploring the boundaries of productive application development, resource management heuristic development, and hardware configuration analysis for heterogeneous architectures.
C1 [Mack, Joshua; Hassan, Sahil; Kumbhare, Nirmal; Gonzalez, Miguel Castro; Akoglu, Ali] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85719 USA.
C3 University of Arizona
RP Mack, J (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85719 USA.
EM jmack2545@email.arizona.edu; sahilhassan@email.arizona.edu;
   nirmalk@catmail.arizona.edu; migor2d2@email.arizona.edu;
   akoglu@ece.arizona.edu
OI Mack, Joshua/0000-0003-1066-5578; Hassan, Md Sahil/0000-0002-4574-9555;
   Akoglu, Ali/0000-0001-7982-8991
FU Air Force Research Laboratory (AFRL) [FA8650-18-2-7860]; Defense
   Advanced Research Projects Agency (DARPA) [FA8650-18-2-7860]
FX This material is based on research sponsored by Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA)
   under agreement number FA8650-18-2-7860. The U.S. Government is
   authorized to reproduce and distribute reprints for Governmental
   purposes notwithstanding any copyright notation thereon. The views and
   conclusion contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of Air Force Research
   Laboratory (AFRL) and Defence Advanced Research Projects Agency (DARPA)
   or the U.S. Government.
CR [Anonymous], 2015, Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing, DOI [DOI 10.1145/2749246.2749262, 10.1145/2749246.2749262]
   [Anonymous], 2011, P 2011 INT C HIGH PE
   Arda SE, 2020, IEEE T COMPUT, V69, P1248, DOI 10.1109/TC.2020.2986963
   ARM AMBA, 2010, AMBA 4 AXI4 STREAM P, VIHI, p0051A
   Auerbach J, 2012, DES AUT CON, P271
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Beltrame G, 2009, IEEE T COMPUT AID D, V28, P1857, DOI 10.1109/TCAD.2009.2030268
   BLUMOFE RD, 1995, SIGPLAN NOTICES, V30, P207
   Bolchini Cristiana, 2018, ACM SIGBED Review, V15, P29, DOI 10.1145/3199610.3199614
   Boutellier J, 2018, IEEE T SIGNAL PROCES, V66, P654, DOI 10.1109/TSP.2017.2773424
   Chen Yu-Ting, 2016, ARXIV
   Christodoulis G., 2018, 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, P1, DOI DOI 10.1109/RECOSOC.2018.8449373
   Cong JS, 2015, ICCAD-IEEE ACM INT, P380, DOI 10.1109/ICCAD.2015.7372595
   Martins ALD, 2019, J SYST ARCHITECT, V97, P416, DOI 10.1016/j.sysarc.2019.01.006
   Donyanavard B, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P685, DOI 10.1145/3352460.3358312
   Donyanavard B, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968459
   Fan YP, 2019, HPDC'19: PROCEEDINGS OF THE 28TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P97, DOI 10.1145/3307681.3325401
   Fu YS, 2014, INT SYM PERFORM ANAL, P116, DOI 10.1109/ISPASS.2014.6844467
   Gioiosa R, 2020, GPGPU'20: PROCEEDINGS OF THE 13TH ANNUAL WORKSHOP ON GENERAL PURPOSE PROCESSING USING GRAPHICS PROCESSING UNIT (GPU), P1, DOI 10.1145/3366428.3380770
   Goksoy AA, 2022, IEEE EMBED SYST LETT, V14, P51, DOI 10.1109/LES.2021.3110426
   Hsieh C, 2019, IEEE INT CONF VLSI, P136, DOI [10.1109/vlsi-soc.2019.8920374, 10.1109/VLSI-SoC.2019.8920374]
   Huang TW, 2019, INT PARALL DISTRIB P, P986, DOI 10.1109/IPDPS.2019.00105
   Kaiser H., 2014, P 8 INT C PART GLOB, P1
   Kim Jungwon, 2012, Proceedings of the 26th ACM International Conference on Supercomputing, P341, DOI DOI 10.1145/2304576.2304623
   Krieder S.J., 2014, PROC 23 INT S HIGH P, P153, DOI [DOI 10.1145/2600212.2600228, 10.1145/2600212.2600228]
   Krishnakumar A, 2020, IEEE T COMPUT AID D, V39, P4064, DOI 10.1109/TCAD.2020.3012861
   Kumbhare N, 2020, PARALLEL COMPUT, V99, DOI 10.1016/j.parco.2020.102686
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Mack J, 2022, IEEE T PARALL DISTR, V33, P2148, DOI 10.1109/TPDS.2021.3135876
   Mack J, 2020, IEEE SYM PARA DISTR, P44, DOI 10.1109/IPDPSW50202.2020.00016
   Maity B, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3466875
   Mantovani P, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415753
   Matthews O, 2020, INT SYM PERFORM ANAL, P136, DOI 10.1109/ISPASS48437.2020.00029
   Mattson T.G., 2016, Proc. IEEE High Performance Extreme Computing Conference (HPEC), P1, DOI DOI 10.1109/HPEC.2016.7761580
   de Haro JM, 2021, IEEE T COMPUT, V70, P2029, DOI 10.1109/TC.2021.3086106
   Moazzemi K, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358203
   MUELLER F, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P29
   nanos++, NANOS C C API
   Nazarian Shahin, 2020, INT CONF ACOUST SPEE, P1, DOI [10.1109/ISCAS45731.2020.9180687, DOI 10.1109/ISCAS45731.2020.9180687]
   Papadopoulos I, 2015, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS'15), P425, DOI 10.1145/2751205.2751233
   Power J, 2015, IEEE COMPUT ARCHIT L, V14, P34, DOI 10.1109/LCA.2014.2299539
   Rogers S, 2019, IEEE COMPUT ARCHIT L, V18, P18, DOI 10.1109/LCA.2019.2893932
   Sabne A., 2013, P 27 INT ACM C INT C, P443, DOI [DOI 10.1145/2464996.2465023, 10.1145/2464996.2465023]
   Shao YS, 2016, INT SYMP MICROARCH
   Sujeeth AK, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584665
   Tan XB, 2019, IEEE T PARALL DISTR, V30, P1932, DOI 10.1109/TPDS.2019.2907493
   Terpstra D, 2010, TOOLS FOR HIGH PERFORMANCE COMPUTING 2009, P157, DOI 10.1007/978-3-642-11261-4_11
   udmabuf, UDMABUF USERSPACE MA
   Uhrie R, 2020, Arxiv, DOI arXiv:2001.09995
   Vega A, 2020, Arxiv, DOI arXiv:2007.14371
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xilinx ZCU102, ZCU102 EVALUATION BO
NR 52
TC 5
Z9 5
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 36
DI 10.1145/3529257
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600017
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Ben Ali, AJ
   Kouroshli, M
   Semenova, S
   Hashemifar, ZS
   Ko, SY
   Dantu, K
AF Ben Ali, Ali J.
   Kouroshli, Marziye
   Semenova, Sofiya
   Hashemifar, Zakieh Sadat
   Ko, Steven Y.
   Dantu, Karthik
TI Edge-SLAM: Edge-Assisted Visual Simultaneous Localization and Mapping
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Visual simultaneous localization and mapping; edge computing; split
   architecture; mobile systems; localization; mapping; concurrency
ID VERSATILE; ROBUST
AB Localization in urban environments is becoming increasingly important and used in tools such asARCore [18], ARKit [34] and others. One popular mechanism to achieve accurate indoor localization and a map of the space is using Visual Simultaneous Localization and Mapping (Visual-SLAM). However, Visual-SLAM is known to be resource-intensive in memory and processing time. Furthermore, some of the operations grow in complexity over time, making it challenging to run on mobile devices continuously. Edge computing provides additional compute and memory resources to mobile devices to allow offloading tasks without the large latencies seen when offloading to the cloud.
   In this article, we present Edge-SLAM, a system that uses edge computing resources to offload parts of Visual-SLAM. We use ORB-SLAM2 [50] as a prototypical Visual-SLAM system and modify it to a split architecture between the edge and the mobile device. We keep the tracking computation on the mobile device and move the rest of the computation, i.e., local mapping and loop closing, to the edge. We describe the design choices in this effort and implement them in our prototype. Our results show that our split architecture can allow the functioning of the Visual-SLAM system long-term with limited resources without affecting the accuracy of operation. It also keeps the computation and memory cost on the mobile device constant, which would allow for the deployment of other end applications that use Visual-SLAM. We perform a detailed performance and resources use (CPU, memory, network, and power) analysis to fully understand the effect of our proposed split architecture.
C1 [Ben Ali, Ali J.] SUNY Binghamton, 4400 Vestal Pkwy East, Binghamton, NY 13902 USA.
   [Kouroshli, Marziye; Semenova, Sofiya; Dantu, Karthik] Univ Buffalo, 106 Davis Hall, New York, NY 14260 USA.
   [Hashemifar, Zakieh Sadat] Zoox, 1149 Chess Dr, Foster City, CA 94404 USA.
   [Ko, Steven Y.] Simon Fraser Univ, 8888 Univ Dr, Burnaby, BC V5A 1S6, Canada.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Binghamton; Simon Fraser University
RP Ben Ali, AJ (corresponding author), SUNY Binghamton, 4400 Vestal Pkwy East, Binghamton, NY 13902 USA.
EM abenali@binghamton.edu; marziye.kouroshli@gmail.com;
   sofiyase@buffalo.edu; zhashemifar@zoox.com; steveyko@sfu.ca;
   kdantu@buffalo.edu
OI Ben Ali, Ali/0000-0001-6295-764X; Dantu, Karthik/0000-0002-7497-6722;
   Semenova, Sofiya/0000-0001-8048-1489
CR Adhivarahan C, 2019, IEEE INT CONF ROBOT, P8026, DOI [10.1109/icra.2019.8793932, 10.1109/ICRA.2019.8793932]
   Anand R, 2021, IEEE INT CONF ROBOT, P7457, DOI 10.1109/ICRA48506.2021.9561571
   [Anonymous], 2020, COMPUTER CPU DESKTOP
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], 2020, INTERIOR DESIGN TV M
   [Anonymous], 2020, SMARTPHONE ANDROID T
   Apple Inc, 2020, AUGM REAL APPL DEV
   Bailey T, 2006, IEEE ROBOT AUTOM MAG, V13, P108, DOI 10.1109/MRA.2006.1678144
   Ben Ali Ali J., 2020, MobiSys '20: Proceedings of the 18th International Conference on Mobile Systems, Applications, and Services, P325, DOI 10.1145/3386901.3389033
   Botta A, 2021, J SENS ACTUAT NETW, V10, DOI 10.3390/jsan10020034
   Bujanca M, 2019, IEEE INT CONF ROBOT, P6351, DOI [10.1109/icra.2019.8794369, 10.1109/ICRA.2019.8794369]
   Campos C, 2021, IEEE T ROBOT, V37, P1874, DOI 10.1109/TRO.2021.3075644
   Canonical Ltd, 2021, UB MANP WOND SIMPL T
   Chen KF, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P292, DOI 10.1145/3274783.3274834
   Chen KY, 2021, IEEE INT CON AUTO SC, P2035, DOI 10.1109/CASE49439.2021.9551628
   Chinchali S, 2021, AUTON ROBOT, V45, P997, DOI 10.1007/s10514-021-09987-4
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Cieslewski T, 2018, IEEE INT CONF ROBOT, P2466
   Cole DM, 2006, IEEE INT CONF ROBOT, P1556, DOI 10.1109/ROBOT.2006.1641929
   Computer Vision Group in Department of Informatics at Technical University of Munich, 2020, COMP VIS GROUP DAT D
   Dissanayake MWMG, 2001, IEEE T ROBOTIC AUTOM, V17, P229, DOI 10.1109/70.938381
   Durrant-Whyte H, 2006, IEEE ROBOT AUTOM MAG, V13, P99, DOI 10.1109/MRA.2006.1638022
   Engel J, 2014, LECT NOTES COMPUT SC, V8690, P834, DOI 10.1007/978-3-319-10605-2_54
   Engelhard N., 2011, P RGB D WORKSH 3D PE
   Fallon MF, 2013, IEEE J OCEANIC ENG, V38, P500, DOI 10.1109/JOE.2012.2235664
   Ferris B, 2007, 20TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2480
   Forster C, 2013, IEEE INT C INT ROBOT, P3963, DOI 10.1109/IROS.2013.6696923
   Google Developers, 2020, BUILD NEW AUGM REAL
   Hashemifar Z, 2020, IEEE INT CONF ROBOT, P7307, DOI [10.1109/icra40945.2020.9196913, 10.1109/ICRA40945.2020.9196913]
   Hashemifar Zakieh, 2018, P 1 INT WORKSHOP INT, P19, DOI DOI 10.1145/3215525.3215531
   Hashemifar ZS, 2019, AUTON ROBOT, V43, P2245, DOI 10.1007/s10514-019-09874-z
   Hashemifar ZS, 2017, IEEE INT C SEMANT CO, P526, DOI 10.1109/ICSC.2017.78
   Hess W, 2016, IEEE INT CONF ROBOT, P1271, DOI 10.1109/ICRA.2016.7487258
   Huang J, 2011, IEEE INT CONF ROBOT, P1038
   Ichnowski J, 2022, Arxiv, DOI arXiv:2205.09778
   Ito S, 2014, IEEE INT CONF ROBOT, P417, DOI 10.1109/ICRA.2014.6906890
   Jain P, 2016, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'16), P237, DOI 10.1145/2999572.2999587
   Klein George, 2007, P1
   Kummerle Rainer, 2011, IEEE International Conference on Robotics and Automation, P3607
   Labbé M, 2013, IEEE T ROBOT, V29, P734, DOI 10.1109/TRO.2013.2242375
   Li F, 2018, L N INST COMP SCI SO, V252, P480, DOI 10.1007/978-3-030-00916-8_45
   Liu LY, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300116
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mello RC, 2022, ROBOT AUTON SYST, V150, DOI 10.1016/j.robot.2021.103981
   Milz S, 2018, IEEE COMPUT SOC CONF, P360, DOI 10.1109/CVPRW.2018.00062
   Mirowski P, 2013, INT C INDOOR POSIT
   Mohanarajah G, 2015, IEEE T AUTOM SCI ENG, V12, P481, DOI 10.1109/TASE.2014.2329556
   Mohanarajah G, 2015, IEEE T AUTOM SCI ENG, V12, P423, DOI 10.1109/TASE.2015.2408456
   Mur-Artal R, 2017, IEEE T ROBOT, V33, P1255, DOI 10.1109/TRO.2017.2705103
   Mur-Artal R, 2015, IEEE T ROBOT, V31, P1147, DOI 10.1109/TRO.2015.2463671
   Newcombe RA, 2011, IEEE I CONF COMP VIS, P2320, DOI 10.1109/ICCV.2011.6126513
   Newcombe RA, 2011, INT SYM MIX AUGMENT, P127, DOI 10.1109/ISMAR.2011.6092378
   Pumarola A., 2017, P 2017 IEEE INT C RO, P4503, DOI DOI 10.1109/ICRA.2017.7989522
   Qin T, 2018, IEEE T ROBOT, V34, P1004, DOI 10.1109/TRO.2018.2853729
   Quigley M., 2010, 2010 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS 2010), P2039, DOI 10.1109/IROS.2010.5651783
   Riazuelo L, 2014, ROBOT AUTON SYST, V62, P401, DOI 10.1016/j.robot.2013.11.007
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   Schmuck Patrik, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P3863, DOI 10.1109/ICRA.2017.7989445
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Thrun S. a. o., 2002, EXPLORING ARTIFICIAL, V1, P1
   Tiwari Lokender, 2020, Computer Vision - ECCV 2020 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12356), P437, DOI 10.1007/978-3-030-58621-8_26
   Vidal AR, 2018, IEEE ROBOT AUTOM LET, V3, P994, DOI 10.1109/LRA.2018.2793357
   Whelan T, 2013, IEEE INT CONF ROBOT, P5724, DOI 10.1109/ICRA.2013.6631400
   Wright Kwame-Lante, 2020, P 5 ACM IEEE S EDGE
   Xu JG, 2020, IEEE INFOCOM SER, P1828, DOI [10.1109/INFOCOM41043.2020.9155438, 10.1109/infocom41043.2020.9155438]
   Yu C, 2018, IEEE INT C INT ROBOT, P1168, DOI 10.1109/IROS.2018.8593691
   Zhang J., 2014, ROBOTICS SCI SYSTEMS, P9, DOI 10.15607/RSS.2014.X.007
   Zuo XX, 2017, IEEE INT C INT ROBOT, P1775, DOI 10.1109/IROS.2017.8205991
NR 69
TC 18
Z9 19
U1 1
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3561972
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900018
DA 2024-07-18
ER

PT J
AU Cleaveland, R
   Mitsch, S
   Platzer, A
AF Cleaveland, Rachel
   Mitsch, Stefan
   Platzer, Andre
TI Formally Verified Next-generation Airborne Collision Avoidance Games in
   ACAS X
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Airborne Collision Avoidance; ACAS X; theorem proving; hybrid games;
   differential game logic
ID CONFLICT-RESOLUTION; HYBRID; VERIFICATION; SYSTEMS
AB The design of aircraft collision avoidance algorithms is a subtle but important challenge that merits the need for provable safety guarantees. Obtaining such guarantees is nontrivial given the unpredictability of the interplay of the intruder aircraft decisions, the ownship pilot reactions, and the subtlety of the continuous motion dynamics of aircraft. Existing collision avoidance systems, such as TCAS and the Next-Generation Airborne Collision Avoidance System ACAS X, have been analyzed assuming severe restrictions on the intruder's flight maneuvers, limiting their safety guarantees in real-world scenarios where the intruder may change its course.
   Thiswork takes a conceptually significant and practically relevant departure from existing ACAS X models by generalizing them to hybrid games with first-class representations of the ownship and intruder decisions coming from two independent players, enabling significantly advanced predictive power. By proving the existence of winning strategies for the resulting Adversarial ACAS X in differential game logic, collisionfreedom is established for the rich encounters of ownship and intruder aircraft with independent decisions along differential equations for flight paths with evolving vertical/horizontal velocities. We present three classes of models of increasing complexity: single-advisory infinite-time models, bounded time models, and infinite time, multi-advisory models. Within each class of models, we identify symbolic conditions and prove that there then always is a possible ownship maneuver that will prevent a collision between the two aircraft.
C1 [Cleaveland, Rachel; Mitsch, Stefan; Platzer, Andre] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Cleaveland, R (corresponding author), Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM rcleavel@andrew.cmu.edu; smitsch@cs.cmu.edu; aplatzer@cs.cmu.edu
RI Platzer, André/J-2507-2014
OI Platzer, André/0000-0001-7238-5710; Mitsch, Stefan/0000-0002-3194-9759
CR [Anonymous], 2008, Project report ATC-344
   Chludzinski B J., 2009, Evaluation of TCAS II version 7.1 using the FAA fast-time encounter generator model
   Collins GE, 1976, SIGSAM B, V10, P10, DOI [10.1145/1093390.1093393, DOI 10.1145/1093390.1093393]
   Dowek Gilles, 2005, AIAA GUIDANCE NAVIGA, DOI [10.2514/6.2005-6047, DOI 10.2514/6.2005-6047]
   Fulton N, 2015, LECT NOTES ARTIF INT, V9195, P527, DOI 10.1007/978-3-319-21401-6_36
   Galdino AL, 2007, LECT NOTES COMPUT SC, V4576, P177, DOI 10.1007/978-3-540-73445-1_13
   Ghorbal K, 2014, J AEROSP INFORM SYST, V11, P702, DOI 10.2514/1.I010178
   Henzinger TA, 1999, LECT NOTES COMPUT SC, V1664, P320
   Holland J. E., 2013, Air Traffic Control Quarterly, V21, P275
   Irfan A, 2020, IEEEAAIA DIGIT AVION, DOI 10.1109/dasc50938.2020.9256616
   Jeannin JB, 2017, INT J SOFTW TOOLS TE, V19, P717, DOI 10.1007/s10009-016-0434-1
   Jeannin Jean-Baptiste, 2015, FORMALLY VERIFIED HY, V9035, P21, DOI [10.1007/978-3-662-46681-0_2, DOI 10.1007/978-3-662-46681-0_2]
   Julian KD, 2021, J GUID CONTROL DYNAM, V44, P1132, DOI 10.2514/1.G005233
   Julian KD, 2019, J GUID CONTROL DYNAM, V42, P598, DOI 10.2514/1.G003724
   Kochenderfer Mykel J., 2012, Lincoln Laboratory Journal, V19, P17
   Kochenderfer M. J., 2011, Rep. no. ATC-371
   Kouskoulas Y, 2017, LECT NOTES COMPUT SC, V10499, P336, DOI 10.1007/978-3-319-66107-0_22
   Lee Ritchie, 2018, DIFFERENTIAL ADAPTIV, DOI [10.2514/6.2018-1923, DOI 10.2514/6.2018-1923]
   Loos S. M., 2013, P 16 INT C HYBR SYST, P125, DOI DOI 10.1145/2461328.2461350
   Lygeros J, 1997, IEEE DECIS CONTR P, P1829, DOI 10.1109/CDC.1997.657846
   Platzer A., 2018, Logical Foundations of Cyber-Physical Systems
   Platzer A, 2008, J AUTOM REASONING, V41, P143, DOI 10.1007/s10817-008-9103-8
   Platzer A, 2017, ACM T COMPUT LOG, V18, DOI 10.1145/3091123
   Platzer A, 2017, J AUTOM REASONING, V59, P219, DOI 10.1007/s10817-016-9385-1
   Platzer A, 2015, ACM T COMPUT LOG, V17, DOI 10.1145/2817824
   Platzer A, 2012, IEEE S LOG, P13, DOI 10.1109/LICS.2012.13
   Platzer A, 2010, LOGICAL ANALYSIS OF HYBRID SYSTEMS: PROVING THEOREMS FOR COMPLEX DYNAMICS, P335, DOI 10.1007/978-3-642-14509-4_9
   Platzer A, 2009, LECT NOTES COMPUT SC, V5850, P547, DOI 10.1007/978-3-642-05089-3_35
   Quesel Jan-David, 2012, Automated Reasoning. Proceedings 6th International Joint Conference, IJCAR 2012, P439, DOI 10.1007/978-3-642-31365-3_34
   Quesel JD, 2016, INT J SOFTW TOOLS TE, V18, P67, DOI 10.1007/s10009-015-0367-0
   Tomlin C, 1998, IEEE T AUTOMAT CONTR, V43, P509, DOI 10.1109/9.664154
   von Essen C, 2014, LECT NOTES COMPUTER, P620, DOI DOI 10.1007/978-3-642-54862-8_54
NR 32
TC 1
Z9 1
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3544970
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900010
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU HeydariGorji, A
   Rezaei, S
   Torabzadehkashi, M
   Bobarshad, H
   Alves, V
   Chou, P
AF HeydariGorji, Ali
   Rezaei, Siavash
   Torabzadehkashi, Mahdi
   Bobarshad, Hossein
   Alves, Vladimir
   Chou, Pai H.
TI Leveraging Computational Storage for Power-Efficient Distributed Data
   Analytics
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Computational storage drives; solid state drives; in-storage processing;
   near-data processing; data analytics; distributed processing; NLP
AB This article presents a family of computational storage drives (CSDs) and demonstrates their performance and power improvements due to in-storage processing (ISP) when running big data analytics applications. CSDs are an emerging class of solid state drives that are capable of running user code while minimizing data transfer time and energy. Applications that can benefit from in situ processing include distributed training, distributed inferencing, and databases. To achieve the full advantage of the proposed ISP architecture, we propose software solutions for workload balancing before and at runtime for training and inferencing applications. Other applications such as sharding-based databases can readily take advantage of our ISP structure without additional tooling. Experimental results on different capacity and form factors of CSDs show up to 3.1x speedup in processing while reducing the energy consumption and data transfer by up to 67% and 68%, respectively, compared to regular enterprise solid state drives.
C1 [HeydariGorji, Ali; Chou, Pai H.] Univ Calif Irvine, Irvine, CA 92697 USA.
   [Rezaei, Siavash; Torabzadehkashi, Mahdi; Bobarshad, Hossein; Alves, Vladimir] NGD Syst Inc, Irvine, CA USA.
C3 University of California System; University of California Irvine
RP HeydariGorji, A (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM heydari@uci.edu; siavash.rezaei@gmail.com; torabzadeh.mahdi@gmail.com;
   hossein.bobarshad@NGDSystems.com; vladimir.alves@ngdsystems.com;
   phchou@uci.edu
RI Torabzadehkashi/O-7998-2017; Rezaei, Siavash/AAW-3922-2020
OI Torabzadehkashi/0000-0002-7765-3064; 
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Al-Rfou R, 2021, arXiv
   Alpha Cephei, VOSK
   Alsop Thomas, 2020, GLOBAL ENTERPRISE BY
   Amara A, 2006, MICROELECTRON J, V37, P669, DOI 10.1016/j.mejo.2005.11.003
   Asadi R, 2020, APPL SOFT COMPUT, V87, DOI 10.1016/j.asoc.2019.105963
   Bahn H, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10030999
   Barker Dave, INTRO FPGA MEZZANINE
   Boicea Alexandru, 2012, 2012 Third International Conference on Emerging Intelligent Data and Web Technologies, P330, DOI [10.1109/EIDWT.2012.32, DOI 10.1109/EIDWT.2012.32]
   Cornwell M, 2012, COMMUN ACM, V55, P59, DOI 10.1145/2380656.2380672
   Daityari Shaumik, 2021, PERFORM SENTIMENT AN
   Do J, 2020, ACM T STORAGE, V16, DOI 10.1145/3415580
   GitHub, BRIANFR YCSB YAH CLO
   Go A., 2009, Twitter sentiment classification using distant supervision, V150, DOI DOI 10.1016/J.SEDGEO.2006.07.004
   GroupLens, 2021, MOVIELENS
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   Gupta U., 2019, arXiv
   Gyorödi C, 2015, 2015 13TH INTERNATIONAL CONFERENCE ON ENGINEERING OF MODERN ELECTRIC SYSTEMS (EMES), DOI 10.1109/EMES.2015.7158433
   HeydariGorji A., 2021, In-storage processing of i/o intensive applications on computational storage drives
   HeydariGorji A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218687
   HeydariGorji A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415699
   InsideBIGDATA, 2017, DAT IS STOR WHAT WE
   Ito K., 2017, The LJ Speech Dataset
   Janukowicz Jeff, 2018, NEW QLC SSDS WILL CH
   Jin YQ, 2017, INT S HIGH PERF COMP, P373, DOI 10.1109/HPCA.2017.15
   Jun SW, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P1, DOI 10.1145/2749469.2750412
   Kang Y, 2013, IEEE S MASS STOR SYS
   Kim S, 2016, INFORM SCIENCES, V327, P183, DOI 10.1016/j.ins.2015.07.056
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Lee JH, 2020, IEEE COMPUT ARCHIT L, V19, P110, DOI 10.1109/LCA.2020.3009347
   Lee Y., 2014, HOTSTORAGE, P14
   Mayhew D, 2003, HOT INTERCONNECTS 11, P21
   Meltzer Rachel, NETFLIX USES MACHINE
   Mudigere D, 2022, Arxiv, DOI arXiv:2104.05158
   Narayanan I, 2016, PROCEEDINGS OF THE 9TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE (SYSTOR'16), DOI [10.1145/2964791.2901489, 10.1145/2928275.2928278]
   Naumov M., 2019, ARXIV
   Ng James, 2019, CONTENT BASED RECOMM
   NVM Express, NONV MEM EXPR PROJ W
   OpenSSD Project, COSM OPENSSD PLATF
   OpenSSD Project, JASM OPENSSD PLATF
   Oracle, OR CLUST FIL 2 VERS
   Paszke A, 2019, ADV NEUR IN, V32
   Razavi S.A., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, P167
   Rezaei S., 2019, 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig), P1
   Rezaei S, 2018, PR IEEE COMP DESIGN, P374, DOI 10.1109/ICCD.2018.00063
   Rezaei Siavash, 2020, THESIS U CALIFORNIA
   Sadeghi M, 2019, IRAN CONF ELECTR ENG, P1844, DOI [10.1109/iraniancee.2019.8786689, 10.1109/IranianCEE.2019.8786689]
   Salamat Sahand, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P262, DOI 10.1145/3431920.3439298
   Samsung, 2021, SMARTSSD
   Samynathan B., 2019, P 10 INT WORKSH ACC
   SATA, SATA EC WEB PAG
   ScaleFlux, HOM PAG
   Sergeev A, 2018, Arxiv, DOI arXiv:1802.05799
   SERPwatch, 2020, MAN GOOGL SEARCH PER
   SNIA, HOM PAG
   StorageReview, 2019, WHAT IS EDSFF FORM F
   TechTarget, ABOUT US
   Tiwari Devesh, 2013, FAST 13, P119
   Torabzadehkashi Mahdi, 2019, 2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC/SmartCity/DSS). Proceedings, P1878, DOI 10.1109/HPCC/SmartCity/DSS.2019.00259
   Torabzadehkashi M, 2019, J BIG DATA-GER, V6, DOI 10.1186/s40537-019-0265-5
   Torabzadehkashi M, 2019, EUROMICRO WORKSHOP P, P430, DOI 10.1109/EMPDP.2019.8671589
   Torabzadehkashi M, 2018, IEEE SYM PARA DISTR, P1260, DOI 10.1109/IPDPSW.2018.00195
   Torabzadehkashi Mahdi, 2019, SOC BASED IN STORAGE
   TORRES Jordi, 2021, SCALABLE DEEP LEARNI
   Wilkening M, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P717, DOI 10.1145/3445814.3446763
   Xilinx, MicroBlaze Processor Reference Guide
NR 66
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 82
DI 10.1145/3528577
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900016
OA hybrid
DA 2024-07-18
ER

PT J
AU Marinelli, T
   Pérez, JG
   Tenllado, C
   Komalan, M
   Gupta, M
   Catthoor, F
AF Marinelli, Tommaso
   Gomez Perez, Jignacio
   Tenllado, Christian
   Komalan, Manu
   Gupta, Mohit
   Catthoor, Francky
TI Microarchitectural Exploration of STT-MRAM Last-level Cache Parameters
   for Energy-efficient Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy efficiency; gem5; last-level cache; nvsim; spec cpu2017; stt-mram
ID RAM; PERFORMANCE; DESIGN
AB As the technology scaling advances, limitations of traditional memories in terms of density and energy become more evident. Modern caches occupy a large part of a CPU physical size and high static leakage poses a limit to the overall efficiency of the systems, including IoT/edge devices. Several alternatives to CMOS SRAM memories have been studied during the past few decades, some of which already represent a viable replacement for different levels of the cache hierarchy. One of the most promising technologies is the spin-transfer torque magnetic RAM (STT-MRAM), due to its small basic cell design, almost absent static current and non-volatility as an added value. However, nothing comes for free, and designers will have to deal with other limitations, such as the higher latencies and dynamic energy consumption for write operations compared to reads. The goal of this work is to explore several microarchitectural parameters that may overcome some of those drawbacks when using STT-MRAM as last-level cache (LLC) in embedded devices. Such parameters include: number of cache banks, number of miss status handling registers (MSHRs) and write buffer entries, presence of hardware prefetchers. We show that an effective tuning of those parameters may virtually remove any performance loss while saving more than 60% of the LLC energy on average. The analysis is then extended comparing the energy results from calibrated technology models with data obtained with freely available tools, highlighting the importance of using accurate models for architectural exploration.
C1 [Marinelli, Tommaso; Gomez Perez, Jignacio; Tenllado, Christian] Univ Complutense Madrid, Ave Seneca 2, Madrid 28040, Spain.
   [Komalan, Manu; Gupta, Mohit; Catthoor, Francky] IMEC VZW, Remisebosweg 1, B-3001 Leuven, Belgium.
C3 Complutense University of Madrid; IMEC
RP Marinelli, T (corresponding author), Univ Complutense Madrid, Ave Seneca 2, Madrid 28040, Spain.
EM tommarin@ucm.es; jigomez@ucm.es; tenllado@ucm.es;
   manu.perumkunnil@imec.be; mohit.gupta@imec.be; francky.catthoor@imec.be
RI Tenllado, Christian/O-9954-2014
OI Gomez, Jose Ignacio/0000-0002-8678-9123; Marinelli,
   Tommaso/0000-0002-8555-3581
FU European Commission (Regional Development Fund); Spanish Ministry of
   Science and Innovation; Community of Madrid [RTI2018-093684-B-I00,
   S2018/TCS-4423]
FX This work has been supported by the European Commission (Regional
   Development Fund), the Spanish Ministry of Science and Innovation, and
   the Community of Madrid, under grants RTI2018-093684-B-I00 and
   S2018/TCS-4423.
CR Ahn J, 2014, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2014.6835944
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bucek J, 2018, COMPANION OF THE 2018 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '18), P41, DOI 10.1145/3185768.3185771
   Cadence Design Systems Inc, 2013, VIRT 6 1 6 64B
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Cheng HY, 2016, CONF PROC INT SYMP C, P103, DOI 10.1109/ISCA.2016.19
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Evenblij T, 2019, PR IEEE COMP DESIGN, P255, DOI 10.1109/ICCD46524.2019.00039
   Hameed F, 2018, IEEE T VLSI SYST, V26, P1059, DOI 10.1109/TVLSI.2018.2804938
   Hameed F, 2016, INT SYM QUAL ELECT, P319, DOI 10.1109/ISQED.2016.7479221
   Jog A, 2012, DES AUT CON, P243
   Khoshavi N, 2018, IEEE ACCESS, V6, P14576, DOI 10.1109/ACCESS.2018.2813668
   Komalan M, 2017, IEEE INT SYMP CIRC S, P2496
   Korgaonkar K, 2018, CONF PROC INT SYMP C, P315, DOI 10.1109/ISCA.2018.00035
   Kuan K, 2019, IEEE T COMPUT, V68, P1635, DOI 10.1109/TC.2019.2918153
   Oboril F, 2015, IEEE T COMPUT AID D, V34, P367, DOI 10.1109/TCAD.2015.2391254
   Patrigeon G, 2019, IEEE ACCESS, V7, P58085, DOI 10.1109/ACCESS.2019.2906942
   Komalan MP, 2015, DES AUT TEST EUROPE, P1311
   Sakhare S, 2018, INT EL DEVICES MEET
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Singh S, 2019, PROCEEDINGS OF THE 2019 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '19), P285, DOI 10.1145/3297663.3310311
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Song S., 2018, EXPT SPEC CPU 2017 S
   Van Beek S, 2018, AIP ADV, V8, DOI 10.1063/1.5007690
   Wang J, 2013, DES AUT TEST EUROPE, P847
   Wang Z, 2014, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2014.6835933
   ZHAN J, 2016, P 49 ANN IEEE ACM IN, P1, DOI DOI 10.1109/MICRO.2016.7783731
NR 28
TC 4
Z9 4
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 3
DI 10.1145/3490391
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400011
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Joardar, BK
   Doppa, JR
   Li, H
   Chakrabarty, K
   Pande, PP
AF Joardar, Biresh Kumar
   Doppa, Janardhan Rao
   Li, Hai
   Chakrabarty, Krishnendu
   Pande, Partha Pratim
TI Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CNNs; ReRAM; hardware faults; reliable training
AB The growing popularity of convolutional neural networks (CNNs) has led to the search for efficient computational platforms to accelerate CNN training. Resistive random-access memory (ReRAM)-based manycore architectures offer a promising alternative to commonly used GPU-based platforms for training CNNs. However, due to the immature fabrication process and limited write endurance, ReRAMs suffer from different types of faults. This makes training of CNNs challenging as weights are misrepresented when they are mapped to faulty ReRAM cells. This results in unstable training, leading to unacceptably low accuracy for the trained model. Due to the distributed nature of the mapping of the individual bits of a weight to different ReRAM cells, faulty weights often lead to exploding gradients. This in turn introduces a positive feedback in the training loop, resulting in extremely large and unstable weights. In this paper, we propose a lightweight and reliable CNN training methodology using weight clipping to prevent this phenomenon and enable training even in the presence of many faults. Weight clipping prevents large weights from destabilizing CNN training and provides the backpropagation algorithm with the opportunity to compensate for the weights mapped to faulty cells. The proposed methodology achieves near-GPU accuracy without introducing significant area or performance overheads. Experimental evaluation indicates that weight clipping enables the successful training of CNNs in the presence of faults, while also reducing training time by 4X on average compared to a conventional GPU platform. Moreover, we also demonstrate that weight clipping outperforms a recently proposed error correction code (ECC)-based method when training is carried out using faulty ReRAMs.
C1 [Joardar, Biresh Kumar; Li, Hai; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Edmund T Pratt Jr Sch Engn, Box 90291, Durham, NC 27708 USA.
   [Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
C3 Duke University; Washington State University
RP Joardar, BK (corresponding author), Duke Univ, Dept Elect & Comp Engn, Edmund T Pratt Jr Sch Engn, Box 90291, Durham, NC 27708 USA.
EM bireshkumar.joardar@duke.edu; jana.doppa@wsu.edu; hai.li@duke.edu;
   krish@duke.edu; pande@wsu.edu
RI Chakrabarty, Krishnendu/J-6086-2012; Joardar, Biresh Kumar/X-2732-2019;
   Li, Hai/L-8558-2017
OI Joardar, Biresh Kumar/0000-0002-7668-2824; Li, Hai/0000-0003-3228-6544
FU US National Science Foundation (NSF) [CNS-1955353, CNS-1955196]; USA
   Army Research Office [W911NF-17-1-0485]; NSF [2030859]
FX This work was supported in part by the US National Science Foundation
   (NSF) under grants CNS-1955353, CNS-1955196, and by the USA Army
   Research Office grant W911NF-17-1-0485. Biresh Kumar Joardar was also
   supported in part by NSF Grant #2030859 to the Computing Research
   Association for the CIFellows Project.
CR ALTMAN EI, 1968, J FINANC, V23, P589, DOI 10.2307/2978933
   Ankit A, 2020, IEEE T COMPUT, V69, P1128, DOI 10.1109/TC.2020.2998456
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Chaudhuri Anirban, 2018, 2018 AIAA Non-Deterministic Approaches Conference, P1
   Chaudhuri A, 2020, INT TEST CONF P, DOI 10.1109/ITC44778.2020.9325272
   Chen CY, 2015, IEEE T COMPUT, V64, P180, DOI 10.1109/TC.2014.12
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Esmanhotto E, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9372019
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Fujiki D, 2018, ACM SIGPLAN NOTICES, V53, P1, DOI [10.1145/3173162.3173171, 10.1145/3296957.3173171]
   Grossi A, 2019, IEEE T ELECTRON DEV, V66, P1281, DOI 10.1109/TED.2019.2894387
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   He ZH, 2020, PSYCHOL MED, V50, P2768, DOI 10.1017/S0033291719002915
   Huang P, 2013, 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Joardar B. K., 2020, IEEE T COMPUTER AIDE
   Joardar BK, 2020, DES AUT TEST EUROPE, P228, DOI 10.23919/DATE48585.2020.9116273
   Joardar BK, 2019, DES AUT TEST EUROPE, P522, DOI [10.23919/date.2019.8714802, 10.23919/DATE.2019.8714802]
   Kannan S, 2013, IEEE T NANOTECHNOL, V12, P413, DOI 10.1109/TNANO.2013.2253329
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee CF, 2017, IEEE ASIAN SOLID STA, P9, DOI 10.1109/ASSCC.2017.8240203
   Li B, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3375699
   Liu Chenchen, 2017, P 54 ANN DES AUT C D, P1
   Liu M.Y., 2018, 2018 IEEE SENSORS, P1, DOI 10.1109/OCEANSKOBE.2018.8559298
   Liu MY, 2020, INT TEST CONF P, DOI 10.1109/ITC44778.2020.9325259
   Lou Q., 2020, P ACM IEEE INT S LOW, P139
   Merolla P., 2016, DEEP NEURAL NETWORKS
   Micikevicius P., 2018, INT C LEARN REPR, P1
   Parikh Neal, 2014, Foundations and Trends in Optimization, V1, P127, DOI 10.1561/2400000003
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K., 2014, Very Deep Convolutional Networks for Large-Scale Image Recognition
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Wang X., 2011, 2011 IEEE IFIP 19 IN
   Wu HQ., 2015, PROC 15 NONVOLATILE, P1, DOI DOI 10.1109/NVMTS.2015.7457488
   Xia LX, 2019, IEEE T COMPUT AID D, V38, P1611, DOI 10.1109/TCAD.2018.2855145
   Xiao H., 2017, ARXIV170807747
   Zhang B., 2020, P339
NR 39
TC 10
Z9 10
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 55
DI 10.1145/3476986
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600006
DA 2024-07-18
ER

PT J
AU Shi, ZD
   Ma, HC
   Zhang, QZ
   Liu, YJ
   Zhao, YQ
   He, JJ
AF Shi, Zhendong
   Ma, Haocheng
   Zhang, Qizhi
   Liu, Yanjiang
   Zhao, Yiqiang
   He, Jiaji
TI Test Generation for Hardware Trojan Detection Using Correlation Analysis
   and Genetic Algorithm
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware trojan detection; side channel analysis; test generation;
   correlation analysis; test reordering
ID QUALITY
AB Hardware Trojan (HT) is a major threat to the security of integrated circuits (ICs). Among various HT detection approaches, side channel analysis (SCA)-based methods have been extensively studied. SCA-based methods try to detect HTs by comparing side channel signatures from circuits under test with those from trusted golden references. The pre-condition for SCA-based HT detection to work is that the testers can collect extra signatures/anomalies introduced by activated HTs. Thus, activation of HTs and amplification of the differences between circuits under test and golden references are the keys to SCA-based HT detection methods. Test vectors are of great importance to the activation of HTs, but existing test generation methods have two major limitations. First, the number of test vectors required to trigger HTs is quite large. Second, the HT circuit's activities are marginal compared with the whole circuit's activities. In this article, we propose an optimized test generation methodology to assist SCA-based HT detection. Considering the HTs' inherent surreptitious nature, inactive nodes with low transition probability are more likely to be selected as HT trigger nodes. Therefore, the correlations between circuit inputs and inactive nodes are first exploited to activate HTs. Then a test reordering process based on the genetic algorithm (GA) is implemented to increase the proportion of the HT circuit's activities to the whole circuit's activities. Experiments on 10 selected IS-CAS benchmarks, wb_conmax benchmark, and b17 benchmark demonstrate that the number of test vectors required to trigger HTs reduces 28.8% on average compared with the result of MERO and MERS methods. After the test vector reordering process, the proportion of the HT circuit's activities to the whole circuit's activities is improved by 95% on average, compared with the result of MERS method.
C1 [Shi, Zhendong; Ma, Haocheng; Zhang, Qizhi; Liu, Yanjiang; Zhao, Yiqiang] Tianjin Univ, Sch Microelect, 92 Weijin Rd, Nankai Qu, Tianjin Shi, Peoples R China.
   [He, Jiaji] Tsinghua Univ, Inst Microelect, 30 Shuangqing Rd, Haidian Qu, Beijing Shi, Peoples R China.
C3 Tianjin University; Tsinghua University
RP Zhao, YQ (corresponding author), Tianjin Univ, Sch Microelect, 92 Weijin Rd, Nankai Qu, Tianjin Shi, Peoples R China.; He, JJ (corresponding author), Tsinghua Univ, Inst Microelect, 30 Shuangqing Rd, Haidian Qu, Beijing Shi, Peoples R China.
EM yq_zhao@tju.edu.cn; jiaji_he@mail.tsinghua.edu.cn
RI Liu, Yanjiang/GQI-0311-2022
OI Liu, Yanjiang/0000-0003-1806-6748; HE, JIAJI/0000-0003-1443-9279
FU National Natural Science Foundation of China [61832018, 62004112]; China
   Postdoctoral Science Foundation [2019TQ0167]
FX This work was supported in part by National Natural Science Foundation
   of China (Grant No. 61832018 and No. 62004112) and China Postdoctoral
   Science Foundation (Grant No. 2019TQ0167).
CR Amyeen ME, 2004, INT TEST CONF P, P669
   [Anonymous], 2013, TRUST HUB BENCHMARK
   [Anonymous], 2007, ISCAS BENCHMARK CIRC
   Bao CX, 2015, IEEE T COMPUT AID D, V34, P1577, DOI 10.1109/TCAD.2015.2424929
   Chakraborty RS, 2017, IEEE T EMERG TOP COM, V5, P260, DOI 10.1109/TETC.2017.2654268
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Chen M., 2012, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
   Chen Wang Chin, 2010, U.S. Patent, Patent No. 0050030
   Cruz J, 2018, DES AUT TEST EUROPE, P1598, DOI 10.23919/DATE.2018.8342270
   Dupuis S, 2018, IEEE DES TEST, V35, P73, DOI 10.1109/MDAT.2017.2766170
   Ercolani S., 1989, Proceedings of the 1st European Test Conference (IEEE Cat. No.89CH2696-3), P132, DOI 10.1109/ETC.1989.36234
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Goldstein L. H., 1980, Proceedings of the 17th Design Automation Conference, P190, DOI 10.1145/800139.804528
   He JJ, 2017, IEEE T VLSI SYST, V25, P2939, DOI 10.1109/TVLSI.2017.2727985
   He Jiaji, 2018, ICE ELECT EXP, V16, P2
   Huang K, 2020, IEEE T INF FOREN SEC, V15, P3387, DOI 10.1109/TIFS.2019.2946044
   Huang YW, 2018, IEEE T INF FOREN SEC, V13, P2746, DOI 10.1109/TIFS.2018.2833059
   Huang YW, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P130, DOI 10.1145/2976749.2978396
   Kok C.H., 2019, 2019 IEEE INT S CIRC, P1, DOI DOI 10.1109/iscas.2019.8702462
   KRISHNAMURTHY B, 1989, IEEE T COMPUT, V38, P1041, DOI 10.1109/12.30854
   Liu YJ, 2017, PROC INT CONF ANTI, P196, DOI 10.1109/ICASID.2017.8285773
   Liu YJ, 2017, INT C INTEL HUM MACH, P243, DOI 10.1109/IHMSC.2017.63
   Liu Yanjiang, 2019, J ELECTRON TEST, V35, P11
   Lyu YD, 2019, DES AUT TEST EUROPE, P408, DOI [10.23919/date.2019.8715179, 10.23919/DATE.2019.8715179]
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Nourian MA, 2018, J ELECTRON TEST, V34, P461, DOI 10.1007/s10836-018-5739-4
   Pomeranz I, 2004, IEEE T COMPUT, V53, P1497, DOI 10.1109/TC.2004.87
   Reece T, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY (HST), P467, DOI 10.1109/THS.2013.6699049
   Saha S, 2015, LECT NOTES COMPUT SC, V9293, P577, DOI 10.1007/978-3-662-48324-4_29
   Salmani H, 2017, IEEE T INF FOREN SEC, V12, P338, DOI 10.1109/TIFS.2016.2613842
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Shabani A, 2021, IEEE T CIRCUITS-II, V68, P266, DOI 10.1109/TCSII.2020.3001263
   Shabani A, 2020, J NETW COMPUT APPL, V167, DOI 10.1016/j.jnca.2020.102713
   Shabani A, 2020, IEEE T COMPUT AID D, V39, P25, DOI 10.1109/TCAD.2018.2889663
   Shende R., 2016, 2016 Thirteenth International Conference on Wireless and Optical Communications Networks WOCN, P1, DOI DOI 10.1109/WOCN.2016.7759894
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wang S.J., 2016, 2016 IEEE AS HARDW O, P1
   Xie X, 2017, IEICE ELECTRON EXPR, V14, DOI 10.1587/elex.14.20170682
   Zhang L, 2019, CHINA COMMUN, V16, P100, DOI 10.23919/JCC.2019.12.007
   Zhou Z., 2018, VLSI Test Symposium (VTS), P1
   Zou MH, 2018, IEEE T COMPUT AID D, V37, P1384, DOI 10.1109/TCAD.2017.2753201
NR 43
TC 7
Z9 7
U1 3
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 28
DI 10.1145/3446837
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400002
DA 2024-07-18
ER

PT J
AU Kadiyala, SP
   Jadhav, P
   Lam, EK
   Srikanthan, T
AF Kadiyala, Sai Praveen
   Jadhav, Pranav
   Lam, Ew-Kei
   Srikanthan, Thambipillai
TI Hardware Performance Counter-Based Fine-Grained Malware Detection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware performance counters; principal component analysis;
   fine-grained analysis; embedded systems
ID CALLS
AB Detection of malicious programs using hardware-based features has gained prominence recently. The tamper-resistant hardware metrics prove to be a better security feature than the high-level software metrics, which can be easily obfuscated. Hardware Performance Counters (HPC), which are inbuilt in most of the recent processors, are often the choice of researchers amongst hardware metrics. However, a lack of determinism in their counts, thereby affecting the malware detection rate, minimizes the advantages of HPCs. To overcome this problem, in our work, we propose a three-step methodology for fine-grained malware detection. In the first step, we extract the HPCs of each system call of an unknown program. Later, we make a dimensionality reduction of the fine-grained data to identify the components that have maximum variance. Finally, we use a machine learning based approach to classify the nature of the unknown program into benign or malicious. Our proposed methodology has obtained a 98.4% detection rate, with a 3.1% false positive. It has improved the detection rate significantly when compared to other recent works in hardware-based anomaly detection.
C1 [Kadiyala, Sai Praveen; Lam, Ew-Kei; Srikanthan, Thambipillai] Nanyang Technol Univ, Singapore, Singapore.
   [Jadhav, Pranav] BITS Pilani, B-603, Mumbai 400092, Maharashtra, India.
   [Kadiyala, Sai Praveen] 1 Fusionopolis Way,21-01 Connexis, Singapore 138632, Singapore.
   [Lam, Ew-Kei; Srikanthan, Thambipillai] Nanyang Technol Univ, Cyber Secur Res Ctr, Acad Bldg North,ABN-01b-14,61 Nanyang Dr, Singapore 637335, Singapore.
C3 Nanyang Technological University; Birla Institute of Technology &
   Science Pilani (BITS Pilani); Nanyang Technological University
RP Kadiyala, SP (corresponding author), Nanyang Technol Univ, Singapore, Singapore.; Kadiyala, SP (corresponding author), 1 Fusionopolis Way,21-01 Connexis, Singapore 138632, Singapore.
EM ksp463@gmail.com; f20160253@hyderabad.bits-pilani.ac.in;
   assklam@ntu.edu.sg; astsrikan@ntu.edu.sg
CR Allaf Z., 2017, P UK WORKSH COMP INT, P203
   [Anonymous], 2013, SIGARCH COMPUT ARCHI
   Bahador MB, 2014, 2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), P703, DOI 10.1109/ICCKE.2014.6993402
   Bhattacharya S, 2015, LECT NOTES COMPUT SC, V9293, P248, DOI 10.1007/978-3-662-48324-4_13
   Chiappetta M, 2016, APPL SOFT COMPUT, V49, P1162, DOI 10.1016/j.asoc.2016.09.014
   CSAL_ARM, COR SIGHT ACC LIB
   Das S, 2019, P IEEE S SECUR PRIV, P20, DOI 10.1109/SP.2019.00021
   Das Sanjeev, 2015, IEEE T INF FOREN SEC, V11, P289
   Dong K, 2014, Obesity Interventions in Underserved Communities: Evidence and Directions, P106
   Gulmezoglu Berk, 2017, LECT NOTES COMPUT SC, P80, DOI DOI 10.1007/978-3-319-66399-9_5
   Hao Y, 2016, 2016 INTERNATIONAL CONFERENCE ON MECHANICAL ENGINEERING AND CONTROL AUTOMATION (ICMECA 2016), P488
   Lindorfer M, 2015, P INT COMP SOFTW APP, P422, DOI 10.1109/COMPSAC.2015.103
   Malware Open, OP MALW COMM MAL COD
   Mcaffe Labs, 2018, TECHNICAL REPORT
   Min Zheng, 2013, Detection of Intrusions and Malware, and Vulnerability Assessment. 9th International Conference, DIMVA 2012. Revised Selected Papers, P82, DOI 10.1007/978-3-642-37300-8_5
   Nissim N, 2018, KNOWL-BASED SYST, V153, P147, DOI 10.1016/j.knosys.2018.04.033
   Ozsoy M, 2015, INT S HIGH PERF COMP, P651, DOI 10.1109/HPCA.2015.7056070
   Patel N., 2017, P 54 ANN DES AUT C 2, P25
   Paudice A., 2018, EUR C MACH LEARN KNO, P5
   Pedregosa F., 2012, J MACH LEARN RES, V12
   Rieck K, 2011, J COMPUT SECUR, V19, P639, DOI 10.3233/JCS-2010-0410
   Roberts J.M., VIRUS SHARE
   Salehi Z, 2017, ENG APPL ARTIF INTEL, V59, P93, DOI 10.1016/j.engappai.2016.12.016
   Sen S, 2018, IEEE T INF FOREN SEC, V13, P2563, DOI 10.1109/TIFS.2018.2824250
   Wang XY, 2016, IEEE T COMPUT AID D, V35, P485, DOI 10.1109/TCAD.2015.2474374
   Zhang TW, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P253, DOI 10.1145/3052973.3052978
   Zhang TW, 2016, LECT NOTES COMPUT SC, V9854, P118, DOI 10.1007/978-3-319-45719-2_6
   Zheng Min, 2012, INT C DET INTR MALW, P82
NR 28
TC 15
Z9 15
U1 9
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 38
DI 10.1145/3403943
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000009
DA 2024-07-18
ER

PT J
AU Zhao, ZR
   Barijough, KM
   Gerstlauer, A
AF Zhao, Zhuoran
   Barijough, Kamyar Mirzazad
   Gerstlauer, Andreas
TI Network-level Design Space Exploration of Resource-constrained
   Networks-of-Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Source-level simulation; networks-of-systems; design space exploration
ID EVOLUTIONARY ALGORITHMS; SENSOR NETWORKS; OPTIMIZATION
AB Driven by recent advances in networking and computing technologies, distributed application scenarios are increasingly deployed on resource-constrained processing platforms. This includes networked embedded and cyber-physical systems as well as edge computing in mobile applications and the Internet of Things (IoT). In such resource-constrained Networks-of-Systems (NoS), computation and communication workloads need to be carefully co-optimized yet are tightly coupled. How to optimally partition and schedule application tasks among an appropriately designed NoS architecture requires a simultaneous consideration of design parameters from applications and processing platforms all the way to network configurations. Traditionally, however, systems and networks are designed in isolation and combined in an ad hoc manner, which ignores joint effects and optimization opportunities. To systematically explore and optimize NoS design spaces, a higher level of design abstraction on top of traditional system and network design is required. In this article, we propose a novel network-level design methodology for resource-constrained NoS optimization and design space exploration. A key component in such a design flow is fast yet accurate network/system co-simulation to rapidly evaluate NoS parameters with high fidelity. We first introduce a novel NoS simulator (NoSSim) that integrates source-level simulation models of applications with a host-compiled system simulation platform and a reconfigurable network simulation backplane to accurately capture system and network interactions. The co-simulation platform is further combined with model generation tools and a multi-objective genetic search algorithm to provide a comprehensive and fully automated NoS design space exploration framework. Finally, we apply our network-level design flow on several state-of-art IoT/mobile design case studies. Results show that NoSSim can achieve more than 86% simulation accuracy on average as compared to a real-world edge device cluster, where sensitivities to various design parameters are faithfully captured with high fidelity. When applying our network-level design space exploration methodology, design decisions are automatically optimized, where non-obvious NoS configurations are discovered outperforming manually designed solutions by more than 45%.
C1 [Zhao, Zhuoran; Barijough, Kamyar Mirzazad; Gerstlauer, Andreas] Univ Texas Austin, Dept Elect & Comp Engn, 2501 Speedway, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Zhao, ZR (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, 2501 Speedway, Austin, TX 78712 USA.
EM zhuoran@utexas.edu; kammirzazad@utexas.edu; ger-stl@ece.utexas.edu
FU National Science Foundation (NSF) [CCF-1763848]
FX This work was partially supported by National Science Foundation (NSF)
   Grant No. CCF-1763848.
CR [Anonymous], 2018, DEEPTHINGS
   [Anonymous], 2016, P INT C HARDW SOFTW
   [Anonymous], 2015, IEEE INT THINGS J
   Bai LS, 2011, DES AUT TEST EUROPE, P88
   Bakshi A, 2004, PROC INT CONF PARAL, P423
   Banerjee Amal, 2009, P INT EMB SYST S IES
   Bombieri N, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721703
   Bonivento A., 2006, P DES AUT TEST EUR D
   Cheng Z., 2007, EURASIP J APPL SIG P, V2007, P220
   Damm M, 2010, DES AUT TEST EUROPE, P1047
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Devarajan Dhanya., 2006, ACM Transactions on Sensor Networks, V2, P380, DOI DOI 10.1145/1167935.1167939
   Doukas Charalampos, 2012, P C INN MOB INT SERV
   Du W, 2011, EURASIP J WIREL COMM, P1, DOI 10.1186/1687-1499-2011-143
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Ferentinos KP, 2007, COMPUT NETW, V51, P1031, DOI 10.1016/j.comnet.2006.06.013
   Fortin FA, 2012, J MACH LEARN RES, V13, P2171
   Fummi Franco, 2008, P FOR SPEC VER DES L
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Gerstlauer Andreas, 2012, P AS S PAC DES AUT C
   Gerum C, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P18, DOI 10.1109/SAMOS.2015.7363655
   Kang Yiping, 2017, P INT C ARCH SUPP PR
   Lin J, 2012, J SIGNAL PROCESS SYS, V69, P279, DOI 10.1007/s11265-012-0674-6
   lwip, 2018, IWIP A LIGHTW TCP IP
   Mao Jiachen, 2017, P DES AUT TEST EUR D
   Minakov I, 2013, J SYST ARCHITECT, V59, P626, DOI 10.1016/j.sysarc.2013.05.020
   Moody GA, 2001, IEEE ENG MED BIOL, V20, P45, DOI 10.1109/51.932724
   Mueller-Gritschneder D., 2017, HDB HARDWARESOFTWARE, P1, DOI [10.1007/978-94-017-7358-418-1, DOI 10.1007/978-94-017-7358-418-1]
   Nabi Majid, 2009, P ACM WORKSH PERF MO
   ns3, 2019, NS 3 DISCR EV NETW S
   Ochs P, 2014, IEEE T PATTERN ANAL, V36, P1187, DOI 10.1109/TPAMI.2013.242
   Pimentel AD, 2017, IEEE DES TEST, V34, P77, DOI 10.1109/MDAT.2016.2626445
   Pinto A, 2008, P AMER CONTR CONF, P920, DOI 10.1109/ACC.2008.4586610
   Quaritsch M, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/92827
   Razaghi P, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2678020
   Redmon J., 2017, PROC CVPR IEEE, P6517, DOI DOI 10.1109/CVPR.2017.690
   Römer K, 2004, IEEE WIREL COMMUN, V11, P54, DOI 10.1109/MWC.2004.1368897
   Sayyah Parinaz, 2012, P INT C HARDW SOFTW
   Sommer Jurgen, 2009, P INT C MOB TECHN AP
   Streichert T, 2007, J SYST ARCHITECT, V53, P751, DOI 10.1016/j.sysarc.2007.01.005
   Teerapittayanon Surat, 2017, P INT C DISTR COMP S
   Varga A., 2008, PROC ICST INT C SIMU
   Wang Guohui, 2018, EZSIFT EASY TO USE S
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
   Zhao ZR, 2017, IEEE T COMPUT AID D, V36, P299, DOI 10.1109/TCAD.2016.2578882
   Zhao Zhuoran, 2017, P INT C EMB COMP SYS
   Zhao Zhuoran, 2019, NOSDSE
   Zhao Zhuoran, 2019, NOSSIM
   Zitzler Eckart, 2001, P EUROGEN C EV METH
NR 49
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 22
DI 10.1145/3387918
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400001
DA 2024-07-18
ER

PT J
AU Navarro, O
   Yudi, J
   Hoffmann, J
   Hernandez, HGM
   Hübner, M
AF Navarro, Osvaldo
   Yudi, Jones
   Hoffmann, Javier
   Hernandez, Hector Gerardo Munoz
   Huebner, Michael
TI A Machine Learning Methodology for Cache Memory Design Based on Dynamic
   Instructions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Supervised learning; cache memory; cache memory design; machine
   learning; classification
AB Cache memories are an essential component of modern processors and consume a large percentage of their power consumption. Its efficacy depends heavily on the memory demands of the software. Thus, finding the optimal cache for a particular program is not a trivial task and usually involves exhaustive simulation. In this article, we propose a machine learning-based methodology that predicts the optimal cache reconfiguration for any given application, based on its dynamic instructions. Our evaluation shows that our methodology reaches 91.1% accuracy. Moreover, an additional experiment shows that only a small portion of the dynamic instructions (10%) suffices to reach 89.71% accuracy.
C1 [Navarro, Osvaldo; Yudi, Jones; Hoffmann, Javier] Ruhr Univ Bochum, Chair Embedded Syst Informat Technol, Univ Str 150, D-44801 Bochum, Germany.
   [Hernandez, Hector Gerardo Munoz; Huebner, Michael] Brandenburg Tech Univ Cottbus, Chair Comp Engn, Konrad Wachsmann Allee 5, D-03046 Cottbus, Germany.
C3 Ruhr University Bochum; Brandenburg University of Technology Cottbus
RP Navarro, O (corresponding author), Ruhr Univ Bochum, Chair Embedded Syst Informat Technol, Univ Str 150, D-44801 Bochum, Germany.
EM osvaldo.navarroguzman@ruhr-uni-bochum.de;
   Jones.MoriAlvesDaSilva@ruhr-uni-bochum.de;
   javier.hoffmann@ruhr-uni-bochum.de; munozher@b-tu.de;
   Michael.Huebned@b-tu.de
RI Mori, Jones Yudi/J-6441-2012; Munoz Hernandez, Hector
   Gerardo/JSL-2645-2023
OI Mori, Jones Yudi/0000-0001-6707-853X; Munoz Hernandez, Hector
   Gerardo/0000-0002-0891-235X
FU National Council of Science and Technology (CONACYT) [359472]; CAPES
   Foundation (Brazilian Ministry of Education, Science without Borders
   Program)
FX The work is supported by the National Council of Science and Technology
   (CONACYT) under Grant No.: 359472 (http://conacyt.gob.mx/) and by the
   CAPES Foundation (Brazilian Ministry of Education, Science without
   Borders Program).
CR Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   ANDANDTECH, 2017, INT LAUNCH 8 GEN COR
   [Anonymous], 2015, TECHNICAL REPORT
   [Anonymous], 2006, HPL200686
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bournoutian G, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539037
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Dubach C, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2541228.2541238
   Elakkumanan P., 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1888
   Florida State University, 2016, C SOURC COD BENCHM
   Gomez FJ, 2001, IEEE IJCNN, P2355, DOI 10.1109/IJCNN.2001.938732
   Gordon-Ross A, 2009, IEEE T VLSI SYST, V17, P80, DOI 10.1109/TVLSI.2008.2002459
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Intel, 2017, INT PENT 3 XEON PROC
   Ipek E, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1328195.1328196
   Jiménez DA, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P243
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Khakhaeng S, 2016, INT CONF KNOWL SMART, P146, DOI 10.1109/KST.2016.7440514
   Kolcz A., 2004, ACM SIGKDD EXPLORATI, V6, P1, DOI [10.2973/odp.proc.ir.207.2004, DOI 10.1145/1007730.1007733]
   Leather H, 2009, INT SYM CODE GENER, P81, DOI 10.1109/CGO.2009.21
   Lee Jung-Hoon., 2002, ACM T EMBED COMPUT S, V1, P56
   Leiding Tim, 2015, THESIS RUHR U BOCHUM
   Liang Y, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539039
   Liang Y, 2010, DES AUT CON, P344
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Manly B, 2015, CH HALL CRC APP ENV, P1
   Murphy KP, 2012, MACHINE LEARNING: A PROBABILISTIC PERSPECTIVE, P1
   Navarro Osvaldo, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032496
   Navarro O, 2017, LECT NOTES COMPUT SC, V10216, P311, DOI 10.1007/978-3-319-56258-2_27
   Navarro O, 2016, IEEE I C ELECT CIRC, P388, DOI 10.1109/ICECS.2016.7841214
   Navarro Osvaldo, 2018, P C APPL REC COMP AR
   Qiu KN, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660492
   Rawlins M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435251
   Sembrant A, 2011, I S WORKL CHAR PROC, P104, DOI 10.1109/IISWC.2011.6114207
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Silva BA, 2015, 2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), DOI 10.1145/2800986.2801026
   Spiliopoulos V., 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P241, DOI 10.1109/MASCOTS.2012.36
   SUGUMAR RA, 1995, ACM T COMPUT SYST, V13, P32, DOI 10.1145/200912.200918
   Thomson John, 2009, Languages and Compilers for Parallel Computing. 22nd International Workshop, LCPC 2009, Revised Selected Papers, P399
   Tin Kam Ho, 1995, Proceedings of the Third International Conference on Document Analysis and Recognition, P278, DOI 10.1109/ICDAR.1995.598994
   Vega Miguel A., 2000, 11 JORN PAR GRAN
   Wang WX, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220340
   Zhang C., 2004, ACM T EMBED COMPUT S, V3, P407
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zhang CJ, 2003, P IEEE RAP SYST PROT, P164
NR 48
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 12
DI 10.1145/3376920
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800004
DA 2024-07-18
ER

PT J
AU Jayakodi, NK
   Belakaria, S
   Deshwal, A
   Doppa, JR
AF Jayakodi, Nitthilan Kanappan
   Belakaria, Syrine
   Deshwal, Aryan
   Doppa, Janardhan Rao
TI Design and Optimization of Energy-Accuracy Tradeoff Networks for Mobile
   Platforms via Pretrained Deep Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; inference; embedded systems; hardware and software
   codesign
ID NEURAL-NETWORKS
AB Many real-world edge applications including object detection, robotics, and smart health are enabled by deploying deep neural networks (DNNs) on energy-constrained mobile platforms. In this article, we propose a novel approach to trade off energy and accuracy of inference at runtime using a design space called Learning Energy Accuracy Tradeoff Networks (LEANets). The key idea behind LEANets is to design classifiers of increasing complexity using pretrained DNNs to perform input-specific adaptive inference. The accuracy and energy consumption of the adaptive inference scheme depends on a set of thresholds, one for each classifier. To determine the set of threshold vectors to achieve different energy and accuracy tradeoffs, we propose a novel multiobjective optimization approach. We can select the appropriate threshold vector at runtime based on the desired tradeoff. We perform experiments on multiple pretrained DNNs including ConvNet, VGG-16, and MobileNet using diverse image classification datasets. Our results show that we get up to a 50% gain in energy for negligible loss in accuracy, and optimized LEANets achieve significantly better energy and accuracy tradeoff when compared to a state-of-the-art method referred to as Slimmable neural networks.
C1 [Jayakodi, Nitthilan Kanappan; Belakaria, Syrine; Deshwal, Aryan; Doppa, Janardhan Rao] Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
C3 Washington State University
RP Jayakodi, NK (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
EM n.kannappanjayakodi@wsu.edu; sy-rine.belakaria@wsu.edu;
   aryan.deshwal@wsu.edu; jana.doppa@wsu.edu
RI Jayakodi, Nitthilan Kannappan/ADZ-3377-2022
OI Jayakodi, Nitthilan Kannappan/0000-0002-9715-393X
FU National Science Foundation (NSF) [OAC-1910213, IIS1845922]; U.S. Army
   Research Office (ARO) [W911NF-17-1-0485, W911NF-19-10162]
FX This work was supported in part by the National Science Foundation (NSF)
   under Grant OAC-1910213 and Grant IIS1845922, and in part by the U.S.
   Army Research Office (ARO) under Grant W911NF-17-1-0485 and Grant
   W911NF-19-10162. The views expressed are those of the authors and do not
   reflect the official policy or position of NSF or ARO.
CR Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], DENSELY CONNECTED CO
   [Anonymous], 2016, ABS160202830 CORR
   [Anonymous], 2017, INCREMENTAL NETWORK
   [Anonymous], 2015, CORR
   [Anonymous], 2014, ADV NEURAL INFORM PR
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2015, Deep Residual Learning for Image Recognition
   [Anonymous], 2014, CORR
   [Anonymous], 2017, ODROIODXU4
   Belakaria Syrine, 2019, ADV NEURAL INFORM PR
   Chen YH, 2017, IEEE MICRO, V37, P12, DOI 10.1109/MM.2017.54
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Das S, 2017, IEEE T COMPUT AID D, V36, P719, DOI 10.1109/TCAD.2016.2604288
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Deshwal A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358206
   Ding RZ, 2018, ASIA S PACIF DES AUT, P1, DOI 10.1109/ASPDAC.2018.8297274
   Doppa JR, 2014, J MACH LEARN RES, V15, P1317
   Doppa JR, 2014, J ARTIF INTELL RES, V50, P369, DOI 10.1613/jair.4212
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hernández-Lobato D, 2016, PR MACH LEARN RES, V48
   Howard A. G., 2017, ARXIV170404861
   Jayakodi NK, 2018, IEEE T COMPUT AID D, V37, P2881, DOI 10.1109/TCAD.2018.2857338
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Kim RG, 2017, IEEE T VLSI SYST, V25, P2458, DOI 10.1109/TVLSI.2017.2700726
   Lam M, 2015, PROC CVPR IEEE, P4923, DOI 10.1109/CVPR.2015.7299126
   Li HX, 2015, PROC CVPR IEEE, P5325, DOI 10.1109/CVPR.2015.7299170
   Ma Y., 2016, MICROWAVE S IMS, P1
   Mandal SK, 2019, IEEE T VLSI SYST, V27, P2842, DOI 10.1109/TVLSI.2019.2926106
   Neshatpour Katayoun, 2018, P DATE
   Panda Priyadarshini, 2016, P DATE
   Srinivas Niranjan, 2010, ICML, V27, P1015, DOI DOI 10.1109/TIT.2011.2182033
   Stamoulis Dimitrios., 2018, CoRR
   Stamoulis Dimitrios, 2018, CORR
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Wang Keze, 2017, CORR
   Yang Tien-Ju, 2017, P CVPR
   Yu Jiahui, 2019, ICLR
   Zitzler Eckart, 1999, EVOLUTIONARY ALGORIT, V63
NR 43
TC 20
Z9 22
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 4
DI 10.1145/3366636
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500004
OA Bronze
DA 2024-07-18
ER

PT J
AU Romaszkan, W
   Li, TM
   Gupta, P
AF Romaszkan, Wojciech
   Li, Tianmu
   Gupta, Puneet
TI 3PXNet: Pruned-Permuted-Packed XNOR Networks for Edge Machine Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural networks; image recognition; embedded systems
ID MEMORY
AB As the adoption of Neural Networks continues to proliferate different classes of applications and systems, edge devices have been left behind. Their strict energy and storage limitations make them unable to cope with the sizes of common network models. While many compression methods such as precision reduction and sparsity have been proposed to alleviate this, they don't go quite far enough. To push size reduction to its absolute limits, we combine binarization with sparsity in Pruned-Permuted-Packed XNOR Networks (3PXNet), which can be efficiently implemented on even the smallest of embedded microcontrollers. 3PXNets can reduce model sizes by up to 38X and reduce runtime by up to 3X compared with already compact conventional binarized implementations with less than 3% accuracy reduction. We have created the first software implementation of sparse-binarized Neural Networks, released as open source library targeting edge devices. Our library is complete with training methodology and model generating scripts, making it easy and fast to deploy.
C1 [Romaszkan, Wojciech; Li, Tianmu; Gupta, Puneet] Univ Calif Los Angeles, Dept Elect & Comp Engn, 56-125B Engn 4 Bldg,420 Westwood Plaza, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Romaszkan, W (corresponding author), Univ Calif Los Angeles, Dept Elect & Comp Engn, 56-125B Engn 4 Bldg,420 Westwood Plaza, Los Angeles, CA 90095 USA.
EM wromaszkan@ucla.edu; litianmu1995@ucla.edu; puneetg@ucla.edu
RI Romaszkan, Wojciech/CAH-4549-2022
OI Li, Tianmu/0000-0002-1078-6743; Gupta, Puneet/0000-0002-6188-1134
CR Al Bahou A, 2018, PROC IEEE COOL CHIPS
   Alemdar H, 2017, IEEE IJCNN, P2547, DOI 10.1109/IJCNN.2017.7966166
   Andri R, 2018, IEEE T COMPUT AID D, V37, P48, DOI 10.1109/TCAD.2017.2682138
   [Anonymous], 2016, IEEE C COMP VIS PATT
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2017, P 8 WORKSH 6 WORKSH, DOI DOI 10.1145/3029580.3029586
   [Anonymous], 2017, ARXIV170501462
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   [Anonymous], 2015, 32 ICML
   [Anonymous], 2015, P IEEE C COMP VIS PA
   [Anonymous], 2011, IMPROVING SPEED NEUR
   Anwar S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3005348
   Anwar Sajid, 2016, CORR
   ARM Limited, 2017, ARMV6 M ARCH REF MAN, V1
   ARM Limited, 2018, ARMV7 M ARCH REF MAN, V1
   Bankman D, 2019, IEEE J SOLID-ST CIRC, V54, P158, DOI 10.1109/JSSC.2018.2869150
   Chellapilla Kumar, 2006, 10 INT WORKSHOP FRON
   Chen Tianqi, 2015, ARXIVCSDC151201274
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cheng YJ, 2017, COMPLEXITY, DOI 10.1155/2017/6342170
   Cheng Zhiyong., 2015, CoRR
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Conti F., 2018, IEEE T COMPUT AID D, V37, P2940, DOI [10.1109/TCAD.2018.2857019, DOI 10.1109/TCAD.2018.2857019]
   Couroucli M, 2016, BRIT SCH ATHENS MOD, V1, P1
   Deng L, 2018, NEURAL NETWORKS, V100, P49, DOI 10.1016/j.neunet.2018.01.010
   Faraone J, 2017, LECT NOTES COMPUT SC, V10635, P393, DOI 10.1007/978-3-319-70096-0_41
   Gupta C, 2017, INT C MACHINE LEARNI, P1331
   Han S, 2015, P ADV NEUR INF PROC, V2015, P1135
   Han SS, 2015, BMC ANESTHESIOL, V15, DOI 10.1186/s12871-015-0026-8
   HASSIBI B, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P293, DOI 10.1109/ICNN.1993.298572
   He ZZ, 2019, IEEE WINT CONF APPL, P913, DOI 10.1109/WACV.2019.00102
   Heinrich MP, 2018, INT J COMPUT ASS RAD, V13, P1311, DOI 10.1007/s11548-018-1797-4
   Howard A. G., 2017, ARXIV170404861
   Hu YW, 2018, INT PARALL DISTRIB P, P244, DOI 10.1109/IPDPS.2018.00034
   Hubara I, 2016, ADV NEUR IN, V29
   Jiang LY, 2017, J SENSORS, V2017, DOI 10.1155/2017/5757125
   Jiang S, 2018, SEMIN CANCER BIOL, V50, P1, DOI 10.1016/j.semcancer.2018.04.007
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Judd P., 2017, CNVLUTIN2 INEFFECTUA, P1
   Judd P, 2017, IEEE COMPUT ARCHIT L, V16, P80, DOI 10.1109/LCA.2016.2597140
   Kim Minje, 2016, BITWISE NEURAL NETWO, V37
   Kingma D. P., 2014, arXiv
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kumar A., 2017, International Conference on Machine Learning, V70, P1935
   Kundu Abhisek, 2017, ARXIV170704679, P1
   Lai Liangzhen, 2018, Cmsis-nn: Efficient neural network kernels for arm cortex-m cpus
   Lebedev Vadim, 2015, Fast ConvNets Using Group-wise Brain Damage, DOI 10.1109/CVPR.2016.280
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li Fengfu, 2016, ARXIV160504711
   Li YX, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P290, DOI 10.1145/3020078.3021786
   Li Yixing, 2017, CORR
   Li Yixing., 2018, Build a Compact Binary Neural Network through Bit-level Sensitivity and Data Pruning
   Liang Ling, 2018, ARXIV180710816, P1
   Lin JH, 2017, IEEE COMPUT SOC CONF, P344, DOI 10.1109/CVPRW.2017.48
   Lin Xiaofan, 2017, ACCURATE BINARY CONV, V3, P1
   McDanel Bradley, 2017, ARXIV170902260, P1
   Mula W, 2018, COMPUT J, V61, P111, DOI 10.1093/comjnl/bxx046
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   Pedersoli Fabrizio, 2018, ARXIV170507175V2, P1
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Sato Shimpei., 2018, BRein Memory: A Single-Chip Binary / Ternary Reconfigurable in-Memory Deep Neural Network, V53, P983
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sredojevic Ranko, 2017, ARXIV171201084, P1
   Umuroglu Yaman, 2017, ARXIV161207119V1
   Wang Huan, 2018, ARXIV180409461
   Warden Pete, 2018, CORR
   Yang Haojin, 2017, ARXIV170509864
   Yonekawa H, 2018, INT SYM MVL, P174, DOI 10.1109/ISMVL.2018.00038
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhang J, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING (ICALIP), P1, DOI 10.1109/ICALIP.2016.7846628
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
   Zhou R, 2016, MATER TODAY CHEM, V1-2, P1, DOI 10.1016/j.mtchem.2016.09.001
NR 74
TC 5
Z9 6
U1 4
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 5
DI 10.1145/3371157
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500005
OA Bronze
DA 2024-07-18
ER

PT J
AU Bataineh, O
   Rosenblum, DS
   Reynolds, M
AF Bataineh, Omar
   Rosenblum, David S.
   Reynolds, Mark
TI Efficient Decentralized LTL Monitoring Framework Using Tableau Technique
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Decentralized monitoring; Linear Temporal Logic (LTL); tableau
AB This paper presents a novel framework for decentralized monitoring of Linear Temporal Logic (LTL) formulas, under the situation where processes are synchronous and the formula is represented as a tableau. The tableau technique allows one to construct a semantic tree for the input LTL formula, which can be used to optimize the decentralized monitoring of LTL in various ways. Given a system P and an LTL formula phi, we construct a tableau T-phi. The tableau T-phi is used for two purposes: (a) to synthesize an efficient round-robin communication policy for processes, and (b) to find the minimal ways to decompose the formula and communicate observations of processes in an efficient way. In our framework, processes can propagate truth values of both atomic and compound formulas (non-atomic formulas) depending on the syntactic structure of the input LTL formula and the observation power of processes. We demonstrate that this approach of decentralized monitoring based on tableau construction is more straightforward, more flexible, and more likely to yield efficient solutions than alternative approaches.
C1 [Bataineh, Omar; Rosenblum, David S.] Natl Univ Singapore, Sch Comp, 13 Comp Dr, Singapore 117417, Singapore.
   [Reynolds, Mark] Univ Western Australia, Comp Sci & Software Engn, 35 Stirling Hwy, Crawley, WA 6009, Australia.
C3 National University of Singapore; University of Western Australia
RP Bataineh, O (corresponding author), Natl Univ Singapore, Sch Comp, 13 Comp Dr, Singapore 117417, Singapore.
EM dcsomar@nus.edu.sg; david@comp.nus.edu.sg; mark.reynolds@uwa.edu.au
OI Reynolds, Mark/0000-0002-5415-0544
CR Alavi H., 2011, SPECIFICATION PATTER
   [Anonymous], 1952, INTRO METAMATHEMATIC
   [Anonymous], THESIS
   [Anonymous], 1955, SEMANTIC ENTAILMENT
   [Anonymous], 1968, First-Order Logic
   Bacchus F, 1996, PROCEEDINGS OF THE THIRTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND THE EIGHTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE, VOLS 1 AND 2, P1215
   Basin David A., 2015, LIPIcs, V45, P590, DOI [10.4230/LIPIcs.FSTTCS.2015.590, DOI 10.4230/LIPICS.FSTTCS.2015.590]
   Bauer A, 2016, FORM METHOD SYST DES, V48, P46, DOI [10.1007/978-3-642-32759-9_10, 10.1007/s10703-016-0253-8]
   Bauer A, 2011, ACM T SOFTW ENG METH, V20, DOI 10.1145/2000799.2000800
   Colombo C, 2016, FORM METHOD SYST DES, V49, P109, DOI 10.1007/s10703-016-0251-x
   Colombo C, 2009, LECT NOTES COMPUT SC, V5596, P135, DOI 10.1007/978-3-642-03240-0_13
   D'Angelo B, 2005, 12TH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING, PROCEEDINGS, P166, DOI 10.1109/TIME.2005.26
   Dwyer M. B., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P411, DOI 10.1109/ICSE.1999.841031
   El-Hokayem A, 2017, PROCEEDINGS OF THE 26TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA'17), P125, DOI 10.1145/3092703.3092723
   Emerson E.A., 1982, P 14 ANN ACM S THEOR, P169
   Falcone Y, 2014, LECT NOTES COMPUT SC, V8461, P66, DOI 10.1007/978-3-662-43613-4_5
   Kazemlou S, 2018, SYM REL DIST SYST, P207, DOI 10.1109/SRDS.2018.00032
   Kesten Y., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P97
   Mostafa M, 2015, INT PARALL DISTRIB P, P494, DOI 10.1109/IPDPS.2015.95
   Pike L., 2012, LNCS, P310, DOI DOI 10.1007/978-3-642-29860-8_23
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Reynolds M, 2016, ELECTRON P THEOR COM, P287, DOI 10.4204/EPTCS.226.20
   Scheffel Torben, 2014, INT C FORM METH MOD, V12
   Sen K, 2004, PROC INT CONF SOFTW, P418, DOI 10.1109/ICSE.2004.1317464
NR 24
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 87
DI 10.1145/3358219
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700043
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Cheng, ZQ
   Dömer, R
AF Cheng, Zhongqi
   Domer, Rainer
TI Analyzing Variable Entanglement for Parallel Simulation of SystemC
   TLM-2.0 Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE SystemC; TLM-2.0; parallel discrete event simulation; PDES
AB The SystemC TLM-2.0 standard is widely used in modern electronic system level design for better interoperability and higher simulation speed. However, TLM-2.0 has been identified as an obstacle for parallel SystemC simulation due to the disappearance of channels. Without a containment construct, simulation threads are permitted to directly access data of other modules and that makes it difficult to synchronize such accesses as required by the SystemC execution semantics. In this paper, we propose a compile time approach to statically analyze potential conflicts among threads in SystemC TLM-2.0 loosely- and approximately-timed models. We introduce a new Socket Call Path technique which provides the compiler with socket binding information for precise static analysis. We also propose an algorithm to analyze entangled variable pairs. Experimental results show that our approach is able to support automatically safe parallel simulation of SystemC models with TLM-2.0 Blocking Transport Interface, Direct Memory Interface and Non-blocking Transport Interface, resulting in impressive simulation speeds.
C1 [Cheng, Zhongqi; Domer, Rainer] Univ Calif Irvine, Henry Samueli Sch Engn Elect Engn & Comp Sci, 3217 Engn Hall, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Cheng, ZQ (corresponding author), Univ Calif Irvine, Henry Samueli Sch Engn Elect Engn & Comp Sci, 3217 Engn Hall, Irvine, CA 92697 USA.
EM zhongqc@uci.edu; doemer@uci.edu
RI Doemer, Rainer/AAD-6677-2020
OI Doemer, Rainer/0000-0001-9586-4861
FU Intel Corporation
FX This work has been supported in part by substantial funding from Intel
   Corporation for the project titled "Scaling the Recoding Infrastructure
   for Parallel SystemC Simulation". The authors thank Intel Corporation
   for the valuable support.
CR [Anonymous], 2012, 16662011 IEEE
   Becker D, 2016, ELECTRONICS-SWITZ, V5, DOI 10.3390/electronics5020022
   Chen WW, 2014, IEEE T COMPUT AID D, V33, P1859, DOI 10.1109/TCAD.2014.2356469
   Combes P., 2008, IEEE INT S PAR DISTR
   Domer R., 2017, HDB OFHARDWARE SOFTW
   Dömer R, 2016, IEEE EMBED SYST LETT, V8, P81, DOI 10.1109/LES.2016.2617284
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Kaushik A., 2013, P SPEC DES LANG FDL
   Lab for Embedded Computer Systems (LECS), REC INFR SYSTEMC
   Moy M, 2013, P DES AUT TEST EUR M
   OSCI, 2009, OSCI TLM 2 0 LANGUAG
   Quinlan Daniel., 2019, ROSE USER MANUAL TOO
   Schmidt T, 2018, P DES AUT TEST EUR M
   Schmidt T., 2017, P DESIGN AUTOMATION
   Virtanen J., 2016, 2016 IEEE Nordic Circuits and Systems Conference (NORCAS), P1
   Weinstock J. H., 2016, P DES AUT TEST EUR M
NR 16
TC 2
Z9 2
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 79
DI 10.1145/3358194
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700035
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Ghosh, B
   Duggirala, PS
AF Ghosh, Bineet
   Duggirala, Parasara Sridhar
TI Robust Reachable Set: Accounting for Uncertainties in Linear Dynamical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Formal methods; linear uncertain systems; safety verification; model
   checking; reachable set computation; robust reachable set
ID VERIFICATION
AB Reachable set computation is one of the primary techniques for safety verification of linear dynamical systems. In reality the underlying dynamics have uncertainties like parameter variations or modeling uncertainties. Therefore, the reachable set computation must consider the uncertainties in the dynamics to be useful i.e. the computed reachable set should be over or under approximation if not exact. This paper presents a technique to compute reachable set of linear dynamical systems with uncertainties. First, we introduce a construct called support of a matrix. Using this construct, we present a set of sufficient conditions for which reachable set for uncertain linear system can be computed efficiently; and safety verification can be performed using bi-linear programming. Finally, given a linear dynamical system, we compute robust reachable set, which accounts for all possible uncertainties that can be handled by the sufficient conditions presented. Experimental evaluation on benchmarks reveal that our algorithm is computationally very efficient.
C1 [Ghosh, Bineet; Duggirala, Parasara Sridhar] Univ North Carolina Chapel Hill, Chapel Hill, NC 27515 USA.
C3 University of North Carolina School of Medicine; University of North
   Carolina; University of North Carolina Chapel Hill
RP Ghosh, B (corresponding author), Univ North Carolina Chapel Hill, Chapel Hill, NC 27515 USA.
RI Ghosh, Bineet/AAZ-5366-2021
FU National Science Foundation (NSF) [CNS 1739936, CNS 1935724]
FX The authors want to thank Mahesh Viswanathan for helpful discussions.
   The work done in this paper is based upon work supported by the National
   Science Foundation (NSF) under grant numbers CNS 1739936, CNS 1935724.
   Any opinions, findings, and conclusions or recommendations expressed in
   this publication are those of the authors and do not necessarily reflect
   the views of NSF.
CR Althoff M., 2008, P 47 IEEE C DEC CONT
   Althoff M., 2007, P 46 IEEE C DEC CONT, P726
   Althoff M, 2011, MATH ENG-SER, P69
   [Anonymous], 1979, METHODS APPL INTERVA
   [Anonymous], 1996, ROBUST OPTIMAL CONTR
   Chen Hongxu, 2014, ARCH CPSWEEK, P9
   Chen Xin, 2013, COMP AID VER 25 INT
   Chutinan A, 2003, IEEE T AUTOMAT CONTR, V48, P64, DOI 10.1109/TAC.2002.806655
   Combastel Christophe, 2011, P 18 IFAC WORLD C, V44, P4525, DOI DOI 10.3182/20110828-6-IT-1002.02585
   Dreossi Tommaso, 2017, P 20 INT C HYBR SYST
   Duggirala PS, 2016, LECT NOTES COMPUT SC, V9779, P477, DOI 10.1007/978-3-319-41528-4_26
   Duggirala Parasara Sridhar, 2015, 21 INT C TOOLS ALG C
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Fukuda M, 2001, COMPUT OPTIM APPL, V19, P79, DOI 10.1023/A:1011224403708
   Gan V., 2014, EPIC SERIES COMPUTIN, V34, P1
   Girard A, 2005, LECT NOTES COMPUT SC, V3414, P291
   Goh KC, 1995, J GLOBAL OPTIM, V7, P365, DOI 10.1007/BF01099648
   Green M., 2012, LINEAR ROBUST CONTRO
   Kaynama Shahab, 2014, WORKSH APPL VER CONT
   KHARGONEKAR PP, 1990, IEEE T AUTOMAT CONTR, V35, P356, DOI 10.1109/9.50357
   KNUPPEL O, 1994, COMPUTING, V53, P277, DOI 10.1007/BF02307379
   Kurzhanski AB, 2000, SYST CONTROL LETT, V41, P201, DOI 10.1016/S0167-6911(00)00059-1
   Lal R, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P237, DOI 10.1109/EMSOFT.2015.7318279
   Makhlouf Ibtissem Ben, 2014, ARCH CPSWEEK, P37
   Meyer P.-J., 2019, ARXIV190205204
   Serry M, 2018, IEEE DECIS CONTR P, P6275, DOI 10.1109/CDC.2018.8619276
NR 27
TC 7
Z9 7
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 97
DI 10.1145/3358229
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700053
OA Bronze
DA 2024-07-18
ER

PT J
AU Tran, HD
   Cai, FY
   Diego, ML
   Musau, P
   Johnson, TT
   Koutsoukos, X
AF Hoang-Dung Tran
   Cai, Feiyang
   Diego, Manzanas Lopez
   Musau, Patrick
   Johnson, Taylor T.
   Koutsoukos, Xenofon
TI Safety Verification of Cyber-Physical Systems with Reinforcement
   Learning Control
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Formal methods; verification; reinforcement learning
ID COLLISION; BRAKING; TIME
AB This paper proposes a new forward reachability analysis approach to verify safety of cyber-physical systems (CPS) with reinforcement learning controllers. The foundation of our approach lies on two efficient, exact and over-approximate reachability algorithms for neural network control systems using star sets, which is an efficient representation of polyhedra. Using these algorithms, we determine the initial conditions for which a safety-critical system with a neural network controller is safe by incrementally searching a critical initial condition where the safety of the system cannot be established. Our approach produces tight over-approximation error and it is computationally efficient, which allows the application to practical CPS with learning enable components (LECs). We implement our approach in NNV, a recent verification tool for neural networks and neural network control systems, and evaluate its advantages and applicability by verifying safety of a practical Advanced Emergency Braking System (AEBS) with a reinforcement learning (RL) controller trained using the deep deterministic policy gradient (DDPG) method. The experimental results show that our new reachability algorithms are much less conservative than existing polyhedra-based approaches. We successfully determine the entire region of the initial conditions of the AEBS with the RL controller such that the safety of the system is guaranteed, while a polyhedra-based approach cannot prove the safety properties of the system.
C1 [Hoang-Dung Tran; Cai, Feiyang; Diego, Manzanas Lopez; Musau, Patrick; Johnson, Taylor T.; Koutsoukos, Xenofon] Vanderbilt Univ, Nashville, TN 37235 USA.
C3 Vanderbilt University
RP Tran, HD (corresponding author), Vanderbilt Univ, Nashville, TN 37235 USA.
EM trhoangdung@gmail.com; feiyang.cai@vanderbilt.edu;
   diego.manzanas.lopez@vanderbilt.edu; patrick.musau@vanderbilt.edu;
   taylor.johnson@vanderbilt.edu; xenofon.koutsoukos@vanderbilt.edu
RI Johnson, Taylor T/E-8862-2015; johnson, taylor/GRX-4598-2022; Cai,
   Feiyang/AAW-9888-2021
OI Johnson, Taylor T/0000-0001-8021-9923; Cai, Feiyang/0000-0002-1486-0971
FU National Science Foundation (NSF) [SHF 1736323, CNS 1739328]; Air Force
   Office of Scientific Research (AFOSR) [FA9550-18-1-0122]; Defense
   Advanced Research Projects Agency (DARPA) [FA8750-18-C-0089]
FX The material presented in this paper is based upon work supported by the
   National Science Foundation (NSF) under grant numbers SHF 1736323 and
   CNS 1739328, the Air Force Office of Scientific Research (AFOSR) through
   contract number FA9550-18-1-0122, and the Defense Advanced Research
   Projects Agency (DARPA) through contract number FA8750-18-C-0089. The
   U.S. Government is authorized to reproduce and distribute reprints for
   Government purposes notwithstanding any copyright notation thereon. The
   views and conclusions contained herein are those of the authors and
   should not be interpreted as necessarily representing the official
   policies or endorsements, either expressed or implied, of AFOSR, DARPA,
   or NSF.
CR Akametalu AK, 2014, IEEE DECIS CONTR P, P1424, DOI 10.1109/CDC.2014.7039601
   Althoff M, 2008, IEEE DECIS CONTR P, P4042, DOI 10.1109/CDC.2008.4738704
   [Anonymous], 2015, An introduction to cora 2015
   [Anonymous], 2016, ARXIV PREPRINT ARXIV
   Bak S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P23, DOI 10.1145/3302504.3311792
   Bak S, 2017, LECT NOTES COMPUT SC, V10426, P401, DOI 10.1007/978-3-319-63387-9_20
   Balas V. E., 2006, 2006 WORLD AUT C, P1, DOI DOI 10.1109/WAC.2006.376059
   Dosovitskiy A., 2017, P 1 ANN C ROBOT LEAR, V78, P1
   Dreossi T, 2017, LECT NOTES COMPUT SC, V10227, P357, DOI 10.1007/978-3-319-57288-8_26
   Dutta S, 2018, IFAC PAPERSONLINE, V51, P151, DOI 10.1016/j.ifacol.2018.08.026
   García J, 2015, J MACH LEARN RES, V16, P1437
   Gehring C., 2013, P 2013 INT C AUTONOM, P1037
   Geibel P, 2005, J ARTIF INTELL RES, V24, P81, DOI 10.1613/jair.1666
   Geramifard A, 2011, P AMER CONTR CONF, P3393
   Girard A, 2005, LECT NOTES COMPUT SC, V3414, P291
   Hans A., 2008, ESANN, P143
   Hertz J., 1991, LECT NOTES SANTA FE
   Tran HD, 2019, LECT NOTES COMPUT SC, V11535, P261, DOI 10.1007/978-3-030-21759-4_15
   Ivanov Radoslav, 2019, HYBRID SYSTEMS COMPU
   Johnson T. T., 2017, ARXIV171208163
   Julian Kyle D., 2018, ARXIV181004240
   Koller T, 2018, IEEE DECIS CONTR P, P6059, DOI 10.1109/CDC.2018.8619572
   Kusano KD, 2011, SAE INT J PASSEN CAR, V4, P435, DOI 10.4271/2011-01-0576
   LEE DN, 1976, PERCEPTION, V5, P437, DOI 10.1068/p050437
   Lillicrap Timothy P, 2015, ARXIV150902971
   Moldovan T.M., 2012, P 29 INT C MACHINE L
   Moosavi-Dezfooli SM, 2016, PROC CVPR IEEE, P2574, DOI 10.1109/CVPR.2016.282
   Sankaranarayanan Sriram, 2019, HYBRID SYSTEMS COMPU
   Sun Xiaowu, 2019, HYBRID SYSTEMS COMPU
   Tran H.D, 2019, 7 INT C FORM METH SO
   Tran H.D., 2019, 23 INT S FORM METH F
   Tran H.D., 2019, 17 INT C FORM MOD AN
   Tuncali Cumhur Erkan, 2018, ARXIV180406760
   Xiang W., 2019, Safe, autonomous and intelligent vehicles, P123
   Xiang W., 2018, ARXIV180206981
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
NR 36
TC 54
Z9 60
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 105
DI 10.1145/3358230
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700061
OA Bronze
DA 2024-07-18
ER

PT J
AU Kyriakis, P
   Deshmukh, JV
   Bogdan, P
AF Kyriakis, Panagiotis
   Deshmukh, Jyotirmoy, V
   Bogdan, Paul
TI Specification Mining and Robust Design under Uncertainty: A Stochastic
   Temporal Logic Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Stochastic temporal logic; robust satisfaction; controller design
ID VERIFICATION
AB In this paper, we propose Stochastic Temporal Logic (StTL) as a formalism for expressing probabilistic specifications on time-varying behaviors of controlled stochastic dynamical systems. To make StTL a more effective specification formalism, we introduce the quantitative semantics for StTL to reason about the robust satisfaction of an StTL specification by a given system. Additionally, we propose using the robustness value as the objective function to be maximized by a stochastic optimization algorithm for the purpose of controller design. Finally, we formulate an algorithm for parameter inference for Parameteric-StTL specifications, which allows specifications to be mined from output traces of the underlying system. We demonstrate and validate our framework on two case studies inspired by the automotive domain.
C1 [Kyriakis, Panagiotis; Deshmukh, Jyotirmoy, V; Bogdan, Paul] Univ Southern Calif, Los Angeles, CA 90007 USA.
C3 University of Southern California
RP Kyriakis, P (corresponding author), Univ Southern Calif, Los Angeles, CA 90007 USA.
EM pkyriaki@usc.edu; jyotirmoy.deshmukh@usc.edu; pbogdan@usc.edu
RI Bogdan, Paul/V-6865-2019; Bogdan, Paul/ITT-2991-2023
FU National Science Foundation Career award [CPS/CNS-1453860]; NSF
   [CCF-1837131]; U.S. Army Research Office (ARO) [W911NF-17-1-0076]; Okawa
   Foundation; Defense Advanced Research Projects Agency (DARPA) Young
   Faculty Award [N66001-17-1-4044]
FX We thank the anonymous reviewers who carefully read our paper and gave
   valuable feedback that has helped improve it. The authors gratefully
   acknowledge the support by the National Science Foundation Career award
   under Grant No. CPS/CNS-1453860, the NSF Grant CCF-1837131, the U.S.
   Army Research Office (ARO) under Grant No. W911NF-17-1-0076, the Okawa
   Foundation award, and the Defense Advanced Research Projects Agency
   (DARPA) Young Faculty Award under Grant No. N66001-17-1-4044 support.
   The views, opinions, and/or findings contained in this article are those
   of the authors and should not be interpreted as representing the
   official views or policies, either expressed or implied by the Defense
   Advanced Research Projects Agency, the Department of Defense or the
   National Science Foundation.
CR Abate A, 2011, IEEE T AUTOMAT CONTR, V56, P2688, DOI 10.1109/TAC.2011.2160595
   Aksaray D, 2016, IEEE DECIS CONTR P, P6565, DOI 10.1109/CDC.2016.7799279
   Althoff M, 2009, IEEE T INTELL TRANSP, V10, P299, DOI 10.1109/TITS.2009.2018966
   [Anonymous], 1986, MONOGR STAT APPL PRO
   [Anonymous], FORMAL ASPECTS COMPU
   [Anonymous], 2016, ANAL TIME SERIES INT
   Asarin E, 1998, J COMPUT SYST SCI, V57, P389, DOI 10.1006/jcss.1998.1601
   Asarin Eugene, 2012, P 2 INT C RUNTIME VE, P147, DOI [DOI 10.1007/978-3-642-29860-8_12, DOI 10.1007/978-3-642-29860-812]
   Baier C, 2004, INT FED INFO PROC, V155, P493
   Bakhirkin A, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P177, DOI 10.1145/3178126.3178132
   Bartocci E, 2013, ELECTRON P THEOR COM, P3, DOI 10.4204/EPTCS.125.1
   Boyd S., 2004, CONVEX OPTIMIZATION
   Brázdil T, 2014, LECT NOTES COMPUT SC, V8837, P98, DOI 10.1007/978-3-319-11936-6_8
   Chen G, 2016, IEEE DECIS CONTR P, P4586, DOI 10.1109/CDC.2016.7798967
   Clarke EM, 2011, LECT NOTES COMPUT SC, V6996, P1, DOI 10.1007/978-3-642-24372-1_1
   Deshmukh JV, 2018, LECT NOTES COMPUT SC, V11022, P3, DOI 10.1007/978-3-030-00151-3_1
   Ding J, 2013, AUTOMATICA, V49, P2665, DOI 10.1016/j.automatica.2013.05.025
   Donze Alexandre, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P264, DOI 10.1007/978-3-642-39799-8_19
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Fu J, 2015, IEEE DECIS CONTR P, P7440, DOI 10.1109/CDC.2015.7403395
   Ghorbani M, 2014, IEEE ENG MED BIO, P4839, DOI 10.1109/EMBC.2014.6944707
   Hoxha B., 2015, PROC ARCH CPSWEEK 20, P25, DOI DOI 10.29007/XWRS
   Hoxha B, 2018, INT J SOFTW TOOLS TE, V20, P79, DOI 10.1007/s10009-017-0447-4
   Jha S, 2018, J AUTOM REASONING, V60, P43, DOI 10.1007/s10817-017-9413-9
   Jin X., 2014, P 17 INT C HYBR SYST, P253
   Jin XQ, 2015, IEEE T COMPUT AID D, V34, P1704, DOI 10.1109/TCAD.2015.2421907
   Jones A, 2014, IEEE DECIS CONTR P, P848, DOI 10.1109/CDC.2014.7039487
   Julius AA, 2009, IEEE T AUTOMAT CONTR, V54, P1193, DOI 10.1109/TAC.2009.2019791
   Kamgarpour M, 2011, IEEE DECIS CONTR P, P6122, DOI 10.1109/CDC.2011.6161218
   Kapinski J., 2016, SAE Technical Paper, DOI DOI 10.4271/2016-01-0621
   Kong Zhaodan, 2014, P 17 INT C HYBRID SY, P273, DOI [10.1145/2562059.2562146, DOI 10.1145/2562059.2562146]
   Lahijanian M, 2011, P AMER CONTR CONF, P311
   Legay A, 2010, LECT NOTES COMPUT SC, V6418, P122, DOI 10.1007/978-3-642-16612-9_11
   Legrie J, 2010, LECT NOTES COMPUT SC, V6015, P69, DOI 10.1007/978-3-642-12002-2_6
   Li J., 2017, ACM IEEE INT C FORM
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Maler O, 2017, LEARNING MONOTONE PA
   Rizk A, 2008, LECT N BIOINFORMAT, V5307, P251, DOI 10.1007/978-3-540-88562-7_19
   Roehm H., 2015, WORKSHOP APPL VERIFI, P80
   Sadigh Dorsa, 2016, Robotics: Science and Systems
   Verma R, 2008, IEEE-ASME T MECH, V13, P46, DOI 10.1109/TMECH.2008.915820
   Xue YK, 2017, ACM IEEE INT CONF CY, P97, DOI 10.1145/3055004.3055017
   Yuhui Shi, 1998, Evolutionary Programming VII. 7th International Conference, EP98. Proceedings, P591, DOI 10.1007/BFb0040810
   Zhang XB, 2015, IEEE DECIS CONTR P, P7470, DOI 10.1109/CDC.2015.7403399
NR 44
TC 10
Z9 10
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 96
DI 10.1145/3358231
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700052
OA Bronze
DA 2024-07-18
ER

PT J
AU Plassan, G
   Morin-Allory, K
   Borrione, D
AF Plassan, Guillaume
   Morin-Allory, Katell
   Borrione, Dominique
TI Mining Missing Assumptions from Counter-Examples
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Property mining; model checking; justification; filtering criteria
AB During the formal functional verification of Register-Transfer Level designs, a false failure is often observed. Most of the time, this failure is caused by an underconstrained model. The analysis of the root cause for the verification error and the creation of missing assumptions are a significant time burden. In this article, we present a methodology to automatically mine these missing assumptions from counter-examples. First, multiple counter-examples are generated for the same property. Then, relevant behaviors are mined from the counter-examples. Finally, corresponding assumptions are filtered and a small amount is returned to the user for review.
C1 [Plassan, Guillaume; Morin-Allory, Katell; Borrione, Dominique] Univ Grenoble Alpes, CNRS, Grenoble INP, TIMA Lab, 46 Ave Felix Viallet, F-38000 Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Plassan, G (corresponding author), Univ Grenoble Alpes, CNRS, Grenoble INP, TIMA Lab, 46 Ave Felix Viallet, F-38000 Grenoble, France.
EM guillaume.plassan@univ-grenoble-alpes.fr;
   katell.morin-allory@univ-grenoble-alpes.fr;
   dominique.borrione@univ-grenoble-alpes.fr
CR [Anonymous], 2010, 1152009 IEEE, P1, DOI [DOI 10.1109/IEEESTD.2010.5439063, 10.1109/IEEESTD.2010.5439063]
   [Anonymous], 2013, THESIS U TORONTO
   [Anonymous], DAIK INV DET
   [Anonymous], ICALP 89
   [Anonymous], 2013, PROC ACMIEEE CODES I
   [Anonymous], THESIS
   [Anonymous], IBM GEN BUFF
   [Anonymous], 2013, IEEE STANDARDS, P1, DOI DOI 10.1109/IEEESTD.2013.6509896
   [Anonymous], IWLS 13
   [Anonymous], ACM IEEE MEMOCODE 17
   [Anonymous], OP VER LIB OVL
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   Brayton R, 2010, LECT NOTES COMPUT SC, V6174, P24, DOI 10.1007/978-3-642-14295-6_5
   Chatterjee K, 2008, LECT NOTES COMPUT SC, V5201, P147, DOI 10.1007/978-3-540-85361-9_14
   Clarke EdmundM., 2000, Proceedings of the International Conference on Computer Aided Veri cation (CAV), P154, DOI 10.1007/1072216715
   Danese A, 2015, DES AUT TEST EUROPE, P67
   Een N., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P125
   Hagihara S, 2009, ASIA PAC SOFWR ENG, P61, DOI 10.1109/APSEC.2009.70
   Hertz S, 2013, IEEE T COMPUT AID D, V32, P952, DOI 10.1109/TCAD.2013.2241176
   Keng B, 2014, ASIA S PACIF DES AUT, P732, DOI 10.1109/ASPDAC.2014.6742977
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Ranjan RK, 2009, DES AUT CON, P648
   Vasudevan S, 2010, DES AUT TEST EUROPE, P626
   Wenchao Li, 2011, 2011 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2011), P43, DOI 10.1109/MEMCOD.2011.5970509
NR 24
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2019
VL 18
IS 1
SI SI
AR 3
DI 10.1145/3288759
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN7SL
UT WOS:000460391900004
DA 2024-07-18
ER

PT J
AU Kalayappan, R
   Sarangi, SR
AF Kalayappan, Rajshekar
   Sarangi, Smruti R.
TI Providing Accountability in Heterogeneous Systems-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Accountability; auditing; SoC; third-party IPs; accelerators;
   heterogeneous processors
AB When modern systems-on-chip (SoCs), containing designs from different organizations, miscompute or underperform in the field, discerning the responsible component is a non-trivial task. A perfectly accountable system is one in which the on-chip component at fault is always unambiguously detected. The achievement of accountability can be greatly aided by the collection of runtime information that captures the events in the system that led to the error. Such information collection must be fair and impartial to all parties. In this article, we prove that logging messages communicated between components from different organizations is sufficient to provide accountability, provided the logs are authentic. We then construct a solution based on this premise, with an on-chip trusted auditing system to authenticate the logs. We present a thorough design of the auditing system, and demonstrate that its performance overhead is a mere 0.49%, and its area overhead is a mere 0.194% (in a heterogeneous 48 core, 400mm 2 chip). We also demonstrate the viability of this solution using three representative bugs found in popular commercial SoCs.
C1 [Kalayappan, Rajshekar] Indian Inst Technol Dharwad, Dharwad 580011, Karnataka, India.
   [Kalayappan, Rajshekar; Sarangi, Smruti R.] Indian Inst Technol Delhi, New Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Dharwad; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Delhi
RP Kalayappan, R (corresponding author), Indian Inst Technol Dharwad, Dharwad 580011, Karnataka, India.; Kalayappan, R (corresponding author), Indian Inst Technol Delhi, New Delhi 110016, India.
EM rajshekar.k@iitdh.ac.in; srsarangi@cse.iitd.ac.in
CR Abramovici M., 2009, CSIIRW
   Argyraki K., 2007, ICNP
   Backer Jerry, 2016, ACM T DES AUTOMAT EL, V22, P31
   Basu Kanad, 2011, IEEE VTS
   Bogdanov A., 2007, CHES
   Chandran S, 2017, IEEE T VLSI SYST, V25, P1881, DOI 10.1109/TVLSI.2017.2657604
   Couillard B., 2002, U. S. Patent Application, Patent No. [09/ 774,599, 09774599]
   Goossens Kees, 2007, NOCS
   Guin U, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2893183
   Hamalainen Panu, 2006, DSD
   Jindal Neetu, 2017, DATE
   Kalayappan R, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2501654.2501662
   Kalayappan Rajshekar, 2015, ISVLSI
   Kremer S, 2002, COMPUT COMMUN, V25, P1606, DOI 10.1016/S0140-3664(02)00049-X
   Küpçü A, 2017, IEEE T DEPEND SECURE, V14, P633, DOI 10.1109/TDSC.2015.2499738
   Lin CW, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2803174
   Mundhenk P, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2960407
   Papadonikolakis M., 2007, DATE
   Peng Yongjun, 2003, ASIC
   Saleh Resve, 2006, P IEEE, V2006
   Satoh A, 2007, INTEGRATION, V40, P3, DOI 10.1016/j.vlsi.2005.12.006
   Smruti R, 2015, PATMOS
   Tabrizi N., 2005, ASIC
   Vermeulen B, 2008, IEEE DES TEST COMPUT, V25, P208, DOI 10.1109/MDT.2008.66
   Wei Huang, 2011, MICRO
   Zhu Keija, 2003, ASIC
NR 26
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 83
DI 10.1145/3241048
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400002
DA 2024-07-18
ER

PT J
AU Amanollahi, S
   Jaberipur, G
AF Amanollahi, Saba
   Jaberipur, Ghassem
TI Extended Redundant-Digit Instruction Set for Energy-Efficient Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Redundant-digit number system; Instruction set architecture extension;
   Energy Improvement; Speed Improvement
ID NUMBER SYSTEM PROCESSOR; LOW-POWER; ALGORITHMS; MULTIPLIER
AB The impact of extending the instruction set architecture (ISA) of a conventional binary processor by a set of redundant-digit arithmetic instructions is studied. Selected binary arithmetic instructions within a given code sequence are replaced with appropriate redundant-digit ones. The selection criteria is so enforced to lead to overall reduction of execution energy and energy-delay product (EDP). A special branch and bound algorithm is devised to modify the dataflow graph (DFG) to a new one that takes advantage of the extended redundant-digit instruction set. The DFG is obtained, via an in-house tool, from the intermediate code representation that is normally produced by the utilized compiler. The required redundant-digit arithmetic operations (including a multiplier, a multiply accumulator, and three-to four-operand redundant-digit adders specially designed for this work) have been synthesized on 45nm NanGate technology by a Synopsys Design Compiler. To evaluate the impact of the proposed ISA augmentation on actual code execution, the simulation and evaluation platform of our choice is an MIPS processor whose ISA is extended by the proposed redundant-digit instructions. Several digital signal processing benchmarks are utilized as the source of the baseline MIPS codes, which are converted (via the aforementioned algorithm) to the equivalent mixed binary/redundant-digit codes. Our experiments, as such, show up to 26% energy and 44% EDP savings.
C1 [Amanollahi, Saba; Jaberipur, Ghassem] Shahid Beheshti Univ, Dept Comp Sci & Engn, Tehran 1983969411, Iran.
   [Jaberipur, Ghassem] Inst Res Fundamental Sci IPM, Sch Comp Sci, POB 19395-5746, Tehran, Iran.
C3 Shahid Beheshti University
RP Amanollahi, S (corresponding author), Shahid Beheshti Univ, Dept Comp Sci & Engn, Tehran 1983969411, Iran.
EM s_amanollahi@sub.ac.ir; jaberipur@sub.ac.ir
FU IPM [CS1397-2-03]; Shahid Beheshti University
FX This research was supported in part by IPM under Grant No. CS1397-2-03,
   and in part by Shahid Beheshti University.
CR Amanollahi S, 2017, IEEE T VLSI SYST, V25, P954, DOI 10.1109/TVLSI.2016.2604346
   [Anonymous], 2016, GNU COMPILER COLLECT
   [Anonymous], DIGITAL SIGNAL PROCE
   [Anonymous], 2016, ARM STATE REGISTER S
   Antelo E, 2005, IEEE T COMPUT, V54, P837, DOI 10.1109/TC.2005.115
   Atasu K, 2003, DES AUT CON, P256
   Baran D, 2011, IEEE INT SYMP CIRC S, P1061
   Belanger N., 2006, IEEE International NEWCAS Conference, P241, DOI DOI 10.1109/NEWCAS.2006.250901
   Bonzini P, 2008, IEEE T VLSI SYST, V16, P1259, DOI 10.1109/TVLSI.2008.2001863
   Cardarilli GC, 2007, CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, P1412
   Chang CH, 2015, IEEE CIRC SYST MAG, V15, P26, DOI 10.1109/MCAS.2015.2484118
   Chokshi Rooju, P 2009 INT C COMPILE, P19, DOI [10.1145/1629395.1629401, DOI 10.1145/1629395.1629401]
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   Cooper Keith, 2011, Engineering a compiler, Vsecond
   Ebergen J, 2015, IEEE T COMPUT, V64, P2652, DOI 10.1109/TC.2014.2366738
   Fahmy H. A. H., 2003, THESIS
   Garai P., 2014, P IEEE REG 10 C, DOI [10.1109/TENCON.2014.7022338, DOI 10.1109/TENCON.2014.7022338]
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hagiescu A., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P467, DOI 10.1109/IPDPS.2011.52
   Huang SC, 1996, J VLSI SIG PROCESS S, V14, P311, DOI 10.1007/BF00929624
   Jaberipur G, 2012, IET COMPUT DIGIT TEC, V6, P259, DOI 10.1049/iet-cdt.2011.0059
   Jaberipur G., 2017, ARITHMETIC CIRCUITS
   Jaberipur G, 2010, COMPUT ELECTR ENG, V36, P491, DOI 10.1016/j.compeleceng.2009.12.002
   Jaberipur G, 2010, IEEE T COMPUT, V59, P694, DOI 10.1109/TC.2009.152
   Kamal M, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2764458
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Patterson DA, 2004, COMPUTER ORG DESIGN
   Patterson DavidA., 2007, COMPUTER ARCHITECTUR
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Ramírez J, 2002, ELECTRON LETT, V38, P266, DOI [10.1049/el:20020192, 10.1049/el:2020192]
   Stokes J., 2007, Inside the machine: an illustrated introduction to microprocessors and computer architecture
   TAYLOR FJ, 1988, IEEE T COMPUT, V37, P190, DOI 10.1109/12.2148
   WALLACE CS, 1964, IEEE T COMPUT, VEC13, P14, DOI 10.1109/PGEC.1964.263830
   YU LK, 1991, IEEE J SOLID-ST CIRC, V26, P1433, DOI 10.1109/4.90098
NR 34
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 70
DI 10.1145/3202664
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800013
DA 2024-07-18
ER

PT J
AU Andalam, S
   Allen, N
   Malik, A
   Roop, PS
   Trew, M
AF Andalam, Sidharta
   Allen, Nathan
   Malik, Avinash
   Roop, Partha S.
   Trew, Mark
TI A Novel Emulation Model of the Cardiac Conduction System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hybrid automata; medical devices; validation; model-in-the-loop;
   pace-maker
ID VERIFICATION
AB Models of the cardiac conduction system are usually at two extremes: (1) high fidelity models with excellent precision but lacking a real-time response for emulation (hardware in the loop simulation); or (2) models amenable for emulation, but that do not exhibit appropriate dynamic response, which is necessary for arrhythmia susceptibility. We introduce two abstractions to remedy the situation. The first abstraction is a new cell model, which is a semi-linear hybrid automata. The proposed model is as computationally efficient as current state-of-the-art cell models amenable for emulation. Yet, unlike these models, it is also able to capture the dynamic response of the cardiac cell like the higher-fidelity models. The second abstraction is the use of smooth-tokens to develop a new path model, connecting cells, which is efficient in terms of memory consumption. Moreover, the memory requirements of the path model can be statically bounded and are invariant to the emulation step size. Results show that the proposed semi-linear abstraction for the cell reduces the execution time by up to 44%. Furthermore, the smooth-tokens based path model reduces the memory consumption by 40 times when compared to existing path models. This paves the way for the emulation of complex cardiac conduction systems, using hardware code-generators.
C1 [Andalam, Sidharta; Allen, Nathan; Malik, Avinash; Roop, Partha S.; Trew, Mark] Univ Auckland, Private Bag 92019, Auckland 1142, New Zealand.
C3 University of Auckland
RP Andalam, S (corresponding author), Univ Auckland, Private Bag 92019, Auckland 1142, New Zealand.
EM sid.andalam@auckland.ac.nz; nall426@auckland.ac.nz;
   avinash.malik@auckland.ac.nz; p.roop@auckland.ac.nz;
   m.trew@auckland.ac.nz
RI Roop, Partha/AAL-2839-2020
OI Allen, Nathan/0000-0001-7876-819X
FU Faculty Research Development Fund (FRDF) [3707500]
FX This research was funded by Faculty Research Development Fund (FRDF)
   grant award number: 3707500.
CR Abbas H, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P87, DOI 10.1145/2883817.2883841
   Alemzadeh H, 2013, IEEE SECUR PRIV, V11, P14, DOI 10.1109/MSP.2013.49
   Allen N, 2016, DES AUT TEST EUROPE, P648
   [Anonymous], J APPL PHYSL
   [Anonymous], 1993, Hybrid Systems, DOI [DOI 10.1007/3-540-57318-6_30, DOI 10.1007/3-540, DOI 10.1007/3-540-57318-6, 10.1007/3-540-57318-6_30]
   [Anonymous], 2008, P 8 ACM IEEE INT C E
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Barbot B, 2015, LECT N BIOINFORMAT, V9308, P3, DOI 10.1007/978-3-319-23401-4_1
   Brooks C., 2015, P 18 INT C HYBR SYST, P301
   Chen T, 2014, INFORM COMPUT, V236, P87, DOI 10.1016/j.ic.2014.01.014
   Fisher J, 2007, NAT BIOTECHNOL, V25, P1239, DOI 10.1038/nbt1356
   Franz MR, 2003, J CARDIOVASC ELECTR, V14, pS140, DOI 10.1046/j.1540.8167.90303.x
   Grosu Radu, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P396, DOI 10.1007/978-3-642-22110-1_31
   Huang C, 2011, IEEE EMBED SYST LETT, V3, P113, DOI 10.1109/LES.2011.2170152
   Jiang ZH, 2014, INT J SOFTW TOOLS TE, V16, P191, DOI 10.1007/s10009-013-0289-7
   Jiang ZH, 2012, P IEEE, V100, P122, DOI 10.1109/JPROC.2011.2161241
   Kwiatkowska M, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HEALTHCARE INFORMATICS (ICHI), P23, DOI 10.1109/ICHI.2014.11
   Lee EA, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P115, DOI 10.1109/EMSOFT.2015.7318266
   Mines GR, 1913, J PHYSIOL-LONDON, V46, P349
   Smaill T. M., 2013, CIRC RES, V112, P834
   Trayanova N. A., 2014, IEEE SPECTRUM
   Ye P, 2008, IET SYST BIOL, V2, P24, DOI 10.1049/iet-syb:20070001
   Yip Eugene, 2016, 160305315 CORR
   Zhihao Jiang, 2016, Computer, V49, P34, DOI 10.1109/MC.2016.20
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 157
DI 10.1145/3126542
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800040
DA 2024-07-18
ER

PT J
AU Rai, S
   Chaudhuri, M
AF Rai, Siddharth
   Chaudhuri, Mainak
TI Using Criticality of GPU Accesses in Memory Management for CPU-GPU
   Heterogeneous Multi-Core Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE CPU-GPU heterogeneous multi-core; GPU access criticality; DRAMaccess
   scheduling; 3D rendering; GPGPU
ID PERFORMANCE; CACHE; INTERFERENCE; PARALLELISM; FAIRNESS; SYSTEM
AB Heterogeneous chip-multiprocessors with CPU and GPU integrated on the same die allow sharing of critical memory system resources among the CPU and GPU applications. Such architectures give rise to challenging resource scheduling problems. In this paper, we explore memory access scheduling algorithms driven by criticality of GPU accesses in such systems. Different GPU access streams originate from different parts of the GPU rendering pipeline, which behaves very differently from the typical CPU pipeline requiring new techniques for GPU access criticality estimation. We propose a novel queuing network model to estimate the performance-criticality of the GPU access streams. If a GPU application performs below the quality of service requirement (e.g., frame rate in 3D scene rendering), the memory access scheduler uses the estimated criticality information to accelerate the critical GPU accesses. Detailed simulations done on a heterogeneous chip-multiprocessor model with one GPU and four CPU cores running heterogeneous mixes of DirectX, OpenGL, and CPU applications show that our proposal improves the GPU performance by 15% on average without degrading the CPU performance much. Extensions proposed for the mixes containing GPGPU applications, which do not have any quality of service requirement, improve the performance by 7% on average for these mixes.
C1 [Rai, Siddharth; Chaudhuri, Mainak] Indian Inst Technol, Dept Comp Sci & Engn, Kanpur 208016, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kanpur
RP Rai, S (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kanpur 208016, Uttar Pradesh, India.
EM sidrai@cse.iitk.ac.in; mainakc@cse.iitk.ac.in
RI Rai, Siddharth/AAB-5862-2021
OI Rai, Siddharth/0000-0002-6837-2797
CR [Anonymous], 2012, MACSIM CPU GPU HETER
   Ausavarungnirun R, 2015, INT CONFER PARA, P25, DOI 10.1109/PACT.2015.38
   Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
   Bouvier D, 2014, IEEE MICRO, V34, P22, DOI 10.1109/MM.2014.3
   Chatterjee N, 2014, INT CONF HIGH PERFOR, P128, DOI 10.1109/SC.2014.16
   Che S., 2010, IEEE INT S WORKL CHA, P1, DOI [DOI 10.1109/IISWC.2010.5650274, 10.1109/IISWC.2010.5650274]
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Das R, 2013, INT S HIGH PERF COMP, P107, DOI 10.1109/HPCA.2013.6522311
   Demler M., 2013, Microprocessor Report
   Diamos G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P353, DOI 10.1145/1854273.1854318
   Ebrahimi E, 2011, INT SYMP MICROARCH, P362
   Ebrahimi E, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P335
   Greene N., 1993, Computer Graphics Proceedings, P231, DOI 10.1145/166117.166147
   Hammarlund P, 2014, IEEE MICRO, V34, P6, DOI 10.1109/MM.2014.10
   Harris M., DYNAMIC TEXTURING
   Hur I., 2016, P 37 INT S MICR, P343
   Intel Corporation, INT COR I7 4770 PROC
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jeong MK, 2012, DES AUT CON, P850
   Jog A, 2016, SIGMETRICS/PERFORMANCE 2016: PROCEEDINGS OF THE SIGMETRICS/PERFORMANCE JOINT INTERNATIONAL CONFERENCE ON MEASUREMENT AND MODELING OF COMPUTER SCIENCE, P351, DOI [10.1145/2896377.2901468, 10.1145/2964791.2901468]
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Jog Adwait., PROC 40 IEEEACM INT, DOI [10.1145/2508148.2485951, DOI 10.1145/2485922.2485951]
   Kanter D., 2011, INTELS SANDY BRIDGE
   Kanter D., 2011, AMD FUSION ARCHITECT
   Kanter D., 2012, INTELS IVY BRIDGE GR
   Kayiran O, 2014, INT SYMP MICROARCH, P114, DOI 10.1109/MICRO.2014.62
   Kayiran O, 2013, INT CONFER PARA, P157, DOI 10.1109/PACT.2013.6618813
   Kim Y., 2010, P 16 INT C HIGH PERF
   Kirman N, 2005, INT S HIGH PERF COMP, P16, DOI 10.1109/HPCA.2005.9
   Lee H., 2013, SIGARCH Comput. Archit. News, P84, DOI DOI 10.1145/2508148.2485930
   Lee J, 2012, INT S HIGH PERF COMP, P91
   Lee SY, 2014, INT CONFER PARA, P175, DOI 10.1145/2628071.2628107
   Lee SY, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P515, DOI 10.1145/2749469.2750418
   Luna F. D., INTRO 3D GAME PROGRA
   Manikantan R, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P339
   Mekkat V, 2013, INT CONFER PARA, P225, DOI 10.1109/PACT.2013.6618819
   Del Barrio VM, 2006, INT SYM PERFORM ANAL, P231
   Muralidhara SP, 2011, INT SYMP MICROARCH, P374
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nachiappan Nachiappan Chidambaram, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P355, DOI 10.1145/2591971.2591973
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Olson T., 2010, S HIGH PERF GRAPH
   Piazza T., 2012, S HIGH PERF GRAPH
   Rai S., 2016, P 30 INT C SUP
   Rai S, 2017, IEEE SYM PARA DISTR, P18, DOI 10.1109/IPDPSW.2017.37
   Ribble M., 2008, GAM DEV C
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Shimpi A. L., 2013, INTEL IRIS PRO 5200
   Shingari D, 2015, I S WORKL CHAR PROC, P22, DOI 10.1109/IISWC.2015.9
   Stevens A., 2010, QOS HIGH PERFORMANCE
   Stratton J. A., 2012, Tech. Rep. IMPACT-12-01
   Subramaniam S, 2009, INT S HIGH PERF COMP, P419, DOI 10.1109/HPCA.2009.4798280
   Subramanian L, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P62, DOI 10.1145/2830772.2830803
   Subramanian L, 2014, PR IEEE COMP DESIGN, P8, DOI 10.1109/ICCD.2014.6974655
   Subramanian L, 2013, INT S HIGH PERF COMP, P639, DOI 10.1109/HPCA.2013.6522356
   Ubal R, 2012, INT CONFER PARA, P335
   Usui H, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2847255
   Walton J., 2012, AMD TRINITY REV A10
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
   Yuffe M., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P264, DOI 10.1109/ISSCC.2011.5746311
NR 65
TC 6
Z9 7
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 133
DI 10.1145/3126540
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800016
DA 2024-07-18
ER

PT J
AU Tsoutsouras, V
   Masouros, D
   Xydis, S
   Soudris, D
AF Tsoutsouras, Vasileios
   Masouros, Dimosthenis
   Xydis, Sotirios
   Soudris, Dimitrios
TI SoftRM: Self-Organized Fault-Tolerant Resource Management for Failure
   Detection and Recovery in NoC Based Many-Cores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Many-core; Network-on-Chip; Distributed Run-Time Resource Management;
   Fault Tolerance
ID RELIABILITY; SYSTEMS; ENERGY
AB Many-core systems are envisioned to leverage the ever-increasing demand for more powerful computing systems. To provide the necessary computing power, the number of Processing Elements integrated on-chip increases and NoC based infrastructures are adopted to address the interconnection scalability. The advent of these new architectures surfaces the need for more sophisticated, distributed resource management paradigms, which in addition to the extreme integration scaling, make the new systems more prone to errors manifested both at hardware and software. In this work, we highlight the need for Run-Time Resource management to be enhanced with fault tolerance features and propose SoftRM, a resource management framework which can dynamically adapt to permanent failures in a self-organized, workload-aware manner. Self-organization allows the resource management agents to recover from a failure in a coordinated way by electing a new agent to replace the failed one, while workload awareness optimizes this choice according to the status of each core. We evaluate the proposed framework on Intel Single-chip Cloud Computer (SCC), a NoC based many-core system and customize it to achieve minimum interference on the resource allocation process. We showcase that its workload-aware features manage to utilize free resources in more that 90% of the conducted experiments. Comparison with relevant state-of-the-art fault tolerant frameworks shows decrease of up to 67% in the imposed overhead on application execution.
C1 [Tsoutsouras, Vasileios; Masouros, Dimosthenis; Xydis, Sotirios; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Dept Comp Sci, Microprocessors & Digital Syst Lab, Athens, Greece.
C3 National Technical University of Athens
RP Tsoutsouras, V (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Dept Comp Sci, Microprocessors & Digital Syst Lab, Athens, Greece.
EM billtsou@microlab.ntua.gr; demo.masouros@microlab.ntua.gr;
   sxydis@microlab.ntua.gr; dsoudris@microlab.ntua.gr
RI Xydis, Sotirios/AAM-8015-2021; Soudris, Dimitrios/I-5252-2014; Soudris,
   Dimitrios/O-8843-2019
OI Soudris, Dimitrios/0000-0002-6930-6847
FU E.C. [644906, 687628]
FX This research has been partially supported by the E.C. funded programs
   AEGLE under H2020 Grant Agreement No: 644906 and VINEYARD under H2020
   Grant Agreement No: 687628.
CR Abeyratne N, 2013, INT S HIGH PERF COMP, P496
   Anagnostopoulos Iraklis, 2013, P 50 ANN DES AUT C
   [Anonymous], 2010, FAULT TOLERANT SYSTE
   [Anonymous], 2016, ARXIV161001832
   Aoyama T, 2016, PROCEDIA COMPUT SCI, V80, P1418, DOI 10.1016/j.procs.2016.05.457
   Azad Siavoosh Payandeh, 2016, ARXIV160107089
   Bohnenstiehl Brent, 2016, VLSI CIRC VLSI CIRC
   Bolchini C, 2013, J ELECTRON TEST, V29, P159, DOI 10.1007/s10836-013-5367-y
   Cachin C, 2011, INTRODUCTION TO RELIABLE AND SECURE DISTRIBUTED PROGRAMMING, SECOND EDITION, P1, DOI 10.1007/978-3-642-15260-3
   Chandra TD, 1996, J ACM, V43, P225, DOI 10.1145/226643.226647
   Chou C.L., 2011, 2011 Design, Automation Test in Europe, P1
   Das Abhishek., 2014, Electrical Engineering Congress (iEECON), 2014 International, P1, DOI [DOI 10.7873/DATE.2014.074, DOI 10.7873/DATE.2014.115]
   Das A, 2013, DES AUT TEST EUROPE, P1631
   Fattah M., 2014, Design Automation Conference (DAC), P1
   Haghbayan MH, 2016, DES AUT TEST EUROPE, P854
   Hartman Adam S., 2012, P 8 IEEE ACM IFIP IN, P10
   Haubelt C, 2010, DYNAMICALLY RECONFIGURABLE SYSTEMS: ARCHITECTURES, DESIGN METHODS AND APPLICATIONS, P223, DOI 10.1007/978-90-481-3485-4_11
   Henkel J, 2014, DES AUT CON, DOI 10.1145/2593069.2596683
   Henkel Jorg, 2013, P 50 ANN DES AUT C
   Izosimov Viacheslav, 2009, 2009 DES AUT TEST EU
   Kanellakis P. C., 2013, FAULT TOLERANT PARAL, V401
   Khalili Fatemeh, 2013, 2013 21 EUR C PAR DI
   Kobbe Sebastian, 2011, P 7 IEEE ACM IFIP IN
   Lamport L., 2001, ACM SIGACT NEWS, V32
   Li XJ, 2008, IEEE T DEVICE MAT RE, V8, P98, DOI 10.1109/TDMR.2008.915629
   Liu Leibo, 2015, IEEE T VERY LARGE SC
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Munk Peter, 2015, DEP COMP C EDCC 2015
   Nahar B, 2015, INT SYM DEFEC FAU TO, P21, DOI 10.1109/DFT.2015.7315130
   Rahimi A, 2016, P IEEE, V104, P1410, DOI 10.1109/JPROC.2016.2518864
   Shafique M, 2015, IT-INF TECHNOL, V57, P170, DOI 10.1515/itit-2014-1081
   Shafique M, 2013, ICCAD-IEEE ACM INT, P153
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Singh A. K., 2013, P 50 ANN DES AUT C
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Tsoutsouras V, 2015, PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, P17, DOI 10.1109/EUC.2015.13
   Wachter E., 2016, IEEE T EMERGING TOPI
   Werner Sebastian, 2016, COMPUT SURVEYS
   Wu C, 2015, IEEE T COMPUT AID D, V34, P1264, DOI 10.1109/TCAD.2015.2422843
NR 39
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 144
DI 10.1145/3126562
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800027
OA Green Published
DA 2024-07-18
ER

PT J
AU Zhao, YC
   Peng, C
   Zeng, HB
   Gu, ZH
AF Zhao, Yecheng
   Peng, Chao
   Zeng, Haibo
   Gu, Zonghua
TI Optimization of Real-Time Software Implementing Multi-Rate Synchronous
   Finite State Machines
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Model-based design; synchronous reactive models; finite state machine;
   optimization; real-time schedulability; Audsley's algorithm
ID MODELS
AB Model-based design using Synchronous Reactive (SR) models is becoming widespread for control software development in industry. However, software synthesis is challenging for multi-rate SR models consisting of blocks modeled with finite state machines, due to the complexity of validating the system's real-time schedulability. The existing approach uses the simplified periodic task model to allow an efficient schedulability analysis, which leads to pessimistic and suboptimal solutions. Instead, in this paper, we adopt a more accurate but more complex schedulability analysis. We develop several optimization techniques to improve the algorithm's efficiency. Experimental results on synthetic systems and an industrial case study show that the proposed optimization framework preserves the solution optimality but is much faster (e.g., 1000x for systems with 15 blocks) than the branch-and-bound algorithm, and it generates better control software than the existing approach.
C1 [Zhao, Yecheng; Zeng, Haibo] Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24060 USA.
   [Peng, Chao] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China.
   [Gu, Zonghua] CUNY City Coll, Dept Comp Sci, New York, NY 10031 USA.
C3 Virginia Polytechnic Institute & State University; National University
   of Defense Technology - China; City University of New York (CUNY)
   System; City College of New York (CUNY)
RP Zhao, YC (corresponding author), Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24060 USA.
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU National Natural Science Foundation of China [61471165, 61672454]
FX This work is in part supported by National Natural Science Foundation of
   China (Grants No. 61471165 and No. 61672454). H. Zeng is the
   corresponding author.
CR Al-bayati Z., 2013, IEEE S IND EMB SYST
   [Anonymous], 1997, COMPUTER CONTROLLED
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Blind, 2017, BLIND 2017 EXA UNPUB
   BOUSSINOT F, 1991, P IEEE, V79, P1293, DOI 10.1109/5.97299
   Caspi P., 2003, ACM C LANG COMP TOOL
   Caspi P, 2008, IEEE DECIS CONTR P, P3595, DOI 10.1109/CDC.2008.4738619
   Caspi P, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331339
   Davis RI, 2016, J SYST ARCHITECT, V65, P64, DOI 10.1016/j.sysarc.2016.04.002
   Di Natale M, 2010, IEEE T IND INFORM, V6, P637, DOI 10.1109/TII.2010.2072511
   Di Natale M, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347376
   DiNatale M., 2012, C DES AUT TEST EUR
   Forget J., 2008, IEEE HIGH ASS SYST E
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Kramer S., 2015, 6 INT WORKSH AN TOOL, V130
   Lee E. A., 2011, STRUCTURE INTERPRETA
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Math Works, MATHWORKS SIM STATEF
   Pagetti C., 2014, IEEE REAL TIM EMB TE
   Pagetti C, 2011, DISCRETE EVENT DYN S, V21, P307, DOI 10.1007/s10626-011-0107-x
   Potop-Butucaru D., 2004, INT C APPL CONC SYST
   Potop-Butucaru Dumitru., 2007, Compiling Esterel, V1st
   Puffitsch W., 2013, IEEE REAL TIM EMB TE
   Stigge M., 2011, IEEE REAL TIM EMB TE
   Stigge M., 2012, EUR REAL TIM SYST
   Stigge M, 2015, REAL-TIME SYST, V51, P639, DOI 10.1007/s11241-015-9220-5
   Tripakis S, 2008, IEEE T COMPUT, V57, P1300, DOI 10.1109/TC.2008.81
   Zeng H., 2011, IEEE S IND EMB SYST IEEE S IND EMB SYST
   Zeng H., 2012, EUR REAL TIM SYST
   Zhao Y, 2017, C DES AUT TEST EUR
   Zhu Q., 2013, C DES AUT TEST EUR
NR 32
TC 3
Z9 3
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 175
DI 10.1145/3126515
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800058
DA 2024-07-18
ER

PT J
AU Liu, AF
   Liu, X
   Wei, TY
   Yang, LT
   Rho, S
   Paul, A
AF Liu, Anfeng
   Liu, Xiao
   Wei, Tianyi
   Yang, Laurence T.
   Rho, Seungmin (Charlie)
   Paul, Anand
TI Distributed Multi-Representative Re-Fusion Approach for Heterogeneous
   Sensing Data Collection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless sensor networks; approximate data collection;
   multi-representative re-fusion; network lifetime
ID WIRELESS SENSOR NETWORKS; ENERGY-EFFICIENT; SLEPIAN-WOLF; AGGREGATION;
   PERFORMANCE; ALGORITHMS; SCHEME; WSNS
AB A multi-representative re-fusion (MRRF) approximate data collection approach is proposed in which multiple nodes with similar readings form a data coverage set (DCS). The reading value of the DCS is represented by an R-node. The set near the Sink is smaller, while the set far from the Sink is larger, which can reduce the energy consumption in hotspot areas. Then, a distributed data-aggregation strategy is proposed that can re-fuse the value of R-nodes that are far from each other but have similar readings. Both comprehensive theoretical and experimental results indicate that the MRRF approach increases lifetime and energy efficiency.
C1 [Liu, Anfeng; Liu, Xiao; Wei, Tianyi] Cent S Univ, Sch Informat Sci & Engn, Changsha 410083, Hunan, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Math & Comp Sci, Antigonish, NS B2G 2W5, Canada.
   [Rho, Seungmin (Charlie)] Sungkyul Univ, Dept Multimedia, 102 Sungkyul Gwan, Anyang Si, South Korea.
   [Paul, Anand] Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu 702701, South Korea.
C3 Central South University; Saint Francis Xavier University - Canada;
   Sungkyul University; Kyungpook National University
RP Liu, AF (corresponding author), Cent S Univ, Sch Informat Sci & Engn, Changsha 410083, Hunan, Peoples R China.
EM afengliu@csu.edu.cn; xiaoliu@csu.edu.cn; weitianyi321@163.com;
   ltyang@stfx.ca; korea.smrho@gmail.com; SouthKorea.anand@knu.ac.kr
RI Laurence T. Yang, FCAE/AAA-1898-2019; Paul, Anand/V-6724-2017
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Paul,
   Anand/0000-0002-0737-2021; Paul, Anand/0000-0003-3115-2325
FU National Natural Science Foundation of China [61379110, 61073104,
   61370229, 61370178]; The National Basic Research Program of China
   [2014CB046305]; GDUPS
FX This work was supported in part by the National Natural Science
   Foundation of China (61379110, 61073104, 61370229, and 61370178), The
   National Basic Research Program of China (973 Program, 2014CB046305) and
   GDUPS (2015).
CR Attar H, 2012, IET COMMUN, V6, P344, DOI 10.1049/iet-com.2011.0143
   Cai YF, 2014, IEEE NETWORK, V28, P17, DOI 10.1109/MNET.2014.6724102
   Chang LW, 2013, INT J COMMUN SYST, V26, P1129, DOI 10.1002/dac.2520
   Chen ZB, 2017, PEER PEER NETW APPL, V10, P559, DOI 10.1007/s12083-016-0501-0
   Cristescu R, 2005, IEEE T INFORM THEORY, V51, P4057, DOI 10.1109/TIT.2005.858980
   Dong MX, 2016, IEEE INTERNET THINGS, V3, P511, DOI 10.1109/JIOT.2016.2517405
   Dong MX, 2015, IEEE WIREL COMMUN, V22, P50, DOI 10.1109/MWC.2015.7224727
   Hu YL, 2016, IEEE SYST J, V10, P1160, DOI 10.1109/JSYST.2014.2308391
   Hung CC, 2012, IEEE T KNOWL DATA EN, V24, P1993, DOI 10.1109/TKDE.2011.224
   Hussain S, 2011, INFORM FUSION, V12, P148, DOI 10.1016/j.inffus.2011.02.003
   Intanagonwiwat C, 2003, IEEE ACM T NETWORK, V11, P2, DOI 10.1109/TNET.2002.808417
   Joo C, 2014, IEEE ACM T NETWORK, V22, P662, DOI 10.1109/TNET.2013.2256795
   Kotidis Y., 2015, P 21 INT C DAT ENG I, P131
   Lindsey S, 2002, IEEE T PARALL DISTR, V13, P924, DOI 10.1109/TPDS.2002.1036066
   Liu AF, 2017, COMPUT ELECTR ENG, V58, P364, DOI 10.1016/j.compeleceng.2016.09.005
   Liu C, 2007, IEEE T PARALL DISTR, V18, P1010, DOI 10.1109/TPDS.2007.1046
   Liu X, 2018, J COMPUT SYST SCI, V98, P1, DOI 10.1016/j.jcss.2016.09.008
   Liu X, 2016, IEEE T SERV COMPUT, V9, P186, DOI 10.1109/TSC.2015.2449314
   Liu YX, 2016, IEEE T INF FOREN SEC, V11, P2013, DOI 10.1109/TIFS.2016.2570740
   Liu YX, 2015, AEU-INT J ELECTRON C, V69, P1464, DOI 10.1016/j.aeue.2015.06.016
   Luo H, 2007, IEEE NETWORK, V21, P40, DOI 10.1109/MNET.2007.4395109
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   Mehmood A, 2015, INT J COMMUN SYST, V28, P972, DOI 10.1002/dac.2720
   Min JK, 2015, INFORM SCIENCES, V297, P1, DOI 10.1016/j.ins.2014.11.021
   Ning H, 2015, IEEE T PARALL DISTR, V26, P657, DOI 10.1109/TPDS.2014.2311791
   OMNet++, 2015, NETW SIM FRAM
   Rezvani M., 2013, IEEE T DEPEND SECURE, V12, P98
   Sayyah P, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2723161
   Scaglione A, 2005, WIREL NETW, V11, P149, DOI 10.1007/s11276-004-4752-y
   Wang JZ, 2015, INFORM FUSION, V23, P3, DOI 10.1016/j.inffus.2014.04.002
   Wang TQ, 2012, IEEE T WIREL COMMUN, V11, P751, DOI 10.1109/TWC.2011.122211.110417
   Wernersson N, 2009, IEEE T COMMUN, V57, P2932, DOI 10.1109/TCOMM.2009.10.080230
   Zhang J, 2013, INT J COMMUN SYST, V26, P989, DOI 10.1002/dac.1384
NR 33
TC 34
Z9 36
U1 1
U2 31
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 73
DI 10.1145/2974021
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300012
DA 2024-07-18
ER

PT J
AU Tang, Q
   Basten, T
   Geilen, M
   Stuijk, S
   Wei, JB
AF Tang, Qi
   Basten, Twan
   Geilen, Marc
   Stuijk, Sander
   Wei, Ji-Bo
TI Task-FIFO Co-Scheduling of Streaming Applications on MPSoCs with
   Predictable Memory Hierarchy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE SDFG; FIFO; scratch pad memory; self-timed; scheduling
AB This article studies the scheduling of real-time streaming applications on multiprocessor systems-on-chips with predictable memory hierarchy. An iteration-based task-FIFO co-scheduling framework is proposed for this problem. We obtain FIFO size distributions using Pareto space searching, based on which the task-toprocessor mapping is obtained with the potential FIFO allocation being taken into account; then, the FIFO-to-memory allocation is optimized to minimize the total memory access cost; finally, a self-timed throughput analysis method that considers memory and direct memory access controller contention is utilized to analyze the throughput. Our methods are validated by a set of synthesized and practical applications on different platforms.
C1 [Tang, Qi; Wei, Ji-Bo] Natl Univ Def Technol, Dept Elect Sci & Engn, Deya Rd 109, Changsha 410073, Hunan, Peoples R China.
   [Basten, Twan; Geilen, Marc; Stuijk, Sander] Eindhoven Univ Technol, Dept Elect Engn, Dolech 2,POB 513, NL-5600 MB Eindhoven, Netherlands.
   [Basten, Twan] TNO Embedded Syst Innovat, Dolech 2,POB 513, NL-5600 MB Eindhoven, Netherlands.
C3 National University of Defense Technology - China; Eindhoven University
   of Technology
RP Tang, Q (corresponding author), Natl Univ Def Technol, Dept Elect Sci & Engn, Deya Rd 109, Changsha 410073, Hunan, Peoples R China.
EM q.tang.andy@qq.com; a.a.basten@tue.nl; m.c.w.geilen@tue.nl;
   s.stuijk@tue.nl; wjbhw@nudt.edu.cn
RI Tang, Qi/KSL-8607-2024; Stuijk, Sander/S-8565-2019; Basten,
   Twan/ABG-3430-2021
OI Stuijk, Sander/0000-0002-2518-6847; Basten, Twan/0000-0002-2274-7274;
   Geilen, Marc/0000-0002-2629-3249
CR Ambrose JA, 2013, IEEE INT SYMP CIRC S, P1212, DOI 10.1109/ISCAS.2013.6572070
   [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], 2013, SIGBED REV
   Bambha N, 2002, DES AUTOM EMBED SYST, V7, P307, DOI 10.1023/A:1020307222052
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Bilsen G., 1994, VLSI Signal Processing VII (Cat. No.94TH8008), P137, DOI 10.1109/VLSISP.1994.574738
   Che WJ, 2010, ICCAD-IEEE ACM INT, P205, DOI 10.1109/ICCAD.2010.5654150
   Choi J, 2012, DES AUT CON, P664
   Damavandpeyma M., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P583, DOI 10.1109/DSD.2011.80
   Damavandpeyma M, 2013, IEEE T COMPUT AID D, V32, P1495, DOI 10.1109/TCAD.2013.2265852
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Leupers R, 2001, INT CONF ACOUST SPEE, P1121, DOI 10.1109/ICASSP.2001.941118
   Moreira O., 2014, SCHEDULING REAL TIME
   Oh H, 2004, J VLSI SIG PROC SYST, V37, P41, DOI 10.1023/B:VLSI.0000017002.91721.0e
   Pino J., 1995, Signals, Systems and Computers, V1, P122
   Poplavko Peter, 2003, P 2003 INT C COMP AR
   RITZ S, 1995, INT CONF ACOUST SPEE, P2651, DOI 10.1109/ICASSP.1995.480106
   Sinnen O, 2007, Task Scheduling for Parallel Systems, V60
   Sriram S, 2012, EMBEDDED MULTIPROCES
   Stefan RA, 2014, IEEE T COMPUT, V63, P583, DOI 10.1109/TC.2012.117
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Tang Q, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P90, DOI 10.1109/ACSD.2015.9
   Yang Yang, 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P567, DOI 10.1109/DSD.2011.78
   Zhang L, 2010, J SIGNAL PROCESS SYS, V58, P247, DOI 10.1007/s11265-009-0362-3
   Zhuge Qingfeng, 2002, P 16 INT PAR DISTR P, V2, P332
NR 31
TC 1
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 49
DI 10.1145/3038484
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900022
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Seo, H
   Liu, Z
   Nogami, Y
   Choi, J
   Kim, H
AF Seo, Hwajeong
   Liu, Zhe
   Nogami, Yasuyuki
   Choi, Jongseok
   Kim, Howon
TI Hybrid Montgomery Reduction
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Montgomery reduction; Karatsuba multiplication; public key cryptography;
   software implementation
ID MULTIPLICATION; CRYPTOGRAPHY
AB In this article, we present a hybrid method to improve the performance of the Montgomery reduction by taking advantage of the Karatsuba technique. We divide the Montgomery reduction into two sub-parts, including one for the conventional Montgomery reduction and the other one for Karatsuba-aided multiplication. This approach reduces the multiplication complexity of n-limb Montgomery reduction from theta(n(2) + n) to asymptotic complexity theta(7n(2)/8 + n). Our practical implementation results over an 8-bit microcontroller also show performance enhancements by 11%.
C1 [Seo, Hwajeong] Inst Infocomm Res, Singapore, Singapore.
   [Liu, Zhe] Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
   [Nogami, Yasuyuki] Okayama Univ, Okayama 7008530, Japan.
   [Choi, Jongseok; Kim, Howon] Pusan Natl Univ, Comp Engn, Busan, South Korea.
   [Seo, Hwajeong] Inst Infocomm Res A Star, Singapore, Singapore.
C3 Agency for Science Technology & Research (A*STAR); A*STAR - Institute
   for Infocomm Research (I2R); University of Waterloo; Okayama University;
   Pusan National University; Agency for Science Technology & Research
   (A*STAR); A*STAR - Institute for Infocomm Research (I2R)
RP Liu, Z (corresponding author), Univ Waterloo, Waterloo, ON N2L 3G1, Canada.; Kim, H (corresponding author), Pusan Natl Univ, Comp Engn, Busan, South Korea.
EM hwajeong84@gmail.com; sduliuzhe@gmail.com;
   yasuyuki.nogami@okayama-u.ac.jp; js.choi.85@gmail.com;
   howonkim@pusan.ac.kr
RI ZHANG, XUCHEN/KBB-7989-2024; LIU, zhe/HGD-6875-2022; seo,
   hwajeong/AAG-9052-2019
FU MSIP (Ministry of Science, ICT and Future Planning), Korea, under the
   ITRC (Information Technology Research Center) support program
   [IITP-2016-H8501-16-1017]; Institute for Information & communications
   Technology Promotion (IITP) grant - Korea government (MSIP) (Development
   of high performance IoT device and pen Platform with Intelligent
   Software) [10043907]
FX This research was partly supported by the MSIP (Ministry of Science, ICT
   and Future Planning), Korea, under the ITRC (Information Technology
   Research Center) support program (IITP-2016-H8501-16-1017) supervised by
   the IITP (Institute for Information & communications Technology
   Promotion) and partly supported by Institute for Information &
   communications Technology Promotion (IITP) grant funded by the Korea
   government (MSIP) (No. 10043907, Development of high performance IoT
   device and Open Platform with Intelligent Software).
CR [Anonymous], MATH COMPUTATION
   Atmel Corporation, 2008, 8 BIT ARV MICR 128K
   Bernstein DJ, 2014, LECT NOTES COMPUT SC, V8731, P316, DOI 10.1007/978-3-662-44709-3_18
   Bernstein DJ, 2009, LECT NOTES COMPUT SC, V5677, P317, DOI 10.1007/978-3-642-03356-8_19
   Bos JW, 2014, LECT NOTES COMPUT SC, V8282, P471, DOI 10.1007/978-3-662-43414-7_24
   COMBA PG, 1990, IBM SYST J, V29, P526, DOI 10.1147/sj.294.0526
   Dull Michael, 2015, DESIGN CODES CRYPTOG, V77
   Grossschädl J, 2005, LECT NOTES COMPUT SC, V3659, P75
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Hutter M, 2015, J CRYPTOGR ENG, V5, P201, DOI 10.1007/s13389-015-0093-2
   Hutter M, 2011, LECT NOTES COMPUT SC, V6917, P459, DOI 10.1007/978-3-642-23951-9_30
   Hwajeong Seo, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P227, DOI 10.1007/978-3-319-03515-4_15
   Hwajeong Seo, 2012, Information Security Applications. 13th International Workshop, WISA 2012. Revised Selected Papers, P55, DOI 10.1007/978-3-642-35416-8_5
   Karatsuba A., 1963, Soviet physics doklady, V7, P595
   Koc CK, 1996, IEEE MICRO, V16, P26, DOI 10.1109/40.502403
   Lee YM, 2013, BIOMED RES INT, V2013, DOI 10.1155/2013/210604
   Liu Z, 2014, LECT NOTES COMPUT SC, V8469, P215
   Liu Zhe, 2010, P WORKSH SEC INT THI
   Liu Zhe, 2014, P 16 INT C INF COMM
   Mangard S, 2008, POWER ANAL ATTACKS R, V31
   Montgomery PL, 2005, IEEE T COMPUT, V54, P362, DOI 10.1109/TC.2005.49
   Seo H., 2015, IACR CRYPTOLOGY EPRI, V2015, P465
   Yanik T, 2002, IEE P-COMPUT DIG T, V149, P46, DOI 10.1049/ip-cdt:20020235
NR 23
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 58
DI 10.1145/2890502
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700019
DA 2024-07-18
ER

PT J
AU Starke, RA
   Carminati, A
   De Oliveira, RS
AF Starke, Renan Augusto
   Carminati, Andreu
   De Oliveira, Romulo Silva
TI Evaluating the Design of a VLIW Processor for Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real time systems; very long instruction word (VLIW) processor;
   worst-case execution time (WCET) analysis
ID ARCHITECTURE
AB Nowadays, many real-time applications are very complex and as the complexity and the requirements of those systems become more demanding, more hardware processing capacity is necessary. Unfortunately, the correct functioning of real-time systems depends not only on the logically correct response but also on the time when it is produced. General-purpose processor design fails to deliver analyzability due to their nondeterministic behavior caused by the use of cache memories, dynamic branch prediction, speculative execution, and out-of-order pipelines. In this article, we investigate the pipeline performance of Very Long Instruction Word (VLIW) architectures for real-time systems with an in-order pipeline considering Worst-Case Execution Time (WCET) performance. Techniques on obtaining the WCET of VLIW machines are also considered and we make a quantification on how important are hardware techniques such as static branch prediction, predication, and pipeline speed of complex operations such as memory access and multiplication for high-performance real-time systems. The memory hierarchy is out of the scope of this article and we used a classic deterministic structure formed by a direct mapped instruction cache and a data scratchpad memory. A VLIW prototype was implemented in VHDL from scratch considering the HP VLIW ST231 ISA. We also show some compiler insights and we use a representative subset of the Malardalen's WCET benchmarks for validation and performance quantification.
C1 [Starke, Renan Augusto; Carminati, Andreu; De Oliveira, Romulo Silva] Fed Univ Santa Catarina UFSC, Automat & Syst Dept DAS, DASCTC UFSC, MailBox 476, BR-88040900 Florianopolis, SC, Brazil.
RP Starke, RA (corresponding author), Fed Univ Santa Catarina UFSC, Automat & Syst Dept DAS, DASCTC UFSC, MailBox 476, BR-88040900 Florianopolis, SC, Brazil.
EM renan.starke@ifsc.edu.br; andreu.carminati@posgrad.ufsc.br;
   romulo.deoliveira@ufsc.br
RI de Oliveira, Rômulo/AAM-3694-2021; de Oliveira, Romulo S/C-3544-2013
OI de Oliveira, Romulo S/0000-0002-8853-9021; Carminati,
   Andreu/0000-0001-5891-5498; Starke, Renan Augusto/0000-0002-6845-344X
FU CAPES; CNPq
FX The authors thank CAPES and CNPq for the partial funding of this
   research.
CR Alt M., 1996, Static Analysis. Third International Symposium, SAS'96 Proceedings, P52
   [Anonymous], 2010, P EMBEDDED REAL TIME
   Burguière C, 2005, 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, Proceedings, P33, DOI 10.1109/RTCSA.2005.5
   Ellis John R., 1985, THESIS
   Engblom J, 2002, LECT NOTES COMPUT SC, V2491, P334
   Fisher J. A., 2005, EMEBEDDED COMPUTING
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   Gustafsson J., 2010, P 10 INT WORKSH WORS
   Gustafsson J, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P346, DOI 10.1109/ISORC.2008.55
   Hwu Wen Mei W., 1993, J SUPERCOMPUT, V7, P1
   Jordan A., 2013, ODES 13, P3
   LaForest CE, 2010, FPGA 10, P41
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lengauer T., 1979, ACM T PROGR LANG SYS, V1, P121, DOI 10.1145/357062.357071
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Liu I, 2012, PR IEEE COMP DESIGN, P87, DOI 10.1109/ICCD.2012.6378622
   Liu I, 2010, CONF REC ASILOMAR C, P2111, DOI 10.1109/ACSSC.2010.5757922
   Martínez PL, 2012, J SYST ARCHITECT, V58, P257, DOI 10.1016/j.sysarc.2012.04.001
   Mueller F., 1995, Proceedings of the 28th Annual Simulation Symposium (Cat. No.95TH8049), P105, DOI 10.1109/SIMSYM.1995.393589
   Ottosson Greger, 1997, P SIGPLAN WORKSH LAN
   Puschner P, 2005, WORDS 2005: 10TH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE, PROCEEDINGS, P205, DOI 10.1109/WORDS.2005.36
   Puschner Peter, 2009, 2009 SOFTWARE TECHNO
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Schoeberl M, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P333, DOI 10.1109/SAMOS.2012.6404196
   Schoeberl Martin, 2011, Bringing Theory to Practice: Predictability and Performance in Embedded Systems, V18, P11, DOI DOI 10.4230/OASICS.PPES.2011.11
   Shen J. P., 2005, Modern Processor Design
   Starke Renan Augusto, 2015, 13 IEEE INT C IND IN
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Whitham J, 2006, REAL TIM SYST SYMP P, P13, DOI 10.1109/RTSS.2006.28
   Wong S., 2008, P 2008 INT C FIELD P, V2008, P369
   Yan J, 2008, REAL-TIME SYST, V38, P67, DOI 10.1007/s11241-007-9030-5
NR 33
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 46
DI 10.1145/2889490
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700007
DA 2024-07-18
ER

PT J
AU Zhang, SW
   Zhang, QQ
   Xiao, S
   Zhu, T
   Gu, Y
   Lin, YP
AF Zhang, Shiwen
   Zhang, Qingquan
   Xiao, Sheng
   Zhu, Ting
   Gu, Yu
   Lin, Yaping
TI Cooperative Data Reduction in Wireless Sensor Network
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Wireless sensor networks; data
   reduction strategy; artificial neural network; energy saving; centroid
   sensor
AB In wireless sensor networks, owing to the limited energy of the sensor node, it is very meaningful to propose a dynamic scheduling scheme with data management that reduces energy as soon as possible. However, traditional techniques treat data management as an isolated process on only selected individual nodes. In this article, we propose an aggressive data reduction architecture, which is based on error control within sensor segments and integrates three parallel dynamic control mechanisms. We demonstrate that this architecture not only achieves energy savings but also guarantees the data accuracy specified by the application. Furthermore, based on this architecture, we propose two implementations. The experimental results show that both implementations can raise the energy savings while keeping the error at an predefined and acceptable level. We observed that, compared with the basic implementation, the enhancement implementation achieves a relatively higher data accuracy. Moreover, the enhancement implementation is more suitable for the harsh environmental monitoring applications. Further, when both implementations achieve the same accuracy, the enhancement implementation saves more energy. Extensive experiments on realistic historical soil temperature data confirm the efficacy and efficiency of two implementations.
C1 [Zhang, Shiwen; Xiao, Sheng; Lin, Yaping] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
   [Zhang, Qingquan; Zhu, Ting] Univ Maryland, College Pk, MD USA.
   [Gu, Yu] Singapore Univ Technol & Design, Singapore, Singapore.
C3 Hunan University; University System of Maryland; University of Maryland
   College Park; Singapore University of Technology & Design
RP Xiao, S (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
EM shiwenzhang@hnu.edu.cn; q@umbc.edu; shengxiao@hnu.edu.cn; zt@umbc.edu;
   jasongu@sutd.edu.sg; yplin@hnu.edu.cn
RI gu, yu/GSD-4507-2022
FU National Natural Science Foundation of China [61173038, 61300217];
   Research and Implementation of User's Identity Recognition Based on
   Mobile Sensors [MCM20122061]; Hunan University Junior Scholar
   Development Fund; Important National Science & Technology Support
   Projects of China [2012BAH09B02]; National Science Foundation
   [CNS-1503590]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1503590] Funding Source: National Science
   Foundation
FX This work is supported in part by the National Natural Science
   Foundation of China (Project No. 61173038,61300217); Research and
   Implementation of User's Identity Recognition Based on Mobile Sensors
   (Project No. MCM20122061); Hunan University Junior Scholar Development
   Fund, National Science Foundation (Project No. CNS-1503590); and
   Important National Science & Technology Support Projects of China
   (Project No. 2012BAH09B02).
CR Alippi C., 2007, P IEEE INT C MOB AD
   Boulis A., 2003, Ad Hoc Networks, V1, P317
   Carvalho C, 2011, SENSORS-BASEL, V11, P10010, DOI 10.3390/s111110010
   Cerpa A., 2001, P 2001 ACM SIGCOMM W
   Chu D., 2006, PROC INT CONF DATA E, DOI [10.1109/ICDE.2006.21, DOI 10.1109/ICDE.2006.21]
   Goel S, 2001, ACM SIGCOMM COMP COM, V31, P82, DOI 10.1145/1037107.1037117
   HAN Q, 2004, P 24 IEEE INT C DIST
   HOPFIELD JJ, 1988, IEEE CIRCUIT DEVIC, V4, P3, DOI 10.1109/101.8118
   Huang X., 2004, P SPIE C DIGITAL WIR
   Hui Chun-li, 2007, Computer Engineering and Applications, V43, P121
   IMIELINSKI T, 1999, P INT WORKSH DAT ENG
   INTANAGONWIWAT C, 2000, P IEEE INT C MOB COM
   KANDLUR DD, 1994, IEEE T PARALL DISTR, V5, P1044, DOI 10.1109/71.313121
   KIJEWSKICORREA T, 2006, P 2006 ASCE STRUCT C
   KOTTAPALLI V, 2003, P INT S SMART STRUCT
   Kulik J, 2002, WIREL NETW, V8, P169, DOI 10.1023/A:1013715909417
   LEE M, 2005, P IEEE PAC RIM C COM
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   Mainwaring A., 2002, P ACM WORKSH WIR SEN
   Matos Tales Benigno, 2010, P 2010 ACM S APPL CO, P592
   Msechu EJ, 2012, IEEE T SIGNAL PROCES, V60, P400, DOI 10.1109/TSP.2011.2171686
   Pantazis NA, 2007, IEEE COMMUN SURV TUT, V9, P86, DOI 10.1109/COMST.2007.4444752
   Pottie GJ, 2000, COMMUN ACM, V43, P51, DOI 10.1145/332833.332838
   Pradhan SS, 2003, IEEE T INFORM THEORY, V49, P626, DOI 10.1109/TIT.2002.808103
   Qiu Q., 2006, P 2006 INT S LOW POW
   Raghunathan V, 2002, IEEE SIGNAL PROC MAG, V19, P40, DOI 10.1109/79.985679
   Rumelhart D. E., 1986, PARALLEL DISTRIBUTED, P318, DOI DOI 10.7551/MITPRESS/5236.001.0001
   Santini S., 2006, P 3 INT C NETW SENS, P29
   Seo S., 2005, P EMB UB COMP WORKSH
   Silva O., 2009, P IEEE S COMP COMM I
   Solis I., 2006, International Journal of Sensor Networks, V1, P200, DOI 10.1504/IJSNET.2006.012035
   Tang CM, 2004, WIRELESS SENSOR NETWORKS, P207
   Vuran MC, 2004, COMPUT NETW, V45, P245, DOI 10.1016/j.comnet.2004.03.007
   Xiong ZX, 2004, IEEE SIGNAL PROC MAG, V21, P80, DOI 10.1109/MSP.2004.1328091
   Xu Y., 2003, P INT C DISTR COMP S
   Zhang Q., 2011, P 7 INT C MOB AD HOC
   Zheng T., 2005, P 19 IEEE INT PAR DI
   Zhou J, 2007, J COMPUT SCI TECH-CH, V22, P121, DOI 10.1007/s11390-007-9017-7
NR 38
TC 6
Z9 6
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 84
DI 10.1145/2786755
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600024
DA 2024-07-18
ER

PT J
AU Aysu, A
   Yuce, B
   Schaumont, P
AF Aysu, Aydin
   Yuce, Bilgiday
   Schaumont, Patrick
TI The Future of Real-Time Security: Latency-Optimized Lattice-Based
   Digital Signatures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Hardware/software codesign;
   lattice-based cryptography; digital signatures; FPGA
ID MULTIPLICATION; CRYPTOSYSTEMS
AB Advances in quantum computing have spurred a significant amount of research into public-key cryptographic algorithms that are resistant against postquantum cryptanalysis. Lattice-based cryptography is one of the important candidates because of its reasonable complexity combined with reasonable signature sizes. However, in a postquantum world, not only the cryptography will change but also the computing platforms. Large amounts of resource-constrained embedded systems will connect to a cloud of powerful server computers. We present an optimization technique for lattice-based signature generation on such embedded systems; our goal is to optimize latency rather than throughput. Indeed, on an embedded system, the latency of a single signature for user identification or message authentication is more important than the aggregate signature generation rate. We build a high-performance implementation using hardware/software codesign techniques. The key idea is to partition the signature generation scheme into offline and online phases. The signature scheme allows this separation because a large portion of the computation does not depend on the message to be signed and can be handled before the message is given. Then, we can map complex precomputation operations in software on a low-cost processor and utilize hardware resources to accelerate simpler online operations. To find the optimum hardware architecture for the target platform, we define and explore the design space and implement two design configurations. We realize our solutions on the Altera Cyclone-IV CGX150 FPGA. The implementation consists of a NIOS soft-core processor and a low-latency hash and polynomial multiplication engine. On average, the proposed low-latency architecture can generate a signature with a latency of 96 clock cycles at 40MHz, resulting in a response time of 2.4 mu s for a signing request. On equivalent platforms, this corresponds to a performance improvement of 33 and 105 times compared to previous hardware and software implementations, respectively.
C1 [Aysu, Aydin; Yuce, Bilgiday; Schaumont, Patrick] Virginia Tech, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Aysu, A (corresponding author), Virginia Tech, Whittemore Hall MC 0111,1185 Perry St, Blacksburg, VA 24061 USA.
EM aydinay@vt.edu; schaum@vt.edu
RI Schaumont, Patrick/AAD-9869-2022
OI Schaumont, Patrick/0000-0002-4586-5476; aysu, aydin/0000-0002-5530-8710
FU National Science Foundation [1314598]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [1314598] Funding
   Source: National Science Foundation
FX This work is supported by the National Science Foundation under grant
   1314598.
CR [Anonymous], 2014078 CRYPT EPRINT
   [Anonymous], 1994, PROC 35 ANN S FDN CO, DOI DOI 10.1109/SFCS.1994.365700
   [Anonymous], E ZPASSES GET READ A
   [Anonymous], 2013, STAT SUMM COMM JET A
   [Anonymous], P 2013 EUR C DIG SYS
   [Anonymous], BLACKH
   [Anonymous], 2012343 CRYPT EPRINT
   [Anonymous], ITS INT
   Aysu A, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P81, DOI 10.1109/HST.2013.6581570
   Bogdauov A, 2008, LECT NOTES COMPUT SC, V5154, P45
   Borghoff J, 2012, LECT NOTES COMPUT SC, V7658, P208, DOI 10.1007/978-3-642-34961-4_14
   Chelton WN, 2008, IEEE T VLSI SYST, V16, P198, DOI 10.1109/TVLSI.2007.912228
   Ducas L, 2014, 2014874 CRYPT EPRINT
   Ducas L, 2013, LECT NOTES COMPUT SC, V8042, P40, DOI 10.1007/978-3-642-40041-4_3
   Emeliyanenko P, 2009, LECT NOTES COMPUT SC, V5737, P134, DOI 10.1007/978-3-642-03644-6_11
   Even S, 1996, J CRYPTOL, V9, P35, DOI 10.1007/BF02254791
   Göttert N, 2012, LECT NOTES COMPUT SC, V7428, P512, DOI 10.1007/978-3-642-33027-8_30
   Güneysu T, 2013, LECT NOTES COMPUT SC, V7932, P67, DOI 10.1007/978-3-642-38616-9_5
   Güneysu T, 2012, LECT NOTES COMPUT SC, V7428, P530, DOI 10.1007/978-3-642-33027-8_31
   Kamal Abdel Alim, 2009, 2009 21st International Conference on Microelectronics (ICM 2009), P209, DOI 10.1109/ICM.2009.5418649
   Knezevic M, 2012, LECT NOTES COMPUT SC, V7428, P426, DOI 10.1007/978-3-642-33027-8_25
   Kong YN, 2013, MIDWEST SYMP CIRCUIT, P1039, DOI 10.1109/MWSCAS.2013.6674830
   Lee YK, 2006, IEEE INT CONF ASAP, P354, DOI 10.1109/ASAP.2006.68
   Lyubashevsky V, 2013, J ACM, V60, DOI 10.1145/2535925
   Lyubashevsky V, 2012, LECT NOTES COMPUT SC, V7237, P738, DOI 10.1007/978-3-642-29011-4_43
   Lyubashevsky V, 2009, LECT NOTES COMPUT SC, V5912, P598, DOI 10.1007/978-3-642-10366-7_35
   Oder Tobias, 2014, P 51 ANN DESIGN AUTO, DOI [10.1145/2593069.2593098, DOI 10.1145/2593069.2593098]
   Pöppelmann T, 2014, LECT NOTES COMPUT SC, V8282, P68, DOI 10.1007/978-3-662-43414-7_4
   Pöppelmann T, 2014, LECT NOTES COMPUT SC, V8731, P353, DOI 10.1007/978-3-662-44709-3_20
   Pöppelmann T, 2014, IEEE INT SYMP CIRC S, P2796, DOI 10.1109/ISCAS.2014.6865754
   POLLARD JM, 1971, MATH COMPUT, V25, P365
   Poppelmann Thomas, 2012, Progress in Cryptology - LATINCRYPT 2012. Proceedings of the 2nd International Conference on Cryptology and Information Security in Latin America, P139, DOI 10.1007/978-3-642-33481-8_8
   Rebeiro C, 2012, LECT NOTES COMPUT SC, V7428, P494, DOI 10.1007/978-3-642-33027-8_29
   Roy SS, 2014, LECT NOTES COMPUT SC, V8282, P383
   Roy SS, 2014, LECT NOTES COMPUT SC, V8731, P371, DOI 10.1007/978-3-662-44709-3_21
   Shu C, 2005, FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P309, DOI 10.1109/FPT.2005.1568575
   Zimmermann R., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P83, DOI 10.1109/FPL.2010.26
NR 37
TC 8
Z9 9
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 43
DI 10.1145/2724714
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800005
DA 2024-07-18
ER

PT J
AU Banaiyanmofrad, A
   Homayoun, H
   Dutt, N
AF Banaiyanmofrad, Abbas
   Homayoun, Houman
   Dutt, Nikil
TI Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra
   Low Voltage Operation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Aggressive voltage scaling;
   fault-tolerant cache; low voltage operation; remapping
ID YIELD; ARCHITECTURE
AB Caches are known to consume a large part of total microprocessor power. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation-induced failures in cache SRAM arrays, which compromise cache reliability. In this article, we propose FFT-Cache, a flexible fault-tolerant cache that uses a flexible defect map to configure its architecture to achieve significant reduction in energy consumption through aggressive voltage scaling while maintaining high error reliability. FFT-Cache uses a portion of faulty cache blocks as redundancy-using block-level or line-level replication within or between sets-to tolerate other faulty caches lines and blocks. Our configuration algorithm categorizes the cache lines based on degree of conflict between their blocks to reduce the granularity of redundancy replacement. FFT-Cache thereby sacrifices a minimal number of cache lines to avoid impacting performance while tolerating the maximum amount of defects. Our experimental results on a processor executing SPEC2K benchmarks demonstrate that the operational voltage of both L1/L2 caches can be reduced down to 375 mV, which achieves up to 80% reduction in the dynamic power and up to 48% reduction in the leakage power. This comes with only a small performance loss (<%5) and 13% area overhead.
C1 [Banaiyanmofrad, Abbas; Dutt, Nikil] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Homayoun, Houman] George Mason Univ, Dept Elect & Comp Engn, Fairfax, VA 22030 USA.
C3 University of California System; University of California Irvine; George
   Mason University
RP Banaiyanmofrad, A (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM abanaiya@uci.edu; hhomayou@gmu.edu; dutt@uci.edu
FU NSF [CCF-1029783]
FX This material is based on work supported by the NSF under award
   CCF-1029783 (Variability Expedition). Any opinions, findings, and
   conclusions or recommendations expressed in this material are those of
   the authors and do not necessarily reflect the views of the NSF.
CR Agarwal A, 2005, IEEE T VLSI SYST, V13, P27, DOI 10.1109/TVLSI.2004.840407
   Al-Omari H., 2006, AM J MATH STAT, V2, P739
   Ansari Amin, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P100, DOI 10.1145/1669112.1669127
   Ansari A, 2009, I SYMPOS LOW POWER E, P307
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   CALHOUN BH, 2006, IEEE INT SOL STAT CI, P2592
   Chakraborty A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632162
   Chakraborty A, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P237, DOI 10.1145/1878921.1878956
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Chen GK, 2007, IEEE IC CAD, P660, DOI 10.1109/ICCAD.2007.4397341
   Chishti Z., 2009, P 42 ANN IEEE ACM IN, P88
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Klotz W., 2002, 5 CLAUSTH U TECHN
   Koh CK, 2009, PR IEEE COMP DESIGN, P268, DOI 10.1109/ICCD.2009.5413145
   Koh CK, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1543753.1543757
   Kulkarni JP, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P171, DOI 10.1145/1283780.1283818
   Moradi F, 2008, IEEE INT SOC CONF, P113, DOI 10.1109/SOCC.2008.4641491
   Morita Y, 2007, 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P256, DOI 10.1109/VLSIC.2007.4342741
   Mukhopadhyay S, 2005, IEEE T COMPUT AID D, V24, P1859, DOI 10.1109/TCAD.2005.852295
   Muralimanohar N, 2009, Technical Report
   Ozdemir S, 2006, INT SYMP MICROARCH, P15
   Roberts D, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P570, DOI 10.1109/DSD.2007.4341526
   Sasan A., 2010, IEEE T VLSI SYST, V18, P1
   Sasan Avesta., 2009, CASES 09 P 2009 INT, P251
   Shirvani PP, 1999, IEEE VLSI TEST SYMP, P440, DOI 10.1109/VTEST.1999.766701
   Verma N, 2008, IEEE J SOLID-ST CIRC, V43, P141, DOI 10.1109/JSSC.2007.908005
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
   Wong WF, 2007, PR IEEE COMP DESIGN, P496, DOI 10.1109/ICCD.2007.4601944
   Yoon DH, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Yoon DH, 2009, CONF PROC INT SYMP C, P116, DOI 10.1145/1555815.1555771
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
NR 32
TC 4
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 32
DI 10.1145/2629566
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800013
DA 2024-07-18
ER

PT J
AU Owaida, M
   Falcao, G
   Andrade, J
   Antonopoulos, C
   Bellas, N
   Purnaprajna, M
   Novo, D
   Karakonstantis, G
   Burg, A
   Ienne, P
AF Owaida, Muhsen
   Falcao, Gabriel
   Andrade, Joao
   Antonopoulos, Christos
   Bellas, Nikolaos
   Purnaprajna, Madhura
   Novo, David
   Karakonstantis, Georgios
   Burg, Andreas
   Ienne, Paolo
TI Enhancing Design Space Exploration by Extending CPU/GPU Specifications
   onto FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Design space exploration; simulation
   tools; parallel computing; FPGAs; GPUs; OpenCL
ID LDPC
AB The design cycle for complex special-purpose computing systems is extremely costly and time-consuming. It involves a multiparametric design space exploration for optimization, followed by design verification. Designers of special purpose VLSI implementations often need to explore parameters, such as optimal bitwidth and data representation, through time-consuming Monte Carlo simulations. A prominent example of this simulation-based exploration process is the design of decoders for error correcting systems, such as the Low-Density Parity-Check (LDPC) codes adopted by modern communication standards, which involves thousands of Monte Carlo runs for each design point. Currently, high-performance computing offers a wide set of acceleration options that range from multicore CPUs to Graphics Processing Units (GPUs) and Field Programmable Gate Arrays (FPGAs). The exploitation of diverse target architectures is typically associated with developing multiple code versions, often using distinct programming paradigms. In this context, we evaluate the concept of retargeting a single OpenCL program to multiple platforms, thereby significantly reducing design time. A single OpenCL-based parallel kernel is used without modifications or code tuning on multicore CPUs, GPUs, and FPGAs. We use SOpenCL (Silicon to OpenCL), a tool that automatically converts OpenCL kernels to RTL in order to introduce FPGAs as a potential platform to efficiently execute simulations coded in OpenCL. We use LDPC decoding simulations as a case study. Experimental results were obtained by testing a variety of regular and irregular LDPC codes that range from short/medium (e.g., 8,000 bit) to long length (e.g., 64,800 bit) DVB-S2 codes. We observe that, depending on the design parameters to be simulated, on the dimension and phase of the design, the GPU or FPGA may suit different purposes more conveniently, thus providing different acceleration factors over conventional multicore CPUs.
C1 [Owaida, Muhsen; Purnaprajna, Madhura; Novo, David; Ienne, Paolo] Ecole Polytech Fed Lausanne, Architecture Lab LAP, Sch Comp & Commun Sci, CH-1015 Lausanne, Switzerland.
   [Falcao, Gabriel; Andrade, Joao] Univ Coimbra, Fac Sci & Technol, Inst Telecomunicacoes, Dept Elect & Comp Engn, P-3030290 Coimbra, Portugal.
   [Antonopoulos, Christos; Bellas, Nikolaos] Univ Thessaly, Dept Elect & Comp Engn, Thessaly, Greece.
   [Karakonstantis, Georgios] Queens Univ Belfast, Elect Engn & Comp Sci, Sch Elect, Belfast BT7 1NN, Antrim, North Ireland.
   [Burg, Andreas] Ecole Polytech Fed Lausanne, Telecommun Circuit Lab, CH-1015 Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Institute of Telecommunications - Coimbra;
   Universidade de Coimbra; University of Thessaly; Queens University
   Belfast; Swiss Federal Institutes of Technology Domain; Ecole
   Polytechnique Federale de Lausanne
RP Owaida, M (corresponding author), Ecole Polytech Fed Lausanne, Architecture Lab LAP, Sch Comp & Commun Sci, CH-1015 Lausanne, Switzerland.
EM mohsen.ewaida@epfl.ch; gabriel.falcao@uc.pt; jandrade@co.it.pt;
   cda@uth.gr; nbellas@uth.gr; madhura.purnaprajna@epfl.ch;
   david.novobruna@epfl.ch; g.karakonstantis@qub.ac.uk;
   andreas.burg@epfl.ch; paolo.ienne@epfl.ch
RI Antonopoulos, Christos/AAE-6341-2019; Burg, Andreas/Q-8704-2016; Falcao,
   Gabriel/P-9142-2014
OI Antonopoulos, Christos/0000-0002-6486-062X; Falcao,
   Gabriel/0000-0001-9805-6747; Bellas, Nikolaos/0000-0002-9522-9136; Burg,
   Andreas/0000-0002-7270-5558
FU Portuguese Fundacao para a Ciencia e Tecnologia (FCT) under the FCT
   [PEst-OE/EEI/LA0008/2013, UID/EEA/50008/2013]; EC Marie Curie
   International Reintegration Grant (IRG) [223819];  [SFRH/BD/78238/2011];
   Fundação para a Ciência e a Tecnologia [SFRH/BD/78238/2011] Funding
   Source: FCT
FX This work was partially supported by the Portuguese Fundacao para a
   Ciencia e Tecnologia (FCT) under the FCT projects
   PEst-OE/EEI/LA0008/2013, UID/EEA/50008/2013 and by grant
   SFRH/BD/78238/2011. It was also supported by the EC Marie Curie
   International Reintegration Grant (IRG) 223819.
CR [Anonymous], 2008, High-Level Synthesis
   [Anonymous], 2007, CUDA COMP UN DEV ARC
   [Anonymous], 2005, 302307V111 EN ETSI
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Cope B, 2010, IEEE T COMPUT, V59, P433, DOI 10.1109/TC.2009.179
   Eroz M, 2004, INT J SATELL COMM N, V22, P269, DOI 10.1002/sat.787
   Falcao G, 2011, ELECTRON LETT, V47, P542, DOI 10.1049/el.2011.0201
   Falcao G, 2012, IEEE SIGNAL PROC MAG, V29, P81, DOI 10.1109/MSP.2012.2192212
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Gill A, 2011, ANN IEEE SYM FIELD P, P133, DOI 10.1109/FCCM.2011.31
   Group Khronos, 2010, OPENCL OP STAND PAR
   JIN H, 2000, P 2 INT S TURB COD R
   Kathail V, 2002, COMPUTER, V35, P39, DOI 10.1109/MC.2002.1033026
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Llosa J, 1996, PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), P80, DOI 10.1109/PACT.1996.554030
   Mingjie Lin, 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P458, DOI 10.1109/FPL.2010.93
   Owaida M., 2011, P IEEE S FIELD PROGR
   Owaida M., 2011, P IEEE ACM INT C COM
   Owaida Muhsen, 2013, TECHNICAL REPORT
   Papakonstantinou A., 2009, 2009 IEEE 7 S APPL S, DOI DOI 10.1109/SASP.2009.5226333
   Rupp M, 2003, SIGNAL PROCESS, V83, P1427, DOI 10.1016/S0165-1684(03)00090-2
   Smith Brian K., 2011, IIE Annual Conference Proceedings, P1
   STEPHENSON M, 2000, P ACM SIGPLAN C PROG
   Weber R, 2011, IEEE T PARALL DISTR, V22, P58, DOI 10.1109/TPDS.2010.125
   Wicker S.B., 2003, FUNDAMENTALS CODES G
   Yu CL, 2012, IEEE INT SYMP CIRC S, P762, DOI 10.1109/ISCAS.2012.6272149
NR 26
TC 6
Z9 8
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 33
DI 10.1145/2656207
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800014
DA 2024-07-18
ER

PT J
AU Borgström, J
   Gutkovas, R
   Rodhe, I
   Victor, B
AF Borgstrom, Johannes
   Gutkovas, Ramunas
   Rodhe, Ioana
   Victor, Bjorn
TI The Psi-Calculi Workbench: A Generic Tool for Applied Process Calculi
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Theory; Verification; Wireless sensor networks; process calculi;
   symbolic semantics
ID PI; BISIMULATIONS; SEMANTICS; NAMES
AB Psi-calculi is a parametric framework for extensions of the pi-calculus with arbitrary data and logic. All instances of the framework inherit machine-checked proofs of the metatheory such as compositionality and bisimulation congruence. We present a generic analysis tool for psi-calculus instances, enabling symbolic execution and (bi) simulation checking for both unicast and broadcast communication. The tool also provides a library for implementing new psi-calculus instances. We provide examples from traditional communication protocols and wireless sensor networks. We also describe the theoretical foundations of the tool, including an improved symbolic operational semantics, with additional support for scoped broadcast communication.
C1 [Borgstrom, Johannes; Gutkovas, Ramunas; Rodhe, Ioana; Victor, Bjorn] Uppsala Univ, Dept IT, S-75105 Uppsala, Sweden.
C3 Uppsala University
RP Borgström, J (corresponding author), Uppsala Univ, Dept IT, Box 337, S-75105 Uppsala, Sweden.
EM johannes.borgstrom@it.uu.se; ramunas.gutkovas@it.uu.se;
   ioana.rodhe@foi.se; bjorn.victor@it.uu.se
RI Borgström, Johannes/J-4378-2012; Victor, Bjorn/D-2012-2016
OI Victor, Bjorn/0000-0003-0174-9032
FU ProFun project
FX This work has been supported by the ProFun project.
CR Abadi M, 2001, ACM SIGPLAN NOTICES, V36, P104, DOI 10.1145/373243.360213
   Abadi M., 1997, P 4 ACM C COMP COMM, P36, DOI DOI 10.1145/266420.266432
   BARTLETT KA, 1969, COMMUN ACM, V12, P260, DOI 10.1145/362946.362970
   Bengtson J, 2011, LOG METH COMPUT SCI, V7, DOI 10.2168/LMCS-7(1:11)2011
   Bengtson J, 2009, LECT NOTES COMPUT SC, V5674, P99, DOI 10.1007/978-3-642-03359-9_9
   Blanchet B., 2011, Cryptology and Information Security Series), V5, P86
   Boreale M, 1996, INFORM COMPUT, V126, P34, DOI 10.1006/inco.1996.0032
   Borgström J, 2013, INT CONF APPL CONCUR, P180, DOI 10.1109/ACSD.2013.22
   Borgström J, 2011, LECT NOTES COMPUT SC, V7041, P74, DOI 10.1007/978-3-642-24690-6_7
   Borgstrom Johannes, 2013, SOFTWARE SYSTEMS MOD, P1
   Buscemi MG, 2007, LECT NOTES COMPUT SC, V4421, P18
   Carbone M., 2003, Nordic Journal of Computing, V10, P70
   CLEAVELAND R, 1993, ACM T PROGR LANG SYS, V15, P36, DOI 10.1145/151646.151648
   Codskesen JC, 2010, LECT NOTES COMPUT SC, V6116, P1, DOI 10.1007/978-3-642-13414-2_1
   Cranen S, 2013, LECT NOTES COMPUT SC, V7795, P199, DOI 10.1007/978-3-642-36742-7_15
   Ghassemi F, 2008, SEFM 2008: SIXTH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, PROCEEDINGS, P345, DOI 10.1109/SEFM.2008.25
   Gutkovas Ramunas, 2013, PSI CALCULI WORKBENC
   HENNESSY M, 1995, THEOR COMPUT SCI, V138, P353, DOI 10.1016/0304-3975(94)00172-F
   Huffman B, 2010, LECT NOTES COMPUT SC, V6172, P35, DOI 10.1007/978-3-642-14052-5_5
   Huimin Lin, 1996, CONCUR '96: Concurrency Theory. 7th International Conference. Proceedings, P50
   Johansson M, 2012, J LOGIC ALGEBR PROGR, V81, P162, DOI 10.1016/j.jlap.2012.01.001
   Johansson M, 2010, IEEE S LOG, P322, DOI 10.1109/LICS.2010.30
   Lin HM, 2000, J COMPUT SCI TECHNOL, V15, P1, DOI 10.1007/BF02951922
   Liu Y, 2011, 22ND IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING (ISSRE), P190, DOI 10.1109/ISSRE.2011.19
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   Merro M, 2007, ELECTRON NOTES THEOR, V173, P275, DOI 10.1016/j.entcs.2007.02.039
   MILNER R, 1992, INFORM COMPUT, V100, P1, DOI [10.1016/0890-5401(92)90008-4, 10.1016/0890-5401(92)90009-5]
   Parrow J, 2014, MATH STRUCT COMP SCI, V24, DOI 10.1017/S0960129513000170
   Pitts AM, 2003, INFORM COMPUT, V186, P165, DOI 10.1016/S0890-5401(03)00138-X
   Pohjola Johannes Aman, 2013, 2013014 UPPS U DEP I
   Sun J, 2009, THIRD INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, PROCEEDINGS, P127, DOI 10.1109/TASE.2009.32
   Urban C, 2005, LECT NOTES ARTIF INT, V3632, P38
   Victor B., 1994, CAV 94, P428, DOI DOI 10.1007/3-540-58179-0_73
   Wischik L, 2005, THEOR COMPUT SCI, V340, P606, DOI 10.1016/j.tcs.2005.03.017
NR 34
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 9
DI 10.1145/2682570
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pagani, S
   Chen, JJ
AF Pagani, Santiago
   Chen, Jian-Jia
TI Energy Efficiency Analysis for the Single Frequency Approximation (SFA)
   Scheme
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Single frequency approximation; SFA;
   energy efficiency; voltage island; power management; multicore
ID ALGORITHMS
AB Energy-efficient designs are important issues in computing systems. This article studies the energy efficiency of a simple and linear-time strategy, called the Single Frequency Approximation (SFA) scheme, for periodic real-time tasks on multicore systems with a shared supply voltage in a voltage island. The strategy executes all the cores at a single frequency to just meet the timing constraints. SFA has been adopted in the literature after task partitioning, but the worst-case performance of SFA in terms of energy consumption incurred is an open problem. We provide comprehensive analysis for SFA to derive the cycle utilization distribution for its worst-case behaviour for energy minimization. Our analysis shows that the energy consumption incurred by using SFA for task execution is at most 1.53 (1.74, 2.10, 2.69, respectively), compared to the energy consumption of the optimal voltage/frequency scaling, when the dynamic power consumption is a cubic function of the frequency and the voltage island has up to 4 (8, 16, 32, respectively) cores. The analysis shows that SFA is indeed an effective scheme under practical settings, even though it is not optimal. Furthermore, since all the cores run at a single frequency and no frequency alignment for Dynamic Voltage and Frequency Scaling (DVFS) between cores is needed, any unicore dynamic power management technique for reducing the energy consumption for idling can be easily incorporated individually on each core in the voltage island. This article also provides an analysis of energy consumption for SFA combined with procrastination for Dynamic Power Management (DPM), resulting in an increment of 1 from the previous results for task execution. Furthermore, we also extend our analysis for deriving the approximation factor of SFA for a multicore system with multiple voltage islands.
C1 [Pagani, Santiago] Karlsruhe Inst Technol, Dept Informat, D-76131 Karlsruhe, Germany.
   [Chen, Jian-Jia] TU Dortmund Univ, Dept Informat, D-44227 Dortmund, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Dortmund
   University of Technology
RP Pagani, S (corresponding author), Karlsruhe Inst Technol, Dept Informat, Haid Und Neu Str 7, D-76131 Karlsruhe, Germany.
EM santiago.pagani@kit.edu
RI Chen, Jian-Jia/ABJ-6763-2022
OI Chen, Jian-Jia/0000-0001-8114-9760
FU Baden Wurttemberg MWK Juniorprofessoren-Programme
FX This work is supported in part by Baden Wurttemberg MWK
   Juniorprofessoren-Programme.
CR Albers S., 2012, SODA, P1266
   Aydin H, 2003, P 17 INT PAR DISTR P, P113
   Baptiste P, 2012, ACM T ALGORITHMS, V8, DOI 10.1145/2229163.2229170
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Chen J, 2007, PROC MONOGR ENG WATE, P289
   Chen J.-J., 2010, P 2010 ACM S APPL CO, P542
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   de Langen P. J., 2006, P 20 INT PAR DISTR P
   Devadas Vinay, 2010, 2010 International Conference on Green Computing (Green Comp), P61, DOI 10.1109/GREENCOMP.2010.5598261
   Graham R L., 1969, SIAM J APPL MATH, V17, P263
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Howard J, 2011, IEEE J SOLID-ST CIRC, V46, P173, DOI 10.1109/JSSC.2010.2079450
   *INT, 2009, SINGL CHIP CLOUD COM
   Irani S, 2003, SIAM PROC S, P37
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Moreno G. A., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P21, DOI 10.1109/RTCSA.2012.51
   Nikitin Nikita, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P50, DOI 10.1007/978-3-642-28293-5_5
   Pagani S, 2013, REAL TIM SYST SYMP P, P308, DOI 10.1109/RTSS.2013.38
   Rardin R. L., 1998, Optimization in Operations Research
   Seo E, 2008, IEEE T PARALL DISTR, V19, P1540, DOI 10.1109/TPDS.2008.104
   Xu RB, 2005, ACM SIGPLAN NOTICES, V40, P1, DOI 10.1145/1070891.1065912
   Yang CY, 2005, DES AUT TEST EUROPE, P468
NR 23
TC 21
Z9 24
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 158
DI 10.1145/2660490
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300014
DA 2024-07-18
ER

PT J
AU Brandt, J
   Schneider, K
   Bai, Y
AF Brandt, Jens
   Schneider, Klaus
   Bai, Yu
TI Passive Code in Synchronous Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Performance; Measurement; Synchronous languages; passive
   code; dataflow analysis; static analysis; optimization
ID FLOW; ALGORITHM; COMPILER
AB The synchronous model of computation requires that in every step, inputs are read and outputs are synchronously computed as the reaction of the program. In addition, all internal variables are updated in parallel even though not all of these values might be required for the current and the future reaction steps. To avoid unnecessary computations, we present a compile-time optimization procedure that computes for every variable a condition that determines whether its value is required for current or future computations. In this sense, our optimizations allow us to identify passive code that can be disabled to avoid unnecessary computations and therefore to reduce the reaction time of programs or their energy consumption.
C1 [Brandt, Jens; Schneider, Klaus; Bai, Yu] Univ Kaiserslautern, Dept Comp Sci, Embedded Syst Grp, D-67653 Kaiserslautern, Germany.
C3 University of Kaiserslautern
RP Brandt, J (corresponding author), Univ Kaiserslautern, Dept Comp Sci, Embedded Syst Grp, POB 3049, D-67653 Kaiserslautern, Germany.
EM brandt@cs.uni-ki.de
RI Brandt, Jens/IQW-2942-2023
CR Allen Emerson E., 1993, LECT NOTES COMPUT SC, P385, DOI DOI 10.1007/3-540-56922-7_32
   [Anonymous], 1970, ACM SIGPLAN NOTICES, DOI DOI 10.1145/390013.808479
   Bai Y., 2011, P C APPL CONC SYST D
   Bai Y., 2010, THESIS U KAISERSLAUT
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry Gerard, 1999, The constructive semantics of pure Esterel.
   Bloem R, 2000, LECT NOTES COMPUT SC, V1954, P37
   Brandt J., 2011, 38211 U KAIS DEP COM
   Brandt J, 2009, ACM INT C P SERIES, P1
   Brandt Jens., 2009, Proceedings of the 7th IEEE/ACM International Conference on Formal Methods and Models for Codesign, MEMOCODE'09, P161
   Chandy K.M., 1989, Parallel program design
   Cleaveland R., 1992, LECT NOTES COMPUTER, V663, P410, DOI DOI 10.1007/3-540-56496-9
   Closse E, 2001, LECT NOTES COMPUT SC, V2102, P391
   CLOSSE E., 2002, ELECT NOTES THEORETI, V65, P80
   DAM M, 1994, THEOR COMPUT SCI, V126, P77, DOI 10.1016/0304-3975(94)90269-0
   De Bakker J. W., 1976, Theoretical Computer Science, V2, P155, DOI 10.1016/0304-3975(76)90031-1
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Dill D. L., 1996, LNCS, P390, DOI DOI 10.1007/3-540-61474-586
   Edwards S. A., 2004, ELECT NOTES THEORETI, V133, P117
   Edwards SA, 2002, IEEE T COMPUT AID D, V21, P169, DOI 10.1109/43.980257
   Emerson EA, 2001, THEOR COMPUT SCI, V258, P491, DOI 10.1016/S0304-3975(00)00034-7
   HALBWACHS N, 1991, LECT NOTES COMPUT SC, V528, P207
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   Hecht M. S., 1973, Conference Record of ACM Symposium on Principles of Programming Languages, P207
   HECHT MS, 1974, J ACM, V21, P367, DOI 10.1145/321832.321835
   Herczeg Z, 2007, LECT NOTES COMPUT SC, V4644, P300
   Jarvinen H., 1990, 11 TAMP U TECHN SOFT
   JIANG B, 1993, INFORM PROCESS LETT, V45, P111, DOI 10.1016/0020-0190(93)90011-W
   Ju L, 2010, DES AUT CON, P48
   Ju L, 2009, DES AUT CON, P870
   KOZEN D, 1983, THEOR COMPUT SCI, V27, P333, DOI 10.1016/0304-3975(82)90125-6
   Logothetis G, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P196
   Potop-Butucaru D, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P227, DOI 10.1109/MEMCOD.2003.1210107
   Potop-Butucaru Dumitru., 2007, Compiling Esterel, V1st
   ROSEN BK, 1977, COMMUN ACM, V20, P712, DOI 10.1145/359842.359849
   Ryamond P., 1991, THESIS I NATL POLYTE
   Schmidt D. A., 1998, Conference Record of POPL '98: 25th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P38, DOI 10.1145/268946.268950
   Schneider K, 2001, SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, P143, DOI 10.1109/CSD.2001.981772
   Schneider K., 2002, Theorem Proving in Higher Order Logics. 15th International Conference, TPHOLs 2002. Proceedings (Lecture Notes in Computer Science Vol.2410), P314
   Schneider K., 2009, 375 U KAIS DEP COMPS
   Schneider K., 2001, LPAR, (London, UK), P39, DOI DOI 10.1007/3-540-45653-8
   SCHNEIDER K, 2003, VERIFICATION REACTIV
   SCHNEIDER K, 2004, COMPILERS ARCHITECTU, P179, DOI DOI 10.1145/1023833.1023859
   SCHNEIDER K., 2000, WORKSH DISTR PAR EMB, P205
   Schneider K, 2008, INT CONF APPL CONCUR, P78, DOI 10.1109/ACSD.2008.4574599
   Schneider K, 2006, ELECTRON NOTES THEOR, V153, P71, DOI 10.1016/j.entcs.2006.02.028
   Schuele T, 2004, DES AUT CON, P107, DOI 10.1145/996566.996602
   SHARIR M, 1981, COMPUT MATH APPL, V7, P67, DOI 10.1016/0898-1221(81)90008-0
   STEFFEN B, 1991, LECT NOTES COMPUT SC, V526, P346
   SYNCHRON, 1998, C2A SYNCHRON PROJ
   Tardieu O, 2003, LECT NOTES COMPUT SC, V2694, P91
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Tarski A., 1955, PAC J MATH, V5, P285, DOI DOI 10.2140/PJM.1955.5.285
   Xie AG, 2000, IEEE T COMPUT AID D, V19, P1225, DOI 10.1109/43.875347
   Zeng J, 2004, ACM SIGPLAN NOTICES, V39, P175, DOI 10.1145/998300.997188
NR 57
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 67
DI 10.1145/2544375.2544387
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800012
DA 2024-07-18
ER

PT J
AU Huang, H
   Chaturvedi, V
   Quan, G
   Fan, J
   Qiu, MK
AF Huang, Huang
   Chaturvedi, Vivek
   Quan, Gang
   Fan, Jeffrey
   Qiu, Meikang
TI Throughput Maximization for Periodic Real-Time Systems under the Maximal
   Temperature Constraint
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Thermal management; task scheduling; dynamic
   voltage scaling; leakage/temperature dependency
ID FEASIBILITY ANALYSIS; AWARE; RUN
AB In this article, we study the problem of how to maximize the throughput of a periodic real-time system under a given peak temperature constraint. We assume that different tasks in our system may have different power and thermal characteristics. Two scheduling approaches are presented. The first is built upon processors that can be in either active or sleep mode. By judiciously selecting tasks with different thermal characteristics as well as alternating the processor's active/sleep mode, the sleep period required to cool down the processor is kept at a minimum level, and, as the result, the throughput is maximized. We further extend this approach for processors with dynamic voltage/frequency scaling (DVFS) capability. Our experiments on a large number of synthetic test cases as well as real benchmark programs show that the proposed methods not only consistently outperform the existing approaches in terms of throughput maximization, but also significantly improve the feasibility of tasks when a more stringent temperature constraint is imposed.
C1 [Huang, Huang; Chaturvedi, Vivek; Quan, Gang; Fan, Jeffrey] Florida Int Univ, Miami, FL 33199 USA.
   [Qiu, Meikang] San Jose State Univ, San Jose, CA 95192 USA.
C3 State University System of Florida; Florida International University;
   California State University System; San Jose State University
RP Huang, H (corresponding author), Florida Int Univ, Miami, FL 33199 USA.
EM huanghuang117@gmail.com
RI Quan, Gang/JVZ-6756-2024
OI Quan, Gang/0000-0002-1007-4850; chaturvedi, vivek/0000-0003-1358-0107
FU NSF [CNS-0969013, CNS-0917021, CNS-1018108, CNS-1249223]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1018108] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [0917021] Funding Source: National Science Foundation
FX This work is supported in part by the NSF under projects CNS-0969013,
   CNS-0917021, CNS-1018108, and CNS-1249223.
CR Bansal N, 2007, J ACM, V54, DOI 10.1145/1206035.1206038
   Bao M, 2010, DES AUT TEST EUROPE, P21
   Bao M, 2009, DES AUT CON, P490
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chantem T, 2009, I SYMPOS LOW POWER E, P105
   Chaturvedi V., 2010, ICESS, P1802
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chong Sun, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P117
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Hanumaiah Vinay, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P310, DOI 10.1145/1687399.1687458
   Hanumaiah V, 2009, DES AUT CON, P776
   HotSpot, 2009, HOTSPOT 4 2 TEMP MOD
   Huang H., 2011, P DES AUT TEST EUR D
   Huang H, 2010, INT SYM QUAL ELECT, P447, DOI 10.1109/ISQED.2010.5450539
   Jayaseelan Ramkumar, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P618, DOI 10.1109/ICCAD.2008.4681641
   Li J., 2013, ACM T EMBEDDED COMPU, V12, P1
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu SB, 2010, INT SYM QUAL ELECT, P390, DOI 10.1109/ISQED.2010.5450547
   Liu YP, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P204
   Liu YP, 2010, IEICE T ELECTRON, VE93C, P1679, DOI 10.1587/transele.E93.C.1679
   Lung C., 2011, DESIGN AUTOMATION TE, P1
   Powell MD, 2004, ACM SIGPLAN NOTICES, V39, P260, DOI 10.1145/1037187.1024424
   Qiu M., 2013, ACM T DES AUTOMAT EL, V14, P1
   Quan G., 2008, CODES
   Quan G, 2010, IEEE T IND INFORM, V6, P329, DOI 10.1109/TII.2010.2052057
   Quan G, 2009, EUROMICRO, P207, DOI 10.1109/ECRTS.2009.28
   Santarini M., 2005, Thermal integrity: a must for low-power-ic digital design
   Shaobo Liu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1780, DOI 10.1109/CIT.2010.309
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   SPEC, 2000, SPEC2000 BENCHM
   Wang SQ, 2006, EUROMICRO, P161
   Wikipedia, 2013, HOSP RUL
   Xiuyi Zhou, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P115, DOI 10.1109/ICPP.2008.51
   Yang CY, 2010, DES AUT TEST EUROPE, P9
   Yeh L., 2002, THERMAL MANAGEMENT M
   Zhang S, 2007, IEEE IC CAD, P281, DOI 10.1109/ICCAD.2007.4397278
   Zhang SS, 2010, DES AUT CON, P585
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 39
TC 60
Z9 66
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 70
DI 10.1145/2544375.2544390
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800015
DA 2024-07-18
ER

PT J
AU Liu, TT
   Orailoglu, A
   Xue, CJ
   Li, MM
AF Liu, Tiantian
   Orailoglu, Alex
   Xue, Chun Jason
   Li, Minming
TI Register Allocation for Embedded Systems to Simultaneously Reduce Energy
   and Temperature on Registers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Register allocation; bit transition activity; heat
   buildup; rotator
ID POWER; MEMORY
AB Energy and thermal issues are two important concerns for embedded system design. Diminished energy dissipation leads to a longer battery life, while reduced temperature hotspots decelerate the physical failure mechanisms. The instruction fetch logic associated with register access has a significant contribution towards the total energy consumption. Meanwhile, the register file has also been previously shown to exhibit the highest temperature compared to the rest of the components in an embedded processor. Therefore, the optimization of energy and the resolution of the thermal issue for register accesses are of great significance. In this article, register allocation techniques are studied to simultaneously reduce energy consumption and heat buildup on register accesses for embedded systems. Contrary to prevailing intuition, we observe that optimizing energy and optimizing temperature on register accesses conflict with each other. We introduce a rotator hardware in the instruction decoder to facilitate a balanced solution for the two conflicting objectives. Algorithms for register allocation and refinement are proposed based on the access patterns and the effects of the rotator. Experimental results show that the proposed algorithms obtain notable improvements of energy and peak temperature for embedded applications.
C1 [Liu, Tiantian] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Orailoglu, Alex] Univ Calif San Diego, San Diego, CA 92103 USA.
   [Xue, Chun Jason; Li, Minming] City Univ Hong Kong, Hong Kong, Hong Kong, Peoples R China.
C3 City University of Hong Kong; University of California System;
   University of California San Diego; City University of Hong Kong
RP Liu, TT (corresponding author), City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
EM tiantianster@gmail.com
RI Li, Minming/L-9676-2013
OI Li, Minming/0000-0002-7370-6237; Xue, Chun Jason/0000-0002-6431-9868
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 123811, CityU 123210, CityU 122512]
FX This work is supported by grants from the Research Grants Council of the
   Hong Kong Special Administrative Region, China (Project No. CityU
   123811, CityU 123210, and CityU 122512).
CR Bouchez Florent, 2006, Languages and compliers for parallel computing, P283
   Briggs Preston, 1992, Ph. D. Dissertation
   Chaitin G. J., 1982, ACM SIGPLAN NOTICES, V39, P66
   CHAITIN GJ, 1981, COMPUT LANG, V6, P47, DOI 10.1016/0096-0551(81)90048-5
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   CHOW F. C, 1990, P 9 ANN ACM SIAM S D, V12, P501
   Farach Martin., 1998, SODA '98: Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, P564
   Fu CQ, 2002, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2002.1176254
   Gebotys CH, 1997, DES AUT CON, P435, DOI 10.1145/266021.266192
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Homayoun H, 2010, LECT NOTES COMPUT SC, V5952, P216, DOI 10.1007/978-3-642-11515-8_17
   Hsieh WW, 2009, ASIA S PACIF DES AUT, P606, DOI 10.1109/ASPDAC.2009.4796547
   Huang YZ, 2012, J SYST ARCHITECT, V58, P13, DOI 10.1016/j.sysarc.2011.09.001
   Koes DR, 2006, ACM SIGPLAN NOTICES, V41, P204, DOI 10.1145/1133981.1134006
   Lasance CJM, 2003, MICROELECTRON RELIAB, V43, P1969, DOI 10.1016/S0026-2714(03)00183-5
   Martin MM, 1997, INT SYMP MICROARCH, P125, DOI 10.1109/MICRO.1997.645804
   Panda PR, 1999, IEEE T VLSI SYST, V7, P309, DOI 10.1109/92.784092
   Patel K, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P231
   Pereira FMQ, 2008, ACM SIGPLAN NOTICES, V43, P216
   Pereira FMQ, 2006, LECT NOTES COMPUT SC, V3921, P79
   Pereira FMQ, 2005, LECT NOTES COMPUT SC, V3780, P315
   Petrov P, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P523
   Rusu S, 2000, IEEE J SOLID-ST CIRC, V35, P1539, DOI 10.1109/4.881197
   Scholz B, 2002, ACM SIGPLAN NOTICES, V37, P139, DOI 10.1145/566225.513854
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Srinivasan J., 2003, 17 ANN INT C SUPER C, P109, DOI [10.1145/782814.782831, DOI 10.1145/782814.782831]
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Yang CM, 2009, I C DEPEND SYS NETWO, P468, DOI 10.1109/DSN.2009.5270305
   Zhang YM, 2002, ACM SIGPLAN NOTICES, V37, P42, DOI 10.1145/510857.510867
   Zhou XR, 2008, DES AUT CON, P750
   Zhuang XT, 2005, ACM SIGPLAN NOTICES, V40, P168, DOI 10.1145/1064978.1065031
NR 31
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 50
DI 10.1145/2539036.2539046
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000010
DA 2024-07-18
ER

PT J
AU Huang, C
   Vahid, F
   Givargis, T
AF Huang, Chen
   Vahid, Frank
   Givargis, Tony
TI Automatic Synthesis of Physical System Differential Equation Models to a
   Custom Network of General Processing Elements on FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Experimentation; Physical system modeling; physical system
   simulation; FPGAs; embedded systems; processor network; synthesis;
   differential equations; cyber-physical systems; custom processors;
   application-specific processors
AB Fast execution of physical system models has various uses, such as simulating physical phenomena or real-time testing of medical equipment. Physical system models commonly consist of thousands of differential equations. Solving such equations using software on microprocessor devices may be slow. Several past efforts implement such models as parallel circuits on special computing devices called Field-Programmable Gate Arrays (FPGAs), demonstrating large speedups due to the excellent match between the massive fine-grained local communication parallelism common in physical models and the fine-grained parallel compute elements and local connectivity of FPGAs. However, past implementation efforts were mostly manual or ad hoc. We present the first method for automatically converting a set of ordinary differential equations into circuits on FPGAs. The method uses a general Processing Element (PE) that we developed, designed to quickly solve a set of ordinary differential equations while using few FPGA resources. The method instantiates a network of general PEs, partitions equations among the PEs to minimize communication, generates each PE's custom program, creates custom connections among PEs, and maintains synchronization of all PEs in the network. Our experiments show that the method generates a 400-PE network on a commercial FPGA that executes four different models on average 15x faster than a 3 GHz Intel processor, 30x faster than a commercial 4-core ARM, 14x faster than a commercial 6-core Texas Instruments digital signal processor, and 4.4x faster than an NVIDIA 336-core graphics processing unit. We also show that the FPGA-based approach is reasonably cost effective compared to using the other platforms. The method yields 2.1x faster circuits than a commercial high-level synthesis tool that uses the traditional method for converting behavior to circuits, while using 2x fewer lookup tables, 2x fewer hardcore multiplier (DSP) units, though 3.5x more block RAM due to being programmable. Furthermore, the method does not just generate a single fastest design, but generates a range of designs that trade off size and performance, by using different numbers of PEs.
C1 [Huang, Chen; Vahid, Frank] Univ Calif Riverside, Dept Comp Sci, Riverside, CA USA.
   [Givargis, Tony] Univ Calif Irvine, Irvine, CA USA.
C3 University of California System; University of California Riverside;
   University of California System; University of California Irvine
RP Huang, C (corresponding author), Univ Calif Riverside, Dept Comp Sci, Riverside, CA USA.
EM chuang@cs.ucr.edu
FU National Science Foundation [CNS-1016792, CPS-1136146]; Semiconductor
   Research Corporation [GRC-2143.001]
FX This work was supported in part by the National Science Foundation
   (CNS-1016792, CPS-1136146) and by the Semiconductor Research Corporation
   (GRC-2143.001).
CR Amorim RM, 2010, IEEE ENG MED BIO, P2666, DOI 10.1109/IEMBS.2010.5626620
   Andreev K, 2006, THEOR COMPUT SYST, V39, P929, DOI 10.1007/s00224-006-1350-7
   [Anonymous], COMPUT
   [Anonymous], P 13 INT S COMP ARCH
   [Anonymous], P INT WORKSH APPL RE
   [Anonymous], P IEEE INT SOC C
   [Anonymous], 2008, UCBEECS20088 EECS DE
   [Anonymous], P 6 REAL TIM LIN WOR
   [Anonymous], LABVIEW FPGA MOD
   [Anonymous], P INT C COMP DES
   [Anonymous], 2011, ATI GRAPHICS CARDS
   [Anonymous], P IEEE S FPGAS CUST
   [Anonymous], P 14 WORKSH LANG COM
   [Anonymous], MULT TECHN
   [Anonymous], MATH MARK LANG
   [Anonymous], INT J EMERGING M JAN
   [Anonymous], P IEEE INT C AC SPEE
   [Anonymous], P MASS PAR COMP BIOL
   [Anonymous], 2011, HEART SIMULATOR
   [Anonymous], P INT S COMP ARCH
   [Anonymous], 2011, MICROBLAZE
   [Anonymous], P AS S PAC DES AUT C
   [Anonymous], P IEEE EL SYST LEV S
   [Anonymous], P INT EL MACH DRIV C
   [Anonymous], CUDA PROGRAMMING GUI
   [Anonymous], SUP
   [Anonymous], MATL SIM
   [Anonymous], SILICO SIMULATION BI
   [Anonymous], P 14 INT C FIELD PRO
   Atkinson K., 1993, ELEMENTARY NUMERICAL, V2nd
   Barbini P, 2005, ANN BIOMED ENG, V33, P518, DOI 10.1007/s10439-005-2511-6
   Butcher J. C., 2016, NUMERICAL METHODS OR, DOI DOI 10.1002/9780470753767
   de Pimentel J C G, 2006, Conf Proc IEEE Eng Med Biol Soc, V2006, P218
   Huang C, 2011, IEEE EMBED SYST LETT, V3, P113, DOI 10.1109/LES.2011.2170152
   Hucka M., 2004, Systems Biology, V1, P41, DOI 10.1049/sb:20045008
   Iwanaga N., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P666
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Kum KI, 2000, IEEE T CIRCUITS-II, V47, P840, DOI 10.1109/82.868453
   Lin CL, 2009, IEEE ENG MED BIOL, V28, P25, DOI 10.1109/MEMB.2009.932480
   LUTCHEN KR, 1982, IEEE T BIO-MED ENG, V29, P629, DOI 10.1109/TBME.1982.324936
   MCFARLAND MC, 1990, P IEEE, V78, P301, DOI 10.1109/5.52214
   Mosegaard J., 2005, Proceedings of the 11th Eurographics Conference on Virtual Environments, EGVE'05, P105, DOI [DOI 10.2312/EGVE/IPTEGVE2005/105-111, 10.2312/EGVE/IPT EGVE2005/ 105-111.]
   Weibel E., 1965, Anesthesiology
   Zhang H, 2001, CIRCULATION, V103, P584, DOI 10.1161/01.CIR.103.4.584
NR 44
TC 6
Z9 7
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 23
DI 10.1145/2514641.2514650
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300009
DA 2024-07-18
ER

PT J
AU Papakonstantinou, A
   Gururaj, K
   Stratton, JA
   Chen, DM
   Cong, J
   Hwu, WMW
AF Papakonstantinou, Alexandros
   Gururaj, Karthik
   Stratton, John A.
   Chen, Deming
   Cong, Jason
   Hwu, Wen-Mei W.
TI Efficient Compilation of CUDA Kernels for High-Performance Computing on
   FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; FPGA; high-level synthesis; parallel programming
   model; high-performance computing; source-to-source compiler;
   heterogeneous compute systems
AB The rise of multicore architectures across all computing domains has opened the door to heterogeneous multiprocessors, where processors of different compute characteristics can be combined to effectively boost the performance per watt of different application kernels. GPUs, in particular, are becoming very popular for speeding up compute-intensive kernels of scientific, imaging, and simulation applications. New programming models that facilitate parallel processing on heterogeneous systems containing GPUs are spreading rapidly in the computing community. By leveraging these investments, the developers of other accelerators have an opportunity to significantly reduce the programming effort by supporting those accelerator models already gaining popularity. In this work, we adapt one such language, the CUDA programming model, into a new FPGA design flow called FCUDA, which efficiently maps the coarse-and fine-grained parallelism exposed in CUDA onto the reconfigurable fabric. Our CUDA-to-FPGA flow employs AutoPilot, an advanced high-level synthesis tool (available from Xilinx) which enables high-abstraction FPGA programming. FCUDA is based on a source-to-source compilation that transforms the SIMT (Single Instruction, Multiple Thread) CUDA code into task-level parallel C code for AutoPilot. We describe the details of our CUDA-to-FPGA flow and demonstrate the highly competitive performance of the resulting customized FPGA multicore accelerators. To the best of our knowledge, this is the first CUDA-to-FPGA flow to demonstrate the applicability and potential advantage of using the CUDA programming model for high-performance computing in FPGAs.
C1 [Papakonstantinou, Alexandros; Stratton, John A.; Chen, Deming; Hwu, Wen-Mei W.] Univ Illinois, Elect & Comp Engn Dept, Urbana, IL 60680 USA.
   [Gururaj, Karthik; Cong, Jason] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of California System; University of California Los Angeles
RP Papakonstantinou, A (corresponding author), Univ Illinois, Elect & Comp Engn Dept, Urbana, IL 60680 USA.
EM apapako02@illinois.edu
RI Stratton, John/AFV-4345-2022
CR AMD, 2012, ACC PROC UN
   [Anonymous], 2006, COMPILERS PRINCIPLES
   BDTI, 2010, IND EV AUT AUT HIGH
   Che SA, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P101, DOI 10.1109/SASP.2008.4570793
   Chen D., 2005, P TECHCON C
   Cho J., 2009, FPGA 09, P103
   CHREC, 2012, NSF CTR HIGH PERF RE
   Cong J., 2008, P 16 INT S FIELD PRO
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Diniz P, 2005, MICROPROCESS MICROSY, V29, P51, DOI 10.1016/j.micpro.2004.06.007
   Gajski D., 2003, 0328 UCI CTR EMB COM
   Graphics Mentor, 2012, CAT C SYNTH OV
   Gupta S, 2004, ACM T DES AUTOMAT EL, V9, P441, DOI 10.1145/1027084.1027087
   He C, 2009, PR IEEE COMP DESIGN, P412, DOI 10.1109/ICCD.2009.5413122
   Hormati A., 2008, P INT C COMP ARCH SY, P41, DOI DOI 10.1145/1450095.1450105
   Huang SS, 2008, LECT NOTES COMPUT SC, V5142, P76, DOI 10.1007/978-3-540-70592-5_5
   IBM, 2006, CELL ARCH
   Impact, 2012, PARB BENCHM
   Jin QW, 2009, I C FIELD PROG LOGIC, P73, DOI 10.1109/FPL.2009.5272549
   Kennedy Ken, 2002, Optimizing Compilers for Modern Architectures
   Khronos, 2011, OPENCL SPEC VERS 1 1
   LEE S., 2003, P 16 ANN WORKSHOP LA, P539
   Ling L., 2009, P INT S FIELD PROGR, P61
   LLVM, 2007, LLVM COMP INFR
   Mingjie Lin, 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P458, DOI 10.1109/FPL.2010.93
   Nallatech, 2012, DATA V5
   Nvidia, 2012, CUDA DEV ZON
   Nvidia, 2012, GEFORCE 8 SER
   Owaida M., 2011, P 19 S FIELD PROGR C, P178
   Parker M., 2011, P DESIGNCON C
   Showerman M., 2009, P 10 LCI INT C HIGH
   Stratton JA, 2008, LECT NOTES COMPUT SC, V5335, P16, DOI 10.1007/978-3-540-89740-8_2
   Williams J., 2008, P 4 ANN REC SYST SUM
   Xilinx, 2012, VIRT 5 FXT ML510 EMB
   Zhang Zhiru, 2008, HighLevel Synthesis: From Algorithm to Digital Circuit, P99
NR 35
TC 13
Z9 13
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 25
DI 10.1145/2514641.2514652
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300011
DA 2024-07-18
ER

PT J
AU Davare, A
   Densmore, D
   Guo, LP
   Passerone, R
   Sangiovanni-Vincentelli, AL
   Simalatsar, A
   Zhu, Q
AF Davare, Abhijit
   Densmore, Douglas
   Guo, Liangpeng
   Passerone, Roberto
   Sangiovanni-Vincentelli, Alberto L.
   Simalatsar, Alena
   Zhu, Qi
TI METROII: A Design Environment for Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Theory; Platform-Based Design; Heterogeneous Embedded
   Systems; Cyber-Physical Systems; Modeling; Multiprocessor;
   System-on-Chip
ID REFINEMENT
AB Cyber-Physical Systems are integrations of computation and physical processes and as such, will be increasingly relevant to industry and people. The complexity of designing CPS resides in their heterogeneity. Heterogeneity manifest itself in modeling their functionality as well as in the implementation platforms that include a multiplicity of components such as microprocessors, signal processors, peripherals, memories, sensors and actuators often integrated on a single chip or on a small package such as a multi-chip module. We need a methodology, tools and environments where heterogeneity can be dealt with at all levels of abstraction and where different tools can be integrated. We present here Platform-Based Design as the CPS methodology of choice and METROII, a design environment that supports it. We present the metamodeling approach followed in METROII, how to couple the functionality and implementation platforms of CPS, and the simulation technology that supports the analysis of CPS and of their implementation. We also present examples of use and the integration of METROII with another popular design environment developed at Verimag, BIP.
C1 [Densmore, Douglas] Boston Univ, Boston, MA 02215 USA.
   [Guo, Liangpeng; Sangiovanni-Vincentelli, Alberto L.] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Passerone, Roberto] Univ Trento, Trento, Italy.
   [Simalatsar, Alena] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland.
   [Zhu, Qi] Univ Calif Riverside, Riverside, CA 92521 USA.
C3 Boston University; University of California System; University of
   California Berkeley; University of Trento; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne; University
   of California System; University of California Riverside
EM abhijit.davare@intel.com; dougd@bu.edu; glp@eecs.berkeley.edu;
   roberto.passerone@unitn.it; alberto@eecs.berkeley.edu;
   alena.simalatsar@epfl.ch; qzhu@ee.ucr.edu
RI Zhu, Qi/P-6063-2017; Densmore, Douglas/AAC-7059-2020;
   Sangiovanni-Vincentelli, Alberto/S-3822-2019; Sangiovanni-Vincentelli,
   Alberto/F-5742-2018; Passerone, Roberto/B-5272-2015
OI Simalatsar, Alena/0000-0001-9047-1305; Zhu, Qi/0000-0002-7700-4099;
   Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389; Passerone,
   Roberto/0000-0001-6315-1023
FU FCRP GSRC Centers; FCRP MUSYC Centers; Intel; General Motors; UTC; EU
   [215543, 214373]
FX This work is supported by the FCRP GSRC and MUSYC Centers, Intel,
   General Motors, and UTC, and the EU projects COMBEST (n. 215543) and
   ArtistDesign (n. 214373).
CR 3rdGeneration Partnership Project, 2004, 23101 TS 3GPP
   Alexander P., 2006, SYSTEM LEVEL DESIGN
   [Anonymous], P DES VER C SAN JOS
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], FDN TRENDS ELECT DES
   Bakshi A., 2001, P WORKSH LANG COMP T
   Balarin F, 2005, Third ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P155
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   BALARIN F., 2002, ADV CONCURRENCY SYST
   Balarin F, 2007, IEEE T COMPUT AID D, V26, P1749, DOI 10.1109/TCAD.2007.895792
   Basu A, 2006, I C SOFTW ENG FORM M, P3
   Batcher K. E., 1968, P AFIPS SPRING JOINT, P307, DOI [DOI 10.1145/1468075.1468121, 10.1145/1468075. 1468121]
   Bonakdarpour B., 2010, P C EMB SOFTW EMSOFT
   Brooks C., 2005, M0521 UCBERL, V1
   Cancila D, 2010, IEEE T IND INFORM, V6, P181, DOI 10.1109/TII.2010.2043741
   Carloni L. P., 2002, P 28 EUR SOL STAT CI
   Densmore D., 2006, P C DES AUT TEST EUR
   Densmore D, 2006, IEEE DES TEST COMPUT, V23, P359, DOI 10.1109/MDT.2006.112
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Jantsch A., 2003, Modeling Embedded Systems and SoC's
   Karsai G, 2003, P IEEE, V91, P145, DOI 10.1109/JPROC.2002.805824
   KONG C., 2003, P IEEE ENG COMP BAS
   Ledeczi A., 2003, ACM Transactions on Modeling and Computer Simulation, V13, P82, DOI 10.1145/778553.778557
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   MATHAIKUTTY D, 2004, P FOR SPEC DES LANG
   Mathaikutty D., 2004, 200420 FERMAT VIRG T
   Mathaikutty DA, 2006, APPLICATIONS OF SPECIFICATION AND DESIGN LANGUAGES FOR SOCS, P115, DOI 10.1007/978-1-4020-4998-9_7
   MDA, 2003, OMG20030601 MDA
   Meyerowitz T., 2008, P DATE08
   Neema S., 2003, P 3 INT C EMB SOFTW
   OCL, 2006, OBJ CONSTR LANG VERS
   Passerone R, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P132, DOI 10.1109/ICCAD.2002.1167525
   Passerone R, 2007, FORM METHOD SYST DES, V31, P1, DOI 10.1007/s10703-006-0024-z
   Passerone R, 2009, IEEE DES TEST COMPUT, V26, P38, DOI 10.1109/MDT.2009.64
   Patel HD, 2007, IEEE T COMPUT AID D, V26, P765, DOI 10.1109/TCAD.2006.884859
   Pinto A, 2006, ACM T DES AUTOMAT EL, V11, P537, DOI 10.1145/1142980.1142982
   Raclet JB, 2011, FUND INFORM, V108, P119, DOI 10.3233/FI-2011-416
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Sangiovanni-Vincentelli A., 2012, EUROPEAN J CONTROL, V8
   Sangiovanni-Vincentelli A. L., 2002, EEDESIGN
   Sangiovanni-Vincentelli A, 2009, IEEE DES TEST COMPUT, V26, P54, DOI 10.1109/MDT.2009.62
   SIMALATSAR A., 2008, P 3 INT IEEE S IND E
NR 43
TC 48
Z9 50
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 49
DI 10.1145/2435227.2435245
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200018
DA 2024-07-18
ER

PT J
AU Wu, MH
   Fu, CY
   Wang, PC
   Tsay, RS
AF Wu, Meng-Huan
   Fu, Cheng-Yang
   Wang, Peng-Chih
   Tsay, Ren-Song
TI A Distributed Timing Synchronization Technique for Parallel Multi-Core
   Instruction-Set Simulation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Verification; Timing synchronization; distributed
   synchronization; multi-core simulation; instruction-set simulation
ID UNIVERSAL TECHNIQUE
AB As multi-core architecture has become the mainstream, the corresponding multi-core instruction-set simulation (MCISS) is also needed to aid system development. Ideally, we may run a MCISS in parallel to enhance the simulation speed. However, the conventional centralized timing synchronization mechanism would greatly constrain the parallelism of a MCISS, so the simulation speed is bounded. To resolve this issue, we propose a new distributed timing synchronization technique which allows higher parallelism for a MCISS. Hence, it accelerates the simulation speed by 9 to 20 times as the number of cores increases in contrast to the centralized synchronization approach.
C1 [Wu, Meng-Huan; Fu, Cheng-Yang; Wang, Peng-Chih; Tsay, Ren-Song] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
C3 National Tsing Hua University
RP Wu, MH (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
EM mhwu@cs.nthu.edu.tw; chengyangfu@cs.nthu.edu.tw;
   pengchih_wang@cs.nthu.edu.tw; rstsay@cs.nthu.edu.tw
RI Fu, Cheng-Yang/T-8454-2019
FU National Science Concil [NSC99-2221-E007-112-MY3]
FX This research was supported by National Science Concil (Grant No.
   NSC99-2221-E007-112-MY3).
CR Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   Andes Technology Corp, 2008, AND INSTR SET ARCH M
   [Anonymous], P 4 INT C HARDW SOFT
   [Anonymous], 2009, P 7 ACM INT C EMBEDD, DOI DOI 10.1145/1629335.1629362
   [Anonymous], 2007, Computer Architecture: A Quantitative Approach
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Braun G, 2004, IEEE T COMPUT AID D, V23, P1625, DOI 10.1109/TCAD.2004.836734
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Burtscher M, 2004, INT SYMP MICROARCH, P55
   Cmelik B., 1994, Performance Evaluation Review, V22, P128, DOI 10.1145/183019.183032
   Engblom J, 2009, VIRTUTECH WHITE PAPE
   Fujimoto RM, 2001, P 2001 WINT SIM C IE, V1, P147, DOI DOI 10.1109/WSC.2001.977259
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Hao Shen, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P155, DOI 10.1109/ASPDAC.2010.5419904
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   Jianwei Chen, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P371, DOI 10.1109/ICPP.2009.50
   Jung JY, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P749, DOI 10.1109/DATE.2001.915112
   Kai-Li Lin, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P235, DOI 10.1109/ASPDAC.2010.5419890
   Kim D, 2005, DES AUT CON, P345, DOI 10.1109/DAC.2005.193830
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Levine, 1999, Linkers and Loaders, V4, P149
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   MISRA J, 1986, COMPUT SURV, V18, P39, DOI 10.1145/6462.6485
   Mukherjee SS, 2000, IEEE CONCURR, V8, P12, DOI 10.1109/4434.895100
   NICOL DM, 1993, J ACM, V40, P304, DOI 10.1145/151261.151266
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   Reshadi M, 2003, DES AUT CON, P758
   Reshadi Mehrdad., 2006, ACM T EMBED COMPUT S, V5, P431
   RIGHTER R, 1989, P IEEE, V77, P99, DOI 10.1109/5.21073
   Schnerr J, 2005, DES AUT TEST EUROPE, P792, DOI 10.1109/DATE.2005.106
   Schnerr J, 2008, DES AUT CON, P290
   SITES RL, 1993, COMMUN ACM, V36, P69, DOI 10.1145/151220.151227
   Witchel E., 1996, Performance Evaluation Review, V24, P68, DOI 10.1145/233008.233025
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu MH, 2010, DES AUT TEST EUROPE, P1177
   Yoo S, 1998, HARDW SOFTW CODES, P71, DOI 10.1109/HSC.1998.666240
   Zhu J., 1999, DATE 99, P62
   Zhu JW, 2002, IEEE T VLSI SYST, V10, P363, DOI 10.1109/TVLSI.2002.1043339
NR 38
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 54
DI 10.1145/2435227.2435250
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400003
DA 2024-07-18
ER

PT J
AU Zhang, ZM
   Wu, WM
AF Zhang, Zhiming
   Wu, Weimin
TI Sequence Control of Essential Siphons for Deadlock Prevention in Petri
   Nets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Petri nets; deadlock prevention; flexible manufacturing systems;
   supervisory control; unmarked minimal siphons; mixed integer
   programming; stolen places; S*PR nets; redundancy check; weighted
   control places; ordinary control places; net transformation
ID FLEXIBLE MANUFACTURING SYSTEMS; LIVENESS-ENFORCING SUPERVISORS;
   ELEMENTARY SIPHONS; POLICY; AVOIDANCE; ALGORITHM; DESIGN
AB Deadlock prevention is crucial to the modeling of flexible manufacturing systems. In the Petri net framework, deadlock prevention is often addressed by siphon-based control (SC) policies. Recent research results show that SC methods can avoid full siphon enumeration by using mixed integer programming (MIP) to greatly increase the computational efficiency so that it can be applied in large systems in computable time. Besides, maximally permissive control solutions can be obtained by means of iterative siphon control (ISC) approaches and MIP. Then the remaining problems are redundancy and MIP iterations. Redundant controllers make the closed-loop system more complicated and each MIP iteration increases the total computational time. This article proposes a revised ISC deadlock prevention policy which can achieve better results than the other reported methods in terms of redundancy and MIP iterations while maintaining the maximal permissiveness. Several benchmark examples are provided to illustrate the proposed approach and to be compared with the other reported methods.
C1 [Zhang, Zhiming; Wu, Weimin] Zhejiang Univ, State Key Lab Ind Control Technol, Hangzhou 310027, Peoples R China.
   [Zhang, Zhiming; Wu, Weimin] Zhejiang Univ, Inst Cyber Syst & Control, Hangzhou 310027, Peoples R China.
C3 Zhejiang University; Zhejiang University
RP Wu, WM (corresponding author), Zhejiang Univ, State Key Lab Ind Control Technol, Hangzhou 310027, Peoples R China.
EM mzhang@iipc.zju.edu.cn; wmwu@iipc.zju.edu.cn
RI Zhang, Zhiming/AAI-7662-2020
OI Zhang, Zhiming/0000-0002-7678-605X
CR BANASZAK ZA, 1990, IEEE T ROBOTIC AUTOM, V6, P724, DOI 10.1109/70.63273
   Chao DY, 2009, INT J ADV MANUF TECH, V45, P397, DOI 10.1007/s00170-009-1967-1
   Chao DY, 2009, INT J ADV MANUF TECH, V41, P343, DOI 10.1007/s00170-008-1473-x
   Chu F, 1997, IEEE T ROBOTIC AUTOM, V13, P793, DOI 10.1109/70.650158
   Ezpeleta J, 2002, IEEE T ROBOTIC AUTOM, V18, P621, DOI 10.1109/TR A.2002.801048
   EZPELETA J, 1995, IEEE T ROBOTIC AUTOM, V11, P173, DOI 10.1109/70.370500
   Fanti MP, 2004, IEEE T SYST MAN CY A, V34, P5, DOI 10.1109/TSMCA.2003.820590
   Ferrarini L, 1998, INT J ADV MANUF TECH, V14, P729, DOI 10.1007/BF01438225
   Huang YS, 2007, INT J ADV MANUF TECH, V35, P349, DOI 10.1007/s00170-006-0708-y
   Huang YS, 2006, IEEE T SYST MAN CY A, V36, P1248, DOI 10.1109/TSMCA.2006.878953
   Huang YS, 2001, INT J PROD RES, V39, P283, DOI 10.1080/00207540010002405
   Iordache MV, 2002, IEEE T ROBOTIC AUTOM, V18, P59, DOI 10.1109/70.988975
   Lawley M, 1997, INT J FLEX MANUF SYS, V9, P5, DOI 10.1023/A:1007937925728
   Li ZW, 2007, IEEE T SYST MAN CY C, V37, P517, DOI 10.1109/TSMCC.2007.897333
   Li ZW, 2008, IEEE T SYST MAN CY C, V38, P173, DOI 10.1109/TSMCC.2007.913920
   Li ZW, 2007, INT J ADV MANUF TECH, V33, P24, DOI 10.1007/s00170-006-0452-3
   Li ZW, 2007, INT J PROD RES, V45, P2161, DOI 10.1080/00207540500464942
   Li ZW, 2006, IEEE T IND INFORM, V2, P313, DOI 10.1109/TII.2006.885185
   Li ZW, 2004, INT J PROD RES, V42, P5253, DOI 10.1080/00207540412331330822
   Li ZW, 2004, IEEE T SYST MAN CY A, V34, P38, DOI 10.1109/TSMCA.2003.820576
   Lindo System Inc, SYSTEM
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Park J, 2001, IEEE T AUTOMAT CONTR, V46, P1572, DOI 10.1109/9.956052
   Piroddi L, 2008, IEEE T SYST MAN CY A, V38, P1337, DOI 10.1109/TSMCA.2008.2003535
   Piroddi L, 2009, IEEE T SYST MAN CY A, V39, P650, DOI 10.1109/TSMCA.2009.2013189
   Shih Y. Y, 2009, COMPUT J
   Starke P.H, 1992, INA INTERGRATED NET
   Tricas F, 2000, DISCRETE EVENT SYSTE, P139, DOI DOI 10.1109/ROBOT.2005.1570131
   Tricas F., 1998, P 4 WORKSH DISCR EV, P273
   Uzam M, 2004, INT J ADV MANUF TECH, V23, P204, DOI 10.1007/s00170-003-1526-5
   Uzam M, 2002, INT J ADV MANUF TECH, V19, P192, DOI 10.1007/s001700200014
   Uzam M, 2006, INT J PROD RES, V44, P1987, DOI 10.1080/00207540500431321
   Uzam M, 2007, INT J ADV MANUF TECH, V35, P150, DOI 10.1007/s00170-006-0701-5
   Uzam M, 2007, IEEE T SYST MAN CY A, V37, P362, DOI 10.1109/TSMCA.2007.893484
   VISWANADHAM N, 1990, IEEE T ROBOTIC AUTOM, V6, P713, DOI 10.1109/70.63257
   Wang AR, 2009, IEEE T SYST MAN CY A, V39, P912, DOI 10.1109/TSMCA.2009.2019880
   Wu NQ, 2005, IEEE T SYST MAN CY B, V35, P1193, DOI 10.1109/TSMCB.2005.850141
   WYSK RA, 1991, IEEE T ROBOTIC AUTOM, V7, P853, DOI 10.1109/70.105378
   Xing KY, 1996, IEEE T AUTOMAT CONTR, V41, P289, DOI 10.1109/9.481550
   Yamalidou K, 1996, AUTOMATICA, V32, P15, DOI 10.1016/0005-1098(95)00103-4
NR 40
TC 5
Z9 5
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 8
DI 10.1145/2406336.2406344
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100008
DA 2024-07-18
ER

PT J
AU Seshia, SA
   Rakhlin, A
AF Seshia, Sanjit A.
   Rakhlin, Alexander
TI Quantitative Analysis of Systems Using Game-Theoretic Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Cyber-physical systems; embedded software; formal
   verification; quantitative properties; execution time; game theory;
   online learning; real-time systems
AB The analysis of quantitative properties, such as timing and power, is central to the design of reliable embedded software and systems. However, the verification of such properties on a program is made difficult by their heavy dependence on the program's environment, such as the processor it runs on. Modeling the environment by hand can be tedious, error prone, and time consuming. In this article, we present a new game-theoretic approach to analyzing quantitative properties that is based on performing systematic measurements to automatically learn a model of the environment. We model the problem as a game between our algorithm (player) and the environment of the program (adversary) in which the player seeks to accurately predict the property of interest, while the adversary sets environment states and parameters. To solve this problem, we employ a randomized strategy that repeatedly tests the program along a linear-sized set of program paths called basis paths, using the resulting measurements to infer a weighted-graph model of the environment from which quantitative properties can be predicted. Test cases are automatically generated using satisfiability modulo theories (SMT) solving. We prove that our algorithm can, under certain assumptions and with arbitrarily high probability, accurately predict properties such as worst-case execution time or estimate the distribution of execution times. Experimental results for execution time analysis demonstrate that our approach is efficient, accurate, and highly portable.
C1 [Seshia, Sanjit A.] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Rakhlin, Alexander] Univ Penn, Philadelphia, PA 19104 USA.
C3 University of California System; University of California Berkeley;
   University of Pennsylvania
RP Seshia, SA (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
EM sseshia@eecs.berkeley.edu
FU NSF CAREER [CNS-0644436]; Alfred P. Sloan Research Fellowship; DARPA
   [FA8750-05-2-0249]; UC Berkeley
FX S. A. Seshia was supported in part by NSF CAREER grant CNS-0644436 and
   an Alfred P. Sloan Research Fellowship. A. Rakhlin was supported by
   DARPA grant FA8750-05-2-0249 and was affiliated with UC Berkeley for the
   initial part of this work.
CR [Anonymous], UCBEECS200772 U CAL
   [Anonymous], HDB SATISFIABILITY
   Auer P, 2003, SIAM J COMPUT, V32, P48, DOI 10.1137/S0097539701398375
   Awerbuch B., 2004, P 36 ANN ACM S THEOR, P45
   Bryant RE, 2007, LECT NOTES COMPUT SC, V4424, P358
   Cesa-Bianchi N., 2006, PREDICTION LEARNING
   Chakrabarti A, 2005, LECT NOTES COMPUT SC, V3725, P50
   Eppstein D, 1998, SIAM J COMPUT, V28, P652, DOI 10.1137/S0097539795290477
   György A, 2007, J MACH LEARN RES, V8, P2369
   Irani S, 2005, IEEE T VLSI SYST, V13, P1349, DOI 10.1109/TVLSI.2005.862725
   Kirner R, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P333, DOI 10.1109/ISORC.2008.65
   LI X, 2005, CHRONOS TIMING ANAL
   Li Y.S., 1999, Performance Analysis of Real-Time Embedded Software
   McCabe T. J., 1976, IEEE Transactions on Software Engineering, VSE-2, P308, DOI 10.1109/TSE.1976.233837
   McMahan HB, 2004, LECT NOTES COMPUT SC, V3120, P109, DOI 10.1007/978-3-540-27819-1_8
   NEMER F, 2006, P 6 INT WORKSH WORST
   ROBBINS H, 1952, B AM MATH SOC, V58, P527, DOI 10.1090/S0002-9904-1952-09620-8
   Seshia Sanjit A., 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P575, DOI 10.1109/ICCAD.2008.4681634
   SESHIA S. A., 2010, UCBEECS2010102
   Tan L., 2006, The Worst Case Execution Time Tool Challenge 2006: The External Test
   TIWARI V, 1994, IEEE IC CAD, P384
   WENZEL I, 2008, P 3 INT S LEV APPL F
   Wilhelm R., 2005, handbook on embedded systems
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 24
TC 11
Z9 14
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 55
DI 10.1145/2331147.2331165
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300017
DA 2024-07-18
ER

PT J
AU Chang, YH
   Wu, PL
   Kuo, TW
   Hung, SH
AF Chang, Yuan-Hao
   Wu, Po-Liang
   Kuo, Tei-Wei
   Hung, Shih-Hao
TI An Adaptive File-System-Oriented FTL Mechanism for Flash-Memory Storage
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Measurement; Performance; NAND
   flash memory; MLC flash memory; solid-state drives; file systems; ext2;
   NTFS; performance enhancement; address translation
AB As flash memory becomes popular over various platforms, there is a strong demand regarding the performance degradation problem, due to the special characteristics of flash memory. This research proposes the design of a file-system-oriented flash translation layer, in which a filter mechanism is designed to separate the access requests of file-system metadata and file contents for better performance. A recovery scheme is then proposed for maintaining the integrity of a file system. The proposed flash translation layer is implemented as a Linux device driver and evaluated with respect to ext2 and ext3 file systems. Experiments were also done over NTFS by a series of realistic traces. The experimental results show significant performance improvement over ext2, ext3, and NTFS file systems with limited system overheads.
C1 [Chang, Yuan-Hao] Natl Taipei Univ Technol, Dept Elect Engn, Taipei 106, Taiwan.
   [Wu, Po-Liang] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
   [Kuo, Tei-Wei; Hung, Shih-Hao] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taipei University of Technology; University of Illinois System;
   University of Illinois Urbana-Champaign; National Taiwan University
RP Chang, YH (corresponding author), Natl Taipei Univ Technol, Dept Elect Engn, Taipei 106, Taiwan.
EM johnsonchang@ntut.edu.tw; wu87@illinois.edu; ktw@csie.ntu.edu.tw;
   hungsh@csie.ntu.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111; KUO, TEI-WEI/0000-0003-1974-0394;
   HUNG, SHIH-HAO/0000-0003-2043-2663
FU NSC [99-2218-E-027-005, 98-2221-E-002-120-MY3]; National Taiwan
   University [98R0062-05]; ROC Ministry of Economic Affairs in Taiwan
   [98-EC-17-A-01-S1-034]
FX This work was supported in part by the NSC under grant No.
   99-2218-E-027-005 and 98-2221-E-002-120-MY3, by the Excellent Research
   Projects of National Taiwan University under grant No. 98R0062-05, and
   by the ROC Ministry of Economic Affairs under grant No.
   98-EC-17-A-01-S1-034 in Taiwan.
CR AGRAWAL N., 2008, P USENIX TECHN PROC
   [Anonymous], 2005, File System Forensic Analysis
   [Anonymous], 2020, 128 LAYER NAND FLASH
   Ban A., 2004, Google Patents. US Patent, Patent No. [6,732,221, 6732221]
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   CHANG L.-P., 2007, P 22 ACM S APPL COMP
   CHANG L.-P., 2008, P 13 AS S PAC DES AU
   Chang Li-Pin., 2004, Proceedings of the 2004 ACM Symposium on Applied Computing (SAC '04), P862
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   CHANG Y.-H., 2007, P 13 IEEE INT C EMB
   CHANG Y.-H., 2007, P 44 ACM IEEE DES AU
   CHANG Y.-H., 2009, P 46 ACM IEEE DES AU
   CHANG Y.-H., 2009, P ACM IEEE DES AUT T
   CHOI Y., 2006, P CODES ISSS
   DU Y., 2005, P 11 IEEE C EMB REAL
   Hsieh J.W., 2005, P 2005 ACM S APPL CO, P838
   Hsieh JW, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P334, DOI 10.1145/1283780.1283851
   Intel Corporation, FTL LOGG EXCH DAT FT
   Intel Corporation, 1998, UND FLASH TRANSL LAY
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   MICROSOFT, 2006, WIND READYDRIVE HYBR
   PARK K. H., 2009, ACM T STOR, V4
   PULLEN D., 2006, FLASH CACHE MEMORY P
   Samsung Electronics, 2005, K9NBG08U5M 4G 8 BIT
   Samsung Electronics, 2006, KFW8G16Q2M DEBX 512M
   Samsung Electronics, 2005, ONENAND FEAT PERF
   STMicroelectronics, 2005, NAND08GX3C2A 8GBIT M
   Texas Instruments, 2006, DAVINCI DIG MED SYST
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
   WU CH, 2006, P IEEE ACM INT C COM
NR 30
TC 17
Z9 20
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 9
DI 10.1145/2146417.2146426
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhong, ZG
   He, T
AF Zhong, Ziguo
   He, Tian
TI Wireless Sensor Node Localization by Multisequence Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Measurement; Design; Performance; Experimentation; Wireless
   sensor networks; localization; multi-sequence processing
AB Wireless Sensor Networks have been proposed for use in many location-dependent applications. Most of these need to identify the locations of sensor nodes, a challenging task because of severe constraints on cost, energy and effective range of sensor devices. To overcome limitations in existing solutions, we present a Multi-Sequence Positioning (MSP) method for large-scale stationary sensor node localization in outdoor environments. The novel idea behind MSP is to reconstruct and estimate two-dimensional location information for each sensor node by processing multiple one-dimensional node sequences, easily obtained through loosely guided event distribution. Starting from a basic MSP design, we propose four optimizations that work together to increase localization accuracy. We address several interesting issues such as incomplete (partial) node sequences and sequence flip, found in the Mirage test-bed we built. We have evaluated the MSP system through theoretical analysis, extensive simulation as well as two physical systems (an indoor version with 46 MICAz motes and an outdoor version with 20 MICAz motes). Evaluation demonstrates that MSP can achieve an accuracy within one foot, requiring neither additional costly hardware on sensor nodes nor precise event distribution. In fact, it provides a nice tradeoff between physical cost (anchors) and soft cost (events) while maintaining localization accuracy.
C1 [Zhong, Ziguo; He, Tian] Univ Minnesota, St Paul, MN USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Zhong, ZG (corresponding author), Univ Minnesota, 200 Union St SE, Minneapolis, MN 55455 USA.
EM zhong@cs.umn.edu; tianhe@cs.umn.edu
FU NSF [CNS-0626609, CNS-0626614, CRI-0708344]
FX This research was supported in part by NSF grants CNS-0626609,
   CNS-0626614, and CRI-0708344.
CR [Anonymous], 2001, MOBICOM 2001 P 7 ANN
   [Anonymous], 2007, SIGMOBILE Mob. Comput. Commun. Rev, DOI DOI 10.1145/1234822.1234829
   [Anonymous], 2002, Em WSNA02: ' Proceedings of the 1st ACM international workshop on Wireless sensor networks and applications, paginas
   [Anonymous], P 2 EUR WORKSH WIR S
   [Anonymous], 1998, 10 INT C PAR DISTR S
   Bahl P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P775, DOI 10.1109/INFCOM.2000.832252
   Broxton M, 2005, PROCEEDINGS OF THE SECOND EUROPEAN WORKSHOP ON WIRELESS SENSOR NETWORKS, P321, DOI 10.1109/EWSN.2005.1462024
   Bulusu N, 2000, IEEE PERS COMMUN, V7, P28, DOI 10.1109/98.878533
   Culler D, 2004, COMPUTER, V37, P41, DOI 10.1109/MC.2004.93
   Elson J, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P147, DOI 10.1145/1060289.1060304
   Goldenberg DK, 2006, MOBICOM 2006, P110
   He T., 2003, PROC 9 ANN INT C MOB, P81, DOI DOI 10.1145/938985.938995
   Karp B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P243, DOI 10.1145/345910.345953
   Kim YJ, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND SYMPOSIUM ON NETWORKED SYSTEMS DESIGN & IMPLEMENTATION (NSDI '05), P217
   Kusy B., 2006, International Journal of Ad Hoc and Ubiquitous Computing, V1, P239
   Kwon Y, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P3, DOI 10.1109/IPSN.2008.55
   Maroti M., 2004, P 2 INT C EMB NETW S, P39, DOI DOI 10.1145/1031495.1031501
   Maroti Miklos., 2005, P 3 INT C EMBEDDED N, P1, DOI DOI 10.1145/1098918.1098920
   Moore D., 2004, P 2 INT C EMB NETW S, P50, DOI [10.1145/1031495.1031502, DOI 10.1145/1031495.1031502]
   Niculescu D., 2003, P IEEE INFOCOM
   NICULESCU D, 2001, P IEEE GLOBECOM
   Poovendran R., 2005, ACM T SENSOR NETWORK, V1, P73, DOI 10.1145/1077391.1077395
   Priyantha N. B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P32, DOI 10.1145/345910.345917
   Römer K, 2003, PROCEEDINGS OF MOBISYS 2003, P15, DOI 10.1145/1066116.1189036
   Shang Y., 2003, MobiHoc '03, P201, DOI DOI 10.1145/778415.778439
   Simon Gyula., 2004, SENSYS 04, P1, DOI [DOI 10.1145/1031495.1031497, 10.1145/1031495.1031497]
   Stankovic J. A., 2004, Proceedings of the 2nd International Conference on Mobile Systems, Applications and Services (MobiSys '04), P125, DOI DOI 10.1145/990064.990081
   Stoleru R., 2005, SENSYS 05, P13
   Stoleru R., 2006, SenSys '06: Proceedings of the 4th international conference on Embedded networked sensor systems, P57
   Terzis A, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P109
   Texas Instruments, 2007, 2 4 GHZ IEEE 802 15
   Tian H., 2006, ACM Trans. Sensor Networks, V2, P1, DOI DOI 10.1145/1138127.1138128
   WEISSTEIN EW, PLANE DIVISION LINES
   Wellenhoff B.H., 1997, Global Positions System: Theory and Practice
   White K. P.  Jr., 2005, Proceedings of the 2005 Winter Simulation Conference (IEEE Cat. No.05CH37732C)
   Whitehouse K., 2002, THESIS U CALIFORNIA
   Yedavalli K., 2005, Proceedings of the 4th international symposium on Information processing in sensor networks, P38
NR 37
TC 5
Z9 5
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 3
DI 10.1145/2146417.2146420
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400003
DA 2024-07-18
ER

PT J
AU Wu, CH
AF Wu, Chin-Hsien
TI A Self-Adjusting Flash Translation Layer for Resource-Limited Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Flash memory; flash translation layer;
   storage systems; embedded systems
ID ARCHITECTURE
AB The capacity of flash memory storage systems has been growing at a speed similar to many other storage systems. In order to properly manage the product cost, vendors face serious challenges in resource-limited embedded systems. In this article, a self-adjusting flash translation layer is proposed with low memory requirements. The objective of the design is to provide efficient address mapping and low garbage collection overhead, while controlling main memory usage of the flash translation layer. The capability of the design is evaluated over realistic workloads and benchmarks. System performance is also guaranteed under low memory requirements.
C1 Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
C3 National Taiwan University of Science & Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
EM chwu@mail.ntust.edu.tw
FU National Science Council [NSC 98-2221-E-011-091]; National Taiwan
   University of Science and Technology
FX This article is supported in part by a research grant from the National
   Science Council under Grant NSC 98-2221-E-011-091 and a research grant
   from National Taiwan University of Science and Technology.
CR [Anonymous], Patent No. 5937425
   Kang Dongwon., 2007, EMSOFT, P144
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   KIM HJ, 1999, ANN INT COMP SOFTW A
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kim SY, 2006, 8th International Conference on Advanced Communication Technology, Vols 1-3, pU1641
   Lee SW, 2006, LECT NOTES COMPUT SC, V4097, P879
   LEEA YG, 2008, P ANN C EMB SOFTW EM, P21
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   Park C, 2003, PR IEEE COMP DESIGN, P474, DOI 10.1109/ICCD.2003.1240943
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   WU CH, 2008, P INT C HARDW SOFTW, P13
   WU CH, 2006, P IEEE ACM INT C COM, P601
   WU M, 1994, P 6 INT C ARCH SUPP, P86, DOI DOI 10.1145/195473.195506
NR 14
TC 7
Z9 15
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 31
DI 10.1145/1721695.1721697
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900002
DA 2024-07-18
ER

PT J
AU Fei, YS
   Zhong, L
   Jha, NK
AF Fei, Yunsi
   Zhong, Lin
   Jha, Niraj K.
TI An energy-aware framework for dynamic software management in mobile
   computing systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE performance; management; measurement; software adaptation; energy
   macromodel; runtime coordination
AB Energy efficiency has become a very important and challenging issue for resource-constrained mobile computers. In this article, we propose a novel dynamic software management (DSOM) framework to improve battery utilization. We have designed and implemented a DSOM module in user space, independent of the operating system ( OS), which explores quality-of-service ( QoS) adaptation to reduce system energy and employs a priority-based preemption policy for multiple applications to avoid competition for limited energy resources. Software energy macromodels for mobile applications are employed to predict energy demand at each QoS level, so that the DSOM module is able to select the best possible trade-off between energy conservation and application QoS; it also honors the priority desired by the user. Our experimental results for some mobile applications ( video player, speech recognizer, voice-over-IP) show that this approach can meet user-specified task-oriented goals and significantly improve battery utilization.
C1 [Fei, Yunsi] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
   [Zhong, Lin] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA.
   [Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
C3 University of Connecticut; Rice University; Princeton University
RP Fei, YS (corresponding author), Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
EM yfei@engr.uconn.edu; lzhong@rice.edu; jha@princeton.edu
RI Jha, Nandan Kumar/AAX-9516-2020
OI Fei, Yunsi/0000-0002-9930-0868
CR Acquaviva A, 2003, COMPILERS AND OPERATING SYSTEMS FOR LOW POWER, P53
   *AG, AG INTUILINK SOFTW
   Bavier A.C., 1998, P ACM SIGMETRICS 98, P131, DOI DOI 10.1145/277851.277892
   Bharghavan V, 1997, P INT COMP SOFTW APP, P573, DOI 10.1109/CMPSAC.1997.625071
   Chakraborty S, 2002, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, P317, DOI 10.1109/ICME.2002.1035782
   CHANDRAKASAN AP, 2000, DESIGN HITH PERFORMA
   Chang TC, 2001, WA SCI TECHNOL, V1, P49, DOI 10.2166/ws.2001.0099
   Choi I, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P112, DOI 10.1109/LPE.2002.1029567
   de Lara E, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 3RD USENIX SYMPOSIUM ON INTERNET TECHNOLOGIES AND SYSTEMS, P159
   Delaluz V, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P159
   Efstratiou C, 2002, FOURTH IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P128, DOI 10.1109/MCSA.2002.1017492
   Farkas KI, 2000, PERF E R SI, V28, P252, DOI 10.1145/345063.339421
   Feeney LM, 2001, IEEE INFOCOM SER, P1548, DOI 10.1109/INFCOM.2001.916651
   FEI Y, 2004, P INT C VLSI DES
   FEI Y, 2004, THESIS PRINCETON U
   Flinn J, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P48, DOI 10.1145/319344.319155
   GAUTHIER P, 1996, P INT WORKSH MOB MUL
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jha NK, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P259, DOI 10.1109/ICCAD.2001.968629
   Kandemir M, 2002, S COMP SCI, P191
   Kim S, 1999, OCEANS '99 MTS/IEEE : RIDING THE CREST INTO THE 21ST CENTURY, VOLS 1-3, P315, DOI 10.1109/OCEANS.1999.799763
   KRINTZ C, 2002, 200220 U CAL SANT BA
   LI K, 1994, PROCEEDINGS OF THE WINTER 1994 USENIX CONFERENCE, P279
   Mitchell J.L., 1996, MPEG VIDEO COMPRESSI
   Mohapatra Shivajit., 2003, P 11 ANN ACM INT C M, P582
   *MPLAYER, MPEG PLAY
   Nahrstedt K, 2001, IEEE COMMUN MAG, V39, P140, DOI 10.1109/35.965372
   Narayanan D, 2003, PROCEEDINGS OF MOBISYS 2003, P113, DOI 10.1145/1066116.1189041
   Noble B.D., 1997, P ACM S OPERATING SY, P276
   Park SI, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P469
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Peymandoust A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1052, DOI 10.1109/DATE.2002.998432
   PILLAI P, 2003, CSETR47903 U MICH
   POUWELSE J, 2001, P 7 ANN INT C MOB CO, P251, DOI DOI 10.1145/381677.381701
   POUWELSE J, 2003, THESIS DELFT U TECHN
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   Rajkumar R, 1997, REAL TIM SYST SYMP P, P298, DOI 10.1109/REAL.1997.641291
   *RAT, ROB AUD TOOL
   SACHS DG, 2004, UIUCDCSR20042400 U I
   Shenoy P, 2003, PROC SPIE, V5019, P177, DOI 10.1117/12.483909
   Tan TK, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1046
   Tan TK, 2002, IEEE T COMPUT AID D, V21, P1037, DOI 10.1109/TCAD.2002.801094
   Yuan WH, 2003, PROC SPIE, V5019, P1, DOI 10.1117/12.484069
   Zeng H, 2005, IEEE PERVAS COMPUT, V4, P62, DOI 10.1109/MPRV.2005.10
   ZENG H, 2002, P INT C ARCH SUPP PR, P123, DOI DOI 10.1145/605432.605411
   ZHONG L, 1999, P INT JOINT C NEUR N, P2997
NR 46
TC 6
Z9 14
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 27
DI 10.1145/1347375.1347380
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900005
DA 2024-07-18
ER

PT J
AU Gurun, S
   Krintz, C
   Wolski, R
AF Gurun, Selim
   Krintz, Chandra
   Wolski, Rich
TI NWSLite: A general-purpose, Nonparametric prediction utility for
   embedded systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE measurement; performance; computation offloading; CPU availability
   estimation; embedded systems; network performance estimation; prediction
   algorithms
ID PERFORMANCE
AB Time series-based prediction methods have a wide range of uses in embedded systems. Many OS algorithms and applications require accurate prediction of demand and supply of resources. However, configuring prediction algorithms is not easy, since the dynamics of the underlying data requires continuous observation of the prediction error and dynamic adaptation of the parameters to achieve high accuracy. Current prediction methods are either too costly to implement on resource-constrained devices or their parameterization is static, making them inappropriate and inaccurate for a wide range of datasets. This paper presents NWSLite, a prediction utility that addresses these shortcomings on resource-restricted platforms.
C1 [Gurun, Selim; Krintz, Chandra; Wolski, Rich] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Gurun, S (corresponding author), Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
CR [Anonymous], 1983, The Psychology of Human-Computer Interaction
   [Anonymous], 1998, GRID BLUEPRINT NEW C
   BALACHANDRAN A, 2002, SIGMETRICS 02 P 2002
   BALAN RK, 2003, MOBISYS 03 P 1 INT C
   BERMAN F, 1996, P SUP
   Berman F., 2003, GRID COMPUTING MAKIN
   BOTTOMLEY GE, 1991, IEEE T SIGNAL PROCES, V39, P1770, DOI 10.1109/78.91147
   BURGER DC, 1997, 1342 UW MAD COMP SCI
   *COMP COMP CORP, IPAQ POCK PC
   Flinn J, 2002, INT CON DISTR COMP S, P217, DOI 10.1109/ICDCS.2002.1022259
   Flinn J, 2001, EIGHTH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, PROCEEDINGS, P61, DOI 10.1109/HOTOS.2001.990062
   Flinn J, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P48, DOI 10.1145/319344.319155
   FLINN J, 2001, THESIS C MELLON U
   *GLVU, 2002, GLVU SOURC COD DOC
   GOVIL K, 1995, ACM INT C MOB COMP N, P13
   *GRADS, GRID APPL DEV SOFTW
   Grunwald D., 2000, OSDI, P73
   GURUN S, 2003, 200334 U CAL
   Gurun S., 2004, International Conference on Mobile Systems, Applications, and Services, P2, DOI 10.1145/990064.990068
   KIM M, 2001, MOBICOM 01, P298
   KREMER U, 2001, INT WORKSH LANG COMP
   KRINTZ C, 2004, INT S LOW POW EL DES
   Li Z., 2001, P ACM INT C COMPILER, P238, DOI DOI 10.1145/502217.502257
   NARAYANAN D, 2002, THESIS C MELLON U
   NARAYANAN D, 2003, INT C MOB SYST APPL
   *NWS, NETW WEATH SERV HOM
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Rudenko A., 1998, Mobile Computing and Communications Review, V2, P19
   RUDENKO A, 1999, ACM S APPL COMP SAN
   *SIGCOMM01TRACES, WIR LAN TRAC ACM SIG
   Sinha A, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P221, DOI 10.1109/ICVD.2001.902664
   Sinha Amit, 2001, Ph.D. Dissertation
   SPRING N, 1998, P ACM INT C SUP
   SUCU S, 2003, INT C INF TECHN COD
   SWANY M, 2002, 2 IEEE INT S CLUST C
   WEISER M, 1994, OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI), P13
   WILLMOTT AJ, 1999, RAD SOURCE CODE ONLI
   Wolski R., 1998, Cluster Computing, V1, P119, DOI 10.1023/A:1019025230054
   Wolski R, 1999, FUTURE GENER COMP SY, V15, P757, DOI 10.1016/S0167-739X(99)00025-4
   WOLSKI R, 1999, J PARALLEL PROCESSIN, V9, P227
   WOLSKI R, 2003, SIGMETRICS PERFORM E, V30, P41
   Young P. C., 1984, Recursive Estimation and Time-Series Analysis
   [No title captured]
NR 43
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 32
DI 10.1145/1347375.1347385
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900010
DA 2024-07-18
ER

PT J
AU Varma, A
   Jacob, B
   Debes, E
   Kozintsev, I
   Klein, P
AF Varma, Ankush
   Jacob, Bruce
   Debes, Eric
   Kozintsev, Igor
   Klein, Paul
TI Accurate and fast system-level power modeling: An XScale-Based case
   study
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 15-17, 2005
CL Chicago, IL
SP ACM SIGPLAN, ACM SIGBED
DE design; experimentation; measurement; performance; power modeling;
   embedded systems; SystemC
ID FRAMEWORK
AB Accurate and fast system modeling is central to the rapid design space exploration needed for embedded-system design. With fast, complex SoCs playing a central role in such systems, system designers have come to require MIPS-range simulation speeds and near-cycle accuracy. The sophisticated simulation frameworks that have been developed for high-speed system performance modeling do not address power consumption, although it is a key design constraint. In this paper, we define a simulation-based methodology for extending system performance-modeling frameworks to also include power modeling. We demonstrate the use of this methodology with a case study of a real, complex embedded system, comprising the Intel XScale(R) embedded microprocessor, its WMMX(TM) SIMD coprocessor, L1 caches, SDRAM and the on-board address and data buses. We describe detailed power models for each of these components and validate them against physical measurements from hardware, demonstrating that such frameworks enable designers to model both power and performance at high speeds without sacrificing accuracy. Our results indicate that the power estimates obtained are accurate within 5% of physical measurements from hardware, while simulation speeds consistently exceed a million instructions per second (MIPS).
C1 [Varma, Ankush; Jacob, Bruce] Univ Maryland, Dept Elect & Chem Engn, College Pk, MD 20740 USA.
   [Debes, Eric; Kozintsev, Igor; Klein, Paul] Intel Reasearch Labs, Santa Clara, CA USA.
C3 University System of Maryland; University of Maryland College Park;
   Intel Corporation
RP Varma, A (corresponding author), Univ Maryland, Dept Elect & Chem Engn, College Pk, MD 20740 USA.
EM ankush@eng.umd.edu; eric.debes@intel.com
OI Jacob, Bruce/0009-0005-3493-8245
CR Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bansal N, 2005, I CONF VLSI DESIGN, P579, DOI 10.1109/ICVD.2005.138
   BELTRAME G, 2004, INT C COMP ARCH SYNT
   BENINI L, 1998, INT S LOW POW ELECT
   BERGAMASCHI RA, 2003, INT S SYST SYNTH
   BONA A, 2004, DESIGN AUTOMATION TE
   BROOKS D, 2000, INTL S COMP ARCH ISC
   CAI L, 2003, INT C HARDW SOFT COD
   CALDARI M, 2003, DESIGN AUTOMATION TE
   Chen RY, 2001, ACM T DES AUTOMAT EL, V6, P50, DOI 10.1145/371254.371262
   Contreras G., 2004, LANGUAGES COMPILERS
   COUMERI SL, 1998, INT S LOW POW EL DES
   FUJITA M, 2001, INT S SYST SYNTH
   Givargis T, 2002, IEEE T COMPUT AID D, V21, P1317, DOI 10.1109/TCAD.2002.804107
   GIVARGIS T, 2000, INT S SYST SYNTH
   GIVARGIS TD, 2000, AS S PAC DES AUT C A
   GIVARGIS TD, 2001, AS S PAC DES AUT C A
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   HABIBI A, 2003, 3 IEEE INT WORKSH SY
   *INT, 2004, INT XSC MICR PXA255
   ITOH K, 1995, P IEEE, V83, P524, DOI 10.1109/5.371965
   Jayadevappa S, 2004, IEEE COMP SOC ANN, P52, DOI 10.1109/ISVLSI.2004.1339508
   Lajolo M, 2002, IEEE T VLSI SYST, V10, P253, DOI 10.1109/TVLSI.2002.1043328
   LAJOLO M, 2000, EFFICIENT POWER ESTI, P253
   LOO SM, 2002, 34 SE S SYST THEOR
   *MICR, 2003, TN4603
   PAVER NC, 2004, PROGRAMMING INTEL WI
   RICH DI, 2004, ELECT SYSTEMS SOFTWA
   Rissa T, 2005, DES AUT TEST EUROPE, P253, DOI 10.1109/DATE.2005.143
   Russell J., 1998, INT C COMP DES ICCD
   SIMUNIC T, 1999, DES AUT C DAC
   Sinevriotis G., 2000, INT S LOW POW EL DES
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   Talarico C, 2005, COMPUTER, V38, P71, DOI 10.1109/MC.2005.39
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   TIWARI V, 1996, IEEE INT C VLSI DES
   VARMA A, 2005, SPIE 17 ANN S EL IM
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
NR 38
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 26
DI 10.1145/1274858.1274864
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LD
UT WOS:000256880600006
DA 2024-07-18
ER

PT J
AU Zhang, W
   Allu, B
AF Zhang, Wei
   Allu, Bramha
TI Reducing branch predictor leakage energy by exploiting loops
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE branch prediction; leakage energy; compiler
AB With the scaling of technology, leakage energy will become the dominant source of energy consumption. Besides cache memories, branch predictors are among the largest on-chip array structures and consume nontrivial leakage energy. This paper proposes two cost-effective loop-based strategies to reduce the branch predictor leakage without impacting prediction accuracy or performance. The loop-based approaches exploit the fact that loops usually only contain a small number of instructions and, hence, even fewer branch instructions while taking a significant fraction of the execution time. Consequently, all the nonactive entries of branch predictors can be placed into the low leakage mode during the loop execution in order to reduce leakage energy. Compiler and circuit supports are discussed to implement the proposed leakage-reduction strategies. Compared to the recently proposed decay-based approach, our experimental results show that the loop-based approach can extract 16.2% more dead time of the branch predictor, on average, leading to more leakage energy savings without impacting the branch prediction accuracy and performance.
C1 [Zhang, Wei; Allu, Bramha] So Illinois Univ, Carbondale, IL 62901 USA.
C3 Southern Illinois University System; Southern Illinois University
RP Zhang, W (corresponding author), So Illinois Univ, Carbondale, IL 62901 USA.
CR CHANG PY, 1995, P 28 ANN INT S MICR
   CHAVER D, 2003, P ISLPED
   EVERS M, 1996, P 23 INT S COMP ARCH
   Flautner K., 2002, P INT S COMP ARCH
   HEO S, 2002, P ISCA
   HOOGERBRUGGER J, 2000, P IEEE PACT
   Hu Z., 2002, P ICCD
   *INT XSCAL MICR TE, 2001, INT TECHN REP
   JIMENEZ DA, 2000, P 33 ANN INT S MICR
   Kaxiras S., 2001, P ISCA
   KIM NS, 2002, P 35 ANN ACM IEEE IN
   LEE C, 1997, P INT S MICR
   MCFARLING S, 1993, TN36 DEC WRL
   Parikh D, 2002, P 8 INT S HIGH PERF
   POWELL MD, 2001, IEEE T VLSI, V9
   Sherwood T., 2003, IEEE Micro
   Skadron K., 2002, P HPCA 8
   SMITH JE, 1981, P INT S COMP ARCH
   YE Y, 1998, P S VLSI CIRC
   ZHANG W, 2002, P 35 ANN ACM IEEE IN
   Zhou H., 2001, P PACT
   [No title captured]
NR 22
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 2
AR 11
DI 10.1145/1234675.1234678
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LB
UT WOS:000256880400003
DA 2024-07-18
ER

PT J
AU El Yaacoub, A
   Mottola, L
   Voigt, T
   Rümmer, P
AF El Yaacoub, Ahmed
   Mottola, Luca
   Voigt, Thiemo
   Ruemmer, Philipp
TI Scheduling Dynamic Software Updates in Mobile Robots
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dynamic software updates; mobile robotics; safety-critical systems;
   aerial drones
AB We present NeRTA (Next Release Time Analysis), a technique to enable dynamic software updates for lowlevel control software of mobile robots. Dynamic software updates enable software correction and evolution during system operation. In mobile robotics, they are crucial to resolve software defects without interrupting system operation or to enable on-the-fly extensions. Low-level control software for mobile robots, however, is time sensitive and runs on resource-constrained hardware with no operating system support. To minimize the impact of the update process, NeRTA safely schedules updates during times when the computing unit would otherwise be idle. It does so by utilizing information from the existing scheduling algorithm without impacting its operation. As such, NeRTA works orthogonal to the existing scheduler, retaining the existing platform-specific optimizations and fine-tuning, and may simply operate as a plug-in component. To enable larger dynamic updates, we further conceive an additional mechanism called bounded reactive control and apply mixed-criticality concepts. The former cautiously reduces the overall control frequency, whereas the latter excludes less critical tasks from NeRTA processing. Their use increases the available idle times. We combine real-world experiments on embedded hardware with simulations to evaluate NeRTA. Our experimental evaluation shows that the difference between NeRTA's estimated idle times and the measured idle times is less than 15% in more than three-quarters of the samples. The combined effect of bounded reactive control and mixed-criticality concepts results in a 150+% increase in available idle times. We also show that the processing overhead of NeRTA and of the additional mechanisms is essentially negligible.
C1 [El Yaacoub, Ahmed; Mottola, Luca; Voigt, Thiemo; Ruemmer, Philipp] Uppsala Univ, Uppsala, Sweden.
   [Mottola, Luca] Politecn Milan, Milan, Italy.
   [Ruemmer, Philipp] Univ Regensburg, Regensburg, Germany.
C3 Uppsala University; Polytechnic University of Milan; University of
   Regensburg
RP El Yaacoub, A (corresponding author), Uppsala Univ, Uppsala, Sweden.
EM ahmed.el.yaacoub@angstrom.uu.se; luca.mottola@angstrom.uu.se;
   thiemo.voigt@angstrom.uu.se; philipp.ruemmer@ur.de
OI El Yaacoub, Ahmed/0000-0002-0909-4053; MOTTOLA, LUCA/0000-0003-4560-9541
CR Afanasov A., 2019, P 17 ANN INT C MOB S, P67
   Ahmed BH, 2020, IET SOFTW, V14, P468, DOI 10.1049/iet-sen.2019.0201
   Applied Aeronautics, 2022, Albatross: The Affordable, Long Range Drone
   ArduPilot, 2022, Threading
   ArduPilot, 2021, ArduPilot Home Page
   Bouabdallah S, 2004, IEEE INT CONF ROBOT, P4393, DOI 10.1109/ROBOT.2004.1302409
   Bregu N., 2016, P 14 ANN INT C MOB S, P207
   Burns Alan, 2019, Mixed Criticality Systems-A Review
   Cazzola W, 2016, PROC INT SYMP SOFTW, P332, DOI 10.1109/ISSRE.2016.17
   Chaillet A, 2006, IEEE DECIS CONTR P, P2950
   Clifton Dominic, 2017, Cleanflight Home Page
   Davison AJ, 2003, NINTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOLS I AND II, PROCEEDINGS, P1403
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   Levy Simon D., 2021, Hack flight Home Page
   Liang Oscar, 2021, RC Protocols Explained
   LIM SS, 1995, IEEE T SOFTWARE ENG, V21, P593, DOI 10.1109/32.392980
   Lounas Razika, 2017, Risks and Security of Internet and Systems. 11th International Conference, CRiSIS 2016. Revised Selected Papers: LNCS 10158, P31, DOI 10.1007/978-3-319-54876-0_3
   Mlinaric Danijel, 2021, TEM Journal, V9, P13
   Nilsson Dennis K., 2008, P 2008 IEEE GLOB WOR, P1, DOI [10.1109/GLOCOMW, DOI 10.1109/GLOCOMW]
   Noergaard T., 2013, Embedded systems architecture: a comprehensive guide for engineers and programmers
   Patelli A, 2016, DRONET'16: PROCEEDINGS OF THE 2ND WORKSHOP ON MICRO AERIAL VEHICLE NETWORKS, SYSTEMS, AND APPLICATIONS FOR CIVILIAN USE, P11, DOI 10.1145/2935620.2935630
   Pixhawk, 2022, Pixhawk Home Page
   PX4, 2022, PX4 Home Page
   Rommel F, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P651
   Sand IK, 2023, MULT SCLER J, V29, P248, DOI 10.1177/13524585221127414
   Seewald A, 2020, 2020 FOURTH IEEE INTERNATIONAL CONFERENCE ON ROBOTIC COMPUTING (IRC 2020), P135, DOI 10.1109/IRC.2020.00028
   Seifzadeh H, 2013, J SOFTW-EVOL PROC, V25, P535, DOI 10.1002/smr.1556
   SHIH WK, 1993, IEEE T SOFTWARE ENG, V19, P1171, DOI 10.1109/32.249662
   SimonHolmbacka Wictor Lund, 2013, P 5 WORKSH HOT TOP S
   SPURI M, 1994, REAL TIM SYST SYMP P, P2, DOI 10.1109/REAL.1994.342735
   ST Microelectronics, 2021, STM32L432KC Datasheet
   Texas Instruments, 2021, MSP430FR6007x Datasheet
   TurtleBot, 2022, TurtleBot3
   Vreman Nils, 2021, P 33 EUR C REAL TIM
   Wahler Michael, 2009, P 2 INT WORKSH HOT T, P1, DOI [10.1145/1656437.1656440, DOI 10.1145/1656437.1656440]
   Winer Kris, 2021, Ladybug Flight Controller
   Zhao ZL, 2022, J COMPUT SCI TECH-CH, V37, P50, DOI 10.1007/s11390-021-1693-1
   Zhao Zelin, 2014, P 6 AS PAC S INT INT, P136, DOI [10.1145/2677832.2677853, DOI 10.1145/2677832.2677853]
NR 38
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 99
DI 10.1145/3623676
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600011
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Halder, D
   Merugu, M
   Ray, S
AF Halder, Dipal
   Merugu, Maneesh
   Ray, Sandip
TI ObNoCs: Protecting Network-on-Chip Fabrics Against Reverse-Engineering
   Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware security; obfuscation; supply-chain attacks; communication
   fabrics
ID SECURITY; CIRCUITS; MPSOC
AB Modern System-on-Chip designs typically use Network-on-Chip (NoC) fabrics to implement coordination among integrated hardware blocks. An important class of security vulnerabilities involves a rogue foundry reverse-engineering the NoC topology and routing logic. In this paper, we develop an infrastructure, ObNoCs, for protecting NoC fabrics against such attacks. ObNoCs systematically replaces router connections with switches that can be programmed after fabrication to induce the desired topology. Our approach provides provable redaction of NoC functionality: switch configurations induce a large number of legal topologies, only one of which corresponds to the intended topology. We implement the ObNoCs methodology on Intel QuartusT Platform, and experimental results on realistic SoC designs show that the architecture incurs minimal overhead in power, resource utilization, and system latency.
C1 [Halder, Dipal; Merugu, Maneesh; Ray, Sandip] Univ Florida, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Halder, D (corresponding author), Univ Florida, Gainesville, FL 32611 USA.
EM dipal.halder@ufl.edu; maneesh.merugu@ufl.edu; sandip@ece.ufl.edu
OI Halder, Dipal/0000-0003-2593-0493
FU Defense Advanced Research Projects Agency under the SAHARA Program
   [HR0011-21-3-0001]
FX This research has been partially supported by the Defense Advanced
   Research Projects Agency under the SAHARA Program, Contract No.
   HR0011-21-3-0001.
CR Alaql A, 2019, PROCEEDINGS OF THE 2019 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST)
   Albartus Niels, 2020, IACR Transactions on Cryptographic Hardware and Embedded Systems 2020, V2, P129
   Alrahis L, 2022, DES AUT TEST EUROPE, P694, DOI 10.23919/DATE54114.2022.9774603
   Ancajas DM, 2014, DES AUT CON, DOI 10.1145/2593069.2593144
   [Anonymous], Intel Baytrail Products
   [Anonymous], Intel Quartus Prime Software
   Azriel L, 2021, J CRYPTOGR ENG, V11, P299, DOI 10.1007/s13389-021-00268-5
   Botero UJ, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3464959
   Chakraborty RS, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P405, DOI 10.1109/VLSI.Design.2010.54
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Charles S, 2020, IEEE COMP SOC ANN, P168, DOI 10.1109/ISVLSI49217.2020.00039
   Deb Nath A. P., 2020, IEEE Signal Processing Society Newsletter, V37, P31, DOI DOI 10.1109/MSP.2020.2992936
   El Massad M, 2017, Arxiv, DOI arXiv:1703.10187
   Engels Sebastian, 2019, IACR Cryptology ePrint Archive, V2019, P747
   Gebotys CH, 2003, IEEE COMP SOC ANN, P113, DOI 10.1109/ISVLSI.2003.1183361
   Gomez H, 2019, IEEE T CONSUM ELECTR, V65, P109, DOI 10.1109/TCE.2018.2890616
   Hofmann K., 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS 2012), P252, DOI 10.1109/HPCSim.2012.6266920
   Holler M, 2019, NAT ELECTRON, V2, P464, DOI [10.1038/s41928-019-0309-z, 10.1038/s41928-019-0309-Z]
   Indrusiak LS, 2019, MICROPROCESS MICROSY, V68, P34, DOI 10.1016/j.micpro.2019.04.004
   Indrusiak LS, 2017, 2017 12TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   intel, Intel<(R)> AgilexT I-Series FPGA and SoC FPGA
   Juretus K, 2020, IEEE T COMPUT AID D, V39, P1607, DOI 10.1109/TCAD.2019.2925387
   Kamali H. M., 2022, Paper 2022/260
   Kamali HM, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317831
   Kolhe G, 2021, DES AUT CON, P229, DOI 10.1109/DAC18074.2021.9586242
   Kumar JYVM, 2018, IEEE COMP SOC ANN, P738, DOI 10.1109/ISVLSI.2018.00139
   Li L, 2023, IEEE T COMPUT AID D, V42, P1044, DOI 10.1109/TCAD.2022.3192793
   Meade T, 2016, IEEE INT SYMP CIRC S, P1334, DOI 10.1109/ISCAS.2016.7527495
   Meng XY, 2023, IEEE T COMPUT AID D, V42, P672, DOI 10.1109/TCAD.2022.3179307
   Pathania A, 2018, DES AUT TEST EUROPE, P557, DOI 10.23919/DATE.2018.8342069
   Reinbrecht C, 2020, IEEE COMP SOC ANN, P536, DOI 10.1109/ISVLSI49217.2020.000-1
   Reinbrecht C, 2016, 2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI)
   Reinbrecht C, 2016, IEEE COMP SOC ANN, P601, DOI 10.1109/ISVLSI.2016.25
   Sepúlveda J, 2017, PROCEDIA COMPUT SCI, V108, P1103, DOI 10.1016/j.procs.2017.05.139
   Shamsi K, 2018, PR GR LAK SYMP VLSI, P147, DOI 10.1145/3194554.3194580
   Shamsi K, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P173, DOI 10.1145/3060403.3060458
   Shihab MM, 2019, DES AUT TEST EUROPE, P528, DOI [10.23919/DATE.2019.8714856, 10.23919/date.2019.8714856]
   Sisejkovic D, 2021, IEEE INT CONF VLSI, P7, DOI 10.1109/VLSI-SoC53125.2021.9606979
   Sisejkovic D, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3431389
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Subramanyan P, 2014, IEEE T EMERG TOP COM, V2, P63, DOI 10.1109/TETC.2013.2294918
   Torrance R, 2011, DES AUT CON, P333
   Wassel Hassan M. G., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, V41, P583, DOI 10.1145/2508148.2485972
   Yasin M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1601, DOI 10.1145/3133956.3133985
   Yasin M, 2016, IEEE T COMPUT AID D, V35, P1411, DOI 10.1109/TCAD.2015.2511144
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Zhang JY, 2023, Arxiv, DOI arXiv:2301.10216
NR 47
TC 0
Z9 0
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609107
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300015
DA 2024-07-18
ER

PT J
AU Mishra, V
   Mittal, S
   Hassan, N
   Singhal, R
   Chatterjee, U
AF Mishra, Vishesh
   Mittal, Sparsh
   Hassan, Neelofar
   Singhal, Rekha
   Chatterjee, Urbi
TI VADF: Versatile Approximate Data Formats for Energy-Efficient Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; approximate data formats; soft-error resilience
AB Approximate computing (AC) techniques provide overall performance gains in terms of power and energy savings at the cost of minor loss in application accuracy. For this reason, AC has emerged as a viable method for efficiently supporting several compute-intensive applications, e.g., machine learning, deep learning, and image processing, that can tolerate bounded errors in computations. However, most prior techniques do not consider the possibility of soft errors or malicious bit-flips in AC systems. These errors may interact with approximation-introduced errors in unforeseen ways, leading to disastrous consequences, such as the failure of computing systems. A recent research effort, FTApprox (DATE'21) proposes an error-resilient approximate data format. FTApprox stores two blocks, starting from the one containing the most significant valid (MSV) bit. It also stores location of the MSV block and protects them using error-correcting bits (ECBs). However, FTApprox has crucial limitations such as lack of flexibility, redundantly storing zeros in the MSV, etc.
   In this paper, we propose a novel storage format named Versatile Approximate Data Format (VADF) for storing approximate integer numbers while providing resilience to soft errors. VADF prescribes rules for storing, for example, a 32-bit number in either 8-bit, 12-bit or 16-bit numbers. VADF identifies the MSV bit and stores a certain number of bits following the MSV bit. It also stores the location of the MSV bit and protects it by ECBs. VADF does not explicitly store the MSB bit itself and this prevents VADF from accruing significant errors. VADF incurs lower error than both truncation methodologies and FTApprox. We further evaluate five image-processing and machine-learning applications and confirm that VADF provides higher application quality than FTApprox in the presence and absence of soft errors. Finally, VADF allows the use of narrow arithmetic units. For example, instead of using a 32-bit multiplier/adder, one can first use VADF (or FTApprox) to compress the data and then use a 8-bit multiplier/adder. Through this approach, VADF facilitates 95.97% and 79.3% energy savings in multiplication and addition, respectively. However, the subsequent reconversion of the 8-bit output data to 32-bit data using Inv-VADF(16,3,32) diminishes the energy savings by 9.6% for addition and 0.56% for multiplication operation, respectively. The code is available at https://github. com/CandleLabAI/VADF-ApproximateDataFormat-TECS.
C1 [Mishra, Vishesh; Hassan, Neelofar; Chatterjee, Urbi] Indian Inst Technol, Kanpur 208016, Uttar Pradesh, India.
   [Mittal, Sparsh] Indian Inst Technol, Roorkee 247667, Uttar Pradesh, India.
   [Singhal, Rekha] TCS Res, Mumbai 400607, Maharashtra, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kanpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Roorkee
RP Mittal, S (corresponding author), Indian Inst Technol, Roorkee 247667, Uttar Pradesh, India.
EM vishesh@cse.iitk.ac.in; sparsh.mittal@ece.iitr.ac.in;
   neelofar@cse.iitk.ac.in; rekha.singhal@tcs.com; urbic@cse.iitk.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mishra, Vishesh/0000-0001-6867-4587; Hassan,
   Neelofar/0009-0004-5788-0819; chatterjee, urbi/0000-0002-4631-2208;
   Singhal, Rekha/0000-0002-3712-1784; Mittal, Sparsh/0000-0002-2908-993X
FU Science and Engineering Research Board (SERB) of India
   [CRG/2022/003821]; C3i (cybersecurity and cybersecurity for
   Cyber-Physical Systems) Innovation Hub, IIT Kanpur
FX Support for this work was provided by Science and Engineering Research
   Board (SERB) of India, under the project CRG/2022/003821 and by C3i
   (cybersecurity and cybersecurity for Cyber-Physical Systems) Innovation
   Hub, IIT Kanpur.
CR Agrawal A, 2019, P S COMP ARITHM, P92, DOI 10.1109/ARITH.2019.00023
   [Anonymous], 2020, Cisco annual Internet report (2018-2023) white paper
   Antoulas AC, 2005, ANNU REV CONTROL, V29, P181, DOI 10.1016/j.arcontrol.2005.08.002
   Bhattacharjya Rajat, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P139, DOI 10.1145/3386263.3406928
   Cao ZK, 2016, SPRINGERPLUS, V5, DOI 10.1186/s40064-016-1818-0
   Damsgaard Hans Jakob, 2023, Comput. Surveys, V55, P1
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Gao MZ, 2017, ASIA S PACIF DES AUT, P390, DOI 10.1109/ASPDAC.2017.7858354
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Hore Alain, 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P2366, DOI 10.1109/ICPR.2010.579
   Knudsen Jesper, 2008, NANGATE 45NM OPEN CE
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mrazek V, 2017, DES AUT TEST EUROPE, P258, DOI 10.23919/DATE.2017.7926993
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Pandey D, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401266
   Sun Xiao, 2019, ADV NEUR IN, V32, P4900
   Vijayan A, 2018, IEEE T COMPUT AID D, V37, P499, DOI 10.1109/TCAD.2017.2706558
   Wang Y, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1548, DOI 10.23919/DATE51398.2021.9474125
   Xu WB, 2018, IEEE T VLSI SYST, V26, P1112, DOI 10.1109/TVLSI.2018.2803081
   Zendegani R, 2017, IEEE T VLSI SYST, V25, P393, DOI 10.1109/TVLSI.2016.2587696
NR 21
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 111
DI 10.1145/3609106
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300014
DA 2024-07-18
ER

PT J
AU Sorrentino, G
   Venere, M
   Conficconi, D
   D'Arnese, E
   Santambrogio, MD
AF Sorrentino, Giuseppe
   Venere, Marco
   Conficconi, Davide
   D'Arnese, Eleonora
   Santambrogio, Marco Domenico
TI Hephaestus: Codesigning and Automating 3D Image Registration on
   Reconfigurable Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE 3D image registration; design automation; FPGA
AB Healthcare is a pivotal research field, and medical imaging is crucial in many applications. Therefore finding newarchitectural and algorithmic solutionswould benefit highly repetitive image processing procedures. One of the most complex tasks in this sense is image registration, which finds the optimal geometric alignment among 3D image stacks and is widely employed in healthcare and robotics. Given the high computational demand of such a procedure, hardware accelerators are promising real-time and energy-efficient solutions, but they are complex to design and integrate within software pipelines. Therefore, this work presents an automation framework called Hephaestus that generates efficient 3D image registration pipelines combined with reconfigurable accelerators. Moreover, to alleviate the burden from the software, we codesign softwareprogrammable accelerators that can adapt at run-time to the image volume dimensions. Hephaestus features a cross-platform abstraction layer that enables transparently high-performance and embedded systems deployment. However, given the computational complexity of 3D image registration, the embedded devices become a relevant and complex setting being constrained in memory; thus, they require further attention and tailoring of the accelerators and registration application to reach satisfactory results. Therefore, with Hephaestus, we also propose an approximation mechanism that enables such devices to perform the 3D image registration and even achieve, in some cases, the accuracy of the high-performance ones. Overall, Hephaestus demonstrates 1.85x of maximum speedup, 2.35x of efficiency improvement with respect to the State of the Art, a maximum speedup of 2.51x and 2.76x efficiency improvements against our software, while attaining state-of-the-art accuracy on 3D registrations.
C1 [Sorrentino, Giuseppe; Venere, Marco; Conficconi, Davide; D'Arnese, Eleonora; Santambrogio, Marco Domenico] Politecn Milan, Milan, Italy.
C3 Polytechnic University of Milan
RP Sorrentino, G (corresponding author), Politecn Milan, Milan, Italy.
EM giuseppe.sorrentino@mail.polimi.it; marco.venere@mail.polimi.it;
   davide.conficconi@polimi.it; eleonora.darnese@polimi.it;
   marco.santambrogio@polimi.it
RI Venere, Marco/IZE-1763-2023
OI Venere, Marco/0009-0002-8991-1443; Sorrentino,
   Giuseppe/0009-0009-3025-8620; D'Arnese, Eleonora/0000-0002-6967-5079;
   Conficconi, Davide/0000-0002-5834-0812
CR AMD-Xilinx, 2021, PYNQ: Python for Productivity v2.7
   Bhosale P, 2018, PROC SPIE, V10574, DOI 10.1117/12.2293098
   BROWN LG, 1992, COMPUT SURV, V24, P325, DOI 10.1145/146370.146374
   Chakraborty A, 2020, 2020 SIXTH INTERNATIONAL CONFERENCE ON BIO SIGNALS, IMAGES, AND INSTRUMENTATION (ICBSII), DOI 10.1109/icbsii49132.2020.9167539
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   Clark K, 2013, J DIGIT IMAGING, V26, P1045, DOI 10.1007/s10278-013-9622-7
   Conficconi Davide, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P251, DOI 10.1145/3431920.3439291
   D'Arnese E, 2023, IEEE T PARALL DISTR, V34, P291, DOI 10.1109/TPDS.2022.3218898
   D'Arnese E, 2021, 2021 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (IEEE BIOCAS 2021), DOI 10.1109/BIOCAS49922.2021.9645026
   Dandekar O, 2007, IEEE T BIOMED CIRC S, V1, P116, DOI 10.1109/TBCAS.2007.909023
   DArnese Eleonora, 2022, Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von Neumann, P435
   Del Sozzo E, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3532989
   Flusser J., 2016, 2D and 3D image analysis by moments, P1, DOI 10.1002/9781119039402
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Hatamizadeh A, 2022, IEEE WINT CONF APPL, P1748, DOI 10.1109/WACV51458.2022.00181
   Hati International, 2019, The Massive Interest of Non -Healthcare Companies in the Healthcare Industry
   Ikeda K, 2014, IEEE J BIOMED HEALTH, V18, P956, DOI 10.1109/JBHI.2014.2310745
   Inc MathWorks, 1994, Image Processing Toolbox
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Lowekamp BC, 2013, FRONT NEUROINFORM, V7, DOI 10.3389/fninf.2013.00045
   Narkhede MV, 2022, ARTIF INTELL REV, V55, P291, DOI 10.1007/s10462-021-10033-z
   National Cancer Institute Clinical Proteomic Tumor Analysis Consortium (CPTAC), 2018, TCIA, V12
   Paszke A, 2019, ADV NEUR IN, V32
   Riba E, 2020, IEEE WINT CONF APPL, P3663, DOI 10.1109/WACV45572.2020.9093363
   Salcudean SE, 2022, P IEEE, V110, P951, DOI 10.1109/JPROC.2022.3162840
   Shams R, 2010, COMPUT METH PROG BIO, V99, P133, DOI 10.1016/j.cmpb.2009.11.004
   Shams R, 2010, IEEE SIGNAL PROC MAG, V27, P50, DOI 10.1109/MSP.2009.935387
   Stratakos I, 2019, INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), P92, DOI 10.1145/3312614.3312636
   Tang YC, 2022, PROC CVPR IEEE, P20698, DOI 10.1109/CVPR52688.2022.02007
   Tessier R, 2015, P IEEE, V103, P332, DOI 10.1109/JPROC.2014.2386883
   Zitová B, 2003, IMAGE VISION COMPUT, V21, P977, DOI 10.1016/S0262-8856(03)00137-9
NR 31
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607928
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300037
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Vali, K
   Vafi, A
   Kasap, B
   Ghiasi, S
AF Vali, Kourosh
   Vafi, Ata
   Kasap, Begum
   Ghiasi, Soheil
TI BASS: Safe Deep Tissue Optical Sensing forWearable Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Medical cyber-physical systems; design space exploration;
   multi-objective optimization; wearable embedded systems; deep tissue
   optical sensing; internet of medical things
ID SATURATION
AB In wearable optical sensing applications whose target tissue is not superficial, such as deep tissue oximetry, the task of embedded system design has to strike a balance between two competing factors. On one hand, the sensing task is assisted by increasing the radiated energy into the body, which in turn, improves the signalto-noise ratio (SNR) of the deep tissue at the sensor. On the other hand, patient safety consideration imposes a constraint on the amount of radiated energy into the body. In this paper, we study the trade-offs between the two factors by exploring the design space of the light source activation pulse. Furthermore, we propose BASS, an algorithm that leverages the activation pulse design space exploration, which further optimizes deep tissue SNR via spectral averaging, while ensuring the radiated energy into the body meets a safe upper bound. The effectiveness of the proposed technique is demonstrated via analytical derivations, simulations, and in vivo measurements in both pregnant sheep models and human subjects.
C1 [Vali, Kourosh; Vafi, Ata; Kasap, Begum; Ghiasi, Soheil] Univ Calif Davis, Elect & Comp Engn Dept, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Vali, K (corresponding author), Univ Calif Davis, Elect & Comp Engn Dept, Davis, CA 95616 USA.
EM kvali@ucdavis.edu; avafi@ucdavis.edu; bkasap@ucdavis.edu;
   ghiasi@ucdavis.edu
OI Vali, Kourosh/0000-0002-7165-6715; Kasap, Begum/0000-0001-5894-2883;
   Ghiasi, Soheil/0000-0002-1036-791X; Vafi, Ata/0000-0002-4540-1129
FU National Science Foundation (NSF) [IIS-1838939, CCF-1934568]; National
   Institutes of Health (NIH) [5R21HD097467]; National Center for
   Interventional Biophotonic Technologies (NCIBT) through NIH
   [1P41EB032840]
FX This work was supported in part by the National Science Foundation
   (NSF), under Grants IIS-1838939 and CCF-1934568, the National Institutes
   of Health (NIH), under Grant 5R21HD097467, and the National Center for
   Interventional Biophotonic Technologies (NCIBT) through NIH under Grant
   1P41EB032840.
CR Beer A., 1852, ANN PHYS CHEM LPZ, V86, P78, DOI [DOI 10.1002/ANDP.18521620505, 10.1002/andp.18521620505]
   Beng Kok, 2011, Application of Adaptive Noise Cancellation in Transabdominal Fetal Heart Rate Detection Using Photoplethysmography
   Böttrich M, 2020, IEEE ENG MED BIO, P1, DOI 10.1109/EMBC44109.2020.9176692
   Böttrich M, 2019, IEEE ENG MED BIO, P15, DOI [10.1109/EMBC.2019.8856292, 10.1109/embc.2019.8856292]
   Fong Daniel, 2017, 2017 IEEE 19th International Conference on e-Health Networking, Applications and Services (Healthcom), P1, DOI 10.1109/HealthCom.2017.8210799
   Fong D. D., 2018, Smart Health, V9, P23, DOI DOI 10.1016/J.SMHL.2018.07.011
   Fong DD, 2021, IEEE T BIO-MED ENG, V68, P256, DOI 10.1109/TBME.2020.3000977
   Fong DD, 2020, ACM IEEE INT CONF CY, P119, DOI 10.1109/ICCPS48487.2020.00019
   Fong DD, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358207
   Glaros Konstantinos N, 2011, Ph.D. Dissertation, DOI [10.25560/9480, DOI 10.25560/9480]
   Hobbs PCD, 2009, Building Electro-Optical Systems: Making It All Work
   International Electrotechnical Commission, 2011, IEC 60601-2-57: Medical electrical equipment-part 2-57: Particular requirements for the basic safety and essential performance of non-laser light source equipment intended for therapeutic, diagnostic, monitoring and cosmetic/aesthetic use
   Jacques SL, 2013, PHYS MED BIOL, V58, pR37, DOI 10.1088/0031-9155/58/11/R37
   Jakubowski DB, 2004, J BIOMED OPT, V9, P230, DOI 10.1117/1.1629681
   Joarder Rishad, 2023, Smart Health (Amst), V28, DOI 10.1016/j.smhl.2023.100392
   Kalvey H, 2008, IEEE ENG MED BIO, P2285, DOI 10.1109/IEMBS.2008.4649653
   Kasap B., 2023, AM J OBSTET GYNECOL, V228, pS100, DOI DOI 10.1016/J.AJOG.2022.11.211
   Kasap B, 2023, IEEE T BIO-MED ENG, V70, P2193, DOI 10.1109/TBME.2023.3238736
   Kasap B, 2021, IEEE ENG MED BIO, P1072, DOI 10.1109/EMBC46164.2021.9630946
   Lathi BP, 1998, Modern digital and analog communication systems, Vthird
   Liu Shing-Jiuan, 2021, Optical Diagnostics and Sensing XXI: Toward Point of Care Diagnostics, V11651, DOI [10.1117/12.2578810, DOI 10.1117/12.2578810]
   Liu YH, 2022, ADV MATER TECHNOL-US, V7, DOI 10.1002/admt.202200468
   Mannheimer PD, 1997, IEEE T BIO-MED ENG, V44, P148, DOI 10.1109/10.554761
   Niwayama M, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21165573
   Oppenheim A. V., 1999, DISCRETE TIME SIGNAL, DOI DOI 10.1049/EP.1977.0078
   Pisa S, 2016, IEEE AERO EL SYS MAG, V31, P64, DOI 10.1109/MAES.2016.140167
   ROMPELMAN O, 1986, J BIOMED ENG, V8, P24, DOI 10.1016/0141-5425(86)90026-9
   Sonmezoglu S, 2021, NAT BIOTECHNOL, V39, P855, DOI 10.1038/s41587-021-00866-y
   Tavakoli M, 2010, IEEE T BIOMED CIRC S, V4, P27, DOI 10.1109/TBCAS.2009.2033035
   Vafi A, 2023, PROCEEDINGS OF THE 2023 ACM/IEEE 14TH INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, WITH CPS-IOTWEEK 2023, P34, DOI 10.1145/3576841.3585932
   Vali K, 2021, IEEE ENG MED BIO, P1100, DOI 10.1109/EMBC46164.2021.9629515
   Vali K, 2021, AM J OBSTET GYNECOL, V224, pS604
   Vondran DJ, 2011, MICROWAVE J, P62
   Wang L.V., 2007, Biomedical Optics: Principles and Imaging
   ZADEH LA, 1963, IEEE T AUTOMAT CONTR, VAC 8, P59, DOI 10.1109/TAC.1963.1105511
   Zourabian A, 2000, J BIOMED OPT, V5, P391, DOI 10.1117/1.1289359
NR 36
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607916
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300025
PM 38264154
OA Green Accepted, Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Yin, J
   Verhelst, M
AF Yin, Jun
   Verhelst, Marian
TI CNN-based Robust Sound Source Localization with SRP-PHAT for the Extreme
   Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Sound source localization; SRP-PHAT; deep neural network; hardware
   efficiency
ID ACOUSTIC SOURCE LOCALIZATION; OF-ARRIVAL ESTIMATION; NOISY; MICROPHONES;
   LOCATION
AB Robust sound source localization for environments with noise and reverberation are increasingly exploiting deep neural networks fed with various acoustic features. Yet, state-of-the-art research mainly focuses on optimizing algorithmic accuracy, resulting in huge models preventing edge-device deployment. The edge, however, urges for real-time low-footprint acoustic reasoning for applications such as hearing aids and robot interactions. Hence, we set off from a robust CNN-based model using SRP-PHAT features, Cross3D [16], to pursue an efficient yet compact model architecture for the extreme edge. For both the SRP feature representation and neural network, we propose respectively our scalable LC-SRP-Edge and Cross3D-Edge algorithms which are optimized towards lower hardware overhead. LC-SRP-Edge halves the complexity and on-chip memory overhead for the sinc interpolation compared to the original LC-SRP [19]. Over multiple SRP resolution cases, Cross3D-Edge saves 10.32%similar to 73.71% computational complexity and 59.77%similar to 94.66% neural network weights against the Cross3D baseline. In terms of the accuracy-efficiency tradeoff, the most balanced version (EM) requires only 127.1MFLOPS computation, 3.71MByte/s bandwidth, and 0.821 MByte on-chip memory in total, while still retaining competitiveness in state-of-the-art accuracy comparisons. It achieves 8.59ms/frame end-to-end latency on a Rasberry Pi 4B, which is 7.26x faster than the corresponding baseline.
C1 [Yin, Jun; Verhelst, Marian] Katholieke Univ Leuven, ESAT MICAS, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium.
C3 KU Leuven
RP Yin, J (corresponding author), Katholieke Univ Leuven, ESAT MICAS, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium.
EM jun.yin@esat.kuleuven.be; marian.verhelst@esat.kuleuven.be
RI Verhelst, Marian/E-5739-2011
OI Verhelst, Marian/0000-0003-3495-9263
FU European Union's Horizon 2020 research and innovation programme under
   the Marie Sklodowska-Curie grant [956962]; Marie Curie Actions (MSCA)
   [956962] Funding Source: Marie Curie Actions (MSCA)
FX This project has received funding from the European Union's Horizon 2020
   research and innovation programme under the Marie Sklodowska-Curie grant
   agreement No. [956962].
CR Adavanne S, 2019, IEEE J-STSP, V13, P34, DOI 10.1109/JSTSP.2018.2885636
   Adavanne S, 2018, EUR SIGNAL PR CONF, P1462, DOI 10.23919/EUSIPCO.2018.8553182
   Adavanne Sharath, 2019, WORKSHOP DETECTION C
   ALLEN JB, 1979, J ACOUST SOC AM, V65, P943, DOI 10.1121/1.382599
   Chakrabarty S, 2017, Arxiv, DOI [arXiv:1712.04276, 10.48550/arXiv.1712.04276, DOI 10.48550/ARXIV.1712.04276]
   Chakrabarty S, 2017, IEEE WORK APPL SIG, P136, DOI 10.1109/WASPAA.2017.8170010
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chiariotti P, 2019, MECH SYST SIGNAL PR, V120, P422, DOI 10.1016/j.ymssp.2018.09.019
   Cho K., 2014, PROCS C EMPIRICAL ME, P1724, DOI DOI 10.3115/V1/D14-1179
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Comanducci L, 2020, IEEE-ACM T AUDIO SPE, V28, P2238, DOI 10.1109/TASLP.2020.3011256
   Dávila-Chacón J, 2019, IEEE T NEUR NET LEAR, V30, P138, DOI 10.1109/TNNLS.2018.2830119
   Diaz-Guerra D, 2021, IEEE-ACM T AUDIO SPE, V29, P300, DOI 10.1109/TASLP.2020.3040031
   Diaz-Guerra D, 2021, MULTIMED TOOLS APPL, V80, P5653, DOI 10.1007/s11042-020-09905-3
   Diaz-Guerra David, 2020, CROSS3D CODEBASE
   DiBiase JH, 2001, DIGITAL SIGNAL PROC, P157
   Dietzen T, 2021, IEEE WORK APPL SIG, P206, DOI 10.1109/WASPAA52581.2021.9632774
   Dmochowski JP, 2007, IEEE T AUDIO SPEECH, V15, P2510, DOI 10.1109/TASL.2007.906694
   Do H, 2007, INT CONF ACOUST SPEE, P121
   Evers C, 2020, IEEE-ACM T AUDIO SPE, V28, P1620, DOI 10.1109/TASLP.2020.2990485
   Gao Y, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P885, DOI 10.1109/ICASSP39728.2021.9413473
   Grumiaux PA, 2022, J ACOUST SOC AM, V152, P107, DOI 10.1121/10.0011809
   Grumiaux PA, 2021, EUR SIGNAL PR CONF, P231, DOI 10.23919/EUSIPCO54536.2021.9616124
   Guirguis K, 2021, EUR SIGNAL PR CONF, P16, DOI 10.23919/Eusipco47968.2020.9287716
   He KM, 2015, IEEE I CONF COMP VIS, P1026, DOI 10.1109/ICCV.2015.123
   Hirvonen T., 2015, AUDIO ENG SOC CONVEN, P138
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hoshiba K, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17112535
   Huang YK, 2020, 2020 IEEE 3RD INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND SIGNAL PROCESSING (ICICSP 2020), P26, DOI [10.1109/icicsp50920.2020.9232117, 10.1109/ICICSP50920.2020.9232117]
   Jarrett DP, 2017, SPRINGER TOP SIGN PR, V9, P1, DOI 10.1007/978-3-319-42211-4
   Jee Wen Jie, 2019, TECHNICAL REPORT
   Kapka S., 2019, arXiv
   Kim Y., 2011, Progress In Electromagnetics Research B, V27, P127
   Kingma D. P., 2014, arXiv
   KNAPP CH, 1976, IEEE T ACOUST SPEECH, V24, P320, DOI 10.1109/TASSP.1976.1162830
   Kong QQ, 2019, Arxiv, DOI arXiv:1904.03476
   Kundu T, 2014, ULTRASONICS, V54, P25, DOI 10.1016/j.ultras.2013.06.009
   Kundu T, 2012, ULTRASONICS, V52, P740, DOI 10.1016/j.ultras.2012.01.017
   Le Moing Guillaume, 2019, P 2019 IEEE 21 INT W, P1
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li QL, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P2616, DOI 10.1109/ICASSP.2018.8461386
   Lima MVS, 2015, IEEE SIGNAL PROC LET, V22, P1098, DOI 10.1109/LSP.2014.2385864
   Loshchilov I, 2019, Arxiv, DOI arXiv:1711.05101
   Makino S, 2018, SIGNALS COMMUN TECHN, P1, DOI 10.1007/978-3-319-73031-8
   Vera-Diaz JM, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18103418
   Marks R. J. I., 2012, Introduction to Shannon sampling and interpolation theory
   McFee B., 2015, P 14 PYTH SCI C, P18, DOI [DOI 10.25080/MAJORA-7B98E3ED-003, 10.25080/Majora-7b98e3ed-003]
   Minotto VP, 2013, INT J HIGH PERFORM C, V27, P291, DOI 10.1177/1094342012452166
   Naranjo-Alcazar J, 2021, Arxiv, DOI arXiv:2006.14436
   Niu HQ, 2017, J ACOUST SOC AM, V142, P1176, DOI 10.1121/1.5000165
   Noh Kyoungjin, 2019, 3 STAGE APPROACH SOU
   Panayotov V, 2015, INT CONF ACOUST SPEE, P5206, DOI 10.1109/ICASSP.2015.7178964
   Perotin L, 2018, INT WORKSH ACOUSTIC, P241, DOI 10.1109/IWAENC.2018.8521403
   Pertilä P, 2017, INT CONF ACOUST SPEE, P6125, DOI 10.1109/ICASSP.2017.7953333
   Politis A, 2020, Arxiv, DOI arXiv:2006.01919
   Poschadel N, 2021, EUR SIGNAL PR CONF, P211, DOI 10.23919/EUSIPCO54536.2021.9616204
   Pujol H., 2019, P 23 INT C AC
   Pujol H, 2021, J ACOUST SOC AM, V149, P4248, DOI 10.1121/10.0005046
   Rascon C, 2017, ROBOT AUTON SYST, V96, P184, DOI 10.1016/j.robot.2017.07.011
   Rickard S, 2002, INT CONF ACOUST SPEE, P529
   Roden Reinhild, 2015, SOUND SOURCE LOCALIZ
   ROY R, 1989, IEEE T ACOUST SPEECH, V37, P984, DOI 10.1109/29.32276
   Salvati D, 2018, IEEE TETCI, V2, P103, DOI 10.1109/TETCI.2017.2775237
   Sawada H, 2003, SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 2, PROCEEDINGS, P411, DOI 10.1109/ISSPA.2003.1224901
   SCHMIDT RO, 1986, IEEE T ANTENN PROPAG, V34, P276, DOI 10.1109/TAP.1986.1143830
   Schymura Christopher, 2021, PILOT INTRO TRANSFOR
   Shimada K, 2020, Arxiv, DOI arXiv:2006.12014
   Shimada K, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P915, DOI 10.1109/ICASSP39728.2021.9413609
   Sivasankaran S, 2018, INTERSPEECH, P2703, DOI 10.21437/Interspeech.2018-1526
   Subramanian AS, 2022, COMPUT SPEECH LANG, V75, DOI 10.1016/j.csl.2022.101360
   Suvorov D, 2018, Arxiv, DOI arXiv:1808.06429
   Tervo Sakari, 2008, P 11 INT WORKSHOP AC, P14
   Thuillier E, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P6797, DOI 10.1109/ICASSP.2018.8462315
   Trifa Vlad M., 2007, 16th IEEE International Conference on Robot and Human Interactive Communication, P393
   Tsuzuki H, 2013, IEICE T INF SYST, VE96D, P2257, DOI 10.1587/transinf.E96.D.2257
   Van den Bogaert T, 2011, INT J AUDIOL, V50, P164, DOI 10.3109/14992027.2010.537376
   Varanasi V, 2020, IEEE-ACM T AUDIO SPE, V28, P1248, DOI 10.1109/TASLP.2020.2984852
   Varzandeh R, 2020, INT CONF ACOUST SPEE, P566, DOI [10.1109/icassp40776.2020.9054754, 10.1109/ICASSP40776.2020.9054754]
   Vaswani A, 2017, ADV NEUR IN, V30
   Vecchiotti P, 2018, EUR SIGNAL PR CONF, P1567, DOI 10.23919/EUSIPCO.2018.8553461
   Wang Q., 2020, Tech rep, detection and classification of acoustic scenes and events 2020
   Wang Q, 2021, Arxiv, DOI arXiv:2101.02919
   Wang ZQ, 2019, IEEE-ACM T AUDIO SPE, V27, P178, DOI 10.1109/TASLP.2018.2876169
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Wu YF, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P4680, DOI 10.1109/ICASSP39728.2021.9415109
   Xenaki A, 2018, J ACOUST SOC AM, V143, P3912, DOI 10.1121/1.5042222
   Xiao X, 2015, INT CONF ACOUST SPEE, P2814, DOI 10.1109/ICASSP.2015.7178484
   Xu B, 2013, IEEE T PARALL DISTR, V24, P1567, DOI 10.1109/TPDS.2012.248
   Yalta N, 2017, J ROBOT MECHATRON, V29, P37, DOI 10.20965/jrm.2017.p0037
   Yasuda M, 2020, INT CONF ACOUST SPEE, P651, DOI [10.1109/ICASSP40776.2020.9054462, 10.1109/icassp40776.2020.9054462]
   Youssef K, 2013, IEEE INT C INT ROBOT, P2927, DOI 10.1109/IROS.2013.6696771
   Zhang WY, 2019, INTERSPEECH, P2703, DOI 10.21437/Interspeech.2019-3158
NR 92
TC 0
Z9 0
U1 3
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 55
DI 10.1145/3586996
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400016
DA 2024-07-18
ER

PT J
AU Monniaux, D
   Six, C
AF Monniaux, David
   Six, Cyril
TI Formally Verified Loop-Invariant Code Motion and Assorted Optimizations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verified compilation; common subexpression elimination; CompCert
AB We present an approach for implementing a formally certified loop-invariant code motion optimization by composing an unrolling pass and a formally certified yet efficient global subexpression elimination. This approach is lightweight: each pass comes with a simple and independent proof of correctness. Experiments show the approach significantly narrows the performance gap between the CompCert certified compiler and state-of-the-art optimizing compilers. Our static analysis employs an efficient yet verified hashed set structure, resulting in the fast compilation.
C1 [Monniaux, David; Six, Cyril] Univ Grenoble Alpes, CNRS, Grenoble INP, 700 Ave Cent, F-38401 St Martin Dheres, France.
   [Six, Cyril] Kalray SA, 180 Ave Europe, F-38330 Montbonnot St Martin, France.
C3 Centre National de la Recherche Scientifique (CNRS); Communaute
   Universite Grenoble Alpes; Universite Grenoble Alpes (UGA); Institut
   National Polytechnique de Grenoble
RP Monniaux, D (corresponding author), Univ Grenoble Alpes, CNRS, Grenoble INP, 700 Ave Cent, F-38401 St Martin Dheres, France.
EM David.Monniaux@univ-grenoble-alpes.fr; Cyril.Six@kalray.eu
CR [Anonymous], 98992018 ISOIEC
   [Anonymous], 1978, ANALYSE SEMANTIQUE P
   Barthe G, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2579080
   Bourke T, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371112
   Braibant T, 2014, J AUTOM REASONING, V53, P271, DOI 10.1007/s10817-014-9306-0
   Demange D, 2015, LECT NOTES COMPUT SC, V9031, P233, DOI 10.1007/978-3-662-46663-6_12
   Falk H., 2016, 16 INT WORKSHOP WORS
   Franca Ricardo Bedin, 2012, P EMBEDDED REAL TIME
   Franca RicardoBedin., 2011, Bringing Theory to Practice: Predictability and Performance in Embedded Systems, volume 18 of OpenAccess Series in Informatics (OASIcs), P59, DOI DOI 10.4230/OASICS.PPES.2011.59
   KASTNER D, 2018, ERTS2 2018 9 EUR C E, P1
   Kildall G. A., 1973, Conference Record of ACM Symposium on Principles of Programming Languages, P194
   Leroy X, 2009, J AUTOM REASONING, V43, P363, DOI 10.1007/s10817-009-9155-4
   Leroy X, 2009, COMMUN ACM, V52, P107, DOI 10.1145/1538788.1538814
   Monniaux D, 2022, LECT NOTES COMPUT SC, V13240, P204, DOI 10.1007/978-3-030-99336-8_8
   Rastello F., 2016, SSA-based Compiler Design
   Sewell T, 2013, ACM SIGPLAN NOTICES, V48, P471, DOI 10.1145/2499370.2462183
   Six C, 2022, PROCEEDINGS OF THE 11TH ACM SIGPLAN INTERNATIONAL CONFERENCE ON CERTIFIED PROGRAMS AND PROOFS (CPP '22), P40, DOI 10.1145/3497775.3503679
   Six C, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3428197
   Tristan JB, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P316, DOI 10.1145/1542476.1542512
   Tristan Jean-Baptiste, 2009, Formal verification of translation validators
   Yang XJ, 2011, ACM SIGPLAN NOTICES, V46, P283, DOI 10.1145/1993316.1993532
NR 21
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3529507
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zou, Y
   Awad, A
   Lin, MJ
AF Zou, Yu
   Awad, Amro
   Lin, Mingjie
TI DirectNVM: Hardware-accelerated NVMe SSDs for High-performance Embedded
   Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NVMe; SSDs; FPGA; high-Throughput high-Performance computing
AB With data-intensive artificial intelligence (AI) and machine learning (ML) applications rapidly surging, modern high-performance embedded systems, with heterogeneous computing resources, critically demand low-latency and high-bandwidth data communication. As such, the newly emerging NVMe (Non-Volatile Memory Express) protocol, with parallel queuing, access prioritization, and optimized I/O arbitration, starts to be widely adopted as a de facto fast I/O communication interface. However, effectively leveraging the potential of modern NVMe storage proves to be nontrivial and demands fine-grained control, high processing concurrency, and application-specific optimization. Fortunately, modern FPGA devices, capable of efficient parallel processing and application-specific programmability, readily meet the underlying physical layer requirements of the NVMe protocol, therefore providing unprecedented opportunities to implementing a rich-featured NVMe middleware to benefit modern high-performance embedded computing.
   In this article, we present how to rethink existing accessing mechanisms of NVMe storage and devise innovative hardware-assisted solutions to accelerating NVMe data access performance for the high-performance embedded computing system. Our key idea is to exploit the massively parallel I/O queuing capability, provided by the NVMe storage system, through leveraging FPGAs' reconfigurability and native hardware computing power to operate transparently to the main processor. Specifically, our DirectNVM system aims at providing effective hardware constructs for facilitating high-performance and scalable userspace storage applications through (1) hardening all the essential NVMe driver functionalities, therefore avoiding expensive OS syscalls and enabling zero-copy data access from the application, (2) relying on hardware for the I/O communication control instead of relying on OS-level interrupts that can significantly reduce both total I/O latency and its variance, and (3) exposing cutting-edge and application-specific weighted-round-robin I/O traffic scheduling to the userspace.
   To validate our design methodology, we developed a complete DirectNVM system utilizing the Xilinx Zynq MPSoC architecture that incorporates a high-performance application processor (APU) equipped with DDR4 system memory and a hardened configurable PCIe Gen3 block in its programmable logic part. We then measured the storage bandwidth and I/O latency of both our DirectNVM system and a conventional OS-based system when executing the standard FLO benchmark suite [2]. Specifically, compared against the PetaLinux built-in kernel driver code running on a Zynq MPSoC, our DirectNVM has shown to achieve up to 18.4x higher throughput and up to 4.5x lower latency. To ensure the fairness of our performance comparison, we also measured our DirectNVM system against the Intel SPDK [26], a highly optimized userspace asynchronous NVMe I/O framework running on a X86 PC system. Our experiment results have shown that our DirectNVM, even running on a considerably less powerful embedded ARM processor than a full-scale AMD processor, achieved up to 2.2x higher throughput and 1.3x lower latency. Furthermore, by experimenting with a multi-threading test case, we have demonstrated that our DirectNVM's weighted-round-robin scheduling can significantly optimize the bandwidth allocation between latency-constraint frontend applications and other backend applications in real-time systems. Finally, we have developed a theoretical framework of performance modeling with classic queuing theory that can quantitatively define the relationship between a system's I/O performance and its I/O implementation.
C1 [Zou, Yu; Lin, Mingjie] Univ Cent Florida, Orlando, FL 32816 USA.
   [Awad, Amro] North Carolina State Univ, Raleigh, NC USA.
C3 State University System of Florida; University of Central Florida; North
   Carolina State University
RP Zou, Y (corresponding author), Univ Cent Florida, Orlando, FL 32816 USA.
EM yuzou@knights.ucf.edu; ajawad@ncsu.edu; mingjie.lin@ucf.edu
FU Defense Advanced Research Projects Agency (DARPA)
FX The views, opinions and/or findings expressed are those of the author
   and should not be interpreted as representing the official views or
   policies of the Department of Defense or the U.S. Government. This
   research was developed with funding from the Defense Advanced Research
   Projects Agency (DARPA).
CR Axboe Jens, 2020, Flexible I/O
   Axboe Jens, 2006, LINUX KERNEL 2 6 18
   Bjorling Matias., 2013, Proceedings of the 6th International Systems and Storage Conference. SYSTOR'13, V22, P1, DOI [10.1145/2485732.2485740, DOI 10.1145/2485732.2485740]
   Gugnani S, 2018, INT CONF UTIL CLOUD, P247, DOI 10.1109/UCC.2018.00033
   Hsu Jeremy, 2018, ITS TIME THINK CLOUD
   Intel, 2020, OPEN PROGRAMMABLE AC
   Intel, 2020, INTEL OPTANE PERSIST
   Intel, 2015, PERFORMANCE BENCHMAR
   Kang Y, 2013, IEEE S MASS STOR SYS
   Kim Hyeong-Jun, 2016, 8 USENIX WORKSH HOT, P41
   Lakatos L., 2013, Introduction to Queueing Systems with Telecommunication Applications, Vvol 388
   Le Moal Damien, 2017, P VAULT LIN STOR FIL
   Miemietz T, 2019, REAL TIM SYST SYMP P, P56, DOI 10.1109/RTSS46320.2019.00016
   Munir A, 2012, IEEE T PARALL DISTR, V23, P684, DOI 10.1109/TPDS.2011.214
   NVMe Express, 2017, NVME SPEC 1 3
   OpenPOWER Accelerator Work Group, 2020, CAPI STOR NETW AN PR
   Opsero Electronic Design, 2020, FPGA DRIV FMC
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Samsung, 2020, SAMSUNG 970 EVO PLUS
   Seo DW, 2014, ETRI J, V36, P608, DOI 10.4218/etrij.14.0113.0812
   Stratikopoulos A, 2018, I C FIELD PROG LOGIC, P170, DOI 10.1109/FPL.2018.00036
   Stratikopoulos Athanasios, 2019, THESIS U MANCHESTER
   Xilinx, 2019, XILINX
   Yang ZY, 2017, INT CONF CLOUD COMP, P154, DOI 10.1109/CloudCom.2017.14
   Yu Zou., 2020, DIRECTNVM
NR 25
TC 3
Z9 3
U1 1
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 9
DI 10.1145/3463911
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400004
DA 2024-07-18
ER

PT J
AU Korol, G
   Jordan, MG
   Rutzig, MB
   Beck, ACS
AF Korol, Guilherme
   Jordan, Michael Guilherme
   Rutzig, Mateus Beck
   Schneider Beck, Antonio Carlos
TI Synergistically Exploiting CNN Pruning and HLS Versioning for Adaptive
   Inference on Multi-FPGAs at the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Compilers, Architectures, and Synthesis for
   Embedded Systems (CASES)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE FPGA; CNN inference; pruning; High-Level Synthesis; Edge computing
AB FPGAs, because of their energy efficiency, reconfigurability, and easily tunable HLS designs, have been used to accelerate an increasing number of machine learning, especially CNN-based, applications. As a representative example, IoT Edge applications, which require low latency processing of resource-hungry CNNs, offload the inferences from resource-limited IoT end nodes to Edge servers featuring FPGAs. However, the everincreasing number of end nodes pressures these FPGA-based servers with new performance and adaptability challenges. While some works have exploited CNN optimizations to alleviate inferences' computation and memory burdens, others have exploited HLS to tune accelerators for statically defined optimization goals. However, these works have not tackled both CNN and HLS optimizations altogether; neither have they provided any adaptability at runtime, where the workload's characteristics are unpredictable. In this context, we propose a hybrid two-step approach that, first, creates new optimization opportunities at design-time through the automatic training of CNN model variants (obtained via pruning) and the automatic generation of versions of convolutional accelerators (obtained during HLS synthesis); and, second, synergistically exploits these created CNN and HLS optimization opportunities to deliver a fully dynamic Multi-FPGA system that adapts its resources in a fully automatic or user-configurable manner. We implement this two-step approach as the AdaServ Framework and show, through a smart video surveillance Edge application as a case study, that it adapts to the always-changing Edge conditions: AdaServ processes at least 3.37x more inferences (using the automatic approach) and is at least 6.68x more energy-efficient (user-configurable approach) than original convolutional accelerators and CNN Models (VGG-16 and AlexNet). We also show that AdaServ achieves better results than solutions dynamically changing only the CNN model or HLS version, highlighting the importance of exploring both; and that it is always better than the best statically chosen CNN model and HLS version, showing the need for dynamic adaptability.
C1 [Korol, Guilherme; Jordan, Michael Guilherme; Schneider Beck, Antonio Carlos] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
   [Rutzig, Mateus Beck] Univ Fed Santa Maria, Elect & Comp Dept, Santa Maria, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal de Santa
   Maria (UFSM)
RP Korol, G (corresponding author), Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
EM gskorol@inf.ufrgs.br; mgjordan@inf.ufrgs.br; mateus@inf.ufsm.br;
   caco@inf.ufrgs.br
FU CAPES - Brasil [001]; FAPERGS; CNPq
FX This study was financed in part by CAPES -Brasil -Finance Code 001,
   FAPERGS and CNPq.
CR [Anonymous], 2012, ADAPTABLE EMBEDDED S
   [Anonymous], 2016, DAC
   Baskin C, 2018, IEEE SYM PARA DISTR, P162, DOI 10.1109/IPDPSW.2018.00032
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Cartas A, 2019, PROCEEDINGS OF THE 2ND ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING (EDGESYS '19), P54, DOI 10.1145/3301418.3313946
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Choudhary T, 2020, ARTIF INTELL REV, V53, P5113, DOI 10.1007/s10462-020-09816-7
   Crankshaw D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P613
   Denil M., 2013, P 26 INT C NEUR INF, P2148
   Fang BY, 2020, 2020 IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2020), P84, DOI 10.1109/SEC50012.2020.00014
   Fang BY, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P115, DOI 10.1145/3241539.3241559
   Faraone J, 2018, I C FIELD PROG LOGIC, P97, DOI 10.1109/FPL.2018.00025
   Fujii T, 2017, LECT NOTES COMPUT SC, V10216, P268, DOI 10.1007/978-3-319-56258-2_23
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Griffin G., 2007, CALTECH 256 OBJECT C
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Han S, 2015, ADV NEUR IN, V28
   Hao C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317829
   Hauswald J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P27, DOI 10.1145/2749469.2749472
   Houben S, 2013, IEEE INT C INTELL TR, P7, DOI 10.1109/ITSC.2013.6728595
   Huynh-Thu Q, 2008, IEEE T BROADCAST, V54, P641, DOI 10.1109/TBC.2008.2001246
   Jayakodi NK, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3366636
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jiang S, 2020, IEEE INFOCOM SER, P1369, DOI [10.1109/INFOCOM41043.2020.9155435, 10.1109/infocom41043.2020.9155435]
   Jiang S, 2018, IEEE INFOCOM SER, P55, DOI 10.1109/INFOCOM.2018.8485850
   Jiang WW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358192
   Kang W, 2019, IEEE ACCESS, V7, P168048, DOI 10.1109/ACCESS.2019.2954546
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Li H., 2017, PRUNING FILTERS EFFI, DOI DOI 10.48550/ARXIV.1608.08710
   Li LZ, 2018, IEEE T IND INFORM, V14, P4665, DOI 10.1109/TII.2018.2842821
   Li LZ, 2017, IEEE COMMUN MAG, V55, P46, DOI 10.1109/MCOM.2017.1700168
   LiKamWa Robert., 2015, P 13 ANN INT C MOBIL, P213, DOI DOI 10.1145/2742647.2742663
   Pham NK, 2015, DES AUT TEST EUROPE, P157
   Nurvitadhi E, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P5, DOI 10.1145/3020078.3021740
   Ouyang WL, 2013, IEEE I CONF COMP VIS, P2056, DOI 10.1109/ICCV.2013.257
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Paszke A, 2019, ADV NEUR IN, V32
   Peres Tiago, 2019, Applied Reconfigurable Computing. 15th International Symposium, ARC 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11444), P402, DOI 10.1007/978-3-030-17227-5_28
   Posewsky T, 2018, LECT NOTES COMPUT SC, V10793, P311, DOI 10.1007/978-3-319-77610-1_23
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Ting HY, 2020, IEEE INT CONF ASAP, P197, DOI 10.1109/ASAP49362.2020.00040
   Xilinx Inc, 2020, HLS BAS DEEP NEUR NE
   Xilinx Inc, 2020, SMART WORLD VID AN R
   Xu Z., 2019, Proceedings of the 56th Annual Design Automation Conference 2019, P1
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P426, DOI 10.1145/2789168.2790123
NR 50
TC 7
Z9 7
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 59
DI 10.1145/3476990
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600010
DA 2024-07-18
ER

PT J
AU Ma, MY
   Stankovic, J
   Bartocci, E
   Feng, L
AF Ma, Meiyi
   Stankovic, John
   Bartocci, Ezio
   Feng, Lu
TI Predictive Monitoring with Logic-Calibrated Uncertainty for
   Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Predictive monitoring; uncertainty
ID TEMPORAL LOGIC
AB Predictive monitoring-making predictions about future states and monitoring if the predicted states satisfy requirements-offers a promising paradigm in supporting the decision making of Cyber-Physical Systems (CPS). Existing works of predictive monitoring mostly focus on monitoring individual predictions rather than sequential predictions. We develop a novel approach for monitoring sequential predictions generated from Bayesian Recurrent Neural Networks (RNNs) that can capture the inherent uncertainty in CPS, drawing on insights from our study of real-world CPS datasets. We propose a new logic named Signal Temporal Logic with Uncertainty (STL-U) to monitor a flowpipe containing an infinite set of uncertain sequences predicted by Bayesian RNNs. We define STL-U strong and weak satisfaction semantics based on whether all or some sequences contained in a flowpipe satisfy the requirement. We also develop methods to compute the range of confidence levels under which a flowpipe is guaranteed to strongly (weakly) satisfy an STL-U formula. Furthermore, we develop novel criteria that leverage STL-U monitoring results to calibrate the uncertainty estimation in Bayesian RNNs. Finally, we evaluate the proposed approach via experiments with real-world CPS datasets and a simulated smart city case study, which show very encouraging results of STL-U based predictive monitoring approach outperforming baselines.
C1 [Ma, Meiyi; Stankovic, John; Feng, Lu] Univ Virginia, 85 Engineers Way,POB 400740, Charlottesville, VA 22903 USA.
   [Bartocci, Ezio] TU Wien, Treitlstr 3, A-1040 Vienna, Austria.
C3 University of Virginia; Technische Universitat Wien
RP Ma, MY (corresponding author), Univ Virginia, 85 Engineers Way,POB 400740, Charlottesville, VA 22903 USA.
EM meiyi@virginia.edu; stankovic@virginia.edu; ezio.bartocci@tuwien.ac.at;
   lu.feng@virginia.edu
OI Bartocci, Ezio/0000-0002-8004-6601
FU National Science Foundation [CCF-1942836, CNS-1952096]; Austrian FFG
   [WWTF ICT19-018]; NRT Grant [1829004]
FX This work was supported in part by National Science Foundation grants
   CCF-1942836, CNS-1952096, NRT Grant 1829004 and by the Austrian
   FFG-funded IoT4CPS project and the WWTF ICT19-018 grant ProbInG at TU
   Wien.
CR [Anonymous], 2012, APPL STAT HDB TECHNI
   [Anonymous], 2011, RV. LNCS, DOI DOI 10.1007/978-3-642-29860-815
   [Anonymous], 2015, HSCC 15, DOI [10.1145/2728606.2728633, DOI 10.1145/2728606.2728633]
   Babaee R, 2019, LECT NOTES COMPUT SC, V11757, P111, DOI 10.1007/978-3-030-32079-9_7
   Babaee R, 2018, LECT NOTES COMPUT SC, V11237, P187, DOI 10.1007/978-3-030-03769-7_11
   Bartocci Ezio, 2018, Lectures on Runtime. Verification Introductory and Advanced Topics. LNCS 10457, P135, DOI 10.1007/978-3-319-75632-5_5
   Bartocci Ezio., 2012, INT C RUNTIME VERIFI, P168
   Behrisch M., 2011, P SIMUL 2011 3 INT C, P1
   Bortolussi L, 2019, LECT NOTES COMPUT SC, V11757, P129, DOI 10.1007/978-3-030-32079-9_8
   Bortolussi Luca, 2020, P 2 WORKSH ART INT F, V2785, P95
   Brent RP., 2013, ALGORITHMS MINIMIZAT
   Dang T, 2015, LECT NOTES COMPUT SC, V9109, P213, DOI 10.1007/978-3-319-19249-9_14
   Eisner C, 2003, LECT NOTES COMPUT SC, V2725, P27
   Gal Y, 2016, PR MACH LEARN RES, V48
   Gal Yarin, 2016, Uncertainty in deep learning
   Gal Yarin, 2017, PROC NEURIPS, P3581
   Graves Alex, 2011, ADV NEURAL INFORM PR, P2348, DOI DOI 10.5555/2986459.2986721
   He SN, 2020, WEB CONFERENCE 2020: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2020), P88, DOI 10.1145/3366423.3380097
   Hinton G. E., 1993, Proceeding of the Sixth Annual ACM Conference on Computational Learning Theory, P5, DOI 10.1145/168304.168306
   Jha S, 2018, J AUTOM REASONING, V60, P43, DOI 10.1007/s10817-017-9413-9
   Kalajdzic K, 2013, LECT NOTES COMPUT SC, V8174, P149, DOI 10.1007/978-3-642-40787-1_9
   Kay S. M., 1993, FUNDAMENTALS STAT SI
   Kendall A., 2017, Advances in Neural Information Processing Systems, V30, P5574
   Kong DJ, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2341
   Kyriakis P, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358231
   Li JW, 2017, MEMOCODE 2017: PROCEEDINGS OF THE 15TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, P6, DOI 10.1145/3127041.3127045
   Liang YX, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3428
   Liu LB, 2019, IEEE T INTELL TRANSP, V20, P3875, DOI 10.1109/TITS.2019.2915525
   Ma MY, 2020, ACM IEEE INT CONF CY, P51, DOI 10.1109/ICCPS48487.2020.00013
   Ma MY, 2018, ACM IEEE INT CONF CY, P55, DOI 10.1109/ICCPS.2018.00014
   Ma Meiyi, 2020, NEURIPS 2020
   MACKAY DJC, 1992, NEURAL COMPUT, V4, P448, DOI 10.1162/neco.1992.4.3.448
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Montaser Eslam, 2017, J Diabetes Sci Technol, V11, P1124, DOI 10.1177/1932296817736074
   NYC.gov, 2020, NEW YORK CIT OP DAT
   Pakdamanian Erfan, 2021, P 2021 CHI C HUM FAC, P1, DOI DOI 10.1145/3411764.3445563
   Qin X, 2020, LECT NOTES COMPUT SC, V12288, P178, DOI 10.1007/978-3-030-57628-8_11
   Roehm H, 2016, LECT NOTES COMPUT SC, V9938, P412, DOI 10.1007/978-3-319-46520-3_26
   Sadigh D, 2016, WORKSHOP ARE SKEPTIC
   Waga M, 2021, ACM IEEE INT CONF CY, P21, DOI 10.1145/3450267.3450531
   Walia BS, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P764, DOI 10.1145/3219819.3219913
   Xiao YJ, 2019, AAAI CONF ARTIF INTE, P7322
   Zhou I, 2020, IEEE INTERNET THINGS, V7, P6514, DOI 10.1109/JIOT.2020.2972936
   Zhu LX, 2017, INT CONF DAT MIN WOR, P103, DOI 10.1109/ICDMW.2017.19
NR 44
TC 8
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 101
DI 10.1145/3477032
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600052
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Parravicini, D
   Conficconi, D
   Del Sozzo, E
   Pilato, C
   Santambrogio, MD
AF Parravicini, Daniele
   Conficconi, Davide
   Del Sozzo, Emanuele
   Pilato, Christian
   Santambrogio, Marco D.
TI CICERO: A Domain-Specific Architecture for Efficient Regular Expression
   Matching
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Domain-specific architecture; regular expressions; non-deterministic
   automata; energy efficiency
ID PARALLEL
AB Regular Expression (RE) matching is a computational kernel used in several applications. Since RE complexity and data volumes are steadily increasing, hardware acceleration is gaining attention also for this problem. Existing approaches have limited flexibility as they require a different implementation for each RE. On the other hand, it is complex to map efficient RE representations like non-deterministic finite-state automata onto software-programmable engines or parallel architectures.
   In this work, we present CICERO, an end-to-end framework composed of a domain-specific architecture and a companion compilation framework for RE matching. Our solution is suitable for many applications, such as genomics/proteomics and natural language processing. CICERO aims at exploiting the intrinsic parallelism of non-deterministic representations of the REs. CICERO can trade-off accelerators' efficiency and processors' flexibility thanks to its programmable architecture and the compilation framework. We implemented CICERO prototypes on embedded FPGA achieving up to 28.6x and 20.8x more energy efficiency than embedded and mainstream processors, respectively. Since it is a programmable architecture, it can be implemented as a custom ASIC that is orders of magnitude more energy-efficient thanmainstream processors.
C1 [Parravicini, Daniele; Conficconi, Davide; Del Sozzo, Emanuele; Pilato, Christian; Santambrogio, Marco D.] Politecn Milan, Milan, Italy.
C3 Polytechnic University of Milan
RP Parravicini, D (corresponding author), Politecn Milan, Milan, Italy.
EM daniele.parravicini@mail.polimi.it; davide.conficconi@polimi.it;
   emanuele.delsozzo@polimi.it; christian.pilato@polimi.it;
   marco.santambrogio@polimi.it
RI Pilato, Christian/AAP-9414-2020
OI Pilato, Christian/0000-0001-9315-1788; Conficconi,
   Davide/0000-0002-5834-0812; Del Sozzo, Emanuele/0000-0003-3101-8118
CR Abbas M, 2018, I C FIELD PROG LOGIC, P360, DOI 10.1109/FPL.2018.00068
   [Anonymous], 2016, PYNQ PYTH PROD ZYNQ
   [Anonymous], 2008, INTRO AUTOMATA THEOR
   Asanovic Krste, 2006, The Landscape of Parallel Computing Research: A View from Berkeley
   Becchi M., 2008, INT C ARCHITECTURES, P50, DOI DOI 10.1145/1477942.1477950
   Becchi M., 2007, P ACM CONEXT C CONEX, P1
   Becher Andreas, 2018, P 14 INT WORKSH DAT, P1
   Bo C, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3314576
   Brown JD, 2011, IEEE MICRO, V31, P76, DOI 10.1109/MM.2011.3
   Chen J, 2014, 2014 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND COMMUNICATIONS (SCAC), P1, DOI 10.1109/SCAC.2014.7
   Comodi A, 2018, IEEE SYM PARA DISTR, P131, DOI 10.1109/IPDPSW.2018.00028
   Cox R., 2012, REGULAR EXPRESSION M
   Cox R., 2009, REGULAR EXPRESSION M
   Cox Russ, 2007, REGULAR EXPRESSION M
   Di Tucci L, 2018, IEEE SYM PARA DISTR, P214, DOI 10.1109/IPDPSW.2018.00041
   Dlugosch P, 2014, IEEE T PARALL DISTR, V25, P3088, DOI 10.1109/TPDS.2014.8
   Gogte V., 2016, 2016 49 ANN IEEEACM, P1
   Google, 2020, GOOGL RE2
   Hennessy J., 2018, Turing Award Lecture
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   István Z, 2016, ANN IEEE SYM FIELD P, P204, DOI [10.1109/FCCM.016.61, 10.1109/FCCM.2016.61]
   KNUTH DE, 1965, INFORM CONTROL, V8, P607, DOI 10.1016/S0019-9958(65)90426-2
   Mantovani P, 2016, DES AUT CON, DOI 10.1145/2897937.2897984
   Meiners ChadR., 2010, Proceedings of the 19th USENIX conference on Security, USENIX Security' 10, P8
   Nourian Marziyeh., 2017, Proceedings of the International Conference on Supercomputing, P1, DOI DOI 10.1145/3079079.3079100
   Pellerin David, 2017, AWS PUBLIC SECTOR SU
   Rahimi R, 2020, ANN IEEE SYM FIELD P, P138, DOI 10.1109/FCCM48280.2020.00027
   Roichman Alex, 2012, REGULAR EXPRESSION D
   Roy Indranil, 2015, THESIS GEORGIA I TEC
   Sadredini E, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P219, DOI 10.1145/3373376.3378459
   Sampietro D, 2018, IEEE INT CONF ASAP, P175
   Sidler D, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P403, DOI 10.1145/3035918.3035954
   Singapura Shreyas G., 2015, FPGA BASED ACCELERAT
   THOMPSON K, 1968, COMMUN ACM, V11, P419, DOI 10.1145/363347.363387
   van Lunteren J, 2012, IEEE INFOCOM SER, P1737, DOI 10.1109/INFCOM.2012.6195546
   Wadden J, 2018, I S WORKL CHAR PROC, P13, DOI 10.1109/IISWC.2018.8573482
   Wadden J, 2016, I S WORKL CHAR PROC, P105, DOI 10.1109/IISWC.2016.7581271
   Wang Ke., 2016, Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, P1
   Xie T, 2017, I C FIELD PROG LOGIC
   Yang J., 2016, PROC IEEE INT C COMM, P1
   Zhao ZP, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P1083
   Zhou KR, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P355, DOI 10.1109/BigData.2015.7363776
NR 42
TC 9
Z9 9
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 51
DI 10.1145/3476982
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sharif, U
   Mueller-Gritschneder, D
   Schlichtmann, U
AF Sharif, Uzair
   Mueller-Gritschneder, Daniel
   Schlichtmann, Ulf
TI REPAIR: Control Flow Protection based on Register Pairing Updates for
   SW-Implemented HW Fault Tolerance
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Soft errors; functional safety; embedded resilience; code generation
ID SOFT-ERROR-DETECTION; DESIGN
AB Safety-critical embedded systems may either use specialized hardware or rely on Software-Implemented Hardware Fault Tolerance (SIHFT) to meet soft error resilience requirements. SIHFT has the advantage that it can be used with low-cost, off-the-shelf components such as standard Micro-Controller Units. For this, SIHFT methods apply redundancy in software computation and special checker codes to detect transient errors, so called soft errors, that either corrupt the data flow or the control flow of the software and may lead to Silent Data Corruption (SDC). So far, this is done by applying separate SIHFT methods for the data and control flow protection, which leads to large overheads in computation time.
   This work in contrast presents REPAIR, a method that exploits the checks of the SIHFT data flowprotection to also detect control flowerrors aswell, thereby, yielding higher SDC resiliencewith less computational overhead. For this, the data flow protection methods entail duplicating the computation with subsequent checks placed strategically throughout the program. These checks assure that the two redundant computation paths, which work on two different parts of the register file, yield the same result. By updating the pairing between the registers used in the primary computation path and the registers in the duplicated computation path using the REPAIR method, these checks also fail with high coverage when a control flow error, which leads to an illegal jumps, occurs. Extensive RTL fault injection simulations are carried out to accurately quantify soft error resilience while evaluating Mibench programs along with an embedded case-study running on an OpenRISC processor. Our method performs slightly better on average in terms of soft error resilience compared to the best state-of-the-art method but requiring significantly lower overheads. These results show that REPAIR is a valuable addition to the set of known SIHFT methods.
C1 [Sharif, Uzair; Mueller-Gritschneder, Daniel; Schlichtmann, Ulf] Tech Univ Munich, Arcisstr 21, D-80333 Munich, Bayern, Germany.
C3 Technical University of Munich
RP Sharif, U (corresponding author), Tech Univ Munich, Arcisstr 21, D-80333 Munich, Bayern, Germany.
EM uzair.sharif@tum.de; daniel.mueller@tum.de; ulf.schlichtmann@tum.de
RI Mueller-Gritschneder, Daniel/L-1674-2017
OI Mueller-Gritschneder, Daniel/0000-0003-0903-631X
FU German Federal Ministry of Education and Research (BMBF) [01IS17032]
FX This work has been partially supported by the German Federal Ministry of
   Education and Research (BMBF) in the project SAFE4I under grant
   01IS17032.
CR Alkhalifa Z, 1999, IEEE T PARALL DISTR, V10, P627, DOI 10.1109/71.774911
   [Anonymous], 2006, SOFTWARE IMPLEMENTED, DOI DOI 10.1007/0-387-32937-4
   Bennett Adam, 2008, RECOMMENDED PRACTICE
   Bohman M, 2019, IEEE T NUCL SCI, V66, P223, DOI 10.1109/TNS.2018.2886094
   Chen ZZ, 2013, ACM SIGPLAN NOTICES, V48, P167, DOI 10.1145/2517327.2442533
   Cheng E, 2016, DES AUT CON, DOI 10.1145/2897937.2897996
   Chielle E, 2015, IEEE T NUCL SCI, V62, P3088, DOI 10.1109/TNS.2015.2484842
   Cho H, 2013, DES AUT CON
   Didehban M, 2017, ICCAD-IEEE ACM INT, P297, DOI 10.1109/ICCAD.2017.8203792
   Didehban M, 2016, DES AUT CON, DOI 10.1145/2897937.2898054
   Du P, 2012, ACM SIGPLAN NOTICES, V47, P225, DOI 10.1145/2370036.2145845
   Feng SG, 2010, ACM SIGPLAN NOTICES, V45, P385, DOI 10.1145/1735971.1736063
   Goloubeva O, 2003, INT SYM DEFEC FAU TO, P581, DOI 10.1109/DFTVS.2003.1250158
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hari SKS, 2012, I C DEPEND SYS NETWO
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Leveugle R, 2009, DES AUT TEST EUROPE, P502
   Li AG, 2007, AEROSP SCI TECHNOL, V11, P245, DOI 10.1016/j.ast.2006.06.006
   Mukherjee SS, 2005, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2005.37
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Nicolescu B, 2003, INT SYM DEFEC FAU TO, P589, DOI 10.1109/DFTVS.2003.1250159
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Rebaudengo M., 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), P210, DOI 10.1109/DFTVS.1999.802887
   Rebaudengo M, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P297, DOI 10.1109/DATE.2001.915040
   Rehman S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P237
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Rhisheekesan A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301311
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Schirmeier H, 2015, I C DEPEND SYS NETWO, P319, DOI 10.1109/DSN.2015.44
   Slayman C, 2011, P REL MAINT S
   Thomas Anna., 2013, 2013 43 ANN IEEEIFIP, P1, DOI 10.1109/DSN.2013.6575353
   Vankeirsbilck J, 2018, LECT NOTES COMPUT SC, V11093, P220, DOI 10.1007/978-3-319-99130-6_15
   Vankeirsbilck J, 2017, IEEE T RELIAB, V66, P1178, DOI 10.1109/TR.2017.2754548
   Vemu R, 2011, IEEE T COMPUT, V60, P1233, DOI 10.1109/TC.2011.101
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
NR 37
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 70
DI 10.1145/3477001
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600021
DA 2024-07-18
ER

PT J
AU Weiss, K
   Rottleuthner, M
   Schmidt, TC
   Wählisch, M
AF Weiss, Kevin
   Rottleuthner, Michel
   Schmidt, Thomas C.
   Waehlisch, Matthias
TI PHiLIP on the HiL: Automated Multi-Platform OS Testing With External
   Reference Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IoT; hardware in the loop; operating system; constrained devices
ID SOFTWARE; MODEL
AB Developing an operating system (OS) for low-end embedded devices requires continuous adaptation to new hardware architectures and components, while serviceability of features needs to be assured for each individual platform under tight resource constraints. It is challenging to design a versatile and accurate heterogeneous test environment that is agile enough to cover a continuous evolution of the code base and platforms. This mission is even more challenging when organized in an agile open-source community process with many contributors such as for the RIOT OS. Hardware in the Loop (HiL) testing and Continuous Integration (CI) are automatable approaches to verify functionality, prevent regressions, and improve the overall quality at development speed in large community projects.
   In this paper, we present PHiLIP (Primitive Hardware in the Loop Integration Product), an open-source external reference device together with tools that validate the system software while it controls hardware and interprets physical signals. Instead of focusing on a specific test setting, PHiLIP takes the approach of a tool-assisted agile HiL test process, designed for continuous evolution and deployment cycles. We explain its design, describe how it supports HiL tests, evaluate performance metrics, and report on practical experiences of employing PHiLIP in an automated CI test infrastructure. Our initial deployment comprises 22 unique platforms, each of which executes 98 peripheral tests every night. PHiLIP allows for easy extension of low-cost, adaptive testing infrastructures but serves testing techniques and tools to a much wider range of applications.
C1 [Weiss, Kevin; Rottleuthner, Michel; Schmidt, Thomas C.] Hamburg Univ Appl Sci, Berliner Tor 7, D-20099 Hamburg, Germany.
   [Waehlisch, Matthias] Free Univ Berlin, Takustr 9, D-14195 Berlin, Germany.
C3 Hochschule Angewandte Wissenschaft Hamburg; Free University of Berlin
RP Weiss, K (corresponding author), Hamburg Univ Appl Sci, Berliner Tor 7, D-20099 Hamburg, Germany.
EM kevin.weiss@haw-hamburg.de; michel.rottleuthner@haw-hamburg.de;
   t.schmidt@haw-hamburg.de; m.waehlisch@fu-berlin.de
RI Wählisch, Matthias/HLG-5906-2023
OI Wählisch, Matthias/0000-0002-3825-2807; Rottleuthner,
   Michel/0000-0003-2673-7679; Weiss, Kevin/0000-0002-4786-2033; Schmidt,
   Thomas C./0000-0002-0956-7885
FU German Federal Ministry of Education and Research (BMBF); Free and
   Hanseatic City of Hamburg
FX We are grateful to Pekka Nikander, who motivated much of this work, and
   Aiman Ismail, who implemented the timer test suite. We would like to
   thank the anonymous reviewers of EMSOFT 2021 for their valuable
   feedback. This work was partly supported by the German Federal Ministry
   of Education and Research (BMBF) within the project RAPstore and the
   Free and Hanseatic City of Hamburg within ahoi.digital.
CR Adjih C, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P459, DOI 10.1109/WF-IoT.2015.7389098
   Ahmed BS, 2019, IEEE ACCESS, V7, P13758, DOI 10.1109/ACCESS.2019.2893493
   Anand S, 2013, J SYST SOFTWARE, V86, P1978, DOI 10.1016/j.jss.2013.02.061
   [Anonymous], 2020, ZEPHYR PROJECT
   [Anonymous], 2017, RES ART REV BADG
   ARM Ltd, 2020, MBED OS
   ARM Mbed, 2021, ARM MBED OS TEST TOO
   ARM Software, 2020, CMSIS SYST VIEW DEDS
   Baccelli Emmanuel, 2013, 2013 IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS), P79, DOI 10.1109/INFCOMW.2013.6970748
   Baccelli E, 2018, IEEE INTERNET THINGS, V5, P4428, DOI 10.1109/JIOT.2018.2815038
   Blake Eric, 2018, UNDERSTANDING QEMU D
   Bures M, 2019, LECT NOTES ELECTR EN, V514, P625, DOI 10.1007/978-981-13-1056-0_61
   Cadar C., 2008, USENIX S OP SYST DES
   Cadar C, 2011, 2011 33RD INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P1066, DOI 10.1145/1985793.1985995
   Cadence, 2021, ALL PROD A Z
   Chen WK, 2018, ASIA PAC SOFWR ENG, P668, DOI 10.1109/APSEC.2018.00087
   Cong K, 2013, INT CONF QUAL SOFTW, P1, DOI 10.1109/QSIC.2013.44
   Cortés M, 2019, SAST 2019: PROCEEDINGS OF THE IV BRAZILIAN SYMPOSIUM ON SYSTEMATIC AND AUTOMATED SOFTWARE TESTING, P3, DOI 10.1145/3356317.3356326
   Dias JP, 2018, IEEE ICST WORKSHOP, P104, DOI 10.1109/ICSTW.2018.00035
   dSPACE, 2021, DSPACE ECU TEST
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Feng B, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1237
   Gandras Niels, 2021, 2021 International Conference on Embedded Software (EMSOFT), P35
   Garousi V, 2018, INFORM SOFTWARE TECH, V104, P14, DOI 10.1016/j.infsof.2018.06.016
   Geissdoerfer K, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P83, DOI 10.1145/3356250.3360042
   Georgiev I., 2019, P INT C INF TECHN IN
   Gomez Anna Katrina, 2019, P 11 INT C KNOWL SYS
   Gundogan Cenk, 2021, IEEE Transactions on Network and Service Management, V18, P4814, DOI 10.1109/TNSM.2021.3089549
   Handziski Vlado, 2006, REALMAN 06
   Jooyoung Seo, 2008, 2008 Second IEEE International Conference on Secure System Integration and Reliability Improvement (SSIRI), P135, DOI 10.1109/SSIRI.2008.38
   Josef V, 2014, PROCEEDINGS OF THE 2014 16TH INTERNATIONAL CONFERENCE ON MECHATRONICS (MECHATRONIKA 2014), P325, DOI 10.1109/MECHATRONIKA.2014.7018279
   Karlesky M, 2007, P EMB SYST C CA US, P1518
   Keränen JS, 2012, IET SOFTW, V6, P364, DOI 10.1049/iet-sen.2011.0111
   Kietzmann P., 2021, P EWSN, P12
   Kietzmann P, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3453159
   Kim H, 2018, IEEE ACCESS, V6, P15480, DOI 10.1109/ACCESS.2018.2802489
   Labcenter Electronics North America, 2021, PROT DES SUIT
   Lim R, 2013, 2013 ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P153, DOI 10.1109/IPSN.2013.6917582
   Lim Roman, 2015, 2015 IEEE 40 LOC COM
   Lin WW, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/3723691
   Linaro Limited, 2019, LAVA
   Malik BH, 2019, INT J ADV COMPUT SC, V10, P364
   Martensson Torvald, 2019, CONTINUOUS INTEGRATI
   MathWorks, 2021, SIM
   Metsa J, 2007, USIC 2007: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, P5
   Murad G, 2018, INT CONF COMP SCI, P17, DOI 10.1109/CSIT.2018.8486149
   Muresan M., 2012, 2012 IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME), P325, DOI 10.1109/SIITME.2012.6384402
   Pontes PM, 2018, COMPANION PROCEEDINGS FOR THE ISSTA/ECOOP 2018 WORKSHOPS, P125, DOI 10.1145/3236454.3236511
   QEMU, 2021, QEMU FAST PROC EM
   Regehr J, 2005, P 5 ACM INT C EMB SO, P290
   Renode, 2021, REN HOM
   RIOT, 2021, RIOT EM
   Rottleuthner M, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3441643
   Runeson P, 2006, IEEE SOFTWARE, V23, P22, DOI 10.1109/MS.2006.91
   Sasnauskas R, 2010, PROCEEDINGS OF THE 9TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P186, DOI 10.1145/1791212.1791235
   Scheitle Q, 2017, PROCEEDINGS OF THE 2017 REPRODUCIBILITY WORKSHOP (REPRODUCIBILITY '17), P5, DOI 10.1145/3097766.3097768
   Sengupta A, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P91
   Seo J., 2007, 2 INT WORKSH AUT SOF, P9
   Strandberg Per Erik, 2018, AUTOMATED SYSTEM LEV, V275
   Sung A, 2007, COMPUT STAND INTER, V29, P430, DOI 10.1016/j.csi.2006.07.002
   Tan L, 2004, PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION (IRI-2004), P487
   Tan T.-B., 2019, New Trends in Computer Technologies and Applications, P385
   Taveras P., 2018, INT J HYPERCONNECTIV, V2
   Trub Roman, 2020, 3 WORKSH BENCHM CYB, DOI DOI 10.3929/ETHZ-B-000442038
   Virzonis D, 2004, IEEE MEDITERR ELECT, P351, DOI 10.1109/MELCON.2004.1346873
   Woehrle Matthias, 2007, 4 WS EMB NETW SENS E, P93
NR 66
TC 2
Z9 2
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 91
DI 10.1145/3477040
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600042
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Calderón, AJ
   Kosmidis, L
   Nicolás, CF
   Cazorla, FJ
   Onaindia, P
AF Calderon, Alejandro J.
   Kosmidis, Leonidas
   Nicolas, Carlos F.
   Cazorla, Francisco J.
   Onaindia, Peio
TI GMAI: Understanding and Exploiting the Internals of GPU Resource
   Allocation in Critical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE GPUs; resource allocation; critical systems; reverse engineering
AB Critical real-time systems require strict resource provisioning in terms of memory and timing. The constant need for higher performance in these systems has led industry to recently include GPUs. However, GPU software ecosystems are by their nature closed source, forcing system engineers to consider them as black boxes, complicating resource provisioning. In this work, we reverse engineer the internal operations of the GPU system software to increase the understanding of their observed behaviour and how resources are internally managed. We present our methodology that is incorporated in GMAI (GPU Memory Allocation Inspector), a tool that allows system engineers to accurately determine the exact amount of resources required by their critical systems, avoiding underprovisioning. We first apply our methodology on a wide range of GPU hardware from different vendors showing its generality in obtaining the properties of the GPU memory allocators. Next, we demonstrate the benefits of such knowledge in resource provisioning of two case studies from the automotive domain, where the actual memory consumption is up to 5.6x more than the memory requested by the application.
C1 [Calderon, Alejandro J.] Univ Politecn Cataluna, Barcelona, Spain.
   [Calderon, Alejandro J.; Nicolas, Carlos F.; Onaindia, Peio] Ikerlan Technol Res Ctr, Paseo JM Arizmendiarrieta 2, Arrasate Mondragon, Spain.
   [Kosmidis, Leonidas; Cazorla, Francisco J.] Barcelona Supercomp Ctr BSC, C Jordi Girona 29, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS)
RP Calderón, AJ (corresponding author), Univ Politecn Cataluna, Barcelona, Spain.; Calderón, AJ (corresponding author), Ikerlan Technol Res Ctr, Paseo JM Arizmendiarrieta 2, Arrasate Mondragon, Spain.
EM ajcalderon@ikerlan.es; leonidas.kosmidis@bsc.es; cfnicolas@ikerlan.es;
   francisco.cazorla@bsc.es; ponaindia@ikerlan.es
RI Cazorla, Francisco J/D-7261-2016; Nicolas, Carlos F/A-2035-2010
OI Onaindia, Peio/0000-0003-1816-4516; Calderon,
   Alejandro/0000-0003-2426-306X
FU Spanish Ministry of Science and Innovation [TIN2015-65316P]; HiPEAC
   Network of Excellence and the European Research Council (ERC) under the
   European Union's Horizon 2020 Research and Innovation programme
   [772773]; Spanish Ministry of Economy and Competitiveness (MINECO) under
   a Juan de la Cierva Formacion postdoctoral fellowship [FJCI2017-34095]
FX This work has been partially supported by the Spanish Ministry of
   Science and Innovation under grant TIN2015-65316P, the HiPEAC Network of
   Excellence and the European Research Council (ERC) under the European
   Union's Horizon 2020 Research and Innovation programme (grant agreement
   No. 772773). Leonidas Kosmidis is also funded by the Spanish Ministry of
   Economy and Competitiveness (MINECO) under a Juan de la Cierva Formacion
   postdoctoral fellowship (FJCI2017-34095).
CR Amert T., 2018, P REAL TIM SYST S JA
   [Anonymous], 2011, P NETW DISTR SYST SE
   ARINC, 2010, AV APPL SOFTW STAND
   Calderon A. J., 2019, GMAI GPU MEMORY ALLO
   Chen NY, 2018, PROCEEDINGS OF ICRCA 2018: 2018 THE 3RD INTERNATIONAL CONFERENCE ON ROBOTICS, CONTROL AND AUTOMATION / ICRMV 2018: 2018 THE 3RD INTERNATIONAL CONFERENCE ON ROBOTICS AND MACHINE VISION, P106, DOI 10.1145/3265639.3265670
   Chen X, 2013, WORK CONF REVERSE EN, P22, DOI 10.1109/WCRE.2013.6671277
   Davidson RL, 2018, IEEE T PARALL DISTR, V29, P1990, DOI 10.1109/TPDS.2018.2812853
   Fabian JH, 2000, MESA MG, P117
   Free Software Foundation, 2019, GNU ALL
   Green Hills Software, 1996, INT RTOS
   Hasan Y, 2006, J SYST SOFTWARE, V79, P1051, DOI 10.1016/j.jss.2005.09.003
   Huang XH, 2013, J SUPERCOMPUT, V64, P1008, DOI 10.1007/s11227-011-0680-7
   Intel Corporation, 2014, GETT MOST OPENCL 1 2
   Kosmidis L, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240818
   Trompouki MM, 2017, ICCAD-IEEE ACM INT, P305, DOI 10.1109/ICCAD.2017.8203793
   Mei X., 2017, IEEE INFOCOM, V2017, P1
   NVIDIA Corporation, 2019, SELF DRIV CARS
   Ozgunalp U., 2018, P 9 INT C COMP INT C
   Shah Vatsalkumar, 2019, Emerging Technologies in Data Mining and Information Security. Proceedings of IEMIS 2018. Advances in Intelligent Systems and Computing (AISC 814), P3, DOI 10.1007/978-981-13-1501-5_1
   Steinberger M., 2012, P INN PAR COMP C INP
   Vishwanathan H., 2017, P ASME DYN SYST CONT, V1
   Widmer Sven., 2013, ACM International Conference Proceeding Series, P120
   Wilson PR, 1995, LECT NOTES COMPUT SC, V986, P1
   Wong H, 2010, INT SYM PERFORM ANAL, P235
   Xiaohuang Huang, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1134, DOI 10.1109/CIT.2010.206
   Younis R., 2018, P 9 IEEE GCC C EXH G
   Yu XD, 2019, J SIGNAL PROCESS SYS, V91, P321, DOI 10.1007/s11265-018-1352-0
NR 27
TC 7
Z9 7
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 34
DI 10.1145/3391896
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Baumeister, J
   Finkbeiner, B
   Schwenger, M
   Torfah, H
AF Baumeister, Jan
   Finkbeiner, Bernd
   Schwenger, Maximilian
   Torfah, Hazem
TI FPGA Stream-Monitoring of Real-time Properties
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Stream specification languages; real-time properties; runtime
   verification; FPGA
ID CHECKING; LANGUAGE
AB An essential part of cyber-physical systems is the online evaluation of real-time data streams. Especially in systems that are intrinsically safety-critical, a dedicated monitoring component inspecting data streams to detect problems at runtime greatly increases the confidence in a safe execution. Such a monitor needs to be based on a specification language capable of expressing complex, high-level properties using only the accessible low-level signals. Moreover, tight constraints on computational resources exacerbate the requirements on the monitor. Thus, several existing approaches to monitoring are not applicable due to their dependence on an operating system.
   We present an FPGA-based monitoring approach by compiling an RTLola specification into synthesizable VHDL code. RTLola is a stream-based specification language capable of expressing complex real-time properties while providing an upper bound on the execution time and memory requirements. The statically determined memory bound allows for a compilation to an FPGA with a fixed size. An advantage of FPGAs is a simple integration process in existing systems and superb executing time. The compilation results in a highly parallel implementation thanks to the modular nature of RTLola specifications. This further increases the maximal event rate the monitor can handle.
C1 [Baumeister, Jan] Saarland Univ, Campus E1-1,Room 1-16-2, D-66123 Saarbrucken, Germany.
   [Finkbeiner, Bernd] Saarland Univ, Campus E1-1,Room 1-11, D-66123 Saarbrucken, Germany.
   [Schwenger, Maximilian] Saarland Univ, Campus E1-1,Room 1-08, D-66123 Saarbrucken, Germany.
   [Torfah, Hazem] Saarland Univ, Campus E1-1,Room 1-14, D-66123 Saarbrucken, Germany.
C3 Saarland University; Saarland University; Saarland University; Saarland
   University
RP Baumeister, J (corresponding author), Saarland Univ, Campus E1-1,Room 1-16-2, D-66123 Saarbrucken, Germany.
EM jbaumeister@react.uni-saarland.de; finkbeiner@react.uni-saarland.de;
   schwenger@react.uni-saarland.de; torfah@react.uni-saarland.de
OI Torfah, Hazem/0000-0002-9628-1200; Baumeister, Jan
   Eric/0000-0002-8891-7483
FU German Research Foundation (DFG) as part of the Collaborative Research
   Center Foundations of Perspicuous Software Systems [TRR 248, 389792660];
   European Research Council (ERC) Grant OSARES [683300]
FX This work was partially supported by the German Research Foundation
   (DFG) as part of the Collaborative Research Center Foundations of
   Perspicuous Software Systems (TRR 248, 389792660), and by the European
   Research Council (ERC) Grant OSARES (No. 683300).
CR Adolf FM, 2017, LECT NOTES COMPUT SC, V10548, P33, DOI 10.1007/978-3-319-67531-2_3
   [Anonymous], 2007, MSRTR200799
   Basin D.A., 2017, RV-CuBES. Kalpa Publications in Computing, V3, P29
   Basin D, 2015, J ACM, V62, DOI 10.1145/2699444
   Berry G, 2016, LECT NOTES COMPUT SC, V9953, P134, DOI 10.1007/978-3-319-47169-3_11
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Boulé M, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297670
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   Cheung PH, 2007, LECT NOTES COMPUT SC, V4523, P584
   Colombo C., 2018, LECT NOTES COMPUTER, V11237, DOI [10.1007/978-3-030-03769-7, DOI 10.1007/978-3-030-03769-7]
   Convent Lukas, 2018, RUNTIME VERIFICATION, P43
   D'Angelo B, 2005, 12TH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING, PROCEEDINGS, P166, DOI 10.1109/TIME.2005.26
   Dahan A, 2005, 6th International Symposium on Quality Electronic Design, Proceedings, P310, DOI 10.1109/ISQED.2005.32
   Decker N, 2017, LECT NOTES COMPUT SC, V10623, P179, DOI 10.1007/978-3-319-70848-5_12
   Deshmukh JV, 2017, FORM METHOD SYST DES, V51, P5, DOI 10.1007/s10703-017-0286-7
   Drusinsky D, 2000, LECT NOTES COMPUT SC, V1885, P323
   Faymonville P., 2017, ABS171103829 CORR
   Faymonville P, 2019, LECT NOTES COMPUT SC, V11561, P421, DOI 10.1007/978-3-030-25540-4_24
   Faymonville P, 2016, LECT NOTES COMPUT SC, V10012, P152, DOI 10.1007/978-3-319-46982-9_10
   Finkbeiner B, 2004, FORM METHOD SYST DES, V24, P101, DOI 10.1023/B:FORM.0000017718.28096.48
   Finkbeiner B, 2009, LECT NOTES COMPUT SC, V5779, P60, DOI 10.1007/978-3-642-04694-0_5
   Gorostiaga Felipe, 2018, STRIVER STREAM RUNTI, P282, DOI [10.1007/978-3-030-03769-7_16, DOI 10.1007/978-3-030-03769-7_16]
   Halbwachs N, 2005, Third ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P3, DOI 10.1109/MEMCOD.2005.1487884
   Havelund K, 2002, LECT NOTES COMPUT SC, V2280, P342
   Jaksic S, 2015, 2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), P218, DOI 10.1109/MEMCOD.2015.7340489
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Kupferman O, 2001, FORM METHOD SYST DES, V19, P291, DOI 10.1023/A:1011254632723
   Lee I, 1999, INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, P279
   Li J, 2005, SIGMOD REC, V34, P39, DOI 10.1145/1058150.1058158
   Li YM, 1996, PR IEEE COMP DESIGN, P538, DOI 10.1109/ICCD.1996.563604
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   Maltry Marcel, 2017, THESIS
   Meertens L., 1986, Mathematics and Computer Science. Proceedings of the CWI Symposium, P289
   Moosbrugger P, 2017, FORM METHOD SYST DES, V51, P31, DOI 10.1007/s10703-017-0275-x
   Nickovic D, 2007, LECT NOTES COMPUT SC, V4763, P304
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P481, DOI 10.1109/RTSS.2008.43
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
NR 37
TC 10
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 88
DI 10.1145/3358220
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700044
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, P
   Liu, WC
   Jiang, X
   He, QQ
   Guan, N
AF Chen, Peng
   Liu, Weichen
   Jiang, Xu
   He, Qingqiang
   Guan, Nan
TI Timing-Anomaly Free Dynamic Scheduling of Conditional DAG Tasks on
   Multi-Core Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Timing anomaly; dynamic scheduling; conditional DAG; response time
   analysis
ID PARALLEL; GRAPHS
AB In this paper, we propose a novel approach to schedule conditional DAG parallel tasks, with which we can derive safe response time upper bounds significantly better than the state-of-the-art counterparts. The main idea is to eliminate the notorious timing anomaly in scheduling parallel tasks by enforcing certain order constraints among the vertices, and thus the response time bound can be accurately predicted off-line by somehow "simulating" the runtime scheduling. A key challenge to apply the timing-anomaly free scheduling approach to conditional DAG parallel tasks is that at runtime it may generate exponentially many instances from a conditional DAG structure. To deal with this problem, we develop effective abstractions, based on which a safe response time upper bound is computed in polynomial time. We also develop algorithms to explore the vertex orders to shorten the response time bound. The effectiveness of the proposed approach is evaluated by experiments with randomly generated DAG tasks with different parameter configurations.
C1 [Chen, Peng] Hong Kong Polytech Univ, Hong Kong, Peoples R China.
   [Chen, Peng] Nanyang Technol Univ, Singapore, Singapore.
   [Liu, Weichen] Nanyang Technol Univ, Sch Comp Sci & Engn, 50 Nanyang Ave, Singapore, Singapore.
   [Jiang, Xu] Univ Elect Sci & Technol China, Chengdu, Sichuan, Peoples R China.
   [He, Qingqiang] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hung Hom, Yucai Rd 11, Hong Kong, Peoples R China.
C3 Hong Kong Polytechnic University; Nanyang Technological University;
   Nanyang Technological University; University of Electronic Science &
   Technology of China; Hong Kong Polytechnic University; Hong Kong
   Polytechnic University
RP Chen, P (corresponding author), Hong Kong Polytech Univ, Hong Kong, Peoples R China.; Chen, P (corresponding author), Nanyang Technol Univ, Singapore, Singapore.
EM chnp616@gmail.com; liu@ntu.edu.sg; nan.guan@polyu.edu.hk
RI He, Qingqiang/GWM-7058-2022; wang, yi/KBB-3614-2024
FU Research Grants Council of Hong Kong [GRF 15204917, 15213818]; National
   Natrual Science Foundation of China [61672140]; Nanyang Technological
   University, Singapore [M4082282, M4082087]
FX This work is supported by the Research Grants Council of Hong Kong (GRF
   15204917 and 15213818) and National Natrual Science Foundation of China
   (Grant No. 61672140), and Nanyang Assistant Professorship (NAP) M4082282
   and Start-Up Grant (SUG) M4082087 from Nanyang Technological University,
   Singapore.
CR Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Axer P, 2013, EUROMICRO, P215, DOI 10.1109/ECRTS.2013.31
   Baruah S, 2015, EMBED SYST, P1, DOI 10.1007/978-3-319-08696-5
   Baruah S, 2015, EUROMICRO, P222, DOI 10.1109/ECRTS.2015.27
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Calvez Jean Paul, 1993, EMBEDDED REAL TIME S, V23
   Chwa HS, 2013, EUROMICRO, P25, DOI 10.1109/ECRTS.2013.14
   Cordeiro D., 2010, P SIMUTOOLS, P60
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Kwok YK, 1996, IEEE T PARALL DISTR, V7, P506, DOI 10.1109/71.503776
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Melani A, 2017, IEEE T COMPUT, V66, P339, DOI 10.1109/TC.2016.2584064
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Pathan Risat Mahmud, 2018, IEEE T PARALL DISTR, V99, P1
   Reineke Jan., 2006, 6th International Workshop on Worst-Case Execution Time Analysis (WCET'06), volume 4 of Ope-nAccess Series in Informatics (OASIcs)
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Voudouris P, 2017, IEEE REAL TIME, P365, DOI 10.1109/RTAS.2017.2
NR 21
TC 20
Z9 21
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 91
DI 10.1145/33582360
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700047
DA 2024-07-18
ER

PT J
AU Fong, DD
   Srinivasan, VJ
   Vali, K
   Ghiasi, S
AF Fong, Daniel D.
   Srinivasan, Vivek J.
   Vali, Kourosh
   Ghiasi, Soheil
TI Optode Design Space Exploration for Clinically-robust Non-invasive Fetal
   Oximetry
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Internet of medical things; Non-invasive fetal oximetry; medical
   cyber-physical systems; design optimization; design space exploration;
   multi-objective optimization
ID INFRARED OPTICAL-PROPERTIES; CESAREAN-SECTION; DEPTH; RISK
AB Non-invasive transabdominal fetal oximetry (TFO) has the potential to improve delivery outcomes by providing physicians with an objective metric of fetal well-being during labor. Fundamentally, the technology is based on sending light through the maternal abdomen to investigate deep fetal tissue, followed by detection and processing of the light that returns (via scattering) to the outside of the maternal abdomen. The placement of the photodetector in relation to the light source critically impacts TFO system performance, including its operational robustness in the face of fetal depth variation. However, anatomical differences between pregnant women cause the fetal depths to vary drastically, which further complicates the optical probe (optode) design optimization. In this paper, we present a methodology to solve this problem. We frame optode design space exploration as a multi-objective optimization problem, where hardware complexity (cost) and performance across a wider patient population (robustness) form competing objectives. We propose a model-based approach to characterize the Pareto-optimal points in the optode design space, through which a specific design is selected. Experimental evaluation via simulation and in vivo measurement on pregnant sheep support the efficacy of our approach.
C1 [Fong, Daniel D.; Srinivasan, Vivek J.; Vali, Kourosh; Ghiasi, Soheil] Univ Calif Davis, 1 Shields Ave, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Fong, DD (corresponding author), Univ Calif Davis, 1 Shields Ave, Davis, CA 95616 USA.
EM dfong@ucdavis.edu; vjsriniv@ucdavis.edu; kvali@ucdavis.edu;
   ghiasi@ucdavis.edu
OI Fong, Daniel D./0000-0002-7171-1171
FU National Science Foundation [IIS-1838939]; NIH [NS094681, EB023591,
   NS105043, EY028287]; Floyd and Mary Schwall DY Fellowship in Medical
   Research
FX This material is based upon work supported by the National Science
   Foundation under Grant No. IIS-1838939. Support is also acknowledged
   from NIH grants NS094681, EB023591, NS105043, EY028287. One of the
   authors (D. Fong) would like to acknowledge support from the Floyd and
   Mary Schwall DY Fellowship in Medical Research. In addition, we would
   like to thank the members of the UC Davis Surgical Bioengineering
   Laboratory and Large Animal Surgery Facility staff for their assistance
   with the in vivo measurements.
CR Alfirevic Z, 2017, COCHRANE DATABASE SY, V2
   [Anonymous], 2018, NATL VITAL STAT REPO
   [Anonymous], 1760, Photometria sive de mensura et gradibus luminis, colorum et umbrae
   Barber Emma L., 2011, OBSTET GYNECOLOGY, V118
   Beer, 1852, ANN PHYS CHEM
   Bevilacqua Frederic, 1999, APPL OPT, V38
   Böttrich M, 2015, IEEE ENG MED BIO, P5122, DOI 10.1109/EMBC.2015.7319544
   Cardwell CR, 2008, DIABETOLOGIA, V51, P726, DOI 10.1007/s00125-008-0941-z
   CARSON PL, 1989, ULTRASOUND MED BIOL, V15, P629, DOI 10.1016/0301-5629(89)90171-3
   DELPY DT, 1988, PHYS MED BIOL, V33, P1433, DOI 10.1088/0031-9155/33/12/008
   Fong D. D., 2018, Smart Health, V9, P23, DOI DOI 10.1016/J.SMHL.2018.07.011
   Fong D, 2017, 2017 IEEE 19TH INTERNATIONAL CONFERENCE ON E-HEALTH NETWORKING, APPLICATIONS AND SERVICES (HEALTHCOM)
   Gan K. B., 2011, OPTICA APPL, V41
   Garite TJ, 2000, AM J OBSTET GYNECOL, V183, P1049, DOI 10.1067/mob.2000.110632
   HAIMES YY, 1971, IEEE T SYST MAN CYB, VSMC1, P296
   Hansen AK, 2008, BMJ-BRIT MED J, V336, P85, DOI 10.1136/bmj.39405.539282.BE
   Ijichi S, 2005, PEDIATR RES, V58, P568, DOI 10.1203/01.PDR.0000175638.98041.0E
   Jacques S. L., 2013, PHYS MED BIOL, V58
   Jones DF, 2002, EUR J OPER RES, V137, P1, DOI 10.1016/S0377-2217(01)00123-0
   Nelson KB, 1996, NEW ENGL J MED, V334, P613, DOI 10.1056/NEJM199603073341001
   NIELSEN TF, 1984, ACTA OBSTET GYN SCAN, V63, P103, DOI 10.3109/00016348409154643
   Ramanujam N, 1999, J Matern Fetal Med, V8, P275
   Rao Y. L. N., 2015, INT ARCH INTEGRATED, V2
   Ripley PM, 1999, PHYS MED BIOL, V44, P2451, DOI 10.1088/0031-9155/44/10/307
   Saager RB, 2005, J OPT SOC AM A, V22, P1874, DOI 10.1364/JOSAA.22.001874
   Sherman DJ, 2002, OBSTET GYNECOL, V99, P542, DOI 10.1016/S0029-7844(01)01785-9
   Simpson CR, 1998, PHYS MED BIOL, V43, P2465, DOI 10.1088/0031-9155/43/9/003
   Stuban N, 2012, SENSORS-BASEL, V12, P895, DOI 10.3390/s120100895
   Vishnoi G, 2000, J BIOMED OPT, V5, P163, DOI 10.1117/1.429983
   WANG LH, 1995, COMPUT METH PROG BIO, V47, P131, DOI 10.1016/0169-2607(95)01640-F
   Webster J.G., 1997, Design of pulse oximeters
   ZADEH LA, 1963, IEEE T AUTOMAT CONTR, VAC 8, P59, DOI 10.1109/TAC.1963.1105511
   Zahedi E, 2008, COMPUT BIOL MED, V38, P31, DOI 10.1016/j.compbiomed.2007.06.007
   Zhang Quan, 2007, J BIOMEDICAL OPTICS, V12
   ZIJLSTRA WG, 1991, CLIN CHEM, V37, P1633
   Zourabian Anna, 2000, J BIOMEDICAL OPTICS, V5
NR 36
TC 9
Z9 13
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 63
DI 10.1145/3358207
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700019
PM 34084098
OA Bronze, Green Accepted
DA 2024-07-18
ER

PT J
AU Smirnov, F
   Pourmohseni, B
   Glass, M
   Teich, J
AF Smirnov, Fedor
   Pourmohseni, Behnaz
   Glass, Michael
   Teich, Juergen
TI IGOR, Get Me the Optimum! Prioritizing Important Design Decisions During
   the DSE of Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Design space exploration; constrained combinatorial problems;
   multi-objective optimization; embedded systems
AB Design Space Exploration (DSE) techniques for complex embedded systems must cope with a huge variety of applications and target architectures as well as a wide spectrum of objectives and constraints. In particular, existing design automation approaches are either problem-independent, in that they do not exploit any knowledge about the optimization problem at hand, or are tailored to specific a priori assumptions about the problem and/or a specific set of design objectives. While the latter are only applicable within a very limited scope of design problems, the former may struggle to deliver high-quality solutions for problems with large design spaces and/or complex design objectives. As a remedy, we propose Importance-Guided Order Rearrangement (IGOR) as a novel approach for DSE of embedded systems. Instead of relying on an a priori problem knowledge, IGOR uses a machine-learning-inspired technique to dynamically analyze the importance of design decisions, i.e., the impact that these decisions-within the specific problem that is being optimized-have on the quality of explored problem solutions w.r.t. the given design objectives. Throughout the DSE, IGOR uses this information to guide the optimization towards the most promising regions of the design space. Experimental results for a variety of applications from different domains of embedded computing and for different optimization scenarios give evidence that the proposed approach is both scalable and adaptable, as it can be used for the optimization of systems described by several thousands constraints, where it outperforms both problem-specific and problem-independent optimization approaches and achieves e-dominance improvements of up to 95%.
C1 [Smirnov, Fedor; Pourmohseni, Behnaz; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Cauerstr 11, D-91058 Erlangen, Germany.
   [Glass, Michael] Univ Ulm, Albert Einstein Allee 11, D-89081 Ulm, Germany.
C3 University of Erlangen Nuremberg; Ulm University
RP Smirnov, F (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Cauerstr 11, D-91058 Erlangen, Germany.
EM fedor.smirnov@fau.de; behnaz.pourmohseni@fau.de;
   michael.glass@uni-ulm.de; juergen.teich@fau.de
RI Glaß, Michael/AAY-4451-2020
OI Glaß, Michael/0000-0002-8006-8843; Pourmohseni,
   Behnaz/0000-0003-0350-4784; Smirnov, Fedor/0000-0002-2715-5614
CR Aliee H, 2014, P REL MAINT S
   Aliee Hananeh, 2016, DFT
   [Anonymous], 2010, EMBEDDED SYSTEM SYNT
   Beltrame Giovanni, 2010, IEEE TODAES, V29, P7
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Boyan J. A., 2000, J. of Mach. Lear. Res, V1, P77
   Breiman L., 2017, Classification and Regression Trees, DOI [10.1201/9781315139470-8, DOI 10.1201/9781315139470-8, DOI 10.1201/9781315139470]
   Coello CAC, 2002, COMPUT METHOD APPL M, V191, P1245, DOI 10.1016/S0045-7825(01)00323-1
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   GlaSS Michael., 2017, Handbook of Hardware/Software Codesign. Ed. by, P217, DOI DOI 10.1007/978-94-017-7267-9_8
   Ito Taishi, EMO 2019
   Jia Zai Jian, 2010, ESTIMEDIA
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Khosravi Faramarz, 2014, DAC
   Laumanns Marco, 2002, EVOLUTIONARY COMPUTA
   Le Berre Daniel, 2010, J SATISFIABILITY BOO, V7
   Liu H.-Y., 2013, DAC
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Lukasiewycz Martin, 2011, P OF GECCO
   Lukasiewycz Martin, 2009, P DATE
   Lukasiewycz Martin, 2014, P ISIC
   Pham NK, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P513, DOI 10.1109/DSD.2013.61
   Neubauer Kai, 2018, P DATE
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Ozisikyilmaz Berkin, 2008, DAC
   Panerati Jacopo, 2017, OPTIMIZATION STRATEG, P1
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pourmohseni Behnaz, 2017, DATE
   Pourmohseni Behnaz, 2019, 31 EUR C REAL TIM SY, V133
   Reimann Felix, 2018, OPENDSE OPEN DESIGN
   Richthammer Valentina, 2018, P 55 ANN DES AUT C, P175
   Sagawa Miyako, 2017, IIAI AAI
   Sangiovanni-Vincentelli Alberto, 2007, COMPUTER, V40, P10
   Singh Amit Kumar, 2013, ACM TODAES
   Smirnov F, 2019, PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON VEHICLE TECHNOLOGY AND INTELLIGENT TRANSPORT SYSTEMS (VEHITS 2019), P242, DOI 10.5220/0007797802420253
   Smirnov Fedor, 2019, MDR
   Smirnov Fedor, 2018, P SCOPES
   Smirnov Fedor, 2019, IGOR
   Smith A., 1997, PENALTY FUNCTIONS
   Tavakkoli-Moghaddam Reza, 2008, RELIAB ENG SYST SAFE, V93, P4
   Wolkotte Pascal T., 2005, INT S SYST ON CHIP S
   Zitzler E, 1999, IEEE T EVOLUT COMPUT, V3, P257, DOI 10.1109/4235.797969
   Zitzler E, 2001, 1032001 TIK
   Zuluaga M, 2012, ACM SIGPLAN NOTICES, V47, P119, DOI 10.1145/2345141.2248436
NR 45
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 78
DI 10.1145/3358204
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700034
DA 2024-07-18
ER

PT J
AU Ahmed, R
   Buchli, B
   Draskovic, S
   Sigrist, L
   Kumar, P
   Thiele, L
AF Ahmed, Rehan
   Buchli, Bernhard
   Draskovic, Stefan
   Sigrist, Lukas
   Kumar, Pratyush
   Thiele, Lothar
TI Optimal Power Management with Guaranteed Minimum Energy Utilization for
   Solar Energy Harvesting Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Power management; optimization
AB In this work, we present a formal study on optimizing the energy consumption of energy harvesting embedded systems. To deal with the uncertainty inherent in solar energy harvesting systems, we propose the Stochastic Power Management (SPM) scheme, which builds statistical models of harvested energy based on historical data. The proposed stochastic scheme maximizes the lowest energy consumption across all time intervals while giving strict probabilistic guarantees on not encountering battery depletion. For situations where historical data is not available, we propose the use of (i) a Finite Horizon Control (FHC) scheme and (ii) a non-uniformly scaled energy estimator based on an astronomical model, which is used by FHC. Under certain realistic assumptions, the FHC scheme can provide guarantees on minimum energy usage that can be supported over all times. We further propose and evaluate a piece-wise linear approximation of FHC for efficient implementation in resource-constrained embedded systems. With extensive experimental evaluation for eight publicly available datasets and two datasets collected with our own deployments, we quantitatively establish that the proposed solutions are highly effective at providing a guaranteed minimum service level and significantly outperform existing solutions.
C1 [Ahmed, Rehan] GIK Inst, Fac Elect Engn, G07, Topi 23640, Khyber Pakhtunk, Pakistan.
   [Buchli, Bernhard; Draskovic, Stefan; Sigrist, Lukas; Kumar, Pratyush; Thiele, Lothar] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Buchli, Bernhard] Buchholzstr 8, CH-3604 Thun, Switzerland.
   [Draskovic, Stefan] ETZ G 81,Gloriastr 35, CH-8092 Zurich, Switzerland.
   [Sigrist, Lukas] ETZ G 78-1,Gloriastr 35, CH-8092 Zurich, Switzerland.
   [Kumar, Pratyush] Indian Inst Technol Madras, Dept Comp Sci & Engn, Room BSB 373, Chennai 600036, Tamil Nadu, India.
   [Thiele, Lothar] ETZ G 87,Gloriastr 35, CH-8092 Zurich, Switzerland.
C3 GIK Institute Engineering Science & Technology; Swiss Federal Institutes
   of Technology Domain; ETH Zurich; Indian Institute of Technology System
   (IIT System); Indian Institute of Technology (IIT) - Madras
RP Ahmed, R (corresponding author), GIK Inst, Fac Elect Engn, G07, Topi 23640, Khyber Pakhtunk, Pakistan.
EM rehan.ahmed@giki.edu.pk; bbuchli@gmail.com;
   stefan.draskovic@tik.ee.ethz.ch; sigristl@student.ethz.ch;
   pratyush@iitm.ac.in; thiele@tik.ee.ethz.ch
OI Kumar, Pratyush/0000-0002-8732-0183; Sigrist, Lukas/0000-0002-4983-8889
CR Ahmed Rehan, 2019, TECHNICAL REPORT
   [Anonymous], 2006, RECEDING HORIZON CON
   [Anonymous], THESIS
   [Anonymous], 1993, DETECTION ABRUPT CHA
   Arnhardt C., 2007, Early Warning Systems in Earth Management, V1, P75
   Beutel Jan., 2011, 2011 Design, Automation Test in Europe, P1
   Buchfink B, 2015, NAT METHODS, V12, P59, DOI 10.1038/nmeth.3176
   Buchli Bernhard, 2013, Wireless Sensor Networks. 10th European Conference, EWSN 2013. Proceedings, P179, DOI 10.1007/978-3-642-36672-7_12
   Buchli Bernhard, 2014, LECT NOTES COMPUTER
   Buzzi M., 2008, THESIS
   Chang M., 2010, Proceedings of the 8th AC M Conference on Embedded Networked Sensor Systems, SenSys '10, P141
   Chao Lu, 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P215, DOI 10.1109/VLSID.2012.73
   Chen SB, 2011, IEEE INFOCOM SER, P2273, DOI 10.1109/INFCOM.2011.5935044
   Corke Peter., 2007, P 4 WORKSHOP EMBEDDE, P33, DOI DOI 10.1145/1278972.1278980
   DAVE JV, 1975, IBM J RES DEV, V19, P539, DOI 10.1147/rd.196.0539
   GUIBAS L, 1987, ALGORITHMICA, V2, P209, DOI 10.1007/BF01840360
   Heinemann D., 2006, SOLAR ENERGY RESOURC
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Li DX, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P162
   Li F, 2011, EUCLIDEAN SHORTEST PATHS: EXACT OR APPROXIMATE ALGORITHMS, P1, DOI 10.1007/978-1-4471-2256-2
   Li FJ, 2007, ICCTA 2007: INTERNATIONAL CONFERENCE ON COMPUTING: THEORY AND APPLICATIONS, PROCEEDINGS, P9
   Lu C, 2011, IEEE J EM SEL TOP C, V1, P254, DOI 10.1109/JETCAS.2011.2162161
   Raghunathan V, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P369, DOI 10.1109/LPE.2006.4271870
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   Sigrist L, 2017, DES AUT TEST EUROPE, P1159, DOI 10.23919/DATE.2017.7927164
   Sommer C, 2014, PERIPHERAL NERVE DISORDERS: PATHOLOGY AND GENETICS, P15
   Taneja J, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P407, DOI 10.1109/IPSN.2008.67
   Le TN, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON GREEN COMPUTING AND COMMUNICATIONS, CONFERENCE ON INTERNET OF THINGS, AND CONFERENCE ON CYBER, PHYSICAL AND SOCIAL COMPUTING (GREENCOM 2012), P668, DOI 10.1109/GreenCom.2012.107
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
   Weisstein EricW., 2003, Maximum likelihood
   Zhang Pei., 2004, SENSYS 04, P227, DOI DOI 10.1145/1031495.1031522
NR 31
TC 20
Z9 21
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 30
DI 10.1145/3317679
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Al-Bayati, Z
   Sun, YC
   Zeng, H
   Di Natale, V
   Zhu, Q
   Meyer, BH
AF Al-Bayati, Zaid
   Sun, Youcheng
   Zeng, Haibo
   Di Natale, Vlarco
   Zhu, Qi
   Meyer, Brett H.
TI Partitioning and Selection of Data Consistency Mechanisms for Multicore
   Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multicore; partitioning; shared resources; wait-free
AB Multicore platforms are becoming increasingly popular in real-time systems. One of the major challenges in designing multicore real-time systems is ensuring consistent and timely access to shared resources. Lock-based protection mechanisms such as MPCP and MSRP have been proposed to guarantee mutually exclusive access in multicore systems at the expense of blocking. In this article, we consider partitioning and scheduling in multicore real-time systems with resource sharing. We first propose a resource-aware task partitioning algorithm for systems with lock-based protection. Wait-free methods, which ensure consistent access to shared memory resources with negligible blocking at the expense of additional memory space, are a suitable alternative when the shared resource is a communication buffer. We propose several approaches to solve the joint problem of task partitioning and the selection of a data consistency mechanism (lock-based or wait-free). The problem is first formulated as an Integer Linear Programming (ILP). For large systems where an ILP solution is not scalable, we propose two heuristic algorithms. Experimental results compare the effectiveness of the proposed approaches in finding schedulable systems with low memory cost and show how the use of wait-free methods can significantly improve schedulabifity.
C1 [Al-Bayati, Zaid; Meyer, Brett H.] McGill Univ, Montreal, PQ, Canada.
   [Sun, Youcheng; Di Natale, Vlarco] Scuola Super Sant Anna, Pisa, Italy.
   [Zeng, Haibo] Virginia Tech, Blacksburg, VA USA.
   [Zhu, Qi] Univ Calif Riverside, Riverside, CA 92521 USA.
C3 McGill University; Scuola Superiore Sant'Anna; Virginia Polytechnic
   Institute & State University; University of California System;
   University of California Riverside
RP Al-Bayati, Z (corresponding author), McGill Univ, Montreal, PQ, Canada.
EM zaid.al-bayati@mail.mcgill.ca; y.sun@sssup.it; hbzeng@vt.edu;
   marco@sssup.it; qzhu@ece.ucr.edu; brett.meyer@mcgill.ca
RI Sun, Youcheng/JMC-4942-2023
OI Sun, Youcheng/0000-0002-1893-6259
FU EPSRC [EP/K004379/1, EP/R007187/1, EP/N508664/1] Funding Source: UKRI
CR Al-Bayati Z., 2015, IEEE REAL TIM EMB TE
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Baker T., 1990, IEEE REAL TIM SYST S
   Baruah S., 2005, IEEE REAL TIM SYST S
   Baruah S., 2011, IEEE REAL TIM SYST S
   Baruah S., 2008, C DES ARCH SIGN IM P
   Block A., 2007, REAL TIME COMPUTING
   Brandenburg B., 2013, REAL TIM EMB TECHN A
   Brandenburg B., 2013, EUR C REAL TIM SYST
   Chattopadhyay B., 2011, IEEE REAL TIM EMB TE
   Chen J., 1999, INT C REAL TIM COMP
   Chen J.-J., 2016, 854 TU DORTM DEP COM
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Dong C., 2014, C DES AUT TEST EUR
   Fisher N., 2006, EUR C REAL TIM SYST
   Gai P., 2001, IEEE REAL TIM SYST S
   Gracioli G., 2014, P 2014 IEEE EMERGING
   Han G, 2014, IEEE T IND INFORM, V10, P903, DOI 10.1109/TII.2013.2290585
   Herlihy M., 1990, ACM S PRINC PRACT PA
   Huang H., 2002, USENIX ANN TECHN C M
   Lakshmanan K., 2009, IEEE REAL TIM SYST S
   Nemati F., 2010, C PRINC DISTR SYST
   Nemati F., 2009, IEEE C EM TECHN FACT
   Rajkumar R., 1990, INT C DISTR COMP SYS
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sofronis C., 2006, ACM INT C EMB SOFTW
   Suzuki N., 2013, IEEE C COMP SCI ENG
   The AUTOSAR consortium, AUTOSAR STAND SPEC V
   Wang Chia-Nan, 2015, ScientificWorldJournal, V2015, P638710, DOI 10.1155/2015/638710
   Wang GQ, 2009, IEEE T IND INFORM, V5, P229, DOI 10.1109/TII.2009.2026745
   Wieder A., 2013, IEEE INT S IND EMB S
   Wieder A., 2013, IEEE REAL TIM SYST S
   Zeng H., 2011, IEEE S IND EMB SYST IEEE S IND EMB SYST
NR 34
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 35
DI 10.1145/3320271
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100007
DA 2024-07-18
ER

PT J
AU Harb, S
   Jarrah, M
AF Harb, Salah
   Jarrah, Moath
TI FPGA Implementation of the ECC Over GF(2<SUP>m</SUP>) for Small Embedded
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Elliptic curve cryptography (ECC); finite field operations; field
   multiplications; projective coordination; field programmable gate arrays
   (FPGAs); application-specific integrated circuit (ASIC); security;
   Internet of Things; side-channel attack
ID POINT MULTIPLICATION; HIGH-SPEED; CRYPTOSYSTEM; ARCHITECTURE;
   ALGORITHMS; PROCESSOR; CURVES
AB In this article, we propose a compact elliptic curve cryptographic core over GF(2(m)). The proposed architecture is based on the Lopez-Dahab projective point arithmetic operations. To achieve efficiency in resources usage, an iterative method that uses a ROM-based state machine is developed for the elliptic curve cryptography (ECC) point doubling and addition operations. The compact ECC core has been implemented using Virtex FPGA devices. The number of the required slices is 2,102 at 321MHz and 6,738 slices at 262MHz for different GF(2(m)). Extensive experiments were conducted to compare our solution to existing methods in the literature. Our compact core consumes less area than all previously proposed methods. It also provides an excellent performance for scalar multiplication. In addition, the ECC core is implemented in ASIC 0.18 mu m CMOS technology, and the results show excellent performance. Therefore, our proposed ECC core method provides a balance in terms of speed, area, and power consumption. This makes the proposed design the right choice for cryptosystems in limited-resource devices such as cell phones, IP cores of SoCs, and smart cards. Moreover, side-channel attack resistance is implemented to prevent power analysis.
C1 [Harb, Salah; Jarrah, Moath] JUST, Dept Comp Engn, Irbid 22110, Jordan.
C3 Jordan University of Science & Technology
RP Harb, S (corresponding author), JUST, Dept Comp Engn, Irbid 22110, Jordan.
EM s_rb@encs.concordia.ca; mjarrah@just.edu.jo
RI Harb, Salah/AAP-4483-2020
OI Harb, Salah/0000-0002-5975-6537; Jarrah, Moath/0000-0002-5619-1032
FU Deanship of Research at Jordan University of Science and Technology
   [20160227/89-2016]
FX The work was supported by the Deanship of Research at Jordan University
   of Science and Technology (grant no. 20160227/89-2016).
CR [Anonymous], 1999, Recommended Elliptic Curves for Federal Government Use (1999)
   Antao S., 2008, P 2008 INT C FIELD P
   Chelton WN, 2008, IEEE T VLSI SYST, V16, P198, DOI 10.1109/TVLSI.2007.912228
   Choi H. M., 2008, P 4 IEEE INT S EL DE
   Cinnati Loi K. C., 2012, P 2012 INT S EL SYST
   Deschamps J.P., 2009, Hardware Implementation of Finite-Field Arithmetic
   ELGAMAL T, 1985, IEEE T INFORM THEORY, V31, P469, DOI 10.1109/TIT.1985.1057074
   GURA N, 2004, P 2004 WORKSH CRYPT
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   IEEE, 2000, P1363 STAND SPEC PUB
   IETF, 2011, FUND ELL CURV CRYPT
   ITOH T, 1988, INFORM COMPUT, V78, P171, DOI 10.1016/0890-5401(88)90024-7
   Joye M, 2007, LECT NOTES COMPUT SC, V4727, P135
   Karatsuba A., 1963, Soviet physics doklady, V7, P595
   Khan Z. U. A., 2015, P 2015 25 INT C FIEL
   Khan ZUA, 2017, IEEE T VLSI SYST, V25, P165, DOI 10.1109/TVLSI.2016.2574620
   Ko S.-B., 2013, P 2013 IEEE INT S CI
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Lijuan L., 2015, IEEE T VERY LARGE SC, V24, P1223
   Liu S., 2006, P IEEE INT S CIRC SY
   López J, 1999, LECT NOTES COMPUT SC, V1556, P201
   Mahdizadeh H, 2013, IEEE T VLSI SYST, V21, P2330, DOI 10.1109/TVLSI.2012.2230410
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Morales-Sandoval M., 2011, P 2011 7 SO C PROGR
   NIST, 2000, FIPS PUB
   Rashidi B, 2017, IET CIRC DEVICE SYST, V11, P568, DOI 10.1049/iet-cds.2017.0110
   Rashidi B, 2016, MICROELECTRON J, V52, P49, DOI 10.1016/j.mejo.2016.03.006
   Rebeiro C., 2012, P 14 INT WORKSH CRYP
   Rodríguez-Henríquez F, 2006, SIGNALS COMMUN TECHN, P1
   Sakiyama K, 2007, MOBILE NETW APPL, V12, P245, DOI 10.1007/s11036-007-0020-6
   Sutter GD, 2013, IEEE T IND ELECTRON, V60, P217, DOI 10.1109/TIE.2012.2186104
   Wenger E., 2011, P 16 NORD C SEC IT S, P256
   Wu HP, 2002, IEEE T COMPUT, V51, P750, DOI 10.1109/TC.2002.1017695
   Xilinx, 2012, CONF LOG BLOCK VIRT
   Xilinx, 2017, XIL POW EST XPE
   Xilinx, 2012, ISE IN DEPTH TUT COM
   Xilinx, 2017, XIL ALL PROGR
   Xilinx, 2017, VIRT 7 FPGAS
   Zhang Y, 2010, MICROPROCESS MICROSY, V34, P228, DOI 10.1016/j.micpro.2010.04.006
NR 41
TC 14
Z9 16
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 17
DI 10.1145/3310354
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500006
DA 2024-07-18
ER

PT J
AU Guo, DL
   Hassan, M
   Pellizzoni, R
   Pate, H
AF Guo, Danlu
   Hassan, Mohamed
   Pellizzoni, Rodolfo
   Pate, Hiren
TI A Comparative Study of Predictable DRAM Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multicore; SDRAM controller; real-time; WCET
ID MEMORY; PERFORMANCE; FAIRNESS
AB Recently, the research community has introduced several predictable dynamic random-access memory (DRAM) controller designs that provide improved worst-case timing guarantees for real-time embedded systems. The proposed controllers significantly differ in terms of arbitration, configuration, and simulation environment, making it difficult to assess the contribution of each approach. To bridge this gap, this article provides the first comprehensive evaluation of state-of-the-art predictable DRAM controllers. We propose a categorization of available controllers, and introduce an analytical performance model based on worst-case latency. We then conduct an extensive evaluation for all state-of-the-art controllers based on a common simulation platform, and discuss findings and recommendations.
C1 [Guo, Danlu; Hassan, Mohamed; Pellizzoni, Rodolfo; Pate, Hiren] Univ Waterloo, Elect & Comp Engn, Waterloo, ON, Canada.
C3 University of Waterloo
RP Guo, DL (corresponding author), Univ Waterloo, Elect & Comp Engn, Waterloo, ON, Canada.
EM dlguo@uwaterloo.ca; mohamed.hassan@uwaterloo.ca; rpellizz@uwaterloo.ca;
   hiren.patel@uwaterloo.ca
OI Hassan, Mohamed/0000-0001-5926-5861
FU NSERC; CMC Microsystems
FX This work was supported in part by NSERC and CMC Microsystems. Any
   opinions, findings, and conclusions or recommendations expressed in this
   publication are those of the authors and do not necessarily reflect the
   views of the sponsors.
CR Akesson B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P251
   Akesson B., 2011, Memory controllers for real-time embedded systems
   [Anonymous], 2015, Ramulator: A Fast and Extensible DRAM Simulator
   Bourgade Roman, 2008, INT C REAL TIM NETW
   DDR3 SDRAM JEDEC, 2008, JESD793B JEDEC, V2008
   Ecco L., 2014, EMBEDDED REAL TIME C, P1, DOI 10.1109/RTCSA.2014.6910550
   Ecco L, 2015, REAL TIM SYST SYMP P, P53, DOI 10.1109/RTSS.2015.13
   Ecco Leonardo, 2016, EUR REAL TIM SYST EC
   Gomony MD, 2013, DES AUT TEST EUROPE, P1307
   Goossens S, 2013, DES AUT TEST EUROPE, P525
   Guo D., 2016, DRAMCONTROLLER SIMUL
   Hassan M, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P307, DOI 10.1109/RTAS.2015.7108454
   Jalle J, 2014, REAL TIM SYST SYMP P, P207, DOI 10.1109/RTSS.2014.23
   Kim H., 2012, MACSIM SIMULATOR HET
   Kim HJ, 2015, J NANOSCI NANOTECHNO, V15, P317, DOI 10.1166/jnn.2015.8332
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim JE, 2014, P INT COMP SOFTW APP, P321, DOI 10.1109/COMPSAC.2014.54
   Kim Y. H., 2010, 2010 IEEE 37th International Conference on Plasma Sciences (ICOPS 2010), DOI 10.1109/PLASMA.2010.5534009
   Kim Y, 2010, INT S HIGH PERF COMP, P43
   Krishnapillai Yogen, 2014, EUR REAL TIM SYST EC
   Li YN, 2019, RARE METALS, V38, P1051, DOI 10.1007/s12598-016-0765-9
   Li YH, 2014, EUROMICRO, P3, DOI 10.1109/ECRTS.2014.18
   Liu I, 2010, CONF REC ASILOMAR C, P2111, DOI 10.1109/ACSSC.2010.5757922
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Paolieri M, 2009, IEEE EMBED SYST LETT, V1, P86, DOI 10.1109/LES.2010.2041634
   Poovey J., 2007, Characterization of the EEMBC Benchmark Suite
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Subramanian L, 2016, IEEE T PARALL DISTR, V27, P3071, DOI 10.1109/TPDS.2016.2526003
   Valsan PK, 2015, 2015 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS CPSNA 2015, P86, DOI 10.1109/CPSNA.2015.24
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
   Wu ZP, 2013, REAL TIM SYST SYMP P, P372, DOI 10.1109/RTSS.2013.44
   Wu ZS, 2013, THESIS
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
   Yun H, 2015, EUROMICRO, P184, DOI 10.1109/ECRTS.2015.24
NR 35
TC 13
Z9 13
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 53
DI 10.1145/3158208
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500025
DA 2024-07-18
ER

PT J
AU Shoushtari, M
   Donyanavard, B
   Bathen, LAD
   Dutt, N
AF Shoushtari, Majid
   Donyanavard, Bryan
   Bathen, Luis Angel D.
   Dutt, Nikil
TI ShaVe-ICE: Sharing Distributed Virtualized SPMs in Many-Core Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE SPM; scratchpad memory; memory management; many-core architectures;
   virtualization
ID MANAGEMENT
AB Traditional approaches for managing software-programmable memories (SPMs) do not support sharing of distributed on-chip memory resources and, consequently, miss the opportunity to better utilize those memory resources. Managing on-chip memory resources in many-core embedded systems with distributed SPMs requires runtime support to share memory resources between various threads with different memory demands running concurrently. Runtime SPM managers cannot rely on prior knowledge about the dynamically changing mix of threads that will execute and therefore should be designed in a way that enables SPM allocations for any unpredictable mix of threads contending for on-chip memory space. This article proposes ShaVe-ICE, an operating-system-level solution, along with hardware support, to virtualize and ultimately share SPM resources across a many-core embedded system to reduce the average memory latency. We present a number of simple allocation policies to improve performance and energy. Experimental results show that sharing SPMs could reduce the average execution time of the workload up to 19.5% and reduce the dynamic energy consumed in the memory subsystem up to 14%.
C1 [Shoushtari, Majid; Donyanavard, Bryan; Bathen, Luis Angel D.; Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Dept Comp Sci, Zot Code 3435, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Shoushtari, M (corresponding author), Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Dept Comp Sci, Zot Code 3435, Irvine, CA 92697 USA.
EM anamakis@uci.edu; bdonyana@uci.edu; lbathen@uci.edu; dutt@ics.uci.edu
FU National Science Foundation [CCF-1704859]
FX This work was partially supported by the National Science Foundation
   under grant CCF-1704859.
CR Alvarez L, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P720, DOI 10.1145/2749469.2750411
   [Anonymous], COMPUTER LANGUAGE BE
   [Anonymous], 2012, 7 INT WORKSHOP RECON
   Avissar Oren., 2001, CASES 01 P 2001 INT, P34
   Bai K., 2013, Proc. of CODES+ISSS, P1
   Bai K, 2013, DES AUT TEST EUROPE, P593
   Bai K, 2011, IEEE INT CONF ASAP, P231, DOI 10.1109/ASAP.2011.6043275
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bathen L. A. D., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P79
   Bathen LA, 2012, DES AUT CON, P447
   Bathen LAD, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611755
   Bathen LAD, 2012, DES AUT TEST EUROPE, P284
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Cho DS, 2009, IEEE T COMPUT AID D, V28, P554, DOI 10.1109/TCAD.2009.2014002
   Cho D, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P41
   Cong J, 2011, DES AUT CON, P960
   Dominguez A., 2005, J EMBEDDED COMPUTING, V1, P2005
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   Gauthier L, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P157, DOI 10.1145/1878921.1878945
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Kannan A, 2009, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2009.4796548
   Ke Bai, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P317
   Komuravelli R, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P707, DOI 10.1145/2749469.2750374
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   Marongiu A, 2012, IEEE T COMPUT, V61, P222, DOI 10.1109/TC.2010.199
   Muralimanohar N, 2009, Technical Report
   Nguyen Nghi., 2005, CASES 05, P115
   Ning Deng, 2011, Advanced Parallel Processing Technologies. Proceedings 9th International Symposium, APPT 2011, P73, DOI 10.1007/978-3-642-24151-2_6
   Pabalkar A, 2008, LECT NOTES COMPUT SC, V5374, P569, DOI 10.1007/978-3-540-89894-8_49
   Panda PR, 1997, EUR CONF DESIG AUTOM, P7, DOI 10.1109/EDTC.1997.582323
   Scott Robert Ladd, 2016, COYOTEBENCH
   Shoushtari M, 2017, IEEE EMBED SYST LETT, V9, P109, DOI 10.1109/LES.2017.2748098
   Shrivastava A, 2016, IET COMPUT DIGIT TEC, V10, P288, DOI 10.1049/iet-cdt.2016.0024
   Sjodin J., 2001, CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, P15
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Suhendra V., 2006, CASES, P401
   Suhendra V, 2010, ACM T PROGR LANG SYS, V32, DOI 10.1145/1734206.1734210
   Sun K., 2013, DISCRIMINATION TOMAT, P1
   Udipi AN, 2010, CONF PROC INT SYMP C, P175, DOI 10.1145/1816038.1815983
   Verma M, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P77, DOI 10.1109/ASPDAC.2003.1194997
   Zhao Q, 2011, ACM SIGPLAN NOTICES, V46, P27, DOI 10.1145/2007477.1952688
NR 43
TC 4
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 47
DI 10.1145/3157667
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500019
DA 2024-07-18
ER

PT J
AU Hegde, G
   Siddhartha
   Kapre, N
AF Hegde, Gopalakrishna
   Siddhartha
   Kapre, Nachiket
TI CaffePresso: Accelerating Convolutional Networks on Embedded SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA; GPU; DSP; deep learning; embedded; NoC
AB Auto-tuning and parametric implementation of deep learning kernels allow off-the-shelf accelerator-based embedded platforms to deliver high-performance and energy-efficient mappings of the inference phase of lightweight neural networks. Low-complexity classifiers are characterized by operations on small image maps with two to three deep layers and few class labels. For these use cases, we consider a range of embedded systems with 20W power budgets such as the Xilinx ZC706 (FPGA), NVIDIA Jetson TX1 (GPU), TI Keystone II (DSP), and Adapteva Parallella (RISC+NoC). In CaffePresso, we combine auto-tuning of the implementation parameters, and platform-specific constraints deliver optimized solutions for each input ConvNet specification.
C1 [Hegde, Gopalakrishna; Siddhartha] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore.
   [Kapre, Nachiket] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
C3 Nanyang Technological University; University of Waterloo
RP Hegde, G (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore.
EM gplhegde@gmail.com; sidmontu@gmail.com; nachiket@uwaterloo.ca
RI Kapre, Nachiket/G-6086-2014
CR [Anonymous], 2016, ABS160305279 CORR
   [Anonymous], 2015, P GREAT LAK S VLSI
   [Anonymous], 2014, ABS14127580 CORR
   [Anonymous], 2015, MISCELLANEOUS
   [Anonymous], 2015, Deep image: Scaling up image recognition
   [Anonymous], 2016, ABS160201528 CORR
   Cai Z., 2015, ABS150705348 CORR
   Catanzaro B., 2014, ARXIV NEURAL EVOLUTI
   Chellapilla K., 2006, HAL
   Chen Yu-Hsin, 2016, DIGEST TECHNICAL PAP
   Dally William, 2015, High Performance Hardware for Machine Learning
   Esser S.K., 2015, NIPS, P1117
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Gysel P., 2016, P ICLR
   Hegde G, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968511
   Jia Y., 2014, P 22 ACM INT C MULT, P675
   Lavin Andrew, 2015, ABS150909308 CORR
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Severance A., 2013, 2013 INT C HARDW SOF, P1, DOI DOI 10.1109/CODESISSS.2013.6658993
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 20
TC 6
Z9 6
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 15
DI 10.1145/3105925
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100015
DA 2024-07-18
ER

PT J
AU Rajib, MMI
   Nasipuri, A
AF Rajib, Md. Majharul Islam
   Nasipuri, Asis
TI Predictive Retransmissions for Intermittently Connected Sensor Networks
   with Transmission Diversity
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Wireless sensor networks; intermittent connectivity; energy harvesting;
   retransmission; cooperative relaying; opportunistic routing
ID ENERGY; PROTOCOLS
AB Batteryless wireless sensor networks that rely on energy harvested from the environment often exhibit random power outages due to limitations of energy resources, which give rise to intermittent connectivity and long transmission delays. To improve the delay performance in such networks, we consider a design strategy that uses predictive retransmissions to maximize the probability of success for each transmission. This is applied to two different transmission diversity schemes: cooperative relaying over unicast routes and opportunistic routing. Performance evaluations from theoretical models and simulations are presented that show that significant gains can be achieved using the proposed approach in such networks.
C1 [Rajib, Md. Majharul Islam; Nasipuri, Asis] Univ North Carolina Charlotte, Elect & Comp Engn Dept, 9201 Univ City Blvd, Charlotte, NC 28223 USA.
C3 University of North Carolina; University of North Carolina Charlotte
RP Rajib, MMI (corresponding author), Univ North Carolina Charlotte, Elect & Comp Engn Dept, 9201 Univ City Blvd, Charlotte, NC 28223 USA.
EM mrajib@uncc.edu; anasipur@uncc.edu
FU National Science Foundation [CNS-1117790]
FX This work is supported by the National Science Foundation, under grant
   CNS-1117790.
CR [Anonymous], 2010, P 3 INT ICST C SIM T
   [Anonymous], 2005, 2 INT WORKSH NETW SE
   Arora A., 2004, COMPUTER NETWORKS, V46, P5
   Bahrepour Majid, 2010, Proceedings 2010 2nd International Conference on Intelligent Networking and Collaborative Systems (INCoS 2010), P507, DOI 10.1109/INCOS.2010.24
   Barrabes Eloi Garrido, 2016, THESIS
   Chen H. - W., 2009, GRB COORDINATES NETW, V10038, P1, DOI DOI 10.1109/GL0C0M.2009.5425462
   Dilhac JM, 2014, IEEE AERO EL SYS MAG, V29, P18, DOI 10.1109/MAES.2014.130002
   Eu ZA, 2010, COMPUT NETW, V54, P2943, DOI 10.1016/j.comnet.2010.05.012
   Fafoutis X, 2015, IEEE T CONSUM ELECTR, V61, P402, DOI 10.1109/TCE.2015.7389793
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Landsiedel O, 2012, IPSN'12: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P185, DOI 10.1109/IPSN.2012.6920956
   Li Y, 2014, J NETW COMPUT APPL, V41, P411, DOI 10.1016/j.jnca.2013.10.003
   Liu S, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1614379.1614381
   Moss David, 2007, LOW POWER LISTENING, V105
   Peigney M, 2013, SMART MATER STRUCT, V22, DOI 10.1088/0964-1726/22/9/095019
   Rajib MMI, 2015, IEEE INT CONF COMM, P1994, DOI 10.1109/ICCW.2015.7247473
   Shafieirad H, 2016, L N INST COMP SCI SO, V166, P215, DOI 10.1007/978-3-319-33681-7_18
   Shaikh FK, 2016, RENEW SUST ENERG REV, V55, P1041, DOI 10.1016/j.rser.2015.11.010
   Stewart W. J., 2009, Probability, Markov Chains, Queues, and Simulation: the Mathematical Basis of Performance Modeling
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Tacca M, 2007, IEEE T WIREL COMMUN, V6, P2519, DOI 10.1109/TWC.2007.05878
   Tutuncuoglu K., 2011, 2011 IEEE International Conference on Communications (ICC), P1
   Yoshida M, 2012, INT J AD HOC UBIQ CO, V11, P82, DOI 10.1504/IJAHUC.2012.050272
NR 23
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 12
DI 10.1145/3092947
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100012
OA Bronze
DA 2024-07-18
ER

PT J
AU Allamigeon, X
   Gaubert, S
   Goubault, E
   Putot, S
   Stott, N
AF Allamigeon, Xavier
   Gaubert, Stephane
   Goubault, Eric
   Putot, Sylvie
   Stott, Nikolas
TI A Fast Method to Compute Disjunctive Quadratic Invariants of Numerical
   Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Static analysis; abstract interpretation; invariant generation;
   stability; hybrid and switched linear systems
AB We introduce a new method to compute non-convex invariants of numerical programs, which includes the class of switched affine systems with affine guards. We obtain disjunctive and non-convex invariants by associating different partial execution traces with different ellipsoids. A key ingredient is the solution of non-monotone fixed points problems over the space of ellipsoids with a reduction to small size linear matrix inequalities. This allows us to analyze instances that are inaccessible in terms of expressivity or scale by earlier methods based on semi-definite programming.
C1 [Allamigeon, Xavier; Gaubert, Stephane; Stott, Nikolas] INRIA, Paris, France.
   [Allamigeon, Xavier; Gaubert, Stephane; Stott, Nikolas] CNRS, Ecole Polytech, CMAP, Paris, France.
   [Goubault, Eric; Putot, Sylvie] CNRS, Ecole Polytech, LIX, Paris, France.
   [Allamigeon, Xavier; Gaubert, Stephane; Stott, Nikolas] CMAP, Ecole Polytech, F-91128 Palaiseau, France.
   [Goubault, Eric; Putot, Sylvie] LIX, Ecole Polytech, F-91128 Palaiseau, France.
C3 Inria; Centre National de la Recherche Scientifique (CNRS); Centre
   National de la Recherche Scientifique (CNRS); Institut Polytechnique de
   Paris; Ecole Polytechnique; Institut Polytechnique de Paris; Ecole
   Polytechnique
RP Allamigeon, X (corresponding author), INRIA, Paris, France.; Allamigeon, X (corresponding author), CNRS, Ecole Polytech, CMAP, Paris, France.; Allamigeon, X (corresponding author), CMAP, Ecole Polytech, F-91128 Palaiseau, France.
EM xavier.allamigeon@inria.fr; stephane.gaubert@inria.fr;
   goubault@lix.polytechnique.fr; putot@lix.polytechnique.fr;
   nikolas.stott@inria.fr
FU ANR project CAFEIN [ANR-12-INSE-0007]; ANR project MALTHY
   [ANR-13-INSE-0003]; ICODE; academic research chair "Complex Systems
   Engineering" of Ecole polytechnique - THALES - FX - DGA - DASSAULT
   AVIATION - DCNS Research - ENSTA ParisTech - Telecom ParisTech -
   Fondation ParisTech - FDO ENSTA; PGMO programme of EDF; FMJH; Agence
   Nationale de la Recherche (ANR) [ANR-13-INSE-0003, ANR-12-INSE-0007]
   Funding Source: Agence Nationale de la Recherche (ANR)
FX The authors were partially supported by the ANR projects CAFEIN,
   ANR-12-INSE-0007 and MALTHY, ANR-13-INSE-0003, by ICODE and by the
   academic research chair "Complex Systems Engineering" of Ecole
   polytechnique - THALES - FX - DGA - DASSAULT AVIATION - DCNS Research -
   ENSTA ParisTech - Telecom ParisTech - Fondation ParisTech - FDO ENSTA
   and by the PGMO programme of EDF and FMJH.
CR Adje A, 2015, LECT NOTES COMPUT SC, V8931, P99
   Adjé A, 2010, LECT NOTES COMPUT SC, V6012, P23, DOI 10.1007/978-3-642-11957-6_3
   Ahmadi AA, 2014, SIAM J CONTROL OPTIM, V52, P687, DOI 10.1137/110855272
   Allamigeon X, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2932187
   [Anonymous], 2004, THESIS
   [Anonymous], 1950, Comment. Math. Helv, DOI DOI 10.1007/BF02567031
   [Anonymous], 1994, STUD APPL MATH
   Audenaert KMR, 2013, LINEAR ALGEBRA APPL, V439, P2598, DOI 10.1016/j.laa.2013.08.006
   Ben-Tal A.., 2001, Lectures on modern convex optimization: analysis, algorithms, and engineering applications
   BLAND RG, 1981, OPER RES, V29, P1039, DOI 10.1287/opre.29.6.1039
   Blondel VD, 2000, AUTOMATICA, V36, P1249, DOI 10.1016/S0005-1098(00)00050-9
   Bonnabel S, 2009, SIAM J MATRIX ANAL A, V31, P1055, DOI 10.1137/080731347
   Bourdoncle F., 1992, Journal of Functional Programming, V2, P407, DOI 10.1017/S0956796800000496
   Branicky MS, 1998, IEEE T AUTOMAT CONTR, V43, P475, DOI 10.1109/9.664150
   COUSOT P, 2005, VMCAI 2005, V3385, P1
   Cousot P, 1977, P 4 ACM SIGACT SIGPL
   Cousot Patrick, 1978, P 5 ACM SIGACT SIGPL, p84S96, DOI DOI 10.1145/512760.512770
   de Klerk E, 2016, SIAM J OPTIMIZ, V26, P1944, DOI 10.1137/15M103114X
   DEUTSCH A, 1990, CONFERENCE RECORD OF THE SEVENTEENTH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P157, DOI 10.1145/96709.96725
   FERET J, 2004, PROCEEDINGS ESOP04, V2986, P33
   Feron E., 2008, CoRR, Vabs/0809.4812
   Gawlitza TM, 2012, J SYMB COMPUT, V47, P1416, DOI 10.1016/j.jsc.2011.12.048
   Giacobazzi R, 1998, SCI COMPUT PROGRAM, V32, P177, DOI 10.1016/S0167-6423(97)00034-8
   Goubault E, 2009, CORR
   Jeannet B, 1999, LECT NOTES COMPUT SC, V1694, P39
   KADISON RV, 1951, P AM MATH SOC, V2, P505, DOI 10.2307/2031784
   Lofberg J., 2004, P IEEE INT S COMPUTE
   Martel M, 2003, THIRD IEEE INTERNATIONAL WORKSHOP ON SOURCE CODE ANALYSIS AND MANIPULATION - PROCEEDINGS, P13, DOI 10.1109/SCAM.2003.1238027
   Mauborgne L, 2005, LECT NOTES COMPUT SC, V3444, P5
   MINE A, 2006, VMCAI 2006, V3855, P348
   Müller-Olm M, 2004, INFORM PROCESS LETT, V91, P233, DOI 10.1016/j.ipl.2004.05.004
   Nilsson P., 2013, C DEC CONTR
   Oulamara M, 2015, LECT NOTES COMPUT SC, V9206, P415, DOI 10.1007/978-3-319-21690-4_24
   Rodríguez-Carbonell E, 2007, SCI COMPUT PROGRAM, V64, P54, DOI 10.1016/j.scico.2006.03.003
   Roux Pierre, 2013, Automated Technology for Verification and Analysis. 11th International Symposium, ATVA 2013. Proceedings: LNCS 8172, P240, DOI 10.1007/978-3-319-02444-8_18
   Roux P, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P105
   Roux Pierre, 2016, VALIDATING NUMERICAL, P424
   Sankaranarayanan S, 2005, LECT NOTES COMPUT SC, V3385, P25
   Sotin P., 2011, POLICY ITERATION LOG, P290
   Stingl M., 2013, PENLAB MATLAB SOLVER
   Tütüncü RH, 2003, MATH PROGRAM, V95, P189, DOI 10.1007/s10107-002-0347-5
   Venet A, 2002, LECT NOTES COMPUT SC, V2477, P36
   Venet A., 1996, Static Analysis. Third International Symposium, SAS'96 Proceedings, P366
NR 43
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 166
DI 10.1145/3126502
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800049
DA 2024-07-18
ER

PT J
AU Li, Y
   Cheng, AMK
AF Li, Yu
   Cheng, Albert M. K.
TI Toward a Practical Regularity-based Model: The Impact of Evenly
   Distributed Temporal Resource Partitions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hierarchical real-time scheduling; temporal resource partition;
   real-time task scheduling; resource utilization; schedulability rate
AB Most Hierarchical Real-time Scheduling (HiRTS) techniques have focused on temporal resource partitions in which time units are periodically distributed. Although such periodic partitions could provide great flexibility for the resource-level scheduling, engineers face significant obstacles when trying to determine the schedulability of real-time tasks running on them. The main reason is that periodic partitions fail to effectively bound the difference between the ideal and the actual resource allocation. To solve this problem, some researchers introduced the Regular Partition, a type of temporal resource partition that is almost evenly distributed. Recent research has shown that it achieves maximal transparency for task scheduling-some classical real-time scheduling problems on a regular partition can be easily transformed into equivalent problems on a dedicated single resource. However, the resource partitioning problem for regular partitions is much more complicated than the one for periodic partitions. Based on a practical two-layer HiRTS platform, this article introduces MulZ (Multiple Z-seqences), which is the first to solve this problem with a partitioned scheduling strategy. By using a more complicated approximation methodology, our experimental results show that MulZ outperforms the current best global scheduling algorithm on this problem. After that, it compares the overall performance of the periodic partition and the regular partition. We conclude that the regular partition is a better choice for the integration of real-time applications.
C1 [Li, Yu; Cheng, Albert M. K.] Univ Houston, Dept Comp Sci, Houston, TX 77204 USA.
C3 University of Houston System; University of Houston
RP Li, Y (corresponding author), Univ Houston, Dept Comp Sci, Houston, TX 77204 USA.
EM liyupku2000@gmail.com; cheng@cs.uh.edu
OI Cheng, Albert M. K./0000-0003-2134-3056
FU National Science Foundation [0720856, 1219082]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [0720856]
   Funding Source: National Science Foundation
FX This article is based on work supported in part by the National Science
   Foundation under Awards No. 0720856 and No. 1219082.
CR [Anonymous], 2004, THESIS
   Aswathanarayana T., 2005, RTAS 2005
   Baruah S., 1995, IPPS 1995
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bastoni A., 2010, RTSS 2010
   Bastoni A., 2011, ECRTS 2011
   Behnam M., 2007, EMSOFT 2007
   Bruns F., 2010, ECRTS 2010
   Cucinotta T., 2009, COMPSAC 2009
   Cucinotta T., 2010, SOCA 2010
   Deng Z., 1997, RTSS 1997
   Easwaran Arvind, 2007, RTSS 2007
   Groesbrink Stefan, 2014, RTAS 2014
   Hua XY, 2015, J SYST SOFTWARE, V110, P193, DOI 10.1016/j.jss.2015.08.050
   Lee J., 2012, RTCSA 2012
   Li Y., 2012, RTCSA 2012
   Li Y., 2016, TECHNICAL REPORT
   Li Y., 2012, RTSS 2012
   Li Y, 2016, IEEE T COMPUT, V65, P1646, DOI 10.1109/TC.2015.2449857
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Mok A. K., 2001, RTSS 2001
   Mok A. K., 2001, RTAS 2001
   Phan Linh T. X., 2013, RTAS 2013
   Shigero S., 1999, RTCSA 1999
   Shin I., 2004, RTSS 2004
   Shin Insik, 2003, RTSS 2003
   Xi S., 2011, EMSOFT 2011
   Xu M., 2013, RTSS 2013
   Yoon Man-Ki, 2013, DATE 2013
   Zhang W., 2014, CCGRID 2014
NR 31
TC 10
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 111
DI 10.1145/3092945
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000021
DA 2024-07-18
ER

PT J
AU Tigori, KTG
   Bechennec, JL
   Faucou, S
   Roux, OH
AF Tigori, Kabland Toussaint Gautier
   Bechennec, Jean-Luc
   Faucou, Sebastien
   Roux, Olivier Henri
TI Formal Model-Based Synthesis of Application-Specific Static RTOS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Formal methods; formal synthesis; OSEK/VDX and AUTOSAR RTOS; model-based
   verification and verification; application-specific RTOS
AB In an embedded system, the specialization of the code of the real-time operating system (RTOS) according to the requirements of the application allows one to remove unused services and other sources of dead code from the binary program. The typical specialization process is based on a mix of precompiler macros and build scripts, both of which are known for being sources of errors.
   In this article, we present a new model-based approach to the design of application-specific RTOS. Starting with finite state models describing the RTOS and the application requirements, the set of blocks in the RTOS code actually used by the application is automatically computed. This set is used to build an application-specific RTOS model. This model is fed into a code generator to produce the source code of an application-specific RTOS. It is also used to carry on model-based validations and verifications, including the formal verification that the specialization process did not introduce unwanted behaviors or suppress expected ones.
   To demonstrate the feasibility of this approach, it is applied to specialize Trampoline, an open-source implementation of the AUTOSAR OS standard, to an industrial case study from the automotive domain.
C1 [Tigori, Kabland Toussaint Gautier; Roux, Olivier Henri] Ecole Cent Nantes, IRCCyN, Nantes, France.
   [Bechennec, Jean-Luc] CNRS, IRCCyN, Nantes, France.
   [Faucou, Sebastien] Univ Nantes, IRCCyN, Nantes, France.
   [Tigori, Kabland Toussaint Gautier; Roux, Olivier Henri] Ecole Cent Nantes, LS2N, Nantes, France.
   [Bechennec, Jean-Luc] CNRS, LS2N, Nantes, France.
   [Faucou, Sebastien] Univ Nantes, LS2N, Nantes, France.
C3 Nantes Universite; Ecole Centrale de Nantes; Nantes Universite; Ecole
   Centrale de Nantes; Centre National de la Recherche Scientifique (CNRS);
   Nantes Universite; Ecole Centrale de Nantes; Nantes Universite; Ecole
   Centrale de Nantes; Centre National de la Recherche Scientifique (CNRS);
   Nantes Universite
RP Tigori, KTG (corresponding author), Ecole Cent Nantes, IRCCyN, Nantes, France.; Tigori, KTG (corresponding author), Ecole Cent Nantes, LS2N, Nantes, France.
OI Faucou, Sebastien/0000-0002-1514-3579; Roux, Olivier
   H./0000-0003-1665-0481; Bechennec, Jean-Luc/0000-0002-3763-8417
CR Anderson Thomas E, 1992, WORKSH WORKST OP SYS
   [Anonymous], OSPERT 15
   [Anonymous], OSEK VDX OP SYST SPE
   Barreto L., 2002, 10 INT C REAL TIME S, P19
   Béchennec JL, 2006, IEEE INT C EMERG, P641
   Böke C, 2003, EIGHTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, PROCEEDINGS, P148
   Brightwell R, 2003, IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, P251
   Chen J, 2011, ASIA PAC SOFWR ENG, P274, DOI 10.1109/APSEC.2011.26
   Cuoq P., 2012, SOFTWARE ENG FORMAL
   Druschel Peter, 1993, INT WORKSH OBJ OR OP
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   John D., 1998, IET C P, P7
   Krueger Keith, 1993, TOOLS DEV APPL SPECI, V28
   Kurmus A., 2013, NDSS
   Lohmann Daniel, 2009, USENIX ANN TECHN C M
   Malecha G, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P1504, DOI 10.1145/2695664.2695751
   OSEK Group, 1999, OSEK VDX OS TEST PRO
   OSEK Group, 1999, OSEK VDX OS TEST PLA
   Tigori Kabland Toussaint Gautier, 2015, P 12 IEEE INT C EMB, P977
   Treiber M, 2000, PHYS REV E, V62, P1805, DOI 10.1103/PhysRevE.62.1805
   Yatake Kenro, 2012, Theoretical Aspects of Computing - ICTAC 2012. Proceedings of the 9th International Colloquium, P183, DOI 10.1007/978-3-642-32943-2_15
NR 21
TC 8
Z9 8
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 97
DI 10.1145/3015777
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000007
DA 2024-07-18
ER

PT J
AU Siirtola, A
   Tripakis, S
   Heljanko, K
AF Siirtola, Antti
   Tripakis, Stavros
   Heljanko, Keijo
TI When Do We Not Need Complex Assume-Guarantee Rules?
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Circular assume-guarantee reasoning; compositional reasoning; modal
   interface automata; cut state; refinement checking
ID VERIFICATION
AB We study the need for complex circular assume-guarantee (AG) rules in formalisms that already provide the simple precongruence rule. We first investigate the question for two popular formalisms: Labeled Transition Systems (LTSs) with weak simulation and Interface Automata (IA) with alternating simulation. We observe that, in LTSs, complex circular AG rules cannot always be avoided, but, in the IA world, the simple precongruence rule is all we need. Based on these findings, we introduce modal IA with cut states, a novel formalism that not only generalizes IA and LTSs but also allows for compositional reasoning without complex AG rules.
C1 [Siirtola, Antti] Univ Oulu, Fac Informat Technol & Elect Engn, POB 8000, Oulu 90014, Finland.
   [Tripakis, Stavros] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, 253 Cory Hall 1770, Berkeley, CA 94720 USA.
   [Heljanko, Keijo] Aalto Univ, Dept Comp Sci, POB 15400, Aalto 00076, Finland.
C3 University of Oulu; University of California System; University of
   California Berkeley; Aalto University
RP Siirtola, A (corresponding author), Univ Oulu, Fac Informat Technol & Elect Engn, POB 8000, Oulu 90014, Finland.
EM antti.siirtola@oulu.fi; stavros@eecs.berkeley.edu;
   keijo.heljanko@aalto.fi
RI Heljanko, Keijo/C-7603-2011
OI Heljanko, Keijo/0000-0002-4547-2701; Siirtola,
   Antti/0000-0001-9118-5087; Tripakis, Stavros/0000-0002-1777-493X
FU Academy of Finland [139402, 265939, 277522]; U.S. National Science
   Foundation [1329759, 1139138]; UC Berkeley's iCyPhy Research Cente;
   SARANA project in the SAFIR programme; IBM and United Technologies;
   Direct For Computer & Info Scie & Enginr [1139138] Funding Source:
   National Science Foundation; Division Of Computer and Network Systems;
   Direct For Computer & Info Scie & Enginr [1329759] Funding Source:
   National Science Foundation; Division of Computing and Communication
   Foundations [1139138] Funding Source: National Science Foundation;
   Academy of Finland (AKA) [265939, 277522] Funding Source: Academy of
   Finland (AKA)
FX This work has been partially supported by the Academy of Finland (awards
   #139402, #265939, and #277522), the U.S. National Science Foundation
   (awards # 1329759 and # 1139138), UC Berkeley's iCyPhy Research Center
   (supported by IBM and United Technologies), and the SARANA project in
   the SAFIR 2014 programme.
CR ABADI M, 1995, ACM T PROGR LANG SYS, V17, P507, DOI 10.1145/203095.201069
   Alur R, 1999, FORM METHOD SYST DES, V15, P7, DOI 10.1023/A:1008739929481
   [Anonymous], 1984, Logics and Models of Concurrent Systems (NATO ASI Series, DOI [DOI 10.1007/978-3-642-82453-1_5, 10.1007/978-3-642-82453-1\5]
   [Anonymous], 1980, LNCS
   [Anonymous], 2001, LNCS, DOI [DOI 10.1007/3-540-45449-7_11, DOI 10.1007/3-540-45449-711]
   [Anonymous], 1989, CWI Q.
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Bauer SS, 2010, LECT NOTES COMPUT SC, V6015, P175, DOI 10.1007/978-3-642-12002-2_15
   Bujtor F, 2014, LECT NOTES COMPUT SC, V8327, P162, DOI 10.1007/978-3-319-04298-5_15
   Chilton C, 2014, SCI COMPUT PROGRAM, V91, P115, DOI 10.1016/j.scico.2013.12.010
   Clarke EM, 1999, MODEL CHECKING, P1
   Cobleigh JM, 2003, LECT NOTES COMPUT SC, V2619, P331
   de Alfaro L, 2005, NATO SCI SER II-MATH, V195, P83
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   de Roever Willem-Paul, 2001, Concurrency Verification: Introduction to Compositional and Noncompositional Proof Methods
   Emmi M, 2008, LECT NOTES COMPUT SC, V5014, P116
   Frehse G, 2004, IEEE DECIS CONTR P, P479, DOI 10.1109/CDC.2004.1428676
   GRUMBERG O, 1994, ACM T PROGR LANG SYS, V16, P843, DOI 10.1145/177492.177725
   Henzinger TA, 1998, LECT NOTES COMPUT SC, V1427, P440, DOI 10.1007/BFb0028765
   Lüttgen G, 2013, LOG METH COMPUT SCI, V9, DOI 10.2168/LMCS-9(3:4)2013
   McMillan KL, 1998, LECT NOTES COMPUT SC, V1427, P110, DOI 10.1007/BFb0028738
   MISRA J, 1981, IEEE T SOFTWARE ENG, V7, P417, DOI 10.1109/TSE.1981.230844
   Namjoshi KS, 2010, ACM T COMPUT LOG, V11, DOI 10.1145/1740582.1740584
   Preoteasa V., 2014, P EMSOFT 14, P1
   Raclet JB, 2011, FUND INFORM, V108, P119, DOI 10.3233/FI-2011-416
   Roscoe AW, 2010, TEXTS COMPUT SCI, P3, DOI 10.1007/978-1-84882-258-0_1
   Shankar N, 1998, LECT NOTES COMPUT SC, V1536, P541, DOI 10.1007/3-540-49213-5_21
   Siirtola Antti, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P176, DOI 10.1109/ACSD.2014.26
   Siirtola A, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P30, DOI 10.1109/ACSD.2015.19
   Tripakis S, 2011, ACM T PROGR LANG SYS, V33, DOI 10.1145/1985342.1985345
   Valmari Antti, 2001, LNCS, V2067, P58, DOI DOI 10.1007/3-540-45510-8
NR 31
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 48
DI 10.1145/3012280
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900021
DA 2024-07-18
ER

PT J
AU Valmari, A
AF Valmari, Antti
TI Stop It, and Be Stubborn!
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Stubborn set/ample set/persistent set/partial order methods;
   safety/progress/liveness properties; ignoring problem
AB This publication discusses how automatic verification of concurrent systems can be made more efficient by focusing on always may-terminating systems. First, making a system always may-terminating is a method formeeting a modelling need that exists independently of this publication. It is illustrated that without doing so, non-progress errors may be lost. Second, state explosion is often alleviated with stubborn, ample, and persistent set methods. They use expensive cycle or terminal strong component conditions in many cases. It is proven that for many important classes of properties, if the systems are always may-terminating, then these conditions can be left out.
C1 [Valmari, Antti] Tampere Univ Technol, Dept Math, POB 553, FI-33101 Tampere, Finland.
C3 Tampere University
RP Valmari, A (corresponding author), Tampere Univ Technol, Dept Math, POB 553, FI-33101 Tampere, Finland.
EM Antti.Valmari@tut.fi
RI Valmari, Antti/G-4239-2014
OI Valmari, Antti/0000-0002-5022-1624
CR [Anonymous], 1992, TEMPORAL LOGIC REACT, DOI DOI 10.1007/978-1-4612-0931-7
   [Anonymous], 1991, Applications and Theory of Petri Nets, volume 483 of Lecture Notes in Computer Science
   Brim L, 2007, LECT NOTES COMPUT SC, V4346, P84
   Clarke Edmund M., 2001, MODEL CHECKING
   Emerson E. A., 1990, Handbook of Theoretical Computer Science, VB, P995, DOI [10.1016/b978-0-444-88074-1.50021-4, DOI 10.1016/B978-0-444-88074-1.50021-4]
   Esparza J., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P374
   Evangelista Sami, 2010, International Journal on Software Tools for Technology Transfer, V12, P155, DOI 10.1007/s10009-010-0137-y
   EVE J, 1977, ACTA INFORM, V8, P303, DOI 10.1007/BF00271339
   Godefroid P., 1990, DIMACS SERIES DISCRE, V3, P321, DOI [10.1090/dimacs/003/21, DOI 10.1090/DIMACS/003/21]
   Godefroid P., 1996, Lecture Notes in Computer Science, V1032
   Hansen H., 2002, Electronic Notes in Theoretical Computer Science, V66, P178, DOI DOI 10.1016/S1571-0661(04)80411-0
   Holzmann GJ, 2004, The SPIN model checker: primer and reference manual, V1003
   Peled D., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P409
   PETERSON GL, 1981, INFORM PROCESS LETT, V12, P115, DOI 10.1016/0020-0190(81)90106-X
   Rensink A, 2007, INFORM COMPUT, V205, P125, DOI 10.1016/j.ic.2006.06.002
   Roscoe AW, 2010, TEXTS COMPUT SCI, P3, DOI 10.1007/978-1-84882-258-0_1
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Valmari Antti, 2016, Model-Checking Software. 23rd International Symposium, SPIN 2016, co-located with ETAPS 2016. Proceedings: LNCS 9641, P225, DOI 10.1007/978-3-319-32582-8_16
   Valmari A., 1988, Application and Theory of Petri Nets. 9th European Workshop, P95
   Valmari A., 1996, FME '96: Industrial Benefit and Advances in Formal Methods. Third International Symposium of Formal Methods Europe. Proceedings, P228
   Valmari A., 1995, Formal Aspects of Computing, V7, P440, DOI 10.1007/BF01211218
   Valmari A., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P429
   Valmari A, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P10, DOI 10.1109/ACSD.2015.14
   Valmari Antti, 2016, CEUR WORKSHOP P, V1591, P213
   Valmari Antti, 2015, P 14 S PROGR LANG SO, V1525, P91
NR 25
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 46
DI 10.1145/3012279
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900019
DA 2024-07-18
ER

PT J
AU Sauer, C
   Loeb, HP
AF Sauer, Christian
   Loeb, Hans-Peter
TI A Lightweight Framework for the Dynamic Creation and Configuration of
   Virtual Platforms in SystemC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE SystemC; TLM; CCI; virtual platforms
AB Virtual prototypes leverage SystemC/TLM for simulating programmable platforms comprising hundreds of modules. Their efficient creation and configuration is vital for acceptable turnaround times, for example, during performance exploration or software development. Therefore, our lightweight framework provides a factory that creates designs from abstract descriptions of module instances, properties, and connections. Modules mark properties as creation or runtime parameters. The resulting generic design descriptions are usable by non-experts and enable front-ends. The infrastructure is a small C++ library with only 1,350 lines of code that can be combined with existing SystemC/TLM models and simulation kernels. An industrial case study of a complex multiprocessor SoC shows a distinct productivity gain.
C1 [Sauer, Christian; Loeb, Hans-Peter] Cadence Design Syst, Munich, Germany.
   [Sauer, Christian; Loeb, Hans-Peter] Cadence Design Syst, Mozartstr 2, D-85622 Feldkirchen Munich, Germany.
RP Sauer, C (corresponding author), Cadence Design Syst, Munich, Germany.; Sauer, C (corresponding author), Cadence Design Syst, Mozartstr 2, D-85622 Feldkirchen Munich, Germany.
EM sauerc@cadence.com; loeb@cadence.com
CR [Anonymous], VIRTUAL SYSTEM PLATF
   [Anonymous], P 7 IEEE ACM INT C H
   [Anonymous], SOC DESIGNER PLUS
   [Anonymous], IEEE DES TEST COMPUT
   [Anonymous], BOOST C SOURCE LIB
   Beltrame G, 2009, IEEE T COMPUT AID D, V28, P1857, DOI 10.1109/TCAD.2009.2030268
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Coffland JosephE., 2003, Proceedings of the 2003 ACM symposium on Applied computing, SAC '03, P666
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   IEEE Guide for Electric Power Distribution Reliability Indices, 2012, IEEE Std1366-2012 (Revis. IEEE Std 1366-2003), P1, DOI DOI 10.1109/IEEESTD.2012.6209381
   Jain V, 2011, LECT NOTES COMPUT SC, V6698, P299, DOI 10.1007/978-3-642-21470-7_21
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Montero M, 2009, PEACE PSYCHOL BOOK S, P1, DOI 10.1017/978-0-387-85784-8_1
   Riccobene E., 2005, Proceedings of the ACM International conference on Embedded software, P138
   Sauer C, 2014, PROCEEDINGS OF THE 2014 FORUM ON SPECIFICATION & DESIGN LANGUAGES (FDL)
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Wieman T, 2012, IEEE DES TEST COMPUT, V29, P14, DOI 10.1109/MDT.2012.2184518
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 5
DI 10.1145/2983626
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900005
DA 2024-07-18
ER

PT J
AU Schürmans, S
   Onnebrink, G
   Leupers, R
   Ascheid, G
   Chen, XT
AF Schuermans, Stefan
   Onnebrink, Gereon
   Leupers, Rainer
   Ascheid, Gerd
   Chen, Xiaotao
TI Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box
   Processor Model
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Black box; electronic system level; frequency; power estimation; power
   model; processor model
ID DESIGN
AB Power estimation has become a strongly desired feature in Electronic System Level (ESL) simulations. Most existing power estimation approaches for this abstraction level require component models with observable internals. However, most ESL models of modern processors are delivered as black box components. This work presents a tool-based ESL power estimation methodology for black box models and its extension for multiple clock frequencies. The evaluation uses hardware measurements of the ARM Cortex-A9 subsystem of the OMAP4460 chip for reference. The achieved estimation error is 5% on average for fixed-frequency power models and 7% for multifrequency power models.
C1 [Schuermans, Stefan; Onnebrink, Gereon; Leupers, Rainer; Ascheid, Gerd] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, Aachen, Germany.
   [Chen, Xiaotao] Huawei Technol, 400 Crossing Blvd,2nd Floor, Bridgewater, NJ 08807 USA.
   [Schuermans, Stefan; Onnebrink, Gereon; Leupers, Rainer] Rhein Westfal TH Aachen, ICE 611910, D-52056 Aachen, Germany.
   [Ascheid, Gerd] Rhein Westfal TH Aachen, ICE 611810, D-52056 Aachen, Germany.
C3 RWTH Aachen University; Huawei Technologies; RWTH Aachen University;
   RWTH Aachen University
RP Schürmans, S (corresponding author), Rhein Westfal TH Aachen, ICE 611910, D-52056 Aachen, Germany.
EM schuerma@ice.rwth-aachen.de; onnebrink@ice.rwth-aachen.de;
   leupers@ice.rwth-aachen.de; ascheid@ice.rwth-aachen.de;
   xiaotaochen@huawei.com
OI Fuhr (Onnebrink), Gereon/0000-0003-1321-8458
FU Huawei Technologies Co., Ltd.
FX This work has been supported by Huawei Technologies Co., Ltd.
CR Aceplorer, 2014, DOC AC
   [Anonymous], 2011, OMAP4460 MULT DEV SI
   [Anonymous], 2011, P FOR SPEC DES LANG
   Ben-Israel Adi, 2003, GEN INVERSIONS THEOR
   Benini L., 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), P5, DOI 10.1109/ISCAS.1998.706780
   Benini L, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P173, DOI 10.1109/LPE.1998.708184
   Bro R, 1997, J CHEMOMETR, V11, P393, DOI 10.1002/(SICI)1099-128X(199709/10)11:5<393::AID-CEM483>3.0.CO;2-L
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Eeckhout L, 2001, INT SYM PERFORM ANAL, P10, DOI 10.1109/ISPASS.2001.990669
   Fornaciari William, 1998, VERY LARGE SCALE INT, P249
   Givargis T, 2002, IEEE T VLSI SYST, V10, P856, DOI 10.1109/TVLSI.2002.808443
   Grüttner K, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P181, DOI 10.1109/SAMOS.2014.6893210
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hsu CW, 2011, DES AUT CON, P47
   Julien N, 2003, IEEE MICRO, V23, P40, DOI 10.1109/MM.2003.1240211
   Jung Matthias, 2013, P SYNOPS US GROUP C
   Laurent Johann, 2001, P INT WORKSH POW TIM
   Onnebrink Gereon, 2016, P 2016 WORKSH RAP, DOI DOI 10.1145/2852339.2852345
   OVP, 2015, OP VIRT PLATF SIM 20
   Pandaboard, 2011, OMAP4460 PAND ES SYS
   Rethinagiri S. K., 2011, 2011 International Symposium on System-on-Chip, P56, DOI 10.1109/ISSOC.2011.6089692
   Rosa F, 2013, IEEE I C ELECT CIRC, P855, DOI 10.1109/ICECS.2013.6815549
   Schürmans S, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P354, DOI 10.1109/SAMOS.2015.7363698
   Schurmans S., 2013, P 50 ANN DES AUT C
   Sjalander M., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P25, DOI 10.1109/ISPASS.2012.6189203
   SystemC, 2014, SYSTEMC 2014 SYSTEMC
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   USB-DUXfast, 2005, USB DUXFAST TECHNICA
   Veller Y., 2010, WHY YOU SHOULD OPTIM
   WEICKER RP, 1984, COMMUN ACM, V27, P1013, DOI 10.1145/358274.358283
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   Zheng Q, 2013, I S WORKL CHAR PROC, P123, DOI 10.1109/IISWC.2013.6704678
NR 33
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 26
DI 10.1145/2987375
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900026
DA 2024-07-18
ER

PT J
AU Tajik, H
   Donyanavard, B
   Dutt, N
   Jahn, J
   Henkel, J
AF Tajik, Hossein
   Donyanavard, Bryan
   Dutt, Nikil
   Jahn, Janmartin
   Henkel, Joerg
TI SPMPool: Runtime SPM Management for Memory-Intensive Applications in
   Embedded Many-Cores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Management; Scratchpad memory; many-core; runtime
   system; memory mapping
AB Distributed Scratchpad Memories (SPMs) in embedded many-core systems require careful selection of data placement to achieve good performance. Applications mapped to these platforms have varying memory requirements based on their runtime behavior, resulting in under-or overutilization of the local SPMs. We propose SPMPool to share the available on-chip SPMs on many-cores among concurrently executing applications in order to reduce the overall memory access latency. By pooling SPM resources, we can assign underutilized memory resources, due to idle cores or low memory usage, to applications dynamically. SPMPool is the first workload-aware SPM mapping solution for many-cores that dynamically allocates data at runtime-using profiled data-to address the unpredictable set of concurrently executing applications. Our experiments on workloads with varying interapplication memory intensity show that SPMPool can achieve up to 76% reduction in memory access latency for configurations ranging from 16 to 256 cores, compared to the traditional approach that limits executing cores to use their local SPMs.
C1 [Tajik, Hossein; Donyanavard, Bryan; Dutt, Nikil] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Jahn, Janmartin; Henkel, Joerg] Karlsruhe Inst Technol, Embedded Syst, D-76021 Karlsruhe, Germany.
C3 University of California System; University of California Irvine;
   Helmholtz Association; Karlsruhe Institute of Technology
RP Dutt, N (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM dutt@uci.edu; henkel@kit.edu
FU NSF Variability Expedition [CCF-1029783]; German Research Foundation
   (DFG) as part of Transregional Collaborative Research Centre Invasive
   Computing [SFB/TR 89]
FX This research was partially supported by NSF Variability Expedition
   Grant Number CCF-1029783. The work was also in part supported by the
   German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre Invasive Computing [Henkel et al. 2012]
   (SFB/TR 89, C1-http://invasic.de).
CR Ahmed W., 2011, P DES AUT TEST EUR C
   Ahmed W., 2011, P 9 INT C HARDW SOFT
   [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], P 39 ANN IEEE ACM IN
   [Anonymous], P 36 ANN INT S COMP
   [Anonymous], P INT C HIGH PERF CO
   [Anonymous], 2010, P 15 ED ASPLOS ARCH
   [Anonymous], 2013, THESIS CAMBRIDGE MA
   Bai Ke, 2011, P 2011 IEEE INT C AP
   Bai Ke, 2013, P C DES AUT TEST EUR
   Bathen L. A. D., 2011, P 2011 P 9 INT C HAR
   Beckmann N., 2013, P 22 INT C PAR ARCH
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bolosky W. J., 1989, Operating Systems Review, V23, P19, DOI 10.1145/74851.74854
   Chang J., 2007, P 21 ANN INT C SUP
   Che Weijia, 2010, P DES AUT TEST EUR C
   Choi Junchul, 2012, P 49 ANN DES AUT C
   Clements Austin T., 2013, P 24 ACM S OP SYST P
   Deng Ning, 2011, P 9 INT C ADV PAR PR
   Doosan Cho, 2009, IEEE T COMPUTER AIDE
   Egger Bernhard, 2008, P 8 ACM INT C EMB SO
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fazzino F., 2008, NOXIM NETWORK ON CHI
   Francesco Poletti, 2004, P 41 ANN DES AUT C
   Gauthier Lovic, 2010, P 2010 INT C COMP AR
   Guthaus M. R., 2001, P 2001 IEEE INT WORK
   Henkel J., 2013, P 2013 INT C HARDW S
   Henkel J., 2012, P 17 AS S PAC DES AU
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Howard J., 2010, P 2010 INT C SOL STA
   Iyer R., 2007, P 2007 ACM SIGMETRIC
   Jaleel A., 2007, Technical Report
   Jaleel Aamer, 2008, P 17 INT C PAR ARCH
   Ji Weixing, 2011, J SYST ARCHIT
   Kaseridis D., 2009, P 2009 INT C PAR PRO
   Knauerhase R., 2008, IEEE MICRO
   Lebeck AR, 2000, ACM SIGPLAN NOTICES, V35, P105, DOI 10.1145/384264.379007
   Lee Hyunjin, 2011, P 2011 IEEE 17 INT S
   Lee Hyunjin, 2010, P 2010 IEEE 16 INT S
   Marongiu A, 2012, IEEE T COMPUT, V61, P222, DOI 10.1109/TC.2010.199
   McCormick Patrick S., 2011, LAUR1110315 LANL
   Merkel A, 2010, P 5 EUR C COMP SYST
   Muhammad Shafique, 2011, P 2011 DES AUT TEST
   Muralimanohar N., 2009, Rep. HPL- 2009-85, V27, P28
   Pabalkar Amit, 2008, P 15 INT C HIGH PERF
   Panda Preeti Ranjan, 1997, P 1997 EUR C DES TES
   Qin Zhao, 2011, P 7 ACM SIGPLAN SIGO
   Qureshi M., 2006, P 39 ANN IEEE ACM IN
   Rafique Nauman, 2006, P 15 INT C PAR ARCH
   Sharifi A., 2012, P 2012 49 ACM EDAC I
   Srikantaiah Shekhar, 2008, P 13 INT C ARCH SUPP
   Steinke S., 2002, P 2002 DES AUT TEST
   Suhendra Vivy, 2008, P 6 IEEE ACM IFIP IN
   Suhendra Vivy, 2006, P 2006 INT C COMP AR
   Takase H., 2010, P 2010 DES AUT EUR C
   Udayakumaran Sumesh, 2006, ACM T EMBED COMPUT S
   Verma Manish, 2003, P 2003 AS S PAC DES
   Xie Y., 2009, P 36 ANN INT S COMP
   Zhang L, 2010, J SIGNAL PROCESS SYS, V58, P247, DOI 10.1007/s11265-009-0362-3
NR 59
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 25
DI 10.1145/2968447
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900025
DA 2024-07-18
ER

PT J
AU Hassan, HA
   Salem, SA
   Mostafa, AM
   Saad, EM
AF Hassan, Hadeer A.
   Salem, Sameh A.
   Mostafa, Ahmed M.
   Saad, E. M.
TI Harmonic Segment-Based Semi-Partitioning Scheduling on Multi-Core
   Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Segment-based; rate monotonic scheduling; semi-partitioning approach;
   harmonic tasks
ID TASK SYSTEMS
AB Nowadays, the issue of scheduling multi-core real-time systems has become the focus of such research in industrial, biomedical, military, and other fields. As a consequence, a new semi-partitioning algorithm that uses a static Rate-Monotonic criterion to schedule real-time tasks on multi-core platforms is proposed. The improvement in the performance of real-time systems is achieved by exploitingthe fact that the utilization boundary of a task set increases to fully utilize the processors if the periods of tasks have harmonic nature among each other. Experimental results on randomly generated datasets and real-world datasets show that the proposed algorithm inevitably outperforms other competitive algorithms.
C1 [Hassan, Hadeer A.; Salem, Sameh A.; Mostafa, Ahmed M.; Saad, E. M.] Helwan Univ, Helwan, Egypt.
C3 Egyptian Knowledge Bank (EKB); Helwan University
RP Hassan, HA; Salem, SA; Mostafa, AM; Saad, EM (corresponding author), Helwan Univ, Helwan, Egypt.
EM hadeer_ahmed123@yahoo.com; sameh_salem@h-eng.helwan.edu.eg;
   en-gahmed_youssef@yahoo.com; elsayed012@gmail.com
RI Salem, Sameh A./U-1662-2019; Mostafa, Ahmad/AAJ-9470-2020; Mostafa,
   Ahmed M./HMV-4677-2023; ahmed hassan hosny, hadeer/AAP-8950-2020
OI Salem, Sameh A./0000-0002-7553-4002; Mostafa, Ahmed
   M./0000-0002-2581-1331; ahmed hassan hosny, hadeer/0000-0002-6217-8950;
   Kaseb, Mostafa/0000-0001-9135-3271
CR Anderson JH, 2005, EUROMICRO, P199, DOI 10.1109/ECRTS.2005.6
   Andersson B, 2000, SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P337, DOI 10.1109/RTCSA.2000.896409
   Andersson B, 2008, LECT NOTES COMPUT SC, V5401, P73, DOI 10.1007/978-3-540-92221-6_7
   Andersson B, 2008, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2008.44
   Andersson B, 2006, LECT NOTES COMPUT SC, V3974, P322
   Andersson Bjorn, 2001, RTSS 01 P 22 IEEE RE, P93
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   Baruah S, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P195, DOI 10.1109/EMRTS.2003.1212744
   Bertogna M., 2007, THESIS
   Bini E, 2003, IEEE T COMPUT, V52, P933, DOI 10.1109/TC.2003.1214341
   Calandrino JM, 2007, EUROMICRO, P247, DOI 10.1109/ECRTS.2007.81
   Campos Sergio Vale Aguiar, 1996, THESIS
   Cirinei M, 2007, EUROMICRO, P9, DOI 10.1109/ECRTS.2007.14
   Davis RI., 2014, SIGBED Rev, V11, P8, DOI [10.1145/2597457.2597458, DOI 10.1145/2597457.2597458]
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Elewi A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544391
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   Jonsson Jan, 2003, ECRTS 03
   Kato S., 2008, Proceedings of the 8th ACM international conference on Embedded software, P139, DOI DOI 10.1145/1450058.1450078
   Kato S, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P441, DOI 10.1109/RTCSA.2007.61
   Lakshmanan K, 2009, EUROMICRO, P239, DOI 10.1109/ECRTS.2009.33
   Lauzac S, 2003, IEEE T COMPUT, V52, P337, DOI 10.1109/TC.2003.1183948
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   LOCKE CD, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P181, DOI 10.1109/REAL.1991.160372
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Lowney Geoff, 2006, P 25 INT S PAR ALG A
   Lundberg Lars, 2002, RTAS 02
   Naghibzadeh M, 2013, INT SYM IND EMBED, P85, DOI 10.1109/SIES.2013.6601476
   Naghibzadeh Mahmoud, 2014, P 26 EUR C REAL TIM
   Nan Guan, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P165, DOI 10.1109/RTAS.2010.39
   Ramamurthy S, 2002, REAL TIM SYST SYMP P, P59, DOI 10.1109/REAL.2002.1181562
   Sodan A. C., 2011, J COMPUT, V99, P1
   STANKOVIC JA, 1988, COMPUTER, V21, P10, DOI 10.1109/2.7053
   Uvarov Angela, 2004, P 10 IEEE INT S REAL, P25
   Vora V, 2012, INT J INFORM TECHNOL, V2, P1
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Xu C., 2010, THESIS
   Zapata Oup, 2005, TR, P1, DOI 10.1145/3006385
NR 41
TC 6
Z9 6
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 73
DI 10.1145/2933388
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100012
DA 2024-07-18
ER

PT J
AU You, YP
   Chen, SC
AF You, Yi-Ping
   Chen, Szu-Chien
TI VecRA: A Vector-Aware Register Allocator for GPU Shader Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Register allocation; shader processors; register packing
AB Graphics processing units (GPUs) are now widely used in embedded systems for manipulating computer graphics and even for general-purpose computation. However, many embedded systems have to manage highly restricted hardware resources in order to achieve high performance or energy efficiency. The number of registers is one of the common limiting factors in an embedded GPU design. Programs that run with a low number of registers may suffer from high register pressure if register allocation is not properly designed, especially on a GPU in which a register is divided into four elements and each element can be accessed separately, because allocating a register for a vector-type variable that does not contain values in all elements wastes register spaces. In this article, we present a vector-aware register allocation framework to improve register utilization on shader architectures. The framework involves two major components: (1) element-based register allocation that allocates registers based on the element requirement of variables and (2) register packing that rearranges elements of registers in order to increase the number of contiguous free elements, thereby keeping more live variables in registers. Experimental results on a cycle-approximate simulator showed that the proposed framework decreased 92% of register spills in total and made 91.7% of 14 common shader programs spill free. These results indicate an opportunity for energy management of the space that is used for storing spilled variables, with the framework improving the performance by a geometric mean of 8.3%, 16.3%, and 29.2% for general shader processors in which variables are spilled to memory with 5-, 10-, and 20-cycle access latencies, respectively. Furthermore, the reduction in the register requirement of programs enabled another 11 programs with high register pressure to be runnable on a lightweight GPU.
C1 [You, Yi-Ping; Chen, Szu-Chien] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 30010, Taiwan.
C3 National Yang Ming Chiao Tung University
RP You, YP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 30010, Taiwan.
EM ypyou@cs.nctu.edu; scchen@sslab.cs.nctu.edu.tw
OI You, Yi-Ping/0000-0002-4455-3147
FU Ministry of Science and Technology of Taiwan [MOST
   103-2221-E-009-103-MY3]
FX This study was partially supported by the Ministry of Science and
   Technology of Taiwan under Grant No MOST 103-2221-E-009-103-MY3.
CR Advanced Micro Devices Inc., 2008, RENDERMONKEY TOOLS
   American Resources Inc, 2013, GREEN TAG CERT FOR
   [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   [Anonymous], 2010, OPENGL ES COMMON PRO
   [Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
   Appel A.W., 2002, MODERN COMPILER IMPL, V2nd
   ARM Limited, 2010, CORT A8 TECHN REF MA
   ATI Technologies Inc., 2005, RAD X1800 SHAD ARCH
   Chia-Ming Chang, 2011, 2011 IEEE Asian Solid-State Circuits Conference, P405, DOI 10.1109/ASSCC.2011.6123602
   Chien SY, 2008, IEEE J SOLID-ST CIRC, V43, P2025, DOI 10.1109/JSSC.2008.2001898
   Christen Martin, 2007, CLOCKWORKCODERS TUTO
   Fernando Randima, 2005, ACM SIGGRAPH 2005 CO
   Imagination Technologies Inc., 2009, POWERVR TECHN OV
   Intel Corp, 2011, INT COR I7 900 DESKT
   Jeremias P., 2013, ACM SIGGRAPH 2013 Computer Animation Festival, P1, DOI DOI 10.1145/2503541.2503644
   Khronos Group Inc., 2009, OPENGL ES SHAD LANG
   Ko Ming-Yung, 2011, P C COMP VIS GRAPH I
   Ko Ming-Yung, 2012, COMMUNICATION
   Li Bengu, 2004, P 17 INT WORKSH LANG, P56
   NVIDIA Corp, 2010, GEFORCE GRAPH CARD U
   Pereira FMQ, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P216
   Poletto M, 1999, ACM T PROGR LANG SYS, V21, P895, DOI 10.1145/330249.330250
   Poletto M, 1997, ACM SIGPLAN NOTICES, V32, P109, DOI 10.1145/258916.258926
   Qualcomm Inc., 2010, MOST COMM SHAD
   Qualcomm Inc., 2011, ADR GRAPH TOOLS
   Reinheart Alfonse, 2012, OPENGL SHADING LANGU
   Rydgard Henrik, 2012, PPSSPP PROJECT PSP E
   SPARC International Inc, 1992, SPARC ARCH MAN VERS
   Synopsys Inc., 2006, DES COMP TECHN BACKG
   Tallam S, 2003, ACM SIGPLAN NOTICES, V38, P85, DOI 10.1145/640128.604139
   Traub O, 1998, ACM SIGPLAN NOTICES, V33, P142, DOI 10.1145/277652.277714
   Vincent Pervasive Media Technologies LLC, 2011, VINC 3D REND LIB OP
   You YP, 2015, INT CONF COMPIL ARCH, P99, DOI 10.1109/CASES.2015.7324550
   You YP, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539045
   You Yi-Ping, 2012, P WORKSH COMP PAR CO
NR 35
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 64
DI 10.1145/2961026
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100003
DA 2024-07-18
ER

PT J
AU Desnos, K
   Pelcat, M
   Nezan, JF
   Aridhi, S
AF Desnos, Karol
   Pelcat, Maxime
   Nezan, Jean-Francois
   Aridhi, Slaheddine
TI On Memory Reuse Between Inputs and Outputs of Dataflow Actors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Dataflow; memory optimization; buffer merging
ID BUFFER REQUIREMENTS; HIERARCHY
AB This article introduces a new technique to minimize the memory footprints of Digital Signal Processing (DSP) applications specified with Synchronous Dataflow (SDF) graphs and implemented on shared-memory Multiprocessor System-on-Chip (MPSoCs). In addition to the SDF specification, which captures data dependencies between coarse-grained tasks called actors, the proposed technique relies on two optional inputs abstracting the internal data dependencies of actors: annotations of the ports of actors, and script-based specifications of merging opportunities between input and output buffers of actors. Experimental results on a set of applications show a reduction of the memory footprint by 48% compared to state-of-the-art minimization techniques.
C1 [Desnos, Karol; Pelcat, Maxime; Nezan, Jean-Francois] INSA Rennes, IETR, UMR CNRS 6164, UEB, 20 Ave Buttes Coesmes, F-35708 Rennes, France.
   [Aridhi, Slaheddine] Texas Instruments France, 5 Chemin Presses,4 Allee Technopolis, F-06800 Cagnes Sur Mer, France.
C3 Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS);
   Institut National des Sciences Appliquees de Rennes; Texas Instruments
RP Desnos, K (corresponding author), INSA Rennes, IETR, UMR CNRS 6164, UEB, 20 Ave Buttes Coesmes, F-35708 Rennes, France.
EM kdesnos@insa-rennes.fr; mpelcat@insa-rennes.fr; jnezan@insa-rennes.fr;
   saridhi@ti.com
RI Pelcat, Maxime/F-6443-2014
CR ARNDT OJ, 2013, EMBEDDED COMPUTER SY, P56
   Benazouz M., 2010, Proceedings of the ACS/IEEE International Conference on Computer Systems and Applications, P1, DOI [10.1145/1839594.1839595, DOI 10.1109/AICCSA.2010.5586972]
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   BURRUS CS, 1981, IEEE T ACOUST SPEECH, V29, P806, DOI 10.1109/TASSP.1981.1163645
   Cudennec L, 2014, PROCEDIA COMPUT SCI, V29, P1123, DOI 10.1016/j.procs.2014.05.101
   DeGreef E, 1997, IEEE INT CONF ASAP, P66, DOI 10.1109/ASAP.1997.606813
   Desnos K, 2015, INT CONF ACOUST SPEE, P1111, DOI 10.1109/ICASSP.2015.7178142
   Desnos K, 2015, J SIGNAL PROCESS SYS, V80, P19, DOI 10.1007/s11265-014-0952-6
   El Assad S., 2013, Patent No. US, Patent No. [8781116 B2, 8781116]
   Fabri J., 1979, AUTOMATIC STORAGE OP
   Fischaber S, 2007, IEEE WRK SIG PRO SYS, P469, DOI 10.1109/SIPS.2007.4387593
   Forget J., 2013, SYNDEX V7 USER MANUA
   Geffert V, 2011, LECT NOTES COMPUT SC, V6543, P248, DOI 10.1007/978-3-642-18381-2_21
   Geilen M, 2005, DES AUT CON, P819
   Hsu C.-J., 2005, P 2005 WORKSHOP SOFT, P37, DOI DOI 10.1145/1140389.1140394
   Kalray, 2013, MAN COR PROC DAT
   Kim JT, 2002, J KOREAN PHYS SOC, V40, P754, DOI 10.3938/jkps.40.754
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Magee DP, 2005, DES AUT CON, P603
   Mamidala A. R., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P771, DOI 10.1109/IPDPS.2011.220
   Mercat A, 2014, IEEE INT SYMP CIRC S, P1296, DOI 10.1109/ISCAS.2014.6865380
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   Pelcat M., 2012, PHYS LAYER MULTICORE
   PELCAT M, 2014, EDERC 2014 P, P36
   Piat J, 2009, IEEE WRK SIG PRO SYS, P145, DOI 10.1109/SIPS.2009.5336240
   Quong Russel W., 1993, ECE TECHNICAL REPORT, P232
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Takahashi D., 2000, Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, P192, DOI 10.1109/HPC.2000.846545
   Wipliez M., 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), P303, DOI 10.1109/DASIP.2010.5706280
   Zorian Y, 2002, INT TEST CONF P, P340
NR 32
TC 9
Z9 10
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 30
DI 10.1145/2871744
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500011
OA Green Published
DA 2024-07-18
ER

PT J
AU Geeraerts, G
   Heussner, A
   Raskin, JF
AF Geeraerts, Gilles
   Heussner, Alexander
   Raskin, Jean-Francois
TI On the Verification of Concurrent, Asynchronous Programs with Waiting
   Queues
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Theory; Verification; Asynchronous programming; waiting
   queues
AB Recently, new libraries, such as Grand Central Dispatch (GCD), have been proposed to directly harness the power of multicore platforms and to make the development of concurrent software more accessible to software engineers. When using such a library, the programmer writes so-called blocks, which are chunks of code, and dispatches them using synchronous or asynchronous calls to several types of waiting queues. A scheduler is then responsible for dispatching those blocks among the available cores. Blocks can synchronize via a global memory. In this article, we propose Queue-Dispatch Asynchronous Systems as a mathematical model that faithfully formalizes the synchronization mechanisms and behavior of the scheduler in those systems. We study in detail their relationships to classical formalisms such as pushdown systems, Petri nets, FIFO systems, and counter systems. Our main technical contributions are precise worst-case complexity results for the Parikh coverability problem and the termination problem for several subclasses of our model. We also consider an extension of QDAS with a fork-join mechanism. Adding fork-join to any of the subclasses that we have identified leads to undecidability of the coverability problem. This motivates the study of over-approximations. Finally, we consider handmade abstractions as a practical way of verifying programs that cannot be faithfully modeled by decidable subclasses of QDAS.
C1 [Geeraerts, Gilles; Raskin, Jean-Francois] Univ Libre Bruxelles, Dept Informat, CPI 212,Blvd Triomphe, B-1050 Brussels, Belgium.
   [Heussner, Alexander] Otto Friedrich Univ Bamberg, Lehrstuhl Softwaretechn & Programmiersprachen, D-96045 Bamberg, Germany.
C3 Universite Libre de Bruxelles; Otto Friedrich University Bamberg
RP Geeraerts, G (corresponding author), Univ Libre Bruxelles, Dept Informat, CPI 212,Blvd Triomphe, B-1050 Brussels, Belgium.
OI Raskin, Jean-Francois/0000-0002-3673-1097
CR [Anonymous], 2000, LNCS, DOI [10.1007/10722167_20, DOI 10.1007/1072216720]
   [Anonymous], 1976, 62 YAL U
   Apple, 2011, TECHNICAL REPORT
   Apple, 2010, TECHNICAL REPORT
   Apple, 2009, DISPATCHWEBSERVER MA
   Bouajjani A, 1997, LECT NOTES COMPUT SC, V1243, P135
   Bouajjani A, 2012, ACM SIGPLAN NOTICES, V47, P203, DOI 10.1145/2103621.2103681
   BRAND D, 1983, J ACM, V30, P323, DOI 10.1145/322374.322380
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Esparza J, 2003, INFORM COMPUT, V186, P355, DOI 10.1016/S0890-5401(03)00139-1
   Esparza J., 1998, LNCS, V1491
   Ganty P, 2012, ACM T PROGR LANG SYS, V34, DOI 10.1145/2160910.2160915
   Ganty P, 2009, ACM SIGPLAN NOTICES, V44, P102, DOI 10.1145/1594834.1480895
   Geeraerts G, 2013, INT CONF APPL CONCUR, P150, DOI 10.1109/ACSD.2013.18
   Geeraerts Gilles, 2013, PETRI NETS, P49
   Heussner A., 2012, LOG METH COMPUT SCI, V8, P3
   Jhala R, 2007, ACM SIGPLAN NOTICES, V42, P339, DOI 10.1145/1190215.1190266
   Kochems Jonathan, 2013, CONCUR 2013 - Concurrency Theory. 24th International Conference, CONCUR 2013. Proceedings: LNCS 8052, P288, DOI 10.1007/978-3-642-40184-8_21
   La Torre S, 2008, LECT NOTES COMPUT SC, V4963, P299, DOI 10.1007/978-3-540-78800-3_21
   Minsky M., 1967, Computation: finite and infinite machines
   Rackoff C., 1978, THEORETICAL COMPUTER, V6, P233
   Sen K, 2006, LECT NOTES COMPUT SC, V4144, P300, DOI 10.1007/11817963_29
NR 22
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 58
DI 10.1145/2700072
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800020
DA 2024-07-18
ER

PT J
AU Kim, H
   Han, DG
   Hong, S
   Ha, J
AF Kim, Heeseok
   Han, Dong-Guk
   Hong, Seokhie
   Ha, Jaecheol
TI Message Blinding Method Requiring No Multiplicative Inversion for RSA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Security; Side channel attacks; power
   analysis; message blinding method
ID POWER ANALYSIS
AB This article proposes a new message blinding methods requiring no multiplicative inversion for RSA. Most existing message blinding methods for RSA additionally require the multiplicative inversion, even though computational complexity of this operation is O(n(3)) which is equal to that of the exponentiation. Thus, this additional operation is known to be the main drawback of the existing message blinding methods for RSA. In addition to requiring no additional multiplicative inversion, our new countermeasure provides the security against various power analysis attacks as well as general differential power analysis.
C1 [Kim, Heeseok] Univ Bristol, Dept Comp Sci, Bristol, Avon, England.
   [Hong, Seokhie] Korea Univ, Ctr Informat Secur Technol, Seoul, South Korea.
   [Han, Dong-Guk] Kookmin Univ, Dept Math, Seoul, South Korea.
   [Ha, Jaecheol] Hoseo Univ, Dept Informat Secur, Cheonan, South Korea.
C3 University of Bristol; Korea University; Kookmin University; Hoseo
   University
RP Kim, H (corresponding author), Univ Bristol, Dept Comp Sci, Bristol, Avon, England.
EM christa@kookmin.ac.kr
OI Kim, HeeSeok/0000-0001-8137-4810
FU MKE (The Ministry of Knowledge Economy), Korea, under ITRC (Information
   Technology Research Center) [NIPA-2012-H0301-12-3007]
FX This research was supported by the MKE (The Ministry of Knowledge
   Economy), Korea, under the ITRC (Information Technology Research Center)
   support program (NIPA-2012-H0301-12-3007) supervised by the NIPA
   (National IT Industry Promotion Agency).
CR Amiel F, 2008, LECT NOTES COMPUT SC, V5019, P136, DOI 10.1007/978-3-540-79966-5_10
   Amiel F, 2007, LECT NOTES COMPUT SC, V4876, P110
   [Anonymous], 2002, LNCS
   [Anonymous], 2012, Wikipedia
   [Anonymous], CRYPTOGRAPHIC HARDWA
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   den Boer Bert, 2003, LECT NOTES COMPUTER, V2523, P21
   Fouque PA, 2003, LECT NOTES COMPUT SC, V2779, P269, DOI 10.1007/978-3-540-45238-6_22
   Hedabou M, 2005, LECT NOTES COMPUT SC, V3439, P85
   Itoh K, 2003, LECT NOTES COMPUT SC, V2779, P382, DOI 10.1007/978-3-540-45238-6_30
   Itoh Kouichi, 2003, LECT NOTES COMPUTER, V2523, P399
   Izu Tetsuya, 2002, LECT NOTES COMPUTER, V2274, P371
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, LECT NOTES COMPUTER, P104, DOI DOI 10.1007/3-540-68697-5_9
   Mamiya H, 2004, LECT NOTES COMPUT SC, V3156, P343
   Menezes A., 1996, Cryptography
   Messerges Thomas, 1999, LECT NOTES COMPUTER, V1717, P724
   Novak R., 2002, Public Key Cryptography. 4th International Workshop on Practice and Theory in Public Key Cryptosystems, PKC 2002. Proceedings (Lecture Notes in Computer Science Vol.2274), P252
   Riscure, 2009, DPA ATT RSA CRT MOD
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Schindler W., 2002, Public Key Cryptography. 4th International Workshop on Practice and Theory in Public Key Cryptosystems, PKC 2002. Proceedings (Lecture Notes in Computer Science Vol.2274), P263
   Vuillaume C, 2006, LECT NOTES COMPUT SC, V3989, P268
   Yen SM, 2005, LECT NOTES COMPUT SC, V3715, P183
NR 23
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 80
DI 10.1145/2560020
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200007
DA 2024-07-18
ER

PT J
AU Whitham, J
   Audsley, NC
   Davis, RI
AF Whitham, Jack
   Audsley, Neil C.
   Davis, Robert I.
TI Explicit Reservation of Cache Memory in a Predictable, Preemptive
   Multitasking Real-Time System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Real-Time systems; cache-related preemption delay;
   fixed priority scheduling; schedulability analysis
ID LOCKING; DELAY
AB We describe and evaluate explicit reservation of cache memory to reduce the cache-related preemption delay (CRPD) observed when tasks share a cache in a preemptive multitasking hard real-time system. We demonstrate the approach using measurements obtained from a hardware prototype, and present schedulability analyses for systems that share a cache by explicit reservation. These analyses form the basis for a series of experiments to further evaluate the approach. We find that explicit reservation is most useful for larger task sets with high utilization. Some task sets cannot be scheduled with a conventional cache, but are schedulable with explicit reservation.
C1 [Whitham, Jack; Audsley, Neil C.; Davis, Robert I.] Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
C3 University of York - UK
RP Whitham, J (corresponding author), Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
EM jack@jwhitham.org; neil.audsley@york.ac.uk; rob.davis@york.ac.uk
OI Audsley, Neil/0000-0003-3739-6590
FU EPSRC project TEMPO [EP/G055548/1]; FP7 project T-CREST [288008]; EPSRC
   [EP/G055548/1] Funding Source: UKRI
FX This work was supported by EPSRC project TEMPO, number EP/G055548/1 and
   FP7 project T-CREST, number 288008.
CR Altmeyer S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P261, DOI 10.1109/RTSS.2011.31
   Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Altmeyer S, 2011, J SYST ARCHITECT, V57, P707, DOI 10.1016/j.sysarc.2010.08.006
   [Anonymous], 2009, Real-Time Systems and Programming Languages
   Arnaud A, 2006, P 14 INT C REAL TIM
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bluespec, 2013, SYNTH MOD CO
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   BusquetsMataix JV, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/RTTAS.1996.509537
   Cepeda Shannon, 2009, WHAT YOU NEED KNOW P
   Davis RI, 2008, IEEE T COMPUT, V57, P1261, DOI 10.1109/TC.2008.66
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Digilent, 2013, ATLYS SPART 6 FPGA D
   Falk H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P143
   Gustafsson J, 2010, OASICS OPENACCESS SE
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Hennessy J.L., 2006, Computer Architecture: A Quantitative Approach'', V4th
   Herter J, 2011, EUROMICRO, P23, DOI 10.1109/ECRTS.2011.11
   HILL MD, 1988, COMPUTER, V21, P25, DOI 10.1109/2.16187
   HILL MD, 1989, IEEE T COMPUT, V38, P1612, DOI 10.1109/12.40842
   Kirk D. B., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P229, DOI 10.1109/REAL.1989.63574
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Liu TT, 2012, REAL-TIME SYST, V48, P166, DOI 10.1007/s11241-011-9139-4
   Lunniss W., 2012, P 20 INT C REAL TIM
   Marti Campoy A., 2002, P INT FED AUT CONTR
   MUELLER F, 1995, SIGPLAN NOTICES, V30, P125, DOI 10.1145/216633.216677
   Puschner Peter, 2005, P WORKSH OBJ OR REAL
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Tan YD, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210275
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Tse J, 1998, IEEE T COMPUT, V47, P509, DOI 10.1109/12.677225
   Vera X, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324973
   Whitham J, 2012, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2012.19
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
   Xilinx, 2012, SPART 6 FPGA MEM INT
   Xilinx, 2008, MICROBLAZE PROC REF
NR 39
TC 9
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 120
DI 10.1145/2523070
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Casu, MR
   Colonna, F
   Crepaldi, M
   Demarchi, D
   Graziano, M
   Zamboni, M
AF Casu, Mario R.
   Colonna, Francesco
   Crepaldi, Marco
   Demarchi, Danilo
   Graziano, Mariagrazia
   Zamboni, Maurizio
TI UWB Microwave Imaging for Breast Cancer Detection: Many-Core, GPU, or
   FPGA?
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Microwave imaging; ultra-wideband; breast cancer detection; many-core;
   GPU; FPGA
ID MULTICORE
AB An UWB microwave imaging system for breast cancer detection consists of antennas, transceivers, and a high-performance embedded system for elaborating the received signals and reconstructing breast images. In this article we focus on this embedded system. To accelerate the image reconstruction, the Beamforming phase has to be implemented in a parallel fashion. We assess its implementation in three currently available high-end platforms based on a multicore CPU, a GPU, and an FPGA, respectively. We then project the results applying technology scaling rules to future many-core CPUs, many-thread GPUs, and advanced FPGAs. We consider an optimistic case in which available resources increase according to Moore's law only, and a pessimistic case in which only a fraction of those resources are available due to a limited power budget. In both scenarios, an implementation that includes a high-end FPGA outperforms the other alternatives. Since the number of effectively usable cores in future many-cores will be power-limited, and there is a trend toward the integration of power-efficient accelerators, we conjecture that a chip consisting of a many-core section and a reconfigurable logic section will be the perfect platform for this application.
C1 [Casu, Mario R.; Colonna, Francesco; Demarchi, Danilo; Graziano, Mariagrazia; Zamboni, Maurizio] Politecn Torino, DET, I-10129 Turin, Italy.
   [Crepaldi, Marco] Italian Inst Technol, Ctr Human Space Robot, Genoa, Italy.
C3 Polytechnic University of Turin
RP Casu, MR (corresponding author), Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy.
EM mario.casu@polito.it
RI Casu, Mario R./AAL-1627-2020; Demarchi, Danilo/G-9272-2015
OI Casu, Mario R./0000-0002-1026-0178; ZAMBONI,
   Maurizio/0000-0001-8179-5973; Demarchi, Danilo/0000-0001-5374-1679;
   Crepaldi, Marco/0000-0002-5881-3720
FU Italian Ministry of University and Research; FIRB
FX This work is supported by the Italian Ministry of University and
   Research, project FIRB 2012 "MICENEA".
CR Ahmed SS, 2012, IEEE MICROW MAG, V13, P26, DOI 10.1109/MMM.2012.2205772
   [Anonymous], J REAL TIME IMAGE PR
   [Anonymous], WP0115610 ALT
   Asano S, 2009, I C FIELD PROG LOGIC, P126, DOI 10.1109/FPL.2009.5272532
   Bockenbach O., 2008, P SPIE
   Bond EJ, 2003, IEEE T ANTENN PROPAG, V51, P1690, DOI 10.1109/TAP.2003.815446
   Borkar S., 2010, P INT S VLSI DES AUT
   Bruton L. T., 2010, RADIO FREQUENCY RF B
   Caffarena G., 2012, P C DES ARCH SIGN IM, P1
   Casu MR, 2011, MICROPROCESS MICROSY, V35, P261, DOI 10.1016/j.micpro.2010.09.006
   Chang CH, 2010, MAGN RESON MED, V64, P1135, DOI 10.1002/mrm.22481
   Chase J, 2008, ANN IEEE SYM FIELD P, P173, DOI 10.1109/FCCM.2008.24
   Cong J, 2012, DES AUT CON, P843
   Cota E., 2013, IEEE COMPUT ARCHIT L, V99
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fear EC, 2002, IEEE MICROW MAG, V3, P48, DOI 10.1109/6668.990683
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Hendy Amr M., 2009, 2009 IEEE International Ultrasonics Symposium, P1330, DOI 10.1109/ULTSYM.2009.5441904
   Holland J., 2011, P 15 ANN WORKSH HIGH
   Kondapalli S, 2012, INT J ANTENN PROPAG, V2012, DOI 10.1155/2012/234263
   Li X, 2001, IEEE MICROW WIREL CO, V11, P130, DOI 10.1109/7260.915627
   Pulimeno A, 2012, IEEE T VLSI SYST, V20, P1341, DOI 10.1109/TVLSI.2011.2148183
   Rivera D, 2007, INT SYM COMP ARCHIT, P26, DOI 10.1109/SBAC-PAD.2007.26
   Roden JA, 2000, MICROW OPT TECHN LET, V27, P334, DOI 10.1002/1098-2760(20001205)27:5<334::AID-MOP14>3.0.CO;2-A
   Schneider FK, 2010, IEEE T INF TECHNOL B, V14, P538, DOI 10.1109/TITB.2009.2025653
   Shams R, 2010, IEEE SIGNAL PROC MAG, V27, P50, DOI 10.1109/MSP.2009.935387
   So HKH, 2011, IEEE MICRO, V31, P54, DOI 10.1109/MM.2011.65
   Theodoropoulos D, 2011, IEEE T MULTIMEDIA, V13, P235, DOI 10.1109/TMM.2010.2098397
   Tota SV, 2010, DES AUT TEST EUROPE, P45
   Treibig J., 2012, INT J HIGH PERFORM C
   Uwcem, 2012, UWC NUM BREAST PHANT
   Zastrow E, 2008, IEEE T BIO-MED ENG, V55, P2792, DOI 10.1109/TBME.2008.2002130
   Zeng K, 2007, INT J BIOMED IMAGING, V2007, DOI 10.1155/2007/29160
NR 33
TC 9
Z9 9
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 109
DI 10.1145/2530534
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400011
DA 2024-07-18
ER

PT J
AU Chang, LP
   Chou, TY
   Huang, LC
AF Chang, Li-Pin
   Chou, Tung-Yang
   Huang, Li-Chun
TI An Adaptive, Low-Cost Wear-Leveling Algorithm for Multichannel
   Solid-State Disks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Flash memory; wear leveling; solid-state
   disks
AB Multilevel flash memory cells double or even triple storage density, producing affordable solid-state disks for end users. As flash memory endures only limited program-erase cycles, solid-state disks employ wear-leveling methods to prevent any portions of flash memory from being retired prematurely. Modern solid-state disks must consider wear evenness at both block and channel levels. This study first presents a block-level wear-leveling method whose design has two new ideas. First, the proposed method reuses the intelligence available in flash-translation layers so it does not require any new data structures. Second, it adaptively tunes the threshold of block-level wear leveling according to the runtime write pattern. This study further introduces a new channel-level wear-leveling strategy, because block-level wear leveling is confined to a channel, but realistic workloads do not evenly write all channels. The proposed method swaps logical blocks among channels for achieving an eventually-even state of channel lifetimes. A series of trace-driven simulations show that our wear-leveling method outperforms existing approaches in terms of wear evenness and overhead reduction.
C1 [Chang, Li-Pin; Chou, Tung-Yang; Huang, Li-Chun] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chang, LP (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lpchang@cs.nctu.edu.tw
FU National Science Council, Taiwan, ROC [98-2221-E-009-157-MY3]; ADATA
   Technology Co., Ltd.
FX This work is in part supported by research grant 98-2221-E-009-157-MY3
   from the National Science Council, Taiwan, ROC, and a joint research
   project with ADATA Technology Co., Ltd.
CR AGRAWAL N., 2007, T STORAGE, V3
   Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], 1997, Tech. Rep. TR3022
   BALAKRISHNAN M., 2010, ACM T STORAGE, V6, P4
   Chang LP, 2011, LCTES 11: PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2011 CONFERENCE ON LANGUAGES, COMPILERS, TOOLS AND THEORY FOR EMBEDDED SYSTEMS, P31
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang LP, 2009, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1640457.1640463
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   GLOBAL UNICHIP CORP, 2009, GP5086 DAT
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Jung Dawoon., 2007, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, P160, DOI DOI 10.1145/1289881
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   MICRON&REG;, 2008, TN2942 MICRON
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   PARK S.-H., 2010, IEEE T COMPUT, V99
   Rosen Kenneth H., 1996, Discrete mathematics and its applications, V3rd
   SAMSUNG ELECTRONICS, 2008, K9MDG08U5M 4G 8 BIT
   SAMSUNG ELECTRONICS, 2006, K9F8G08BOM IGB 8 BIT
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   Shang PJ, 2011, IEEE T COMPUT, V60, P1142, DOI 10.1109/TC.2010.175
   SPANSION&REG;, 2008, AN01 SPANSION
NR 24
TC 14
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 55
DI 10.1145/2539036.2539051
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000015
DA 2024-07-18
ER

PT J
AU Parmer, G
   West, R
AF Parmer, Gabriel
   West, Richard
TI Predictable and Configurable Component-Based Scheduling in the COMPOSITE
   OS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Reliability; Scheduling; component-based operating systems
AB This article presents the design of user-level scheduling hierarchies in the COMPOSITE component-based system. The motivation for this is centered around the design of a system that is both dependable and predictable, and which is configurable to the needs of specific applications. Untrusted application developers can safely develop services and policies, that are isolated in protection domains outside the kernel. To ensure predictability, COMPOSITE enforces timing control over user-space services. Moreover, it must provide a means by which asynchronous events, such as interrupts, are handled in a timely manner without jeopardizing the system. Towards this end, we describe the features of COMPOSITE that allow user-defined scheduling policies to be composed for the purposes of combined interrupt and taskmanagement. Asignificant challenge arises from the need to synchronize access to shared data structures (e.g., scheduling queues), without allowing untrusted code to disable interrupts. Additionally, efficient upcall mechanisms are needed to deliver asynchronous event notifications in accordance with policy-specific priorities, without undue recourse to schedulers. We show how these issues are addressed in COMPOSITE, by comparing several hierarchies of scheduling polices, to manage both tasks and the interrupts on which they depend. Studies show how it is possible to implement guaranteed differentiated services as part of the handling of I/O requests from a network device while diminishing livelock. Microbenchmarks indicate that the costs of implementing and invoking user-level schedulers in COMPOSITE are on par with, or less than, those in other systems, with thread switches more than twice as fast as in Linux.
C1 [Parmer, Gabriel] George Washington Univ, Dept Comp Sci, Washington, DC 20052 USA.
   [West, Richard] Boston Univ, Dept Comp Sci, Boston, MA 02215 USA.
C3 George Washington University; Boston University
RP Parmer, G (corresponding author), George Washington Univ, Dept Comp Sci, 801 22nd St NW,Suite 720E, Washington, DC 20052 USA.
EM gparmer@gwu.edu
CR Accetta M., 1986, USENIX Association Summer Conference Proceedings, Atlanta 1986, P93
   Anderson JH, 1997, ACM T COMPUT SYST, V15, P134, DOI 10.1145/253145.253159
   Anderson T. E., 1991, Operating Systems Review, V25, P95, DOI 10.1145/121133.121151
   Aswathanarayana T, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P32
   Barreto L., 2002, 10 INT C REAL TIME S, P19
   BERSHAD BN, 1992, SIGPLAN NOTICES, V27, P223, DOI 10.1145/143371.143523
   Bruno J, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE WORKSHOP ON EMBEDDED SYSTEMS, P55
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Druschel P, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P261, DOI 10.1145/248155.238786
   Ford B, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P91, DOI 10.1145/248155.238765
   FORD B, 1994, PROCEEDINGS OF THE WINTER 1994 USENIX CONFERENCE, P97
   Franke Hubertus, 2002, P OTTAWA LINUX S, V85, P479
   Fry Gerald, 2007, Proceedings of the 2007 International Conference on Embedded Systems & Applications. ESA 2007, P83
   Gai P., 2001, P 13 IEEE EUR REAL T
   Gamsa B, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P87
   Goyal P, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P107, DOI 10.1145/248155.238766
   Hohmuth M, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P217
   Leyva-del-Foyo LE, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P14
   Liedtke Jochen., 1995, On micro-kernel construction, V29
   Mehnert F., 2002, P 23 IEEE REAL TIM S
   Mogul J., 1987, SOSP 87, P39
   Mogul JC, 1997, ACM T COMPUT SYST, V15, P217, DOI 10.1145/263326.263335
   Pagh R., 2001, Algorithms - ESA 2001. 9th Annual European Symposium. Proceedings (Lecture Notes in Computer Science Vol.2161), P121
   PARMER G, 2007, P 13 IEEE REAL TIM E
   Parmer G., 2010, P WORKSH OP SYST PLA
   Parmer G., 2008, P 29 IEEE INT REAL T
   Parmer G., 2010, P INT C EMB SYST APP
   Parmer G. A., 2009, THESIS BOSTON U BOST
   Parmer G, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P365, DOI 10.1109/RTSS.2007.27
   Patil A, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P438
   Rajkumar Raj., 2001, Readings in multimedia computing and networking, P476
   Regehr J, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P3, DOI 10.1109/REAL.2001.990591
   RTLinux, REAL TIM LIN
   Ruocco S, 2006, REAL TIM SYST SYMP P, P246, DOI 10.1109/RTSS.2006.50
   Ruocco S, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/234710
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SHIN I, 2003, P REAL TIM SYST S
   Steinberg U, 2005, EUROMICRO, P89, DOI 10.1109/ECRTS.2005.16
   Stoess Jan, 2007, Operating Systems Review, V41, P59, DOI 10.1145/1278901.1278910
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Tennenhouse David., 1989, Protocols for High-Speed Networks, P143
   VON BEHREN R., 2003, P 19 ACM S OP SYST P
   Zhang YT, 2006, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS.2006.37
NR 43
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 32
DI 10.1145/2536747.2536754
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500007
DA 2024-07-18
ER

PT J
AU Tai, TC
   Lai, YT
AF Tai, Tzu-Chiang
   Lai, Yen-Tai
TI Power Minimization for Dynamically Reconfigurable FPGA Partitioning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Power; Dynamically reconfigurable FPGA;
   reconfigurable computing; temporal partitioning; power optimization
AB Dynamically reconfigurable FPGA (DRFPGA) implements a given circuit system by partitioning it into stages and then executing each stage sequentially. Traditionally, the number of communication buffers is minimized. In this article, we study the partitioning problem targeting at power minimization for the DRFPGAs that have lookup table (LUT) based logic blocks. We analyze the power consumption caused by the communication buffers in the temporal partitioning. Based on the analysis, we use a flow network to represent a given circuit so that the power consumption of buffers is correctly evaluated and the temporal constraints are satisfied in circuit partitioning. The well known flow-based FBB algorithm is then applied to the network to find the area-balanced partitioning of minimum power consumption. Experimental results show that our method outperforms the conventional partitioning algorithms in terms of power consumption. The problem is then extended to include constraints on the number of communication buffers. We provide a net modeling for this extended problem and present an extension of the FBB algorithm to obtain a power-optimal solution. Experimental results demonstrate the effectiveness of the proposed algorithm in reducing power consumption as compared to the previous partitioning algorithms without exceeding the buffer number limit.
C1 [Tai, Tzu-Chiang] Providence Univ, Dept Comp Sci & Informat Engn, Taichung 43301, Taiwan.
   [Lai, Yen-Tai] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan.
C3 Providence University - Taiwan; National Cheng Kung University
RP Tai, TC (corresponding author), Providence Univ, Dept Comp Sci & Informat Engn, Taichung 43301, Taiwan.
EM tctai717@gmail.com
FU National Science Council of Taiwan, R.O.C. [NSC-99-2218-E-126-003,
   NSC-100-2221-E-126-005]
FX This research was supported in part by National Science Council of
   Taiwan, R.O.C. under Grant NSC-99-2218-E-126-003 and
   NSC-100-2221-E-126-005.
CR [Anonymous], DELTA PROTOTYPE 1 GE
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], P ACM INT S FIELD PR
   [Anonymous], P IEEE INT SOL STAT
   [Anonymous], P INT WORKSH FIELD P
   [Anonymous], P ACM SIGDA INT S FI, DOI DOI 10.1145/275107.275135
   [Anonymous], UCBRELM9342 U CAL
   Chang D, 1999, IEEE T COMPUT, V48, P565, DOI 10.1109/12.773794
   Cheng L, 2007, IEEE T COMPUT AID D, V26, P1211, DOI 10.1109/TCAD.2006.888289
   Chiricescu S, 2001, IEEE T VLSI SYST, V9, P186, DOI 10.1109/92.920832
   DeHon A., 1994, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.94TH0611-4), P31, DOI 10.1109/FPGA.1994.315596
   Ford J.R., 1962, Flows in Networks
   Huang C, 2010, FPGA 10, P125
   JONES D, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P495, DOI 10.1109/CICC.1995.518231
   Li H, 2004, ACM T DES AUTOMAT EL, V9, P33, DOI 10.1145/966137.966139
   Liu HQ, 1998, IEEE T COMPUT AID D, V17, P50, DOI 10.1109/43.673632
   Mak WK, 2003, IEEE T COMPUT AID D, V22, P952, DOI 10.1109/TCAD.2003.814237
   Meribout M, 2004, IEEE T COMPUT, V53, P1508, DOI 10.1109/TC.2004.105
   NAJM FN, 1993, IEEE T COMPUT AID D, V12, P310, DOI 10.1109/43.205010
   Pantonial R, 2007, ASIA S PACIF DES AUT, P108
   Saxena V, 2002, ACM T DES AUTOMAT EL, V7, P455, DOI 10.1145/567270.567275
   Trimberger S, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P22, DOI 10.1109/FPGA.1997.624601
   Wang ZH, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P635, DOI 10.1109/ASPDAC.2001.913380
   Weste N.H. E., 1993, Principles of CMOS VLSI Design: A Systems Perspective, Vsecond
   Wu GM, 2001, IEEE T COMPUT AID D, V20, P1266, DOI 10.1109/43.952745
   Yang HH, 1996, IEEE T COMPUT AID D, V15, P1533, DOI 10.1109/43.552086
NR 27
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 52
DI 10.1145/2435227.2435248
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400001
DA 2024-07-18
ER

PT J
AU Vasilikos, V
   Smaragdos, G
   Strydis, C
   Sourdis, I
AF Vasilikos, Vasileios
   Smaragdos, Georgios
   Strydis, Christos
   Sourdis, Ioannis
TI Heuristic Search for Adaptive, Defect-Tolerant Multiprocessor Arrays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Algorithms; Design; Performance; Heuristic methods;
   adaptable architectures; interconnection architectures; parallel
   processors; pipeline processors
ID RELIABLE SYSTEMS; ARCHITECTURE; STAGENET
AB In this article, new heuristic-search methods and algorithms are presented for enabling highly efficient and adaptive, defect-tolerant multiprocessor arrays. We consider systems where a homogeneous multiprocessor array lies on top of reconfigurable interconnects which allow the pipeline stages of the processors to be connected in all possible configurations. Considering the multiprocessor array partitioned in substitutable units at the granularity of pipeline stages, we employ a variety of heuristic-search methods and algorithms to isolate and replace defective units. The proposed heuristics are designed for off-line execution and aim at minimizing the performance overhead necessarily introduced to the array by the interconnects' latency. An empirical evaluation of the designed algorithms is then carried out, in order to assess the targeted problem and the efficacy of our approach. Our findings indicate this to be a NP-complete computational problem, however, our heuristic-search methods can achieve, for the problem sizes we exhaustively searched, 100% accuracy in finding the optimal solution among 10(19) possible candidates within 2.5 seconds. Alternatively, they can provide near-optimal solutions at an accuracy which consistently exceeds 70% (compared to the optimal solution) in only 10(-4) seconds.
C1 [Vasilikos, Vasileios; Smaragdos, Georgios] Delft Univ Technol, NL-2600 AA Delft, Netherlands.
   [Strydis, Christos] Erasmus Univ, Med Ctr, NL-3000 DR Rotterdam, Netherlands.
   [Sourdis, Ioannis] Chalmers, Gothenburg, Sweden.
C3 Delft University of Technology; Erasmus University Rotterdam; Erasmus
   MC; Chalmers University of Technology
RP Vasilikos, V (corresponding author), Delft Univ Technol, NL-2600 AA Delft, Netherlands.
EM V.Vasilikos@student.tudelft.nl; G.Smaragdos@student.tudelft.nl;
   C.Strydis@erasmusmc.nl; Sourdis@chalmers.se
RI Strydis, Christos/AAM-1472-2021
OI Smaragdos, Georgios/0000-0001-7969-9827; Strydis,
   Christos/0000-0002-0935-9322
FU European Commission [287611]
FX The DeSyRe Project is partially supported by the European Commission
   Seventh Framework Programme, grant agreement no 287611.
CR Aggarwal N, 2007, CONF PROC INT SYMP C, P470, DOI 10.1145/1273440.1250720
   [Anonymous], 2003, Introduction to Algorithms
   [Anonymous], 2003, ARTIFICIAL INTELLIGE
   [Anonymous], SER MORGAN KAUFMANN
   [Anonymous], 2007, Computer Architecture: A Quantitative Approach
   Austin T, 2008, IEEE DES TEST COMPUT, V25, P322, DOI 10.1109/MDT.2008.107
   Bhaduri D., 2005, P IEEE INT WORKSH DE
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   CERNY V, 1985, J OPTIMIZ THEORY APP, V45, P41, DOI 10.1007/BF00940812
   EMMERT J., 2000, P IEEE S FIELD PROGR
   Emmert JM, 2007, IEEE T VLSI SYST, V15, P216, DOI 10.1109/TVLSI.2007.891102
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Gold BT, 2009, IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P195, DOI 10.1109/PRDC.2009.39
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Gupta S., 2007, P REC AD ARCH WORKSH
   Gupta S, 2011, IEEE T COMPUT, V60, P5, DOI 10.1109/TC.2010.205
   Gupta S, 2010, I C DEPEND SYS NETWO, P101, DOI 10.1109/DSN.2010.5544915
   Gupta S, 2008, INT SYMP MICROARCH, P141, DOI 10.1109/MICRO.2008.4771786
   Hoos H.H., 2004, Stochastic local search: Foundations and applications
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Knuth D. E., 2011, ART COMPUTER PRO A 1, V4A
   Powell MD, 2009, CONF PROC INT SYMP C, P93, DOI 10.1145/1555815.1555769
   Ramirez A, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.79
   Ramos J., 2006, P IEEE AER C
   Riordan T., 1988, Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors - ICCD '88 (Cat. No.88CH2643-5), P366, DOI 10.1109/ICCD.1988.25724
   Romanescu BF, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P43, DOI 10.1145/1454115.1454124
   Rosen KennethH., 2002, Discrete Mathematics and Its Applications, V5th
   Smaragdos G., 2012, THESIS DELFT U TECHN
   Smolens JC, 2006, INT SYMP MICROARCH, P223
   Sylvester D, 2006, IEEE DES TEST COMPUT, V23, P484, DOI 10.1109/MDT.2006.145
   Tzilis S., 2010, P INT C FIELD PROGR
   Vasilikos V., 2011, THESIS
NR 32
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 44
DI 10.1145/2435227.2435240
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200013
DA 2024-07-18
ER

PT J
AU Tang, QH
   Gupta, SKS
   Varsamopoulos, G
AF Tang, Qinghui
   Gupta, Sandeep K. S.
   Varsamopoulos, Georgios
TI A Unified Methodology for Scheduling in Distributed Cyber-Physical
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Theory; Verification; Abstract heat
   flow model; thermal management; thermal awareness; scheduling;
   cyber-physical systems; sustainable computing; green computing
ID CLASSIFICATION; MODEL
AB A distributed cyber-physical system (DCPS) may receive and induce energy-based interference to and from its environment. This article presents a model and an associated methodology that can be used to (i) schedule tasks in DCPSs to ensure that the thermal effects of the task execution are within acceptable levels, and (ii) verify that a given schedule meets the constraints. The model uses coarse discretization of space and linearity of interference. The methodology involves characterizing the interference of the task execution and fitting it into the model, then using the fitted model to verify a solution or explore the solution space.
C1 [Tang, Qinghui] Texas Instruments Inc, Austin, TX USA.
   [Gupta, Sandeep K. S.; Varsamopoulos, Georgios] Arizona State Univ, Ira A Fulton Sch Engn, Impact Lab, Sch Comp & Informat, Tempe, AZ 85287 USA.
C3 Texas Instruments; Arizona State University; Arizona State
   University-Tempe
RP Tang, QH (corresponding author), Texas Instruments Inc, Austin, TX USA.
EM jeffrey.tang@ti.com; sandeep.gupta@asu.edu;
   georgios.varsamopoulos@asu.edu
FU Intel Corporation; Science Foundation Arizona; National Science
   Foundation (CNS) [0649868, 0831544, 0834797, 0855277]; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [0831544, 0649868, 0834797] Funding Source: National Science Foundation;
   Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0855277] Funding Source: National Science Foundation
FX This work was supported in part by grants from Intel Corporation,
   Science Foundation Arizona, and National Science Foundation (CNS
   #0649868, #0649868, #0831544, #0834797, and #0855277).
CR Adelstein F., 2005, FUNDAMENTALS MOBILE
   Arora A, 2004, COMPUT NETW, V46, P605, DOI 10.1016/j.comnet.2004.06.007
   BANERJEE A., 2010, ACM T EMBED IN PRESS
   BASH C, 2007, HPL200762
   Blood EA, 2008, IEEE POW ENER SOC GE, P5601
   Bujorianu MC, 2009, MED C CONTR AUTOMAT, P1166, DOI 10.1109/MED.2009.5164704
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Dutta P., 2005, P 4 INT C INF PROC S
   Fulford-Jones ThaddeusR. F., 2004, P 26 IEEE EMBS ANN I
   GILL C. D., 2006, P NSF CYB PHYS SYST
   Jiang W, 2008, PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, P1064, DOI 10.1109/ICYCS.2008.249
   LEE E. A., 2006, P NSF CYB PHYS SYST
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Moore J, 2005, 3RD INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING, PROCEEDINGS, P155
   MUKHERJEE T, 2007, P IEEE C CLUST GRID
   Mukherjee T., 2009, P INT C TECHN HOM SE
   Mukherjee T, 2009, COMPUT NETW, V53, P2888, DOI 10.1016/j.comnet.2009.06.008
   Pinedo M.L., 2008, SCHEDULING THEORY AL, P13
   Porter J., 2009, EMSOFT 09 P 7 ACM IN, P167
   Schwiebert L., 2001, MOBILE COMPUTING NET, P151
   Sentilles S, 2008, LECT NOTES COMPUT SC, V5282, P310, DOI 10.1007/978-3-540-87891-9_21
   Sharma R. K., 2002, 8 AIAA ASME JOINT TH, DOI 10.2514/6.2002-3091
   Springer R., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P230, DOI 10.1145/1122971.1123006
   Sun Y, 2007, USIC 2007: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, P363
   Sztipanovits J, 2007, ECBS 2007: 14th Annual IEEE International Conference and Workshops on the Engineering of Computer-Based Systems, Proceedings, P3
   Tan Y, 2009, IEEE INT CON DIS, P44, DOI 10.1109/ICDCSW.2009.82
   TANG Q., 2007, P IEEE CLUST C
   Tang QH, 2005, IEEE T BIO-MED ENG, V52, P1285, DOI 10.1109/TBME.2005.847527
   Tang QH, 2008, IEEE T PARALL DISTR, V19, P1458, DOI 10.1109/TPDS.2008.111
   Tang QH, 2006, FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT SENSING AND INFORMATION PROCESSSING, PROCEEDINGS, P203
   Wolf W, 2009, COMPUTER, V42, P88, DOI 10.1109/MC.2009.81
   Xue CJ, 2009, IEEE INT CON DIS, P1
   Zhang FM, 2008, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2008.52
NR 33
TC 12
Z9 14
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 57
DI 10.1145/2331147.2331167
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300019
DA 2024-07-18
ER

PT J
AU Eriksson, M
   Kessler, C
AF Eriksson, Mattias
   Kessler, Christoph
TI Integrated Code Generation for Loops
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Performance; Theory; Code generation;
   clustered VLIW architectures; modulo scheduling
ID REGISTER ALLOCATION; SOFTWARE
AB Code generation in a compiler is commonly divided into several phases: instruction selection, scheduling, register allocation, spill code generation, and, in the case of clustered architectures, cluster assignment. These phases are interdependent; for instance, a decision in the instruction selection phase affects how an operation can be scheduled We examine the effect of this separation of phases on the quality of the generated code. To study this we have formulated optimal methods for code generation with integer linear programming; first for acyclic code and then we extend this method to modulo scheduling of loops. In our experiments we compare optimal modulo scheduling, where all phases are integrated, to modulo scheduling, where instruction selection and cluster assignment are done in a separate phase. The results show that, for an architecture with two clusters, the integrated method finds a better solution than the nonintegrated method for 27% of the instances.
C1 [Eriksson, Mattias; Kessler, Christoph] Linkoping Univ, Dept Comp & Informat Sci, SE-58183 Linkoping, Sweden.
C3 Linkoping University
RP Eriksson, M (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, SE-58183 Linkoping, Sweden.
EM materi@gmail.com; christoph.kessler@liu.se
CR ALTEMOSE G., 2001, P ACM S APPL COMP SA, P626
   ALTMAN ER, 1995, SIGPLAN NOTICES, V30, P139, DOI 10.1145/223428.207128
   Bednarski A, 2006, LECT NOTES COMPUT SC, V4128, P461
   Blachot F, 2006, LECT NOTES COMPUT SC, V4128, P289
   Chang CM, 1997, COMPUT MATH APPL, V34, P1, DOI 10.1016/S0898-1221(97)00184-3
   CHARLESWORTH AE, 1981, COMPUTER, V14, P18, DOI 10.1109/C-M.1981.220595
   Codina JM, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P175, DOI 10.1109/PACT.2001.953298
   Eichenberger AE, 1996, INT J PARALLEL PROG, V24, P103
   EISENBEIS C., 1996, P 6 WORKSH COMP PAR, P245
   ERIKSSON M., 2009, THESIS LINKOPING U S
   Eriksson M. V., 2008, P 11 INT WORKSHOP SO, P11
   Eriksson MV, 2009, LECT NOTES COMPUT SC, V5409, P65
   Fan K, 2005, INT SYMP MICROARCH, P219
   FERNANDES M. M., 1998, THESIS U EDINBURGH
   Fernandes MM, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P130, DOI 10.1109/HPCA.1999.744349
   Fimmel Dirk, 2002, P INT C PAR DISTR PR, P638
   Fisher J. A., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P140, DOI 10.1145/800046.801649
   GEBOTYS CH, 1993, IEEE T COMPUT AID D, V12, P1266, DOI 10.1109/43.240074
   Hanono S, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P510, DOI 10.1109/DAC.1998.724525
   HUFF RA, 1993, SIGPLAN NOTICES, V28, P258, DOI 10.1145/173262.155115
   Kailas K, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P133, DOI 10.1109/HPCA.2001.903258
   KASTNER D., 2001, P ACM SIGPLAN WORKSH, P63
   Kessler C, 2007, CONCURR COMP-PRACT E, V19, P2369, DOI 10.1002/cpe.1175
   Kessler C, 2006, CONCURR COMP-PRACT E, V18, P1353, DOI 10.1002/cpe.1012
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Leupers R, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P291, DOI 10.1109/PACT.2000.888353
   Llosa J., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P350, DOI 10.1109/MICRO.1995.476844
   Llosa J, 1996, PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), P80, DOI 10.1109/PACT.1996.554030
   Lorenz M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1270, DOI 10.1109/DATE.2004.1269070
   Malik AM, 2008, LECT NOTES COMPUT SC, V5202, P97, DOI 10.1007/978-3-540-85958-1_7
   Nagarakatte SG, 2007, LECT NOTES COMPUT SC, V4420, P126
   NAGPAL R., 2004, P C COMP FRONT, P457
   Ning Q., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P29, DOI 10.1145/158511.158519
   Nystrom E, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P103, DOI 10.1109/MICRO.1998.742773
   Özer E, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P308, DOI 10.1109/MICRO.1998.742792
   PISTER M., 2005, P WORKSH SOFTW COMP, P50
   Rau B. R., 1981, 14th Annual Microprogramming Workshop, P183
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   Ruttenberg J, 1996, ACM SIGPLAN NOTICES, V31, P1, DOI 10.1145/249069.231385
   Stotzer E, 1999, ACM SIGPLAN NOTICES, V34, P28, DOI 10.1145/315253.314427
   Tarjan R., 1973, SIAM Journal on Computing, V2, P211, DOI 10.1137/0202017
   TOUATI S.-A.-A., 2009, PARTING FRIENDS
   Touati SAA, 2007, IEEE T COMPUT, V56, P1493, DOI 10.1109/TC.2007.70752
   Vegdahl S. R., 1992, SIGMICRO Newsletter, V23, P180
   Wilken K, 2000, ACM SIGPLAN NOTICES, V35, P121, DOI 10.1145/358438.349318
   WILSON TC, 1994, PR IEEE COMP DESIGN, P581, DOI 10.1109/ICCD.1994.331981
   WINKEL S., 2004, THESIS U SAARLANDES
   Winkel S, 2007, INT SYMP MICROARCH, P43, DOI 10.1109/MICRO.2007.10
   Yang H, 2002, PR IEEE COMP DESIGN, P174, DOI 10.1109/ICCD.2002.1106766
   [No title captured]
NR 51
TC 10
Z9 10
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 19
DI 10.1145/2180887.2180896
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900009
DA 2024-07-18
ER

PT J
AU Zhu, J
   Sander, I
   Jantsch, A
AF Zhu, Jun
   Sander, Ingo
   Jantsch, Axel
TI Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Performance analysis;
   reconfiguration; streaming applications; synchronous data flow; runtime
   reconfigurable FPGAs
ID BUFFER REQUIREMENTS; SYSTEMS; MODEL
AB We propose a performance analysis framework for adaptive real-time synchronous data flow streaming applications on runtime reconfigurable FPGAs. As the main contribution, we present a constraint based approach to capture both streaming application execution semantics and the varying design concerns during reconfigurations. With our event models constructed as cumulative functions on data streams, we exploit a novel compile-time analysis framework based on iterative timing phases. Finally, we implement our framework on a public domain constraint solver, and illustrate its capabilities in the analysis of design trade-offs due to reconfigurations with experiments.
C1 [Zhu, Jun] Univ Coll Dublin, Sch Comp Sci & Informat, Dublin, Ireland.
   [Sander, Ingo; Jantsch, Axel] Royal Inst Technol, Sch Informat & Commun Technol, Dept Elect Comp & Software Syst, Stockholm, Sweden.
C3 University College Dublin; Royal Institute of Technology
RP Zhu, J (corresponding author), Univ Coll Dublin, Sch Comp Sci & Informat, Dublin, Ireland.
EM jun.zhu@ucd.ie; ingo@kth.se; axel@kth.se
OI Jantsch, Axel/0000-0003-2251-0004; Sander, Ingo/0000-0003-4859-3100
FU ANDRES within European Commission
FX This research has been partially supported by the ANDRES project within
   FP6, the sixth framework program of the European Commission.
CR [Anonymous], 2008, EMSOFT
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Boudec J.Y.L.e., 2001, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet
   Chakraborty S, 2005, REAL TIM SYST SYMP P, P87
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Chaudhuri S, 2008, DES AUT CON, P120
   Chen KY, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P39, DOI 10.1109/ISSS.2001.957910
   CRUZ RL, 1995, IEEE J SEL AREA COMM, V13, P1048, DOI 10.1109/49.400660
   Geilen Marc, 2004, P 4 ACM INT C EMB SO, P137
   Ghamarian AH, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P68
   Govindarajan R, 2002, J VLSI SIG PROC SYST, V31, P207, DOI 10.1023/A:1015452903532
   KIRISCHIAN V., 2008, P C COMP FRONT CF 08, P105
   LEE E. A., 2007, P 7 ACM IEEE INT C E, P14
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LP SOLVE, 2009, LP SOLV REF GUID
   Lublinerman R, 2008, EMB SYST REAL TIME M, P101, DOI 10.1109/ESTMED.2008.4697005
   Moreira O., 2009, IEEE T COMPUT
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   PHAN L. T., 2008, P 28 IEEE INT REAL T
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Richter K, 2002, DES AUT CON, P287, DOI 10.1109/DAC.2002.1012637
   Sander I, 2008, ELECTRON NOTES THEOR, V200, P39, DOI 10.1016/j.entcs.2008.02.011
   Shin Y, 2000, DES AUT CON, P495, DOI 10.1145/337292.337556
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Wiggers M., 2008, DESIGN AUTOMATION TE, P640, DOI DOI 10.1109/DATE.2008.4484749
   Zhu J, 2009, DES AUT TEST EUROPE, P1506
   Zhu J, 2008, EMB SYST REAL TIME M, P53, DOI 10.1109/ESTMED.2008.4696995
NR 30
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 12
DI 10.1145/2180887.2180888
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900002
DA 2024-07-18
ER

PT J
AU Nair, A
   Shankar, K
   Lysecky, R
AF Nair, Ajay
   Shankar, Karthik
   Lysecky, Roman
TI Efficient Hardware-Based Nonintrusive Dynamic Application Profiling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Profiling; nonintrusive profiling; dynamic
   optimization; dynamic hardware/software partitioning; critical kernels;
   embedded systems
AB Application profiling-the process of monitoring an application to determine the frequency of execution within specific regions-is an essential step within the design process for many software and hardware systems. Profiling is often a critical step within hardware/software partitioning utilized to determine the critical kernels of an application. In this article, we present an innovative, nonintrusive dynamic application profiler (DAProf) capable of profiling an executing application by monitoring the application's short backward branches, function calls, and function returns. The resulting profile information provides an accurate characterization of the frequently executed loops within the application providing a breakdown of loop executions versus loop iterations per execution. DAProf achieves excellent profiling accuracy with an average accuracy of 98% for loop executions, 97% for average iterations per execution, and 95% for percentage of execution time. In addition, the presented dynamic application profiler incurs as little as 11% area overhead compared to an ARM9 microprocessor. DAProf is ideally suited for rapidly profiling software applications and dynamic optimization approaches such as dynamic hardware/software partitioning in which detailed loop execution information is needed to provide accurate performance estimates.
C1 [Nair, Ajay; Shankar, Karthik; Lysecky, Roman] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Nair, A (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
EM ajay@ece.arizona.edu; karthik1@ece.arizona.edu; rlysecky@ece.arizona.edu
RI Shankar, Karthik V/ABB-9636-2020
OI Shankar, Karthik V/0000-0001-6066-4990
FU National Science Foundation [CNS-0844565]
FX This research was supported by the National Science Foundation
   (CNS-0844565).
CR *ALT INC, 2009, PERF COUNT COR
   Anderson JM, 1997, ACM T COMPUT SYST, V15, P357, DOI 10.1145/265924.265925
   [Anonymous], 2000, PLDI '00
   [Anonymous], 1342 U WISC COMP SCI
   *ARM LTD, 2009, REALVIEW PROF
   Ball T, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P46, DOI 10.1109/MICRO.1996.566449
   Bellas N., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P378, DOI 10.1109/ICCD.1999.808570
   BERRENDORF R, 2003, PERFORMANCE COUNTER
   BROWNE S, 2000, P 2000 ACM IEEE C SU
   Calder B, 1997, INT SYMP MICROARCH, P259, DOI 10.1109/MICRO.1997.645816
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   CHUNG EY, 2001, P INT S LOW POW EL D, P80
   Dean J, 1997, INT SYMP MICROARCH, P292, DOI 10.1109/MICRO.1997.645821
   Ebcioglu K, 2001, IEEE T COMPUT, V50, P529, DOI 10.1109/12.931892
   Gordon-Ross A, 2005, IEEE T COMPUT, V54, P1203, DOI 10.1109/TC.2005.165
   Gordon-Ross A., 2002, IEEE Comput. Archit. Lett, V1, P2
   Graham S. L., 1982, SIGPLAN Notices, V17, P120, DOI 10.1145/872726.806987
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hazelwood Kim., 2006, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, CASES '06, P261, DOI 10.1145/1176760.1176793.29.M
   Henkel J., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P122, DOI 10.1109/DAC.1999.781296
   *IEEE, 2001, IEEE 1149 1 STAND TE
   *INT CORP, 2005, VTUN ENV
   Kean J.F., 2004, P FPGA04, P233
   Klaiber A., 2000, The technology behind the crusoe processor whitepaper
   Lakshminarayana G., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P56, DOI 10.1109/DAC.1999.781231
   Lea Hwang Lee, 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P267, DOI 10.1109/LPE.1999.799454
   Lysecky R, 2002, DES AUT CON, P28, DOI 10.1109/DAC.2002.1012589
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   Nair A., 2008, Proc. 2008 Int. Conf. Compil. Archit. Synth. Embed. Syst. - CASES '08, P23
   Pettis K., 1990, SIGPLAN Notices, V25, P16, DOI 10.1145/93548.93550
   SCHULZ M, 2005, P 2 C COMP FRONT CF, P116
   Scott J., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P94, DOI 10.1109/ICCD.1999.808407
   Shannon L, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P231, DOI 10.1109/FPT.2004.1393273
   Sprunt B, 2002, IEEE MICRO, V22, P72, DOI 10.1109/MM.2002.1028478
   Stitt G, 2002, IEEE DES TEST COMPUT, V19, P36, DOI 10.1109/MDT.2002.1047742
   Tong JG, 2007, CAN CON EL COMP EN, P1687
   Venkataramani G., 2001, PROC 2001 INT C COMP, P116
   VILLARREAL J, 2001, UCRCSE0103 U CAL RIV
   Yellin DM, 2003, IBM SYST J, V42, P85, DOI 10.1147/sj.421.0085
   Zagha M., 1996, Supercomputing'96: Proceedings of the 1996 ACM/IEEE Conference on Supercomputing, P16, DOI [DOI 10.1145/369028.369059, 10.1145/369028.369059]
   Zhang C.X., 1997, S OPERATING SYSTEMS, P15
   Zilles CB, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P241, DOI 10.1109/HPCA.2001.903267
   [No title captured]
NR 44
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 32
DI 10.1145/1952522.1952525
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800003
DA 2024-07-18
ER

PT J
AU Geilen, M
AF Geilen, Marc
TI Synchronous Dataflow Scenarios
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Theory; Verification
ID DESIGN; MODEL
AB The Synchronous Dataflow (SDF) model of computation by Lee and Messerschmitt has become popular for modeling concurrent applications on a multiprocessor platform. It is used to obtain a guaranteed, predictable performance. The model, on the other hand, is quite restrictive in its expressivity, making it less applicable to many modern, more dynamic applications. A common technique to deal with dynamic behavior is to consider different scenarios in separation. This analysis is, however, currently limited mainly to sequential applications.
   In this article, we present a new analysis approach that allows analysis of synchronous dataflow models across different scenarios of operation. The dataflow graphs corresponding to the different scenarios can be completely different. Execution times, consumption and production rates and the structure of the SDF may change. Our technique allows to derive or prove worst-case performance guarantees of the resulting model and as such extends the model-driven approach to designing predictable systems to significantly more dynamic applications and platforms. The approach is illustrated with three MP3 and MPEG-4 related case studies.
C1 Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Geilen, M (corresponding author), Eindhoven Univ Technol, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM m.c.w.geilen@tue.nl
OI Geilen, Marc/0000-0002-2629-3249
FU Netherlands Ministry of Economic Affairs; European Commission
   [ICT-216224]
FX This work was partially supported by the Netherlands Ministry of
   Economic Affairs under the Bsik program in the Octopus project and by
   the European Commission under the FP7 program in the ICT-216224 project
   MNEMEE.
CR [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], P C DES AUT TEST EUR
   *ARM, ARM7TDMI PROC
   Baccelli F., 1992, SYNCHRONIZATION LINE
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   BOUDEC JL, 2003, NETWORK CALCULUS THE
   Buck J.T., 1993, Ph. D. Dissertation
   CHAO LF, 1995, J VLSI SIGNAL PROC, V10, P207, DOI 10.1007/BF02120029
   Cochet-Terrasson J, 1999, DYNAM STABIL SYST, V14, P407, DOI 10.1080/026811199281967
   Dasdan A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P37, DOI 10.1109/DAC.1999.781227
   GEILEN M, 2009, P 46 DES AUT C
   GHAMARIAN A, 2006, P 6 INT C APPL CONC, P27
   Ghamarian AH, 2008, DES AUT TEST EUROPE, P114
   Ghamarian AH, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P68
   Girault A, 1999, IEEE T COMPUT AID D, V18, P742, DOI 10.1109/43.766725
   Heidergott B., 2006, Princeton Series in Applied Mathematics
   KARP RM, 1966, SIAM J APPL MATH, V14, P1390, DOI 10.1137/0114108
   KAUNZLI S, 2007, P 5 INT C HARDW SOFT, P63
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Mamagkakis S, 2007, DES AUT TEST EUROPE, P1036
   Moreira OM, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/83710
   Poplavko P, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P228, DOI 10.1109/DSD.2007.4341473
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   SHLIEN S, 1994, IEEE T BROADCAST, V40, P206, DOI 10.1109/11.362938
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   USING K, AUTOMATION TEST EURO, P10340
   Gheorghita SV, 2006, 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P175
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
   Yang P, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P112, DOI 10.1109/ISSS.2002.1227162
NR 35
TC 39
Z9 42
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 16
DI 10.1145/1880050.1880052
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Beckett, P
AF Beckett, Paul
TI Power Scalability in a Mesh-Connected Reconfigurable Architecture
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance
ID LOGIC; TRANSPORT; OXIDE
AB We analyze power-area-performance trade-offs within a hypothetical mesh-connected reconfigurable architecture. A new analytic model relating area, power, and performance based on a simple VLSI complexity metric, is used to determine the behavior of some computing functions mapped to the platform. Although it might reasonably be expected that entirely local connectivity in the array would impose severe delay overheads, thus making performance-power trade-offs more difficult, it was found that the flexibility of the reconfigurable platform, in which logic and interconnect are (mostly) interchangeable, can result in compact layouts, which tends to offset the impact of the interconnect delay.
C1 RMIT Univ, Melbourne, Vic 3000, Australia.
C3 Royal Melbourne Institute of Technology (RMIT)
RP Beckett, P (corresponding author), RMIT Univ, 124 Latrobe St, Melbourne, Vic 3000, Australia.
EM pbeckett@rmit.edu.au
CR [Anonymous], 2005, INT TECHN ROADM SEM
   AVCI U, 2004, P 34 EUR SOL STAT DE
   Beckett P, 2005, IEEE INT SYMP CIRC S, P2329, DOI 10.1109/ISCAS.2005.1465091
   BECKETT P, 2002, P 7 AS PAC COMP SYST
   Beckett P, 2008, IEEE T VLSI SYST, V16, P115, DOI 10.1109/TVLSI.2007.912024
   Betz V, 1998, IEEE DES TEST COMPUT, V15, P10, DOI 10.1109/54.655177
   Bhavnagarwala AJ, 2000, IEEE T VLSI SYST, V8, P235, DOI 10.1109/92.845891
   Bowman KA, 1999, IEEE J SOLID-ST CIRC, V34, P1410, DOI 10.1109/4.792617
   BRENT RP, 1981, J ACM, V28, P521, DOI 10.1145/322261.322269
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   CHANDRAKASAN AP, 1995, P IEEE, V83, P498, DOI 10.1109/5.371964
   Chen K, 1997, IEEE T ELECTRON DEV, V44, P1951, DOI 10.1109/16.641365
   Clark LT, 2001, IEEE J SOLID-ST CIRC, V36, P1599, DOI 10.1109/4.962279
   Collier NJ, 1998, MICROELECTRON ENG, V42, P457, DOI 10.1016/S0167-9317(98)00106-3
   Dao HQ, 2005, PR IEEE COMP DESIGN, P13, DOI 10.1109/ICCD.2005.26
   de Dinechin F., 2000, Journal of Universal Computer Science, V6, P227
   DEHON A, 1996, 1586 MIT
   Flynn MJ, 2005, IEEE MICRO, V25, P16, DOI 10.1109/MM.2005.56
   Flynn MJ, 2005, IEEE INT CONF ASAP, P3
   FU S, 2001, THESIS STANFORD U
   IEONG M, 2001, P INT EL DEV M IEDM
   KO P, 1993, P IEEE S VLSI TECHN, P400
   LAI E, 2002, P 7 AS PAC COMP SYST, P141
   Lundstrom M, 2002, IEEE T ELECTRON DEV, V49, P133, DOI 10.1109/16.974760
   Munteanu D, 2003, SOLID STATE ELECTRON, V47, P1219, DOI 10.1016/S0038-1101(03)00039-X
   *NIMO GROUP, 2006, PRED TECHN MOD
   Ohtou T, 2005, JPN J APPL PHYS 1, V44, P3885, DOI 10.1143/JJAP.44.3885
   Penzes P. I., 2002, GLSVLSI '02. Proceedings of the 12th ACM Great Lakes Symposium on VLSI, P104, DOI 10.1145/505306.505330
   Rajagopal S, 2004, IEEE MICRO, V24, P54, DOI 10.1109/MM.2004.25
   ROSE J, 1990, IEEE J SOLID-ST CIRC, V25, P1217, DOI 10.1109/4.62145
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   TAKAHARA A, 1998, P ACM INT S FIELD PR, P12
   Thompson C.D., 1979, PROC 11 S THEORY COM, P81
   Ullman JeffreyD., 1984, COMPUTATIONAL ASPECT
   *VHDL AMS, 1999, 10761199 VHDLAMS IEE
   Yang PW, 1997, J CHIN CHEM SOC-TAIP, V44, P5, DOI 10.1002/jccs.199700002
   Zyuban V, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P166, DOI 10.1109/LPE.2002.1029589
   ZYUBAN V, 2002, P GREAT LAK S VLSI A, P24
NR 38
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 2
AR 13
DI 10.1145/1596543.1596547
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AG
UT WOS:000271213500004
DA 2024-07-18
ER

PT J
AU Murray, AC
   Bennett, RV
   Franke, B
   Topham, N
AF Murray, Alastair C.
   Bennett, Richard V.
   Franke, Bjoern
   Topham, Nigel
TI Code Transformation and Instruction Set Extension
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Design; Performance; Customizable processors; ASIPs; source-level
   transformations; compilers; instruction set extension; design space
   exploration
ID DESIGN
AB The demand for flexible embedded solutions and short time-to-market has led to the development of extensible processors that allow for customization through user-defined instruction set extensions (ISEs). These are usually identified from plain C sources. In this article, we propose a combined exploration of code transformations and ISE identification. The resulting performance of such a combination has been measured on two benchmark suites. Our results demonstrate that combined code transformations and ISEs can yield average performance improvements of 49%. This outperforms ISEs when applied in isolation, and in extreme cases yields a speed-up of 2.85.
C1 [Murray, Alastair C.; Bennett, Richard V.; Franke, Bjoern; Topham, Nigel] Univ Edinburgh, ICSA, Sch Informat, Edinburgh EH8 9AB, Midlothian, Scotland.
C3 University of Edinburgh
RP Murray, AC (corresponding author), Univ Edinburgh, ICSA, Sch Informat, 10 Crichton St, Edinburgh EH8 9AB, Midlothian, Scotland.
OI Franke, Bjorn/0000-0002-1219-8523
FU EPSRC [EP/D50399X/1] Funding Source: UKRI
CR *ACE ASS COMP EXP, 2008, ACE COSY WEB SIT
   Agakov F, 2006, INT SYM CODE GENER, P295
   [Anonymous], P 1 INT WORKSH STOR
   *ARC INT, 2007, ARCHITECT PROD BRIEF
   *ARC INT, 2007, ARC FPX WHIT PAP
   Atasu K, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P172
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   BERKELAAR M, 2008, MIXED INTEGER PROGRA
   Biswas P, 2006, IEEE T VLSI SYST, V14, P754, DOI 10.1109/TVLSI.2006.878345
   BONZINI P, 2006, P INT C COMP ARCH SY, P242
   BORGHI A, 2006, ACM CROSSROADS, V12, P3
   BROWN DL, 1999, P SIAM C OBJ OR METH
   CHOW K, 1999, P 2 WORKSH FEEDB DIR
   Chung E.-Y., 2000, P INT WORKSH COMP OP
   *COW, 2007, PROC DES DAT
   De la Luz V, 2004, IEEE T COMPUT, V53, P1, DOI 10.1109/TC.2004.1255787
   Falk H., 2004, SOURCE CODE OPTIMIZA
   Francis H., 2001, ARM DSP ENHANCED EXT
   Franke B, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P104
   FRANKE B, 2005, P ACM SIGPLAN SIGBED, P78
   Franke Bjorn, 2003, ACM Trans. Embedded Computing Systems, V2, P132
   Glökler T, 2003, J VLSI SIG PROC SYST, V33, P229, DOI 10.1023/A:1022167611720
   GUPTA R, 2004, LECT NOTES COMPUTER, V1575, P107
   HOHENAUER M, 2004, COMPILER IN LOOP ARC
   *INT, 2007, INT PXA270 PROC EMB
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kulkarni C, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P292, DOI 10.1109/IPPS.1998.669928
   LEE CG, 1998, UTDSP BENCHMARKS
   Leupers R, 2006, DES AUT TEST EUROPE, P579
   MCKAY BD, 2008, NAUTY USERS GUIDE
   *MIPS TECHN, 2007, MIPS32R ARCH PROGR
   Peymandoust A, 2003, IEEE INT CONF ASAP, P108, DOI 10.1109/ASAP.2003.1212834
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Pozzi Laura., 2005, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, P2
   ROZENBLIT J, 1995, CODESIGN COMPUTER AI
   Schordan M, 2003, LECT NOTES COMPUT SC, V2789, P214
   *SEOUL NAT U REAL, 2008, SNU REAL TIM BENCHM
   *STRETCH INC, 2007, SCP ARCH REF
   *TENS INC, 2005, XPRES COMP TRIPL THR
   Verma AK, 2006, DES AUT CON, P445, DOI 10.1109/DAC.2006.229233
   Verma AK, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P791, DOI 10.1109/ICCAD.2004.1382683
   WILSON RP, 1994, SIGPLAN NOTICES, V29, P31, DOI 10.1145/193209.193217
   Winters BD, 2000, PR IEEE COMP DESIGN, P599, DOI 10.1109/ICCD.2000.878353
NR 43
TC 10
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 26
DI 10.1145/1550987.1550989
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800002
DA 2024-07-18
ER

PT J
AU Inoue, H
   Sakai, J
   Torii, S
   Edahiro, M
AF Inoue, Hiroaki
   Sakai, Junji
   Torii, Sunao
   Edahiro, Masato
TI FIDES: An Advanced Chip Multiprocessor Platform for Secure Next
   Generation Mobile Terminals
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Secure mobile terminal; chip multiprocessor; SELinux
AB We propose a secure platform on a chip multiprocessor, FIDES, in order to enable next generation mobile terminals to execute downloaded native applications for Linux. Its most important feature is the higher security based on multigrained separation mechanisms. Four new technologies support the FIDES platform: bus filter logic, XIP kernels, policy separation, and dynamic access control. With these technologies, the FIDES platform can tolerate both application-level and kernel-level bugs on an actual download subsystem. Thus, the best-suited platform to secure next generation mobile terminals is FIDES.
C1 [Inoue, Hiroaki; Sakai, Junji; Torii, Sunao; Edahiro, Masato] NEC Corp Ltd, Syst IP Core Res Labs, Nakahara Ku, Kanagawa 2118666, Japan.
C3 NEC Corporation
RP Inoue, H (corresponding author), NEC Corp Ltd, Syst IP Core Res Labs, Nakahara Ku, 1753 Shimonumabe, Kanagawa 2118666, Japan.
EM h-inoue@ce.jp.nec.com; jsakai@bc.jp.nec.com; s-torii@ay.jp.nec.com;
   eda@bp.jp.nec.com
RI Edahiro, Masato/M-4834-2014
CR Alves T., 2004, Information Quarterly
   [Anonymous], 1999, AMBA SPEC REV 2 0
   Armstrong WJ, 2005, IBM J RES DEV, V49, P523, DOI 10.1147/rd.494.0523
   Baratloo A, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P251
   Bird T.R., 2004, P OTT LIN S, V1, P79
   *BREW, 2002, ROAD PROF PAV DAT RE
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   Dike J, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH ANNUAL LINUX SHOWCASE AND CONFERENCE, ATLANTA, P63
   ESIA J, 2003, INT TECHNOLOGY ROADM
   Evans D, 2002, IEEE SOFTWARE, V19, P42, DOI 10.1109/52.976940
   Gong Li., 2003, Java series, V2nd
   INOUE H, 2005, P IEEE ACM IFIP INT, P178
   *INT, 2005, INT VIRT TECHN SPEC
   Loscocco P, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P29
   *NTT DOC IBM INT, 2004, TRUST MOB PLATF HARD
   *OP PROJ, 2001, LIN KERN PATCH OP PR
   SAKAI J, 2005, P IEEE S LOW POW HIG, P198
   *SEC SOFTW, 2001, ROUGH AUD TOOL SEC R
   Sugerman J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Torii S., 2005, NEC Journal of Advanced Technology, V2, P204
   Torii S., 2005, P IEEE INT SOL STAT, P136
NR 21
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 1
DI 10.1145/1457246.1457247
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 389YE
UT WOS:000262130700001
DA 2024-07-18
ER

PT J
AU Armbruster, A
   Baker, J
   Cunei, A
   Flack, C
   Holmes, D
   Pizlo, F
   Pla, E
   Prochazka, M
   Vitek, J
AF Armbruster, Austin
   Baker, Jason
   Cunei, Antonio
   Flack, Chapman
   Holmes, David
   Pizlo, Filip
   Pla, Edward
   Prochazka, Marek
   Vitek, Jan
TI A Real-time Java virtual machine with applications in avionics
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE experimentation; languages; performance; reliability; avionics;
   Real-time Java; virtual machines; memory management
AB This paper reports on our experience with the implementation of the Real-time Specification for Java on the Ovm open source Java virtual machine. We describe the architecture and main design decisions involved in implementing real-time Java on Ovm. We present the first use of Real-time Java in avionics in the context of control software for a ScanEagle Unmanned Aerial Vehicle.
C1 [Armbruster, Austin; Pla, Edward] Boeing Co, Chicago, IL 60606 USA.
   [Baker, Jason; Cunei, Antonio; Flack, Chapman; Pizlo, Filip; Vitek, Jan] Purdue Univ, Lafayette, IN 47907 USA.
   [Prochazka, Marek] SciSys, Bristol, Avon, England.
C3 Boeing; Purdue University System; Purdue University
RP Armbruster, A (corresponding author), Boeing Co, Chicago, IL 60606 USA.
RI Vitek, Jan/J-9051-2014
CR *AICAS, 2005, JAM VIRT MACH HOM
   [Anonymous], SIGPLAN C PROGR LANG
   BACON DF, 2003, WORKSH JAV TECHN REA, P466
   BEEBEE WS, 2001, EMBEDDED SOFTWARE IM, P289
   BENOWITZ E, 2003, WORKSH JAV TECHN REA, P490
   BENOWITZ EG, 2003, WORKSH JAV TECHN REA, P497
   Blackburn SM, 2004, PROC INT CONF SOFTW, P137, DOI 10.1109/ICSE.2004.1317436
   BOLLELLA G, 2003, WORKSH JAV TECHN REA, P534
   BOLLELLA G, 2002, P 5 INT S OBJ OR REA
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   BORG A, 2003, WORKSH JAV TECHN REA, P397
   BORGER M, 1989, CMUSEI89TR15 CARN ME
   Brosgol BM, 2002, ISORC 2002: FIFTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P101
   BUYTAERT D, 2002, USENIX JVM 02 WORK P
   CHILD J, 2003, COTS J
   CHILD J, 2004, COTS J
   CORSARO A, 2002, 4 INT S DISTR OBJ AP
   CORSARO A, 2003, P LANG COMP TOOLS EM
   CORSARO A, 2002, 8 IEEE REAL TIM EMB
   Dvorak D, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P15, DOI 10.1109/ISORC.2004.1300324
   FLACK C, 2003, CSDTR03017 PURD U DE
   FOX JM, 2003, IMPLEMENTATION REAL
   *FREE SOFTW FDN IN, 2005, GNU CLASSP
   GLEIM U, 2002, P JAV VIRT MACH RES
   Goodenough J. B., 1988, Ada Letters, V8, P20
   HIGUERATOLEDANO MT, 2001, 4 INT S OBJ OR REAL, P387
   HIGUERATOLEDANO T, 2002, P 5 INT S OBJ OR REA
   Kwon J, 2005, CONCURR COMP-PRACT E, V17, P681, DOI 10.1002/cpe.843
   KWON J, 2004, WORKSH JAV TECHN REA, P333
   Locke D., 1988, Ada Letters, V8, P39
   NIESSNER AF, 2003, WORKSH JAV TECHN REA, P508
   Nilsen K, 1998, COMMUN ACM, V41, P49, DOI 10.1145/276609.276619
   Palacz K, 2005, SCI COMPUT PROGRAM, V57, P357, DOI 10.1016/j.scico.2004.08.007
   Palacz K, 2003, LECT NOTES COMPUT SC, V2743, P378
   PIZLO F, 2004, P IEEE INT S OBJ OR
   *PURD U S3 LAB, 2005, OVM VIR MACH HOM
   ROLL M, 2003, P 6 IEEE INT S OBJ O, P75
   SCHMIDT WJ, 1994, P 6 INT C ARCH SUPP, P76
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sharp D, 2001, DOA'01: 3RD INTERNATIONAL SYMPOSIUM ON DISTRIBUTED OBJECTS & APPLICATIONS, PROCEEDINGS, P3
   Sharp DC, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P30, DOI 10.1109/RTTAS.2003.1203034
   SIEBERT F, 1999, P 6 INT WORKSH REAL
   *TIMESYS INC, 2003, JTIME VIRT MACH
   Tryggvesson J, 1999, DR DOBBS J, V24, P78
   TRYGGVESSON J, 1999, DR DOBBS J SOFTWARE, V24, P82
   TRYGGVESSON J, 1999, DR DOBBS J SOFTWARE, V24, P86
   TRYGGVESSON J, 1999, DR DOBBS J SOFTWARE, V24, P80
   Wellings AJ, 2003, REAL-TIME SYST, V24, P319, DOI 10.1023/A:1022816701710
   ZHAO T, 2003, P 18 ANN ACM SIGPLAN, P135
NR 49
TC 44
Z9 48
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 5
DI 10.1145/1324969.1324974
PG 49
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700005
DA 2024-07-18
ER

PT J
AU Shin, I
   Lee, I
AF Shin, Insik
   Lee, Insup
TI Compositional real-time scheduling framework with periodic model
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithm; design; performance; theory; hierarchical; real-time;
   scheduling; interface; component; abstract; composition
AB It is desirable to develop large complex systems using components based on systematic abstraction and composition. Our goal is to develop a compositional real-time scheduling framework to support abstraction and composition techniques for real-time aspects of components. In this paper, we present a formal description of compositional real-time scheduling problems, which are the component abstraction and composition problems. We identify issues that need be addressed by solutions and provide our framework for the solutions, which is based on the periodic interface. Specifically, we introduce the periodic resource model to characterize resource allocations provided to a single component. We present exact schedulability conditions for the standard Liu and Layland periodic task model and the proposed periodic resource model under EDF and RM scheduling, and we show that the component abstraction and composition problems can be addressed with periodic interfaces through the exact schedulability conditions. We also provide the utilization bounds of a periodic task set over the periodic resource model and the abstraction bounds of periodic interfaces for a periodic task set under EDF and RM scheduling. We finally present the analytical bounds of overheads that our solution incurs in terms of resource utilization increase and evaluate the overheads through simulations.
C1 [Shin, Insik; Lee, Insup] Univ Penn, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Shin, I (corresponding author), Univ Penn, 3330 Walnut St, Philadelphia, PA 19104 USA.
EM ishin@cis.upenn.edu; lee@cis.upenn.edu
RI Shin, Insik/C-1706-2011
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Almeida L., 2004, EMSOFT 04, P95
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   FENG X, 2004, THESIS U TEXAS AUSTI
   FENG XA, 1923, TRSS 02 P 23 IEEE RE, P26
   Goyal P, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P107, DOI 10.1145/248155.238766
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   KUO TW, 1999, RTSS 99, P256
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   LEHOCZKY JP, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P110, DOI 10.1109/REAL.1992.242671
   LEHOCZKY JP, 1987, REAL TIM SYST S, P261
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Lipari G, 2000, SIXTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P166, DOI 10.1109/RTTAS.2000.852461
   LIPARI G, 2000, RTSS 00 P 21 IEEE RE
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   *MATHW INC, 2005, REAL TIM WORKSH US G, P1
   Matic S, 2005, REAL TIM SYST SYMP P, P99
   Mok AK, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P75, DOI 10.1109/RTTAS.2001.929867
   RAJKUMAR R, 1988, REAL TIM SYST S 1988, P259
   Regehr J, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P3, DOI 10.1109/REAL.2001.990591
   Saewong S, 2002, EUROMICRO, P173
   Sha L., 1987, Proceedings of IECON '87: 1987 International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.CH2484-4), P909
   Shin I, 2004, REAL TIM SYST SYMP P, P57
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   SPURI M, 1994, REAL TIM SYST SYMP P, P2, DOI 10.1109/REAL.1994.342735
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
NR 31
TC 112
Z9 123
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 30
DI 10.1145/1347375.1347383
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900008
DA 2024-07-18
ER

PT J
AU Zhuang, XT
   Pande, S
AF Zhuang, Xiaotong
   Pande, Santosh
TI Power-efficient prefetching for embedded processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM SIGBED/SIGPLAN Conference on Language, Compilers, and Tools for
   Embedded Systems
CY 2004
CL San Diego, CA
SP ACM SIGBED, ACM SIGPLAN
DE design; algorithms; performance; data prefetching; embedded processors;
   offset assignment; bit-differential addressing
AB Because of stringent power constraints, aggressive latency-hiding approaches, such as prefetching, are absent in the state-of-the-art embedded processors. There are two main reasons that make prefetching power inefficient. First, compiler-inserted prefetch instructions increase code size and, therefore, could increase I-cache power. Second, inaccurate prefetching (especially for hardware prefetching) leads to high D-cache power consumption because of useless accesses. In this work, we show that it is possible to support power-efficient prefetching through bit-differential offset assignment. We target the prefetching of relocatable stack variables with a high degree of precision. By assigning the offsets of stack variables in such a way that most consecutive addresses differ by 1 bit, we can prefetch them with compact prefetch instructions to save I-cache power. The compiler first generates an access graph of consecutive memory references and then attempts a layout of the memory locations in the smallest hypercube. Each dimension of the hypercube represents a 1-bit differential addressing. The embedding is carried out in as compact a hypercube as possible in order to save memory space. Each load/store instruction carries a hint regarding prefetching the next memory reference by encoding its differential address with respect to the current one. To reduce D-cache power cost, we further attempt to assign offsets so that most of the consecutive accesses map to the same cache line. Our prefetching is done using a one entry line buffer [Wilson et al. 1996]. Consequently, many look-ups in D-cache reduce to incremental ones. This results in D-cache activity reduction and power savings. Our prefetcher requires both compiler and hardware support. In this paper, we provide implementation on the processor model close to ARM with small modification to the ISA. We tackle issues such as out-of-order commit, predication, and speculation through simple modifications to the processor pipeline on noncritical paths. Our goal in this work is to boost performance while maintaining/lowering power consumption. Our results show 12% speedup and slight power reduction. The runtime virtual space loss for stack and static data is about 11.8%.
C1 [Zhuang, Xiaotong; Pande, Santosh] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Zhuang, XT (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM xt2000@cc.gatech.edu
OI Pande, Santosh/0000-0001-6723-8062
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], IEEE 4 ANN WORKSH WO
   *ARM CO LTD, ARM 7TDMI DAT SHEET
   *ARM CO LTD, ARM 7500FE DAT SHEET
   BASU K, 2002, POWER PROTOCOL REDUC
   Brooks D., 2000, Wattch: a Framework for Architectural-Level Power Analysis and Optimizations
   BURGER D, 1997, 1342 U WISC MAD
   CALDER B, 1998, P ARCH SUPP PROGR LA
   CHO S, 1999, DECOUPLING LOCAL VAR
   HABER G, 2003, P INT S COD GEN OPT
   *INT CORP, SA110 INT CORP
   LEE HS, 2001, STACK VALUE FILE CUS
   LEUPERS R, 1996, P ICCAD
   Liao S, 1996, ACM T PROGR LANG SYS, V18, P235, DOI 10.1145/229542.229543
   Lipasti M. H., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P231, DOI 10.1109/MICRO.1995.476830
   Luk Chi-Keung, 1996, P 7 INT C ARCH SUPP, P222, DOI [DOI 10.1145/248209.237190, DOI 10.1145/237090.237190]
   NOTH W, 1990, DATE, P168
   OZAWA T, 1995, P 28 ANN IEEE ACM IN
   PANDA PR, 1999, IEEE T VLSI SYSTEMS, V7
   Perez Daniel Gracia, 2004, MICROLIB CASE QUANTI
   POMERENE J, 1989, Patent No. 4807110
   RAO A, 1999, ACM PLDI, P128
   Segars S., 2001, Low power design techniques for microprocessors
   SMITH AJ, 1982, COMPUTING SURVEYS, V14
   UDAYANARAYANAN S, 2001, ADDRESS CODE GENERAT
   WAGNER A, 1990, SIAM J COMPUT, V19, P570, DOI 10.1137/0219038
   WILSON K, 1996, INCREASING CACHE POR
   WILTON S, 1993, TN935 COMP W RES LAB
   WITCHEL E, 2001, DIRECT ADDRESSED CAC
   ZHUANG X, 2004, P ACM SIGPLAN C LANG
   ZHUANG X, 2003, P ACM SIGPLAN C LANG
NR 31
TC 4
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 3
DI 10.1145/1210268.1210271
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 314SV
UT WOS:000256830000003
DA 2024-07-18
ER

PT J
AU Mondal, A
   Gangopadhyay, S
   Chatterjee, D
   Boyapally, H
   Mukhopadhyay, D
AF Mondal, Anupam
   Gangopadhyay, Shreya
   Chatterjee, Durba
   Boyapally, Harishma
   Mukhopadhyay, Debdeep
TI PReFeR : Physically Related Function based Remote Attestation Protocol
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Remote attestation; dynamic attestation; fuzzy extractor; hardware
   performance counters
AB Remote attestation is a request-response based security service that permits a trusted entity (verifier) to check the current state of an untrusted remote device (prover). The verifier initiates the attestation process by sending an attestation challenge to the prover; the prover responds with its current state, which establishes its trustworthiness. Physically Unclonable Function (PUF) offers an attractive choice for hybrid attestation schemes owing to its low overhead security guarantees. However, this comes with the limitation of secure storage of the PUF model or large challenge-response database on the verifier end. To address these issues, in this work, we propose a hybrid attestation framework, named PReFeR, that leverages a new class of hardware primitive known as Physically Related Function (PReF) to remotely attest low-end devices without the requirement of secure storage or heavy cryptographic operations. It comprises a static attestation scheme that validates the memory state of the remote device prior to code execution, followed by a dynamic run-time attestation scheme that asserts the correct code execution by evaluating the content of special registers present in embedded systems, known as hardware performance counters (HPC). The use of HPCs in the dynamic attestation scheme mitigates the popular class of attack known as the time-of-check-time-of-use (TOCTOU) attack, which has broken several state-of-the-art hybrid attestation schemes. We demonstrate our protocol and present our experimental results using a prototype implementation on Digilent Cora Z7 board, a low-cost embedded platform, specially designed for IoT applications.
C1 [Mondal, Anupam; Gangopadhyay, Shreya; Chatterjee, Durba; Mukhopadhyay, Debdeep] Indian Inst Technol Kharagpur, Kharagpur 721302, W Bengal, India.
   [Boyapally, Harishma] Nanyang Technol Univ, Temasek Labs, Singapore, Singapore.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Nanyang Technological University
RP Mondal, A (corresponding author), Indian Inst Technol Kharagpur, Kharagpur 721302, W Bengal, India.
EM anupam17it@gmail.com; gangopadhyay.shreya09@gmail.com;
   durba.chatterjee94@gmail.com; harishma.boyapally@ntu.edu.sg;
   debdeep.mukhopadhyay@gmail.com
RI Chatterjee, Durba/ACH-9521-2022
OI Chatterjee, Durba/0000-0001-7665-0876
FU National Mission on Interdisciplinary Cyber-Physical Systems, Department
   of Science and Technology (DST)
FX The work is partially supported by the project entitled "Development of
   Secure Hardware and Automotive Cyber-Physical Systems", funded by the
   National Mission on Interdisciplinary Cyber-Physical Systems, Department
   of Science and Technology (DST), Govt. of India.
CR Abera T, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23420
   Abera T, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P743, DOI 10.1145/2976749.2978358
   Alam M, 2020, J CRYPTOGR ENG, V10, P289, DOI 10.1007/s13389-020-00232-9
   Aman MN, 2020, IEEE INTERNET THINGS, V7, P7220, DOI 10.1109/JIOT.2020.2983655
   Aman MN, 2018, IEEE INTERNET THINGS, V5, P5119, DOI 10.1109/JIOT.2018.2866623
   [Anonymous], 2017, Xilinx Performance Counter
   [Anonymous], 2019, Arm Cortex A9 Special Purpose Register.
   [Anonymous], 2023, Cora Z7 Programmable Logic Reference Manual.
   [Anonymous], 2021, OpenOCD Sandbox
   Arthur W., 2015, A practical guide to TPM 2.0: Using the new trusted platform module in the new age of security
   Banks A. S., 2021, arXiv
   Basu K, 2020, IEEE T INF FOREN SEC, V15, P512, DOI 10.1109/TIFS.2019.2924549
   Brasser F, 2016, DES AUT CON, DOI 10.1145/2897937.2898083
   Brasser F, 2015, DES AUT CON, DOI 10.1145/2744769.2744922
   Carpent X, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P9, DOI 10.1109/HST.2018.8383885
   Chatterjee D., 2022, IEEE Transactions on Information Forensics and Security.
   Chen GX, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P2317, DOI 10.1145/3319535.3354220
   Dessouky G, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240821
   Dessouky G, 2017, DES AUT CON, DOI 10.1145/3061639.3062276
   Eldefrawy K., 2012, NDSS, V12, P1
   Elnaggar R, 2022, IEEE T COMPUT AID D, V41, P35, DOI 10.1109/TCAD.2021.3052856
   Falliere N., 2011, White Paper, Symantec Corp., Security Response, V5, P6
   Faure Emil, 2020, CMIS, P675
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Ghaeini HR, 2019, PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON RESEARCH IN ATTACKS, INTRUSIONS AND DEFENSES, P165
   He ZY, 2021, INT SYM QUAL ELECT, P85, DOI 10.1109/ISQED51717.2021.9424330
   Hristozov S, 2022, CODASPY'22: PROCEEDINGS OF THE TWELVETH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P226, DOI 10.1145/3508398.3511507
   Kadiyala SP, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3403943
   Kadiyala SP, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3390855
   Koeberl P, 2014, P 9 EUR C COMP SYST
   Kong J, 2014, DES AUT CON
   Konstantinou C, 2022, IEEE DES TEST, V39, P23, DOI 10.1109/MDAT.2022.3143438
   Malone C., 2011, STC 11, P71
   Patel N, 2017, DES AUT CON, DOI [10.1145/3061639.3062202, 10.1109/PESGM.2017.8274502]
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Sadeghi AR, 2011, WISEC 11: PROCEEDINGS OF THE FOURTH ACM CONFERENCE ON WIRELESS NETWORK SECURITY, P109
   Seshadri A, 2004, P IEEE S SECUR PRIV, P272
   Trusted Computing Group, 2018, about us
   Zeitouni S, 2017, ICCAD-IEEE ACM INT, P384, DOI 10.1109/ICCAD.2017.8203803
   Zhou BY, 2018, PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), P457, DOI 10.1145/3196494.3196515
NR 40
TC 0
Z9 0
U1 4
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 109
DI 10.1145/3609104
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300012
DA 2024-07-18
ER

PT J
AU Mousavi, H
   Loni, M
   Alibeigi, M
   Daneshtalab, M
AF Mousavi, Hamid
   Loni, Mohammad
   Alibeigi, Mina
   Daneshtalab, Masoud
TI DASS: Differentiable Architecture Search for Sparse Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural architecture search; network sparsification; optimization; image
   classification
ID DARTS
AB The deployment of Deep Neural Networks (DNNs) on edge devices is hindered by the substantial gap between performance requirements and available computational power. While recent research has made significant strides in developing pruning methods to build a sparse network for reducing the computing overhead of DNNs, there remains considerable accuracy loss, especially at high pruning ratios. We find that the architectures designed for dense networks by differentiable architecture search methods are ineffective when pruning mechanisms are applied to them. The main reason is that the current methods do not support sparse architectures in their search space and use a search objective that is made for dense networks and does not focus on sparsity. This paper proposes a new method to search for sparsity-friendly neural architectures. It is done by adding two new sparse operations to the search space and modifying the search objective. We propose two novel parametric SparseConv and SparseLinear operations in order to expand the search space to include sparse operations. In particular, these operationsmake a flexible search space due to using sparse parametric versions of linear and convolution operations. The proposed search objective lets us train the architecture based on the sparsity of the search space operations. Quantitative analyses demonstrate that architectures found through DASS outperform those used in the state-of-the-art sparse networks on the CIFAR-10 and ImageNet datasets. In terms of performance and hardware effectiveness, DASS increases the accuracy of the sparse version of MobileNet-v2 from 73.44% to 81.35% (+7.91% improvement) with a 3.87x faster inference time.
C1 [Mousavi, Hamid; Loni, Mohammad; Daneshtalab, Masoud] Malardalen Univ, Sch Innovat Design & Engn, POB 102, S-72126 Vasteras, Sweden.
   [Alibeigi, Mina] Zenseact AB, Lindholmspiren 2, Gothenburg, Sweden.
   [Daneshtalab, Masoud] Tallinn Univ Technol, Comp Syst, Tallinn, Estonia.
C3 Malardalen University; Tallinn University of Technology
RP Mousavi, H (corresponding author), Malardalen Univ, Sch Innovat Design & Engn, POB 102, S-72126 Vasteras, Sweden.
EM seyedhamidreza.mousavi@mdu.se; mohammad.loni@mdu.se;
   mina.alibeigi@zenseact.com; masoud.daneshtalab@mdu.se
OI Mousavi, Seyedhamidreza/0000-0001-5710-1206; Loni,
   Mohammad/0000-0002-9704-7117; Daneshtalab, Masoud/0000-0001-6289-1521
FU European Union through European Social Fund; Swedish Innovation Agency
   VINNOVA project "AutoDeep"; Swedish Innovation Agency VINNOVA project
   "SafeDeep"; Swedish Innovation Agency VINNOVA project "KKS DPAC"
FX This work was supported in part by the European Union through European
   Social Fund in the frames of the "Information and Communication
   Technologies (ICT) program" and by the Swedish Innovation Agency VINNOVA
   project "AutoDeep", "SafeDeep", and "KKS DPAC".
CR Abdi H., 2007, Encyclopedia of measurement and statistics, P508, DOI DOI 10.4135/9781412952644.N239
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   Azarian K, 2021, Arxiv, DOI arXiv:2003.00075
   Bender G, 2018, PR MACH LEARN RES, V80
   Bianco S, 2018, IEEE ACCESS, V6, P64270, DOI 10.1109/ACCESS.2018.2877890
   Bragagnolo A, 2022, SOFTWAREX, V17, DOI 10.1016/j.softx.2021.100907
   Brock A, 2017, Arxiv, DOI arXiv:1708.05344
   Bulat Adrian, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12368), P309, DOI 10.1007/978-3-030-58592-1_19
   Burkholz R, 2022, Arxiv, DOI arXiv:2111.11146
   Cai H, 2020, Arxiv, DOI arXiv:1908.09791
   Chen Tianlong, 2022, INT C MACHINE LEARNI, P3747
   Chen X., 2020, PMLR
   Chen XN, 2021, Arxiv, DOI arXiv:2006.10355
   Dahyun Kim, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12357), P575, DOI 10.1007/978-3-030-58610-2_34
   Diao EM, 2023, Arxiv, DOI arXiv:2302.05601
   Ding Y., 2022, Neurocomputing
   Dong XY, 2019, ADV NEUR IN, V32
   Dong XY, 2020, Arxiv, DOI arXiv:2001.00326
   El Halabi Marwa, 2022, arXiv
   Frankle J., 2018, arXiv
   Gholami Amir, 2021, RiseLab Medium Post
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Gou JP, 2021, INT J COMPUT VISION, V129, P1789, DOI 10.1007/s11263-021-01453-z
   Guan YS, 2023, IEEE T NEUR NET LEAR, V34, P9847, DOI 10.1109/TNNLS.2022.3161284
   Gui Shupeng, 2019, ANN C NEUR INF PROC, V32, P1285
   Han S, 2015, Arxiv, DOI arXiv:1506.02626
   Hassibi B., 1993, Second order derivatives for network pruning: Optimal brain surgeon
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   He Y, 2020, PROC CVPR IEEE, P2006, DOI 10.1109/CVPR42600.2020.00208
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hong WJ, 2020, PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2326
   Hosseini R, 2021, PROC CVPR IEEE, P6192, DOI 10.1109/CVPR46437.2021.00613
   Hu Yanqing, 2022, ICCAI '22: Proceedings of the 8th International Conference on Computing and Artificial Intelligence, P76, DOI 10.1145/3532213.3532225
   Hundt A, 2019, Arxiv, DOI arXiv:1903.09900
   Jaafra Y, 2019, IMAGE VISION COMPUT, V89, P57, DOI 10.1016/j.imavis.2019.06.005
   Jaderberg M, 2014, Arxiv, DOI arXiv:1405.3866
   Jin XJ, 2019, Arxiv, DOI arXiv:1912.12814
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Kusupati Aditya, 2020, PR MACH LEARN RES
   Lacoste A, 2019, Arxiv, DOI [arXiv:1910.09700, 10.48550/arXiv.1910.09700]
   Laube Kevin Alexander, 2019, 2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA), P915, DOI 10.1109/ICMLA.2019.00158
   Lee HY, 2021, Arxiv, DOI arXiv:2106.08630
   Li GH, 2020, PROC CVPR IEEE, P1617, DOI 10.1109/CVPR42600.2020.00169
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Li TH, 2019, PROC CVPR IEEE, P3972, DOI 10.1109/CVPR.2019.00410
   Li Zhang Lyna, 2021, MobiSys '21: Proceedings of the 19th Annual International Conference on Mobile Systems, Applications, and Services, P81, DOI 10.1145/3458864.3467882
   Liang TL, 2021, NEUROCOMPUTING, V461, P370, DOI 10.1016/j.neucom.2021.07.045
   Lin J, 2024, Arxiv, DOI arXiv:2206.15472
   Lin J, 2020, Arxiv, DOI arXiv:2007.10319
   Liu HX, 2019, Arxiv, DOI [arXiv:1806.09055, DOI 10.48550/ARXIV.1806.09055]
   Liu YQ, 2023, IEEE T NEUR NET LEAR, V34, P550, DOI 10.1109/TNNLS.2021.3100554
   Liu Z, 2019, Arxiv, DOI arXiv:1810.05270
   Loni M, 2022, DES AUT TEST EUROPE, P1115, DOI 10.23919/DATE54114.2022.9774615
   Loni M, 2022, IEEE T SYST MAN CY-S, V52, P5222, DOI 10.1109/TSMC.2021.3123136
   Loni M, 2020, MICROPROCESS MICROSY, V73, DOI 10.1016/j.micpro.2020.102989
   Loni M, 2019, LECT NOTES COMPUT SC, V11727, P208, DOI 10.1007/978-3-030-30487-4_17
   Loshchilov Ilya, 2016, arXiv
   Noy A, 2020, PR MACH LEARN RES, V108, P493
   Paupamah K, 2020, 2020 INTERNATIONAL SAUPEC/ROBMECH/PRASA CONFERENCE, P295, DOI 10.1109/saupec/robmech/prasa48453.2020.9041096
   Qin ZW, 2018, Arxiv, DOI [arXiv:1804.11191, DOI 10.3934/MFC.2018008, 10.3934/mfc.2018008]
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Ren PZ, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447582
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Romero D.W., 2021, arxiv
   Sander M, 2021, Arxiv, DOI arXiv:2102.07870
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sehwag V, 2020, Advances in Neural Information Processing Systems (NeurIPS)
   Shen Z., 2020, P MACHINE LEARNING R
   Siddiqui S, 2021, INT C PATT RECOG, P9666, DOI 10.1109/ICPR48806.2021.9412285
   Tan MX, 2019, PR MACH LEARN RES, V97
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Voulodimos A, 2018, COMPUT INTEL NEUROSC, V2018, DOI 10.1155/2018/7068349
   Wang RC, 2021, Arxiv, DOI arXiv:2108.04392
   Ye P, 2022, PROC CVPR IEEE, P10864, DOI 10.1109/CVPR52688.2022.01060
   Ye SK, 2019, IEEE I CONF COMP VIS, P111, DOI 10.1109/ICCV.2019.00020
   Ying C., 2019, P INT C MACH LEARN, P7105
   Yu DJ, 2014, LECT NOTES ARTIF INT, V8818, P364, DOI 10.1007/978-3-319-11740-9_34
   Yue ZX, 2020, Arxiv, DOI arXiv:2011.09820
   Zela A, 2020, Arxiv, DOI arXiv:1909.09656
   Zhang T, 2021, INFORM SCIENCES, V581, P448, DOI 10.1016/j.ins.2021.09.041
   Zhang Xinyu, 2021, arXiv
   Zhang YH, 2022, Arxiv, DOI arXiv:2210.04092
   Zhou HT, 2020, Arxiv, DOI arXiv:1905.01067
   Zhu MC, 2017, Arxiv, DOI arXiv:1710.01878
   Zhuang Tao, 2020, NEURIPS
   Zichao Guo, 2020, Computer Vision - ECCV 2020 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12361), P544, DOI 10.1007/978-3-030-58517-4_32
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 91
TC 5
Z9 5
U1 3
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 105
DI 10.1145/3609385
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300008
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU León-Vega, LG
   Salazar-Villalobos, E
   Rodriguez-Figueroa, A
   Castro-Godínez, J
AF Leon-Vega, Luis G.
   Salazar-Villalobos, Eduardo
   Rodriguez-Figueroa, Alejandro
   Castro-Godinez, Jorge
TI Automatic Generation of Resource and Accuracy Configurable Processing
   Elements
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; edge computing; hardware acceleration; deep
   neural networks; neural network hardware; multi-layer neural network
ID CHALLENGES
AB Low-power consumption and scarce computational resources limit the computation at the edge. Besides, the approximate computing paradigm reports promising techniques for designing accelerators to deal with inherent limitations of the edge, and high-level synthesis with C++ opens the opportunity to use meta-programming for specialisable generic design. This work proposes a framework for automatically generating synthesis-time configurable processing elements (PEs) for matrix multiplication-addition (GEMMA) and convolution. To evaluate our work, we perform a design exploration after varying data bit-width, operand sizes, and kernel sizes. Our analyses include resource consumption scaling, clocks-to-solution, design efficiency, and error distribution, presenting a comprehensive view of how the parameters affect the properties of our generic implementations. The GEMMA presented a trade-off between granularity vs efficiency, where large PEs with short data widths are favoured by the design efficiency, achieving, theoretically, up to 75 GMAC/s on a Xilinx XC7Z020@ 100 MHz with an efficiency of 27%. For design efficiency, we propose a figure of merit to evaluate operations per second and resource utilisation with respect to the maximum achievable by the FPGA. Regarding the convolution PEs, we implemented two algorithms: a window-based spatial convolution and Winograd. The former is the best in terms of performance with 150 GMAC/s, reaching up to 47% of efficiency. Winograd also outperformed numerically using a 3 x 3 kernel filter, presenting a mean error of 11.01% in 4-bits operands with a PSNR = 16.28 dB, compared to the spatial convolution with 38.2% of mean error and PSNR = 5.89 dB. Finally, we discuss how the error is mostly dependent on the PE's parameters. In the GEMMA, the error depends on the matrix size, causing limitations in the PE scaling but still applicable to accelerators. The PEs developed during this research will lead to further granular approximate accelerator research.
C1 [Leon-Vega, Luis G.] Univ Trieste, Piazzale Europa 1, I-34127 Trieste, Italy.
   [Leon-Vega, Luis G.; Salazar-Villalobos, Eduardo; Rodriguez-Figueroa, Alejandro; Castro-Godinez, Jorge] Inst Tecnol Costa Rica, Calle 15,Ave 14, Cartago, Costa Rica.
C3 University of Trieste; Instituto Tecnologico de Costa Rica
RP León-Vega, LG (corresponding author), Univ Trieste, Piazzale Europa 1, I-34127 Trieste, Italy.
EM luisgerardo.leonvega@phd.units.it; eduarsalazar@estudiantec.cr;
   alejandrorf@estudiantec.cr; jocastro@itcr.ac.cr
OI Leon Vega, Luis G./0000-0002-3263-7853; Rodriguez Figueroa,
   Alejandro/0009-0007-6978-4826; Castro-Godinez, Jorge/0000-0003-4808-4904
FU Instituto Tecnologico de Costa Rica; RidgeRun Embedded Solutions LLC
FX This work was possible thanks to the Programmi Operativi Nazionali (PON)
   from Ministero dell' Universitae della Ricerca, eXact Lab S.R.L, the
   postgraduate research scholarship from Instituto Tecnologico de Costa
   Rica, and the Master's scholarship programme from RidgeRun Embedded
   Solutions LLC.
CR Abiodun OI, 2018, HELIYON, V4, DOI 10.1016/j.heliyon.2018.e00938
   Alpaydin E., 2021, Neural networks and deep learning, DOI [10.7551/mitpress/13811.003.0007, DOI 10.7551/MITPRESS/13811.003.0007]
   [Anonymous], 2021, XILINX
   [Anonymous], 2018, Xilinx
   Arshad M. A., 2020, P 2020 INT C COMP EL, P230, DOI DOI 10.1109/ICCECE49321.2020.9231243
   Bhardwaj K, 2021, IEEE DES TEST, V38, P37, DOI 10.1109/MDAT.2019.2952350
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Chang XP, 2021, IEEE T CIRCUITS-I, V68, P1706, DOI 10.1109/TCSI.2020.3048260
   Chen Y, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P73, DOI 10.1145/3289602.3293915
   Chen Yue, 2022, 2022 14 INT C MEASUR, P1, DOI [10.1109/ICMTMA54903.2022.00008, DOI 10.1109/ICMTMA54903.2022.00008]
   Dai Rongshi, 2019, 2019 3rd International Conference on Circuits, System and Simulation (ICCSS), P64, DOI 10.1109/CIRSYSSIM.2019.8935599
   Fahim F, 2021, Arxiv, DOI arXiv:2103.05579
   FUKUSHIMA K, 1982, PATTERN RECOGN, V15, P455, DOI 10.1016/0031-3203(82)90024-3
   Guo KY, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3289185
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Hennessy John L.., 2012, Computer Architecture-A Quantitative Approach, V53
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hore Alain, 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P2366, DOI 10.1109/ICPR.2010.579
   Janssen B, 2017, I C FIELD PROG LOGIC
   Khaled A, 2020, PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), P1034, DOI 10.1145/3341105.3373852
   Kulkarni M., 2017, arXiv
   Lavin A, 2015, Arxiv, DOI [arXiv:1509.09308, 10.48550/ARXIV.1509.09308]
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee E, 2021, INT SOC DESIGN CONF, P240, DOI 10.1109/ISOCC53507.2021.9613977
   Lee E, 2020, INT SOC DESIGN CONF, P302, DOI 10.1109/ISOCC50952.2020.9333012
   León-Vega LG, 2022, PROCEEDINGS OF THE 2022 15TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2022), DOI 10.1109/DCAS53974.2022.9845501
   Li JJ, 2022, IEEE T SUST COMPUT, V7, P47, DOI 10.1109/TSUSC.2021.3060690
   Liang TL, 2021, Arxiv, DOI arXiv:2101.09671
   Lin N, 2019, PR IEEE COMP DESIGN, P506, DOI 10.1109/ICCD46524.2019.00076
   Lin Z, 2022, 2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), P126, DOI 10.1109/ICCSS55260.2022.9802420
   Mahajan D, 2016, INT S HIGH PERF COMP, P14, DOI 10.1109/HPCA.2016.7446050
   Miyashita D, 2016, Arxiv, DOI arXiv:1603.01025
   Mohsen Ehab, 2018, PERFORMANCE BANDWIDT, V423, P1
   Nussbaumer H.J., 1981, FAST FOURIER TRANSFO, P80, DOI DOI 10.1007/978-3-662-00551-4_4
   NVIDIA, 2014, DATA SHEET NVIDIA JE
   Rodriguez-Figueroa Alejandro, 2022, Zenodo, DOI 10.5281/ZENODO.6413243
   Salazar-Villalobos Eduardo, 2022, Zenodo, DOI 10.5281/ZENODO.6413238
   Sanchez-Iborra R, 2020, IEEE CIRC SYST MAG, V20, P4, DOI 10.1109/MCAS.2020.3005467
   Bui TTT, 2019, IEEE RIVF INT CONF, P30, DOI 10.1109/rivf.2019.8713613
   Tianze Wu, 2019, 2019 International Conference on Field-Programmable Technology (ICFPT). Proceedings, P427, DOI 10.1109/ICFPT47387.2019.00084
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Volta GPU and Carmel CPU, 2019, DATA SHEET NVIDIA JE, P1
   Wang JP, 2011, IEEE T VLSI SYST, V19, P52, DOI 10.1109/TVLSI.2009.2032289
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Winograd Shmuel, 1980, Arithmetic Complexity of Computations
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Xilinx Inc, 2021, XILINX
   Xilinx. u.d, ZYNQ 7000 SOC
   Zervakis G, 2021, ASIA S PACIF DES AUT, P189, DOI 10.1145/3394885.3431632
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang Xiaofan, 2020, 2020 IEEEACM INT C C, P1
NR 52
TC 1
Z9 1
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 75
DI 10.1145/3594540
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300016
DA 2024-07-18
ER

PT J
AU Hu, XY
   He, DB
   Luo, M
   Peng, C
   Feng, Q
   Huang, XY
AF Hu, Xinyi
   He, Debiao
   Luo, Min
   Peng, Cong
   Feng, Qi
   Huang, Xinyi
TI High-Performance Implementation of the Identity-Based Signature Scheme
   in IEEE P1363 on GPU
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Identity-based signatures; graphics processing units; CUDA
ID EFFICIENT; SECURE; MULTIPLICATION; ENCRYPTION; PAIRINGS
AB Identity-based cryptography is proposed to solve the complicated certificate management of traditional public-key cryptography. The pairing computation and high-level tower extension field arithmetic turn out to be the performance bottleneck of pairing-based signature schemes. Graphics processing units have been increasingly popular for general-purpose computing in recent years. They have shown a lot of promise in speeding up cryptographic schemes such as AES, RSA, and ECDSA. However, to our knowledge, the research on parallel implementation of pairings and identity-based cryptographic schemes on graphics processing units is somewhat outdated. Therefore, in this article, we implement the identity-based signature scheme in the IEEE P1363 Standard on a modern NVIDIA RTX 3060 card. We convert the pairing computation in signature verification into a product of pairings with fixed arguments and therefore avoid the scalar multiplication in G(2). Then we employ the precomputation technique to improve the elliptic curve scalar multiplication, exponentiation in F-p(12) and the pairing computation. We also apply PTX ISA to multiple-precision arithmetic. Experiments demonstrate that our implementation can perform 43,856/46,753/39,798 pairings/sec for the Optimal Ate pairing, the pairing with a fixed argument, and two pairings with fixed arguments, respectively. Peak throughputs of signature generation and verification can achieve 322.6 and 40.6 kops/sec over the BN254 curve.
C1 [Hu, Xinyi; He, Debiao; Luo, Min; Peng, Cong; Feng, Qi] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430072, Peoples R China.
   [Hu, Xinyi] Qilu Univ Technol, Shandong Prov Key Lab Comp Networks, Shandong Acad Sci, Jinan 250014, Peoples R China.
   [He, Debiao] MatrixElements Technol, Shanghai Key Lab Privacy Preserving Computat, Shanghai 201204, Peoples R China.
   [Huang, Xinyi] Hong Kong Univ Sci & Technol Guangzhou, Informat Hub, Artificial Intelligence Thrust, Guangzhou 511455, Peoples R China.
C3 Wuhan University; Qilu University of Technology; Hong Kong University of
   Science & Technology (Guangzhou)
RP Hu, XY (corresponding author), Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430072, Peoples R China.; Hu, XY (corresponding author), Qilu Univ Technol, Shandong Prov Key Lab Comp Networks, Shandong Acad Sci, Jinan 250014, Peoples R China.
EM huxinyi@whu.edu.cn; hedebiao@163.com; mluo@whu.edu.cn; cpeng@whu.edu.cn;
   fengqi.whu@whu.edu.cn; xinyi@ust.hk
RI Peng, Cong/R-5315-2019; Huang, Xinyi XYH/A-2813-2016; He,
   Debiao/F-6355-2011
OI Peng, Cong/0000-0002-9958-3255; He, Debiao/0000-0002-2446-7436; Feng,
   Qi/0000-0002-6927-7855
FU Major Scientific and Technological Innovation Project of Shandong
   Province [2020CXGC010115, 2020CXGC010107]; National Natural Science
   Foundation of China [U21A20466, 62172307, 61972294, 61932016]; Special
   Project on Science and Technology Program of Hubei Provience
   [2020AEA013]; Natural Science Foundation of Hubei Province [2020CFA052];
   Wuhan Municipal Science and Technology Project [2020010601012187]
FX The work was supported by the Major Scientific and Technological
   Innovation Project of Shandong Province (Nos. 2020CXGC010115,
   2020CXGC010107), the National Natural Science Foundation of China (Nos.
   U21A20466, 62172307, 61972294, 61932016), the Special Project on Science
   and Technology Program of Hubei Provience (No. 2020AEA013), the Natural
   Science Foundation of Hubei Province (No. 2020CFA052) and the Wuhan
   Municipal Science and Technology Project (No. 2020010601012187).
CR [Anonymous], 2001, Advances in Cryptology-ASIACRYPT 2001 (Lecture Notes in Computer Science, DOI [DOI 10.1007/3-540-45682-1_30, DOI 10.1007/3-540-45682-130]
   [Anonymous], 2013, IEEE STANDARDS, P1, DOI DOI 10.1109/IEEESTD.2013.6509896
   Aranha DF, 2014, LECT NOTES COMPUT SC, V8282, P3, DOI 10.1007/978-3-662-43414-7_1
   Aranha DF, 2011, LECT NOTES COMPUT SC, V6632, P48, DOI 10.1007/978-3-642-20465-4_5
   Askar T, 2021, COMPUTATION, V9, DOI 10.3390/computation9120142
   Azarderakhsh R, 2017, IEEE T DEPEND SECURE, V14, P605, DOI 10.1109/TDSC.2015.2507120
   Bahadori M, 2020, I C FIELD PROG LOGIC, P176, DOI 10.1109/FPL50879.2020.00038
   Balfanz D, 2003, P IEEE S SECUR PRIV, P180, DOI 10.1109/SECPRI.2003.1199336
   Barreto PSLM, 2006, LECT NOTES COMPUT SC, V3897, P319
   Barreto PSLM, 2005, LECT NOTES COMPUT SC, V3788, P515
   Bernstein DJ, 2009, LECT NOTES COMPUT SC, V5479, P483, DOI 10.1007/978-3-642-01001-9_28
   Beuchat JL, 2010, LECT NOTES COMPUT SC, V6487, P21, DOI 10.1007/978-3-642-17455-1_2
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P223
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P56
   Boneh D, 2008, J CRYPTOL, V21, P149, DOI 10.1007/s00145-007-9005-7
   Bose Utsab, 2013, Progress in Cryptology - AFRICACRYPT 2013. 6th International Conference on Crytology in Africa. Proceedings, P26, DOI 10.1007/978-3-642-38553-7_2
   Cha JC, 2003, LECT NOTES COMPUT SC, V2567, P18
   Chung J, 2007, P S COMP ARITHM, P113, DOI 10.1109/ARITH.2007.11
   Devegili AJ, 2007, LECT NOTES COMPUT SC, V4575, P197
   Dong JK, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3492734
   Dong JK, 2021, LECT NOTES COMPUT SC, V12938, P210, DOI 10.1007/978-3-030-86130-8_17
   FREY G, 1994, MATH COMPUT, V62, P865, DOI 10.2307/2153546
   Gao LL, 2021, IEEE T INF FOREN SEC, V16, P3988, DOI 10.1109/TIFS.2021.3098987
   Gentry C, 2006, LECT NOTES COMPUT SC, V3958, P257
   Granger R, 2007, LECT NOTES COMPUT SC, V4515, P430
   Granger R, 2010, LECT NOTES COMPUT SC, V6056, P209
   Groth J, 2016, LECT NOTES COMPUT SC, V9666, P305, DOI 10.1007/978-3-662-49896-5_11
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Hess F, 2003, LECT NOTES COMPUT SC, V2595, P310, DOI 10.1007/3-540-36492-7_20
   Joux A, 2000, LECT NOTES COMPUT SC, V1838, P385
   KARABUTSA A, 1962, DOKL AKAD NAUK SSSR+, V145, P293
   Koc CK, 1996, IEEE MICRO, V16, P26, DOI 10.1109/40.502403
   Lavice A, 2022, LECT NOTES COMPUT SC, V13173, P189, DOI 10.1007/978-3-030-97348-3_11
   Lee E, 2009, IEEE T INFORM THEORY, V55, P1793, DOI 10.1109/TIT.2009.2013048
   Liu Jun-Jie, 2021, ADV NATURAL COMPUTAT, P1061, DOI [10.1007/978-3-030-70665-4_115, DOI 10.1007/978-3-030-70665-4_115]
   Menezes A., 1996, Cryptography
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   Naehrig M, 2010, LECT NOTES COMPUT SC, V6212, P109, DOI 10.1007/978-3-642-14712-8_7
   NVIDIA, 2022, CURAND LIB
   NVIDIA, 2022, PAR THREAD EX ISA VE
   ORUP H, 1995, PROCEEDINGS OF THE 12TH SYMPOSIUM ON COMPUTER ARITHMETIC, P193, DOI 10.1109/ARITH.1995.465359
   Pan WQ, 2017, IEEE T INF FOREN SEC, V12, P111, DOI 10.1109/TIFS.2016.2603974
   Paterson KG, 2006, LECT NOTES COMPUT SC, V4058, P207
   Paterson KG, 2002, ELECTRON LETT, V38, P1025, DOI 10.1049/el:20026682
   Qiu SM, 2022, IEEE T DEPEND SECURE, V19, P1338, DOI 10.1109/TDSC.2020.3022797
   Scott M., 2019, Pairing implementation revisited
   Scott M, 2009, LECT NOTES COMPUT SC, V5671, P78, DOI 10.1007/978-3-642-03298-1_6
   Shamir A., 1984, WORKSH THEOR APPL CR, P47, DOI DOI 10.1007/3-540-39568-7
   Shi Pu, 2014, Pairing-Based Cryptography - Pairing 2013. 6th International Conference. Revised Selected Papers: LNCS 8365, P1, DOI 10.1007/978-3-319-04873-4_1
   Shujie Cui, 2014, Information Security Practice and Experience. 10th International Conference, ISPEC 2014. Proceedings: LNCS 8434, P202, DOI 10.1007/978-3-319-06320-1_16
   Smith Brian, 2017, MOST EFFICIENT KNOWN
   Szerwinski R, 2008, LECT NOTES COMPUT SC, V5154, P79, DOI 10.1007/978-3-540-85053-3_6
   Tembhurne JV, 2016, ADV INTELL SYST, V394, P365, DOI 10.1007/978-81-322-2656-7_33
   Vercauteren F, 2010, IEEE T INFORM THEORY, V56, P455, DOI 10.1109/TIT.2009.2034881
   Wang ATF, 2019, INTEGRATION, V64, P13, DOI 10.1016/j.vlsi.2018.04.013
   Wang D, 2018, IEEE T DEPEND SECURE, V15, P708, DOI 10.1109/TDSC.2016.2605087
   Weil Andre, 1940, COMPTES RENDUS LACAD, V210, P149
   Xing Y, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240771
   Yang Y, 2015, LECT NOTES COMPUT SC, V9065, P454, DOI 10.1007/978-3-319-17533-1_31
   Zavattoni E, 2015, IEEE T COMPUT, V64, P1429, DOI 10.1109/TC.2014.2329681
   Zheng F., 2014, INF SEC APPL 15 INT, P295
NR 62
TC 1
Z9 1
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 25
DI 10.1145/3564784
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600006
DA 2024-07-18
ER

PT J
AU Bai, ZY
   Cassé, H
   de Michiel, M
   Carle, T
   Rochange, C
AF Bai, Zhenyu
   Casse, Hugues
   de Michiel, Marianne
   Carle, Thomas
   Rochange, Christine
TI A Framework for Calculating WCET Based on Execution Decision Diagrams
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Static WCET analysis; pipeline analysis; variable latencies; timing
   anomalies
AB Due to the dynamic behaviour of acceleration mechanisms such as caches and branch predictors, static Worst-case Execution Time (WCET) analysis methods tend to scale poorly to modern hardware architectures. As a result, a trade-off must be found between the duration and the precision of the analysis, leading to an overestimation of theWCET bounds. In turn, this reduces the schedulability and resource usage of the system. In this article, we present a newdata structure to speed up the analysis: the eXecution Decision Diagram (XDD), which is an ad hoc extension of Binary Decision Diagrams tailored for WCET analysis problems. We show how XDDs can be used to represent efficiently execution states in a modern hardware platform. Moreover, we propose a new process to build the Integer Linear Programming system of the Implicit Path Enumeration Technique using XDD. We use benchmark applications to demonstrate how the use of an XDD substantially increases the scalability of WCET analysis and the precision of the obtained WCET.
C1 [Bai, Zhenyu; Casse, Hugues; de Michiel, Marianne; Carle, Thomas; Rochange, Christine] Univ Toulouse, CNRS, IRIT, 118 Route Narbonne, F-31062 Toulouse, France.
C3 Universite Federale Toulouse Midi-Pyrenees (ComUE); Universite de
   Toulouse; Institut National Polytechnique de Toulouse; Universite
   Toulouse III - Paul Sabatier; Centre National de la Recherche
   Scientifique (CNRS)
RP Bai, ZY (corresponding author), Univ Toulouse, CNRS, IRIT, 118 Route Narbonne, F-31062 Toulouse, France.
EM zhenyu.bai@irit.fr; hugues.casse@irit.fr; marianne.demichiel@irit.fr;
   thomas.carle@irit.fr; christine.rochange@irit.fr
OI Carle, Thomas/0000-0002-1411-1030; Rochange,
   Christine/0000-0001-7257-7114; BAI, Zhenyu/0000-0003-1143-0762; Casse,
   Hugues/0000-0002-9298-5235; de Michiel, Marianne/0000-0003-3318-948X
CR [Anonymous], 2010, THESIS SAARLAND U
   [Anonymous], 2002, Processor pipelines and static worst-case execution time analysis
   [Anonymous], 2004, THESIS SAARLAND U
   Bai ZY, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P119, DOI 10.1145/3372799.3394371
   Ballabriga C, 2010, LECT NOTES COMPUT SC, V6399, P35, DOI 10.1007/978-3-642-16256-5_6
   Bechennec J.-L., 2011, RES REPORT
   BURCH JR, 1992, INFORM COMPUT, V98, P142, DOI 10.1016/0890-5401(92)90017-A
   Cassez F, 2015, ELECTRON P THEOR COM, P37, DOI 10.4204/EPTCS.196.4
   Engblom J., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P88, DOI 10.1109/RTCSA.1999.811197
   Falk Heiko, 2016, P 16 INTERNATIONALWO
   Ferdinand C., 2005, FAST EFFICIENT CACHE
   Healy CA, 1999, IEEE T COMPUT, V48, P53, DOI 10.1109/12.743411
   Holsti N., 2000, 2000 10 EUR SIGN PRO, P1
   Holsti Niklas., 2002, STAT BOUND T WCET TO
   Kassem R, 2008, 2008 INTERNATIONAL MULTICONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (IMCSIT), VOLS 1 AND 2, P610, DOI 10.1109/IMCSIT.2008.4747313
   Kirner Raimund, 2012, Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies. Proceedings of the 5th International Symposium, ISoLA 2012, P158, DOI 10.1007/978-3-642-34032-1_17
   Langenbach M, 2002, LECT NOTES COMPUT SC, V2477, P294
   Li XF, 2006, REAL-TIME SYST, V34, P195, DOI 10.1007/s11241-006-9205-5
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Minato S., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P52, DOI 10.1109/DAC.1990.114828
   ReifAndersen Henrik., 1997, LECT NOTES
   Reineke Jan., 2006, 6th International Workshop on Worst-Case Execution Time Analysis (WCET'06), volume 4 of Ope-nAccess Series in Informatics (OASIcs)
   Rochange C, 2009, LECT NOTES COMPUT SC, V5470, P222, DOI 10.1007/978-3-642-00904-4_12
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm S, 2007, 5 INT WORKSHOP WORST
NR 26
TC 2
Z9 2
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 26
DI 10.1145/3476879
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100006
DA 2024-07-18
ER

PT J
AU Raj, PP
   Reddy, PA
   Chandrachoodan, N
AF Raj, Pani Prithvi
   Reddy, Pakala Akhil
   Chandrachoodan, Nitin
TI Reduced Memory Viterbi Decoding for Hardware-accelerated Speech
   Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Viterbi decoding; binary search trees; On-chip memory
ID LOW-POWER
AB Large Vocabulary Continuous Speech Recognition systems require Viterbi searching through a large state space to find the most probable sequence of phonemes that led to a given sound sample. This needs storing and updating of a large Active State List (ASL) in the on-chip memory (OCM) at regular intervals (called frames), which poses a major performance bottleneck for speech decoding. Most works use hash tables for OCM storage while beam-width pruning to restrict the ASL size. To achieve a decent accuracy and performance, a large OCM, numerous acoustic probability computations, and DRAM accesses are incurred.
   We propose to use a binary search tree for ASL storage and a max heap data structure to track the worst cost state and efficiently replace it when a better state is found. With this approach, the ASL size can be reduced from over 32K to 512 with minimal impact on recognition accuracy for a 7,000-word vocabulary model. This, combined with a caching technique for acoustic scores, reduced the DRAM data accessed by 31x and the acoustic probability computations by 26x.
   The approach has also been implemented in hardware on a Xilinx Zynq FPGA at 200 MHz using the Vivado SDS compiler. We study the tradeoffs among the amount of OCM used, word error rate, and decoding speed to show the effectiveness of the approach. The resulting implementation is capable of running faster than real time with 91% lesser block-RAMs.
C1 [Raj, Pani Prithvi] IIT Madras, Embedded Syst Lab, Dept Elect Engn, ESB119, Chennai, Tamil Nadu, India.
   [Reddy, Pakala Akhil] Rice Univ, 2825 Bellefontaine,Apt 338A,Terraces Brompton, Houston, TX 77025 USA.
   [Chandrachoodan, Nitin] IIT Madras, Dept Elect Engn, Chennai, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; Rice University; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Madras
RP Raj, PP (corresponding author), IIT Madras, Embedded Syst Lab, Dept Elect Engn, ESB119, Chennai, Tamil Nadu, India.
EM paniprithviraj@gmail.com; arp5@rice.edu; nitin@ee.iitm.ac.in
OI /0000-0001-8529-7920; Chandrachoodan, Nitin/0000-0002-9258-7317; Pakala,
   Akhil/0000-0002-0570-4993
CR [Anonymous], 2006, LIBRIVOX SOLOMON MIN
   [Anonymous], 2011, P ASRU
   Choi J, 2010, INT CONF ACOUST SPEE, P1602, DOI 10.1109/ICASSP.2010.5495538
   Choi YK, 2010, IEEE T CIRCUITS-I, V57, P2119, DOI 10.1109/TCSI.2010.2041501
   Cormen T.H., 2009, Introduction to Algorithms, P651
   DAVIS SB, 1980, IEEE T ACOUST SPEECH, V28, P357, DOI 10.1109/TASSP.1980.1163420
   Georgopoulos K, 2016, ELMAR PROC, P195, DOI 10.1109/ELMAR.2016.7731785
   Ghai Wiqas, 2021, Advances in Computational Intelligence and Communication Technology. Proceedings of CICT 2019. Advances in Intelligent Systems and Computing (AISC 1086), P395, DOI 10.1007/978-981-15-1275-9_32
   Gupta A, 2021, MULTIMED TOOLS APPL, V80, P22209, DOI 10.1007/s11042-021-10800-8
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He GJ, 2012, IEEE T CIRCUITS-I, V59, P1656, DOI 10.1109/TCSI.2012.2206501
   He Guangji, 2012, P IEEE CUSTOM INTEGR, P1, DOI [10.1109/CICC.2012.6330678, DOI 10.1109/CICC.2012.6330678]
   Hori T, 2010, INT CONF ACOUST SPEE, P4934, DOI 10.1109/ICASSP.2010.5495099
   Huggins-Daines D, 2006, INT CONF ACOUST SPEE, P185
   Micron Technology Inc, DDR4 POW CALC
   Micron Technology Inc, 2016, DDR4 SDRAM SODIMM FE
   Mohri M, 2002, COMPUT SPEECH LANG, V16, P69, DOI 10.1006/csla.2001.0184
   Mohri M., 2008, Speech Recognition with Weighted Finite-State Transducers, P559, DOI [DOI 10.1007/978-3-540-49127-9_28, 10.1007/978-3-540-49127-928]
   Pinto D, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3425604
   Price M, 2018, IEEE J SOLID-ST CIRC, V53, P66, DOI 10.1109/JSSC.2017.2752838
   Price M, 2016, INTERSPEECH, P1893, DOI 10.21437/Interspeech.2016-287
   Price M, 2015, IEEE J SOLID-ST CIRC, V50, P102, DOI 10.1109/JSSC.2014.2367818
   Price Michael, 2016, THESIS MIT
   Raj Desh, 2021, ARXIV201102090
   Rath SP, 2013, INTERSPEECH, P109
   VITERBI AJ, 1967, IEEE T INFORM THEORY, V13, P260, DOI 10.1109/TIT.1967.1054010
   Wang GS, 2012, INT CONF ACOUST SPEE, P4717, DOI 10.1109/ICASSP.2012.6288972
   Willett Daniel, 2001, P 7 EUROPEAN C SPEEC
   *XIL INC, 2019, ZCU102 EV BOARD US G
   Xilinx, 2019, VIVADO DESIGN SUITE
   Xilinx Inc., 2019, UG1027: SDSoC Environment User Guide
   Yazdani R, 2019, IEEE T COMPUT, V68, P1817, DOI 10.1109/TC.2019.2937075
   Yazdani R, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P69, DOI [10.1145/3123939.31.24542, 10.1145/3123939.3124542]
   Yazdani R, 2018, CONF PROC INT SYMP C, P790, DOI 10.1109/ISCA.2018.00071
   You K, 2012, J SIGNAL PROCESS SYS, V66, P235, DOI 10.1007/s11265-011-0587-9
NR 35
TC 1
Z9 1
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 31
DI 10.1145/3510028
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100011
DA 2024-07-18
ER

PT J
AU Missimer, K
   Athanassoulis, M
   West, R
AF Missimer, Katherine
   Athanassoulis, Manos
   West, Richard
TI Telomere: Real-Time NAND Flash Storage
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time storage; SSD; flash translation layer
ID PERFORMANCE
AB Modern solid-state disks achieve high data transfer rates due to their massive internal parallelism. However, out-of-place updates for flash memory incur garbage collection costs when valid data needs to be copied during space reclamation. The root cause of this extra cost is that solid-state disks are not always able to accurately determine data lifetime and group together data that expires before the space needs to be reclaimed. Real-time systems found in autonomous vehicles, industrial control systems, and assembly-line robots store data from hundreds of sensors and often have predictable data lifetimes. These systems require guaranteed high storage bandwidth for read and write operations by mission-critical real-time tasks. In this article, we depart from the traditional block device interface to guarantee the high throughput needed to process large volumes of data. Using data lifetime information from the application layer, our proposed real-time design, called Telomere, is able to intelligently lay out data in NAND flash memory and eliminate valid page copies during garbage collection. Telomere's real-time admission control is able to guarantee tasks their required read and write operations within their periods. Under randomly generated tasksets containing 500 tasks, Telomere achieves 30% higher throughput with a 5% storage cost compared to pre-existing techniques.
C1 [Missimer, Katherine; Athanassoulis, Manos; West, Richard] Boston Univ, Boston, MA 02215 USA.
C3 Boston University
RP Missimer, K (corresponding author), Boston Univ, Boston, MA 02215 USA.
EM kzhao@cs.bu.edu; mathan@bu.edu; richwest@cs.bu.edu
OI Missimer, Katherine/0000-0001-8865-4698; Athanassoulis,
   Manos/0000-0003-1837-0010
FU National Science Foundation [2007707, 1850202]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [2007707]
   Funding Source: National Science Foundation; Div Of Information &
   Intelligent Systems; Direct For Computer & Info Scie & Enginr [1850202]
   Funding Source: National Science Foundation
FX This material is based upon work supported by the National Science
   Foundation under grants 2007707 and 1850202. Any opinions, findings, and
   conclusions or recommendations expressed in this material are those of
   the author(s) and do not necessarily reflect the views of the National
   Science Foundation.
CR Ackerman Evan., 2016, AUTONOMOUS MINIRALLY
   Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   Angelica A.D., 2013, Googles self-driving car gathers nearly 1gb/sec
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Berger Miriam., 2020, The Washington Post
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   Bjorling Matias., 2019, P LIN STOR FIL SYST
   Bjorling Matias, 2013, P BIENN C INN DAT SY
   Chen F, 2016, ACM T STORAGE, V12, DOI 10.1145/2818376
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Choudhuri Siddharth, 2008, P IEEE ACM IFIP INT
   Colgrove J, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1683, DOI 10.1145/2723372.2742798
   HakJune Oh, 2013, SINGLE CONTROLLER 4
   Hao MZ, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P263
   Huang SM, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3174867
   Kang Jeong-Uk, 2014, P USENIX WORKSH HOT
   Kang Y, 2011, IEEE S MASS STOR SYS
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim Jaeho, 2015, P USENIX C FIL STOR
   Kim Sungchan, 2011, P INT WORKSH ACC DAT
   Lee Sang-Won, 2014, COSMOS OPENSSD PCIE
   Lu Y., 2013, File and Storage Technologies(FAST), P257
   Luo Yixin, 2015, P C MASS STOR SYST T
   Ma DZ, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2512961
   Micron, 2018, NAND FLASH DIE 128GB
   Micron, 2017, MICR REV CRIT TECHN
   Micron, 2005, TN2907 MICR
   Missimer Katherine, 2018, P REAL TIM SYST S RT
   Mohan V., 2010, HOTSTORAGE, V10, P3
   Park D, 2011, IEEE S MASS STOR SYS
   Pletka R, 2018, ACM T STORAGE, V14, DOI 10.1145/3241060
   Pletka RA, 2016, PROCEEDINGS OF THE 9TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE (SYSTOR'16), DOI 10.1145/2928275.2928279
   Qin ZW, 2012, IEEE REAL TIME, P35, DOI 10.1109/RTAS.2012.27
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Ruffo Gustavo Henrique, 2019, TESLA CARS HAVE MEMO
   SanDisk, 2018, INAND AUT EMB FLASH
   Skourtis Dimitris, 2014, P USENIX ANN TECHN C
   Spires Josh, 2020, DRONES HAVE HELPED F
   Stoica R, 2013, PROC VLDB ENDOW, V6, P733, DOI 10.14778/2536360.2536372
   West R, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2935748
   Western Digital, 2019, ZON STOR
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
   Yan SQ, 2017, ACM T STORAGE, V13, DOI 10.1145/3121133
   Yang Jingpei, 2014, P 2 WORKSH INT NVM F
   Yang Jingpei, 2017, P ACM INT C SYST STO
   Zhang Qi, 2015, P REAL TIM EMB TECHN
   Zhao K., 2013, FAST, V13, P244
NR 49
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 10
DI 10.1145/3479157
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400006
DA 2024-07-18
ER

PT J
AU Khasanov, R
   Robledo, J
   Menard, C
   Goens, A
   Castrillon, J
AF Khasanov, Robert
   Robledo, Julian
   Menard, Christian
   Goens, Andres
   Castrillon, Jeronimo
TI Domain-specific Hybrid Mapping for Energy-efficient Baseband Processing
   in Wireless Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE 5g; baseband processing; energy-efficiency; hybrid mapping
ID 5G; FLOW
AB Advancing telecommunication standards continuously push for larger bandwidths, lower latencies, and faster data rates. The receiver baseband unit not only has to deal with a huge number of users expecting connectivity but also with a high workload heterogeneity. As a consequence of the required flexibility, baseband processing has seen a trend towards software implementations in cloud Radio Access Networks (cRANs). The flexibility gained from software implementation comes at the price of impoverished energy efficiency. This paper addresses the trade-off between flexibility and efficiency by proposing a domain-specific hybrid mapping algorithm. Hybrid mapping is an established approach from the model-based design of embedded systems that allows us to retain flexibility while targeting heterogeneous hardware. Depending on the current workload, the runtime system selects the most energy-efficient mapping configuration without violating timing constraints. We leverage the structure of baseband processing, and refine the scheduling methodology, to enable efficient mapping of 100s of tasks at the millisecond granularity, improving upon state-of-the-art hybrid approaches. We validate our approach on an Odroid XU4 and virtual platforms with application-specific accelerators on an open-source prototype. On different LTE workloads, our hybrid approach shows significant improvements both at design time and at runtime. At design-time, mappings of similar quality to those obtained by state-of-the-art methods are generated around four orders of magnitude faster. At runtime, multi-application schedules are computed 37.7% faster than the state-of-the-art without compromising on the quality.
C1 [Khasanov, Robert; Robledo, Julian; Menard, Christian; Castrillon, Jeronimo] Tech Univ Dresden, Dresden, Germany.
   [Goens, Andres] Barkhausen Inst, Wurzburger Str 46, D-01187 Dresden, Germany.
   [Khasanov, Robert; Robledo, Julian; Menard, Christian; Castrillon, Jeronimo] Tech Univ Dresden, Cfaed Ctr Adv Elect Dresden, TU Dresden, Chair Compiler Construct, D-01062 Dresden, Germany.
C3 Technische Universitat Dresden; Technische Universitat Dresden
RP Khasanov, R (corresponding author), Tech Univ Dresden, Dresden, Germany.; Khasanov, R (corresponding author), Tech Univ Dresden, Cfaed Ctr Adv Elect Dresden, TU Dresden, Chair Compiler Construct, D-01062 Dresden, Germany.
EM robert.khasanov@tu-dresden.de; julian.robledo@tu-dresden.de;
   christian.menard@tu-dresden.de; andres.goens@barkhauseninstitut.org;
   jeronimo.castrillon@tu-dresden.de
RI Goens, Andres/JXN-8742-2024; Castrillon, Jeronimo/ABD-7975-2020; Menard,
   Christian/AAL-1555-2021
OI Castrillon, Jeronimo/0000-0002-5007-445X; Menard,
   Christian/0000-0002-7134-8384; Khasanov, Robert/0000-0001-6071-6463
FU German Federal Ministry of Education and Research (BMBF) [16ME0189];
   German Research Foundation (DFG) [GRK 1907, 366764507]; Studienstiftung
   des Deutschen Volkes; National Instruments
FX This work was funded in part by Dr. James Truchard, by National
   Instruments, by the the German Federal Ministry of Education and
   Research (BMBF) through the E4C project (16ME0189), by the German
   Research Foundation (DFG) within ROSI (GRK 1907) and TraceSymm
   (366764507), and by the Studienstiftung des Deutschen Volkes.
CR 3GPP, 2017, TS36211 3GPP
   Aini Li, 2016, 2016 IEEE Conference on Computer Communications: Workshops (INFOCOM WKSHPS), P684, DOI 10.1109/INFCOMW.2016.7562164
   Alnoman A, 2017, TELECOMMUN SYST, V65, P101, DOI 10.1007/s11235-016-0216-9
   [Anonymous], 2017, HDB HARDWARESOFTWARE
   [Anonymous], 2010, Proceedings of the Wireless Innovation Conference and Product Exposition
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   Barakabitze AA, 2020, COMPUT NETW, V167, DOI 10.1016/j.comnet.2019.106984
   Belfanti Sandro, 2013, 2013 Symposium on VLSI Circuits, pC284
   Budhdev N, 2018, IEEE INFOCOM SER, P2357, DOI 10.1109/INFOCOM.2018.8486276
   Budhdev Nishant, 2020, ARXIVCSNI200301841
   Castrillon J, 2013, IEEE T IND INFORM, V9, P527, DOI 10.1109/TII.2011.2173941
   Castrillon J, 2011, ANALOG INTEGR CIRC S, V69, P173, DOI 10.1007/s10470-011-9670-1
   Castrillon Jeronimo, 2021, HDB COMPUTER ARCHITE
   Checko A, 2015, IEEE COMMUN SURV TUT, V17, P405, DOI 10.1109/COMST.2014.2355255
   Colin A, 2016, J SIGNAL PROCESS SYS, V84, P91, DOI 10.1007/s11265-015-0987-3
   Das A, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2834120
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Goens A., 2017, P 20 INT WORKSH SOFT, P11
   Haubelt C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/47580
   Karunaratne M, 2017, DES AUT CON, DOI 10.1145/3061639.3062262
   Khasanov R, 2020, DES AUT TEST EUROPE, P909, DOI 10.23919/DATE48585.2020.9116381
   Li KP, 2017, IEEE J EM SEL TOP C, V7, P491, DOI 10.1109/JETCAS.2017.2775151
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   Menard Christian, P 2021 DRON SYST ENG, P66
   Niknafs M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317902
   Niu K, 2012, IEEE GLOBE WORK, P279, DOI 10.1109/GLOCOMW.2012.6477583
   Onnebrink G, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P609, DOI 10.1145/3287624.3287651
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Roy R., ODROID XU4 USER MANU
   Saad W, 2020, IEEE NETWORK, V34, P134, DOI 10.1109/MNET.001.1900287
   Shahabuddin S, 2021, IEEE T CIRCUITS-II, V68, P851, DOI 10.1109/TCSII.2021.3050785
   Sjalander M., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P25, DOI 10.1109/ISPASS.2012.6189203
   Srinivasan M, 2015, IEEE INT CONF VLSI, P37, DOI 10.1109/VLSI-SoC.2015.7314388
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Tao XF, 2012, 2012 7TH INTERNATIONAL ICST CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM), P49, DOI 10.1109/ChinaCom.2012.6417446
   Tariq F, 2020, IEEE WIREL COMMUN, V27, P118, DOI 10.1109/MWC.001.1900488
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Tzilis S, 2019, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3293446
   Ulversoy T, 2010, IEEE COMMUN SURV TUT, V12, P531, DOI 10.1109/SURV.2010.032910.00019
   Venkataramani V, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3400032
   Venkataramani V, 2020, INT CONF ACOUST SPEE, P1553, DOI 10.1109/ICASSP40776.2020.9054285
   Wang XB, 2017, IEEE COMMUN MAG, V55, P202, DOI 10.1109/MCOM.2017.1600866
   Weichslgartner A., 2014, HARDW SOFTW COD SYST, P1
   Wildermann S, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING WORKSHOPS, P103, DOI 10.1109/ISORCW.2015.48
   Wittig R., 2020, P 27 INT C TELECOMMU, P1
   Zaidi A, 2018, 5G PHYSICAL LAYER: PRINCIPLES, MODELS AND TECHNOLOGY COMPONENTS, P1
   Zeng G, 2009, IEEE INT CONF EMBED, P383, DOI 10.1109/RTCSA.2009.47
NR 52
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 60
DI 10.1145/3476991
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600011
DA 2024-07-18
ER

PT J
AU Yang, LR
   Ozay, N
AF Yang, Liren
   Ozay, Necmiye
TI Synthesis-guided Adversarial Scenario Generation for Gray-box Feedback
   Control Systems with Sensing Imperfections
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Adversarial scenarios; imperfect information games; safety
ID FALSIFICATION
AB In this paper, we study feedback dynamical systems with memoryless controllers under imperfect information. We develop an algorithm that searches for "adversarial scenarios", which can be thought of as the strategy for the adversary representing the noise and disturbances, that lead to safety violations. The main challenge is to analyze the closed-loop system's vulnerabilities with a potentially complex or even unknown controller in the loop. As opposed to commonly adopted approaches that treat the system under test as a black-box, we propose a synthesis-guided approach, which leverages the knowledge of a plant model at hand. This hence leads to a way to deal with gray-box systems (i.e., with known plant and unknown controller). Our approach reveals the role of the imperfect information in the violation. Examples show that our approach can find non-trivial scenarios that are difficult to expose by random simulations. This approach is further extended to incorporate model mismatch and to falsify vision-in-the-loop systems against finite-time reach-avoid specifications.
C1 [Yang, Liren; Ozay, Necmiye] Univ Michigan, Ann Arbor, MI 48105 USA.
C3 University of Michigan System; University of Michigan
RP Yang, LR (corresponding author), Univ Michigan, Ann Arbor, MI 48105 USA.
EM yliren@umich.edu; necmiye@umich.edu
RI Yang, Liren/HJA-4700-2022
OI Yang, Liren/0000-0002-7677-8543; Ozay, Necmiye/0000-0002-5552-4392
FU ONR [N00014-18-1-2501]
FX This work is supported in part by ONR grant #N00014-18-1-2501.
CR Annapureddy Y, 2011, LECT NOTES COMPUT SC, V6605, P254, DOI 10.1007/978-3-642-19835-9_21
   Balakrishnan A, 2019, DES AUT TEST EUROPE, P1433, DOI [10.23919/DATE.2019.8715114, 10.23919/date.2019.8715114]
   BERTSEKAS DP, 1972, IEEE T AUTOMAT CONTR, VAC17, P604, DOI 10.1109/TAC.1972.1100085
   Bhatia A, 2004, LECT NOTES COMPUT SC, V2993, P142
   Bose Avishek Joey, 2020, ARXIV200700720
   Chou G, 2018, IEEE T COMPUT AID D, V37, P2906, DOI 10.1109/TCAD.2018.2858464
   Dalvi N. N., 2004, P 10 ACM SIGKDD INT, P99, DOI DOI 10.1145/1014052.1014066
   De Wulf M, 2006, LECT NOTES COMPUT SC, V3927, P153
   Dean Sarah, 2020, ARXIV201016001
   Deshmukh J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126521
   Deshmukh J, 2015, LECT NOTES COMPUT SC, V9364, P500, DOI 10.1007/978-3-319-24953-7_35
   Donzé A, 2010, LECT NOTES COMPUT SC, V6246, P92, DOI 10.1007/978-3-642-15297-9_9
   Donzé A, 2010, LECT NOTES COMPUT SC, V6174, P167, DOI 10.1007/978-3-642-14295-6_17
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Dreossi T, 2019, J AUTOM REASONING, V63, P1031, DOI 10.1007/s10817-018-09509-5
   Dreossi T, 2019, LECT NOTES COMPUT SC, V11561, P432, DOI 10.1007/978-3-030-25540-4_25
   Ernst G, 2019, LECT NOTES COMPUT SC, V11785, P165, DOI 10.1007/978-3-030-30281-8_10
   Fremont DJ, 2020, LECT NOTES COMPUT SC, V12224, P122, DOI 10.1007/978-3-030-53288-8_6
   Ghosh S, 2018, IEEE INT CONF ROBOT, P7306
   Ghosh Shromona, 2019, ARXIV191101523
   Gleave Adam, 2019, Adversarial policies: Attacking deep reinforcement learning
   Goodfellow Ian., 2015, STAT-US
   Henzinger TA, 2000, LECT NOTES COMPUT SC, V1790, P145
   Herceg M, 2013, 2013 EUROPEAN CONTROL CONFERENCE (ECC), P502
   Huang S.H., 2017, ARXIV170202284, VXIII, P1
   Kim J., 2005, Robotics: Science and Systems
   Kos Jernej, 2017, ARXIV170506452
   Lasserre JB, 2015, MATH PROGRAM, V151, P507, DOI 10.1007/s10107-014-0838-1
   Levine S, 2016, J MACH LEARN RES, V17
   Li YN, 2018, IEEE T AUTOMAT CONTR, V63, P2206, DOI 10.1109/TAC.2017.2760106
   Majumdar R, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC2020) (PART OF CPS-IOT WEEK), DOI 10.1145/3365365.3382214
   Mitchell IM, 2005, IEEE T AUTOMAT CONTR, V50, P947, DOI 10.1109/TAC.2005.851439
   Moosavi-Dezfooli SM, 2016, PROC CVPR IEEE, P2574, DOI 10.1109/CVPR.2016.282
   Nahhal T, 2007, LECT NOTES COMPUT SC, V4590, P449
   Nilsson P, 2016, IEEE T CONTR SYST T, V24, P1294, DOI 10.1109/TCST.2015.2501351
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Plaku E, 2009, LECT NOTES COMPUT SC, V5505, P368, DOI 10.1007/978-3-642-00768-2_31
   Sadraddini S, 2019, IEEE DECIS CONTR P, P4367, DOI 10.1109/CDC40024.2019.9029363
   Sontag ED, 1999, NATO ADV SCI I C-MAT, V528, P551
   Szegedy C, 2014, INT C LEARN REPR
   Tuncali CE, 2018, IEEE INT VEH SYM, P1555
   Waga Masaki, 2020, HSCC 20 23 ACM INT C, V11, P1
   Wang Xiao, 2020, ARXIV200700691
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Yaghoubi S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P179, DOI 10.1145/3302504.3311814
   Yang LR, 2020, IEEE DECIS CONTR P, P874, DOI 10.1109/CDC42340.2020.9303780
   Yang LR, 2019, P AMER CONTR CONF, P1056, DOI 10.23919/acc.2019.8814937
NR 47
TC 4
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 102
DI 10.1145/3477033
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600053
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Atoofian, E
   Shaikh, Z
   Jannesari, A
AF Atoofian, Ehsan
   Shaikh, Zayan
   Jannesari, Ali
TI Reducing Energy in GPGPUs through Approximate Trivial Bypassing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Trivial computing; GPGPUs; approximate computing; energy
ID PERFORMANCE
AB General-purpose computing using graphics processing units (GPGPUs) is an attractive option for acceleration of applications with massively data-parallel tasks. While performance of modern GPGPUs is increasing rapidly, the power consumption of these devices is becoming a major concern. In particular, execution units and register file are among the top three most power-hungry components in GPGPUs. In thiswork, we exploit trivial instructions to reduce power consumption in GPGPUs.
   Trivial instructions are those instructions that do not need computations, i.e., multiplication by one. We found that, during the course of a program's execution, a GPGPU executes many trivial instructions. Execution of these instructions wastes power unnecessarily. In this work, we propose trivial bypassing which skips execution of trivial instructions and avoids unnecessary allocation of resources for trivial instructions. By power gating execution units and skipping trivial computing, trivial bypassing reduces both static and dynamic power. Also, trivial bypassing reduces dynamic energy of register file by avoiding access to register file for source and/or destination operands of trivial instructions. While trivial bypassing reduces energy of GPGPUs, it has detrimental impact on performance as a power-gated execution unit requires several cycles to resume its normal operation. Conventional warp schedulers are oblivious to the status of execution units. We propose a new warp scheduler that prioritizes warps based on availability of execution units. We also propose a set of new power management techniques to reduce performance penalty of power gating, further. To increase energy saving of trivial bypassing, we also propose approximating operands of instructions. We offer a set of new techniques to approximate both integer and floating-point instructions and increase the pool of trivial instructions. Our evaluations using a diverse set of benchmarks reveal that our proposed techniques are able to reduce energy of execution units by 11.2% and dynamic energy of register file by 12.2% with minimal performance and quality degradation.
C1 [Atoofian, Ehsan; Shaikh, Zayan] Lakehead Univ, 955 Oliver Rd, Thunder Bay, ON P7B 5E1, Canada.
   [Jannesari, Ali] Iowa State Univ, Dept Comp Sci, Ames, IA 50011 USA.
C3 Lakehead University; Iowa State University
RP Atoofian, E (corresponding author), Lakehead Univ, 955 Oliver Rd, Thunder Bay, ON P7B 5E1, Canada.
EM atoofian@lakeheadu.ca; zshaikh1@lakeheadu.ca; jannesari@iastate.edu
OI Atoofian, Ehsan/0000-0002-1662-5334; Jannesari, Ali/0000-0001-8672-5317
CR Abdel-Majeed Moharmnad, 2013, P 46 ANN IEEE ACM IN
   Aghilinasab Homa, 2016, P 2016 INT S LOW POW, P356
   AMD, 2010, INTR OPENCL PROGR
   AMD, 2012, TECHNICAL REPORT
   [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], 2015, AM DAT CTR CONS WAST
   [Anonymous], 2009, IISWC
   [Anonymous], 2009, NVIDIA's next generation CUDA compute architecture
   [Anonymous], 2011, EXTRACTING VALUE CHA
   Atoofian E, 2006, IEE P-COMPUT DIG T, V153, P313, DOI 10.1049/ip-cdt:20050084
   Atoofian E., IEEE EMBED SYST LETT
   Atoofian E, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3407904
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Esmaeilzadeh H., 2012, P 45 ANN IEEE ACM IN
   Fung WWL, 2007, INT SYMP MICROARCH, P407, DOI 10.1109/MICRO.2007.30
   Gebhart M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P235, DOI 10.1145/2024723.2000093
   Hammarlund P, 2014, IEEE MICRO, V34, P6, DOI 10.1109/MM.2014.10
   He Bingsheng, 2000, PACT 2008
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Jog Adwait, 2013, P 40 ANN INT S COMP
   Kim K, 2018, INT S HIGH PERF COMP, P389, DOI 10.1109/HPCA.2018.00041
   Lee Sangpil, 2015, P 42 ANN INT S COMP
   Miguel J. S., 2015, P 48 INT S MICR MICR
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   NVIDIA, 2013, CUDA C C SDK COD SAM
   NVIDIA Corp, 2012, NVIDIAS NEXT GEN CUD
   NVIDLA, CUDA C PROGRAMMING G
   Pail Tse-Yuh Yeh aril Yale, 1992, P 19 ANN INT S COMP
   Reinsel D., 2017, Don't Focus on Big Data, V2
   Richardson S., 1993, P 20 ANN INT S COMP
   Rogers P., 2010, CUDA SAMPLES SOBEL
   Rogers TG, 2012, INT SYMP MICROARCH, P72, DOI 10.1109/MICRO.2012.16
   Sadrosadati Mohammad, 2019, ACM TACO
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Sethia A., 2015, P 2015 IEEE 21 INT S
   Shaikh Z, 2020, 17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), P1, DOI 10.1145/3387902.3392623
   Sheng Li, 2009, P 42 ANN IEEE ACM IN
   Sidiroglou-Douskos Stelios, 2011, P 19 ACM S1GSOET S 1
   Sodani A, 1997, ACM COMP AR, P194, DOI 10.1145/384286.264200
   Wang PH, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2019608.2019612
   Xie XL, 2018, IEEE T COMPUT, V67, P890, DOI 10.1109/TC.2017.2776272
   Xu Qiumin, 2014, PACT
   Yazdanbakhsh A, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2836168
   Yi JJ, 2002, PR IEEE COMP DESIGN, P462, DOI 10.1109/ICCD.2002.1106814
NR 47
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 13
DI 10.1145/3429440
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100005
DA 2024-07-18
ER

PT J
AU Hsiao, LK
   Wu, S
   Chiang, N
   Ré, C
   Levis, P
AF Hsiao, Luke
   Wu, Sen
   Chiang, Nicholas
   Re, Christopher
   Levis, Philip
TI Creating Hardware Component Knowledge Bases with Training Data
   Generation and Multi-task Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Knowledge base construction; design tools; machine learning
AB Hardware component databases are vital resources in designing embedded systems. Since creating these databases requires hundreds of thousands of hours of manual data entry, they are proprietary, limited in the data they provide, and have random data entry errors.
   We present a machine learning based approach for creating hardware component databases directly from datasheets. Extracting data directly from datasheets is challenging because: (1) the data is relational in nature and relies on non-local context, (2) the documents are filled with technical jargon, and (3) the datasheets are PDFs, a format that decouples visual locality from locality in the document. Addressing this complexity has traditionally relied on human input, making it costly to scale. Our approach uses a rich data model, weak supervision, data augmentation, and multi-task learning to create these knowledge bases in a matter of days.
   We evaluate the approach on datasheets of three types of components and achieve an average quality of 77 F1 points-quality comparable to existing human-curated knowledge bases. We perform application studies that demonstrate the extraction of multiple data modalities including numerical properties and images. We show how different sources of supervision such as heuristics and human labels have distinct advantages that can be utilized together to improve knowledge base quality. Finally, we present a case study to show how this approach changes the way practitioners create hardware component knowledge bases.
C1 [Hsiao, Luke] Stanford Univ, 353 Jane Stanford Way,Gates Bldg 284, Stanford, CA 94305 USA.
   [Wu, Sen] Stanford Univ, 353 Jane Stanford Way,Gates Bldg 411, Stanford, CA 94305 USA.
   [Chiang, Nicholas] Henry M Gunn High Sch, Palo Alto, CA USA.
   [Chiang, Nicholas] 353 Jane Stanford Way,Gates Bldg 284, Stanford, CA 94305 USA.
   [Re, Christopher] Stanford Univ, 353 Jane Stanford Way,Gates Bldg 408, Stanford, CA 94305 USA.
   [Levis, Philip] Stanford Univ, 353 Jane Stanford Way,Gates Bldg 409, Stanford, CA 94305 USA.
C3 Stanford University; Stanford University; Stanford University; Stanford
   University
RP Hsiao, LK (corresponding author), Stanford Univ, 353 Jane Stanford Way,Gates Bldg 284, Stanford, CA 94305 USA.
EM lwhsiao@stanford.edu; senwu@cs.stanford.edu; chrismre@cs.stanford.edu;
   pal@cs.stanford.edu
RI wu, sen/HKE-6181-2023
FU DARPA [FA86501827865, FA86501827882]; NIH [U54EB020405]; NSF
   [CCF1763315, CCF1563078, 1937301]; ONR [N000141712266]; Moore
   Foundation; NXP; Xilinx; LETICEA; Intel; IBM; Microsoft; NEC; Toshiba;
   TSMC; ARM; Hitachi; BASF; Accenture; Ericsson; Qualcomm; Analog Devices;
   Okawa Foundation; American Family Insurance; Google Cloud; Swiss Re;
   HAI-AWS Cloud Credits for Research program; Intel/NSF CPS Security
   [1505728]; Stanford Secure Internet of Things Project; Stanford System X
   Alliance; Division Of Computer and Network Systems; Direct For Computer
   & Info Scie & Enginr [1505728] Funding Source: National Science
   Foundation
FX We gratefully acknowledge the support of DARPA under Nos. FA86501827865
   (SDH) and FA86501827882 (ASED); NIH under No. U54EB020405 (Mobilize);
   NSF under Nos. CCF1763315 (Beyond Sparsity), CCF1563078 (Volume to
   Velocity), and 1937301 (RTML); ONR under No. N000141712266 (UnifyingWeak
   Supervision); the Moore Foundation; NXP; Xilinx; LETICEA; Intel; IBM;
   Microsoft; NEC; Toshiba; TSMC; ARM; Hitachi; BASF; Accenture; Ericsson;
   Qualcomm; Analog Devices; the Okawa Foundation; American Family
   Insurance; Google Cloud; Swiss Re; the HAI-AWS Cloud Credits for
   Research program, and members of the Stanford DAWN project: Teradata,
   Facebook, Google, Ant Financial, NEC, VMWare, and Infosys. We also
   acknowledge the support of the Intel/NSF CPS Security grant No. 1505728,
   the Stanford Secure Internet of Things Project, and the Stanford System
   X Alliance.
CR Alonso Hector Martinez, 2016, ARXIV161202251
   Anderson F, 2017, UIST'17: PROCEEDINGS OF THE 30TH ANNUAL ACM SYMPOSIUM ON USER INTERFACE SOFTWARE AND TECHNOLOGY, P331, DOI 10.1145/3126594.3126637
   Angeli G, 2015, PROCEEDINGS OF THE 53RD ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS AND THE 7TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING, VOL 1, P344
   [Anonymous], 2017, P EACL
   [Anonymous], 2018, AUTOAUGMENT LEARNING
   [Anonymous], 2019, ARXIV190111504
   Argyriou A., 2007, NIPS, P41
   Chao H, 2004, LECT NOTES COMPUT SC, V3163, P213
   Choudhury Sagnik Ray, 2015, P 2015 ACM S DOC ENG, P47, DOI DOI 10.1109/WI-IAT.2015.17
   Clark Christopher Andreas, 2015, P WORKSH 29 ASS ADV
   Cubuk ED, 2019, arXiv:1909.13719
   Devlin J., 2018, BERT PRE TRAINING DE
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Doherty Dave, 2019, DIGIKEY
   Drew D, 2016, UIST 2016: PROCEEDINGS OF THE 29TH ANNUAL SYMPOSIUM ON USER INTERFACE SOFTWARE AND TECHNOLOGY, P677, DOI 10.1145/2984511.2984566
   Etzioni Oren, 2011, P 22 INT JOINT C ART
   Frénay B, 2014, IEEE T NEUR NET LEAR, V25, P845, DOI 10.1109/TNNLS.2013.2292894
   Garcia-Molina H, 2016, IEEE T KNOWL DATA EN, V28, P901, DOI 10.1109/TKDE.2016.2518669
   Hsiao Luke., 2019, Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES'19, P163
   Huang W., 2014, SENSYS 14, P61, DOI [10.1145/2668332.2668338, DOI 10.1145/2668332.2668338]
   HUTTENLOCHER DP, 1993, IEEE T PATTERN ANAL, V15, P850, DOI 10.1109/34.232073
   Iannopollo A, 2019, SCI COMPUT PROGRAM, V171, P21, DOI 10.1016/j.scico.2018.10.003
   Joglekar M, 2015, PROC INT CONF DATA, P195, DOI 10.1109/ICDE.2015.7113284
   Karaman E, 2019, AGRI, V31, P70, DOI 10.5505/agri.2018.10437
   Liu Y, 2007, ACM-IEEE J CONF DIG, P91, DOI 10.1145/1255175.1255193
   McCann B., 2018, ARXIV180608730
   Mintz M., 2009, P JOINT C 47 ANN M A, V2, P1003
   Oro Ermelinda, 2009, 2009 10th International Conference on Document Analysis and Recognition (ICDAR), P906, DOI 10.1109/ICDAR.2009.12
   Perez-Arriaga Martha O., 2016, P 29 INT FLOR ART IN
   Peters SE, 2014, PLOS ONE, V9, DOI 10.1371/journal.pone.0113523
   Ramakers R, 2016, 34TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, CHI 2016, P409, DOI 10.1145/2858036.2858485
   Ramakrishnan C, 2012, SOURCE CODE BIOL MED, V7, DOI 10.1186/1751-0473-7-7
   Ramesh R, 2017, PROCEEDINGS SCF 2017: ACM SYMPOSIUM ON COMPUTATIONAL FABRICATION, DOI 10.1145/3083157.3083159
   Ratner A, 2020, VLDB J, V29, P709, DOI [10.1007/s00778-019-00552-1, 10.14778/3157794.3157797]
   Ratner A, 2016, ADV NEUR IN, V29
   Ruder S., 2017, OVERVIEW MULTITASK L, P1
   StackExchange, 2015, CHOOS RIGHT TRANS SW
   Taha AA, 2015, IEEE T PATTERN ANAL, V37, P2153, DOI 10.1109/TPAMI.2015.2408351
   Tiedemann J, 2014, LECT NOTES COMPUT SC, V8403, P102, DOI 10.1007/978-3-642-54906-9_9
   Wang A., 2018, PROCEEDINGS
   Wu S, 2018, INT CONF MANAGE DATA, P1301, DOI 10.1145/3183713.3183729
   Wu Sen, 2020, P INT C LEARN REPR
   Wu Sen, 2019, EMMENTAL FRAMEWORK B
   Wu Sen, 2020, P INT C MACH LEARN
   Zhang C., 2013, P 2013 ACM SIGMOD IN, P993
   Zhang Y., 2014, ADV NEURAL INFORM PR, P1260
NR 46
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 6
SI SI
AR 42
DI 10.1145/3391906
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA4IA
UT WOS:000595600300002
OA Bronze
DA 2024-07-18
ER

PT J
AU Bhardwaj, K
   Lin, CY
   Sartor, A
   Marculescu, R
AF Bhardwaj, Kartikeya
   Lin, Ching-Yi
   Sartor, Anderson
   Marculescu, Radu
TI Memory- and Communication-Aware Model Compression for Distributed Deep
   Learning Inference on IoT
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Network of neural networks; model compression; communities
AB Model compression has emerged as an important area of research for deploying deep learning models on Internet-of-Things (IoT). However, for extremely memory-constrained scenarios, even the compressed models cannot fit within the memory of a single device and, as a result, must be distributed across multiple devices. This leads to a distributed inference paradigm in which memory and communication costs represent a major bottleneck. Yet, existing model compression techniques are not communication-aware. Therefore, we propose Network of Neural Networks (NoNN), a new distributed IoT learning paradigm that compresses a large pretrained 'teacher' deep network into several disjoint and highly-compressed 'student' modules, without loss of accuracy. Moreover, we propose a network science-based knowledge partitioning algorithm for the teacher model, and then train individual students on the resulting disjoint partitions. Extensive experimentation on five image classification datasets, for user-defined memory/performance budgets, show that NoNN achieves higher accuracy than several baselines and similar accuracy as the teacher model, while using minimal communication among students. Finally, as a case study, we deploy the proposed model for CIFAR-10 dataset on edge devices and demonstrate significant improvements in memory footprint (up to 24x), performance (up to 12x), and energy per node (up to 14x) compared to the large teacher model. We further show that for distributed inference on multiple edge devices, our proposed NoNN model results in up to 33x reduction in total latency w.r.t. a state-of-the-art model compression baseline.
C1 [Bhardwaj, Kartikeya; Lin, Ching-Yi; Sartor, Anderson; Marculescu, Radu] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Bhardwaj, K (corresponding author), Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM kbhardwa@cmu.edu; cylin@cmu.edu; asartor@cmu.edu; radum@cmu.edu
RI Marculescu, Radu/AAR-5320-2021
FU Air Force Research Laboratory (AFRL); Defense Advanced Research Projects
   Agency (DARPA) [FA8650-18-2-7860]
FX This material is based on research sponsored in part by Air Force
   Research Laboratory (AFRL) and Defense Advanced Research Projects Agency
   (DARPA) under agreement number FA8650-18-2-7860. The U.S. Government is
   authorized to reproduce and distribute reprints for Governmental
   purposes notwithstanding any copyright notation thereon. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of Air Force Research
   Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA)
   or the U.S. Government.; We thank the anonymous reviewers for their
   useful suggestions which helped improve the paper. Also, we thank Prof.
   Virginia Smith of Carnegie Mellon University for useful discussions. We
   further thank J. Wang, I. Pardesi, and W. Chen of Carnegie Mellon
   University for their help with the experimental part. We also thank
   NVIDIA Corporation for donating a Titan Xp GPU which was used for
   conducting some experiments. Finally, we acknowledge Amazon support
   through the AWS ML Research Program, and FastAI (https://www.fast.ai/)
   for releasing code to accelerate training on Imagenet dataset using AWS
   machines.
CR [Anonymous], IMAGENET 18 MINUTES
   [Anonymous], 2017, ICLR
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], 2016, BMVC
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2016, PROCEEDINGS
   [Anonymous], 2010, CALTECH UCSD BIRDS 2
   [Anonymous], 2017, P CVPR
   [Anonymous], DAT ARM BAS MICR 512
   [Anonymous], 2016, ARXIV161105128
   [Anonymous], 2017, ARXIV171107128
   [Anonymous], 2017, ABS170701083 CORR
   [Anonymous], 2011, STRUCTURE DYNAMICS N
   [Anonymous], 2018, INVERTED RESIDUALS L
   Ba LJ, 2014, ADV NEUR IN, V27
   Gao Hongyang., 2018, PROC 31TH INT C ADV, P5203
   Han S., 2015, DEEP COMPRESSION COM
   Han S, 2015, P ADV NEUR INF PROC, V2015, P1135
   Hinton G., 2015, arXiv preprint arXiv:1503.02531
   Hubara I., 2017, J MACH LEARN RES, V18, P1
   Mao JC, 2017, ICCAD-IEEE ACM INT, P751, DOI 10.1109/ICCAD.2017.8203852
   Mao JC, 2017, DES AUT TEST EUROPE, P1396, DOI 10.23919/DATE.2017.7927211
   Newman MEJ, 2006, P NATL ACAD SCI USA, V103, P8577, DOI 10.1073/pnas.0601602103
   Quattoni A, 2009, PROC CVPR IEEE, P413, DOI 10.1109/CVPRW.2009.5206537
   Tang ZY, 2016, INT CONF ACOUST SPEE, P5900, DOI 10.1109/ICASSP.2016.7472809
   Yoon JS, 2017, IEEE I CONF COMP VIS, P2186, DOI 10.1109/ICCV.2017.238
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
NR 27
TC 26
Z9 26
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 82
DI 10.1145/3358205
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700038
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, ZG
   Deng, Q
   Xiao, N
   Pruhs, K
   Zhang, YT
AF Chen, Zhengguo
   Deng, Quan
   Xiao, Nong
   Pruhs, Kirk
   Zhang, Youtao
TI DWMAcc: Accelerating Shift-based CNNs with Domain Wall Memories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE CNN accelerators; domain wall memory
AB PIM (processing-in-memory) based hardware accelerators have shown great potentials in addressing the computation and memory access intensity of modern CNNs (convolutional neural networks). While adopting NVM (non-volatile memory) helps to further mitigate the storage and energy consumption overhead, adopting quantization, e.g., shift-based quantization, helps to tradeoff the computation overhead and the accuracy loss, integrating both NVM and quantization in hardware accelerators leads to sub-optimal acceleration.
   In this paper, we exploit the natural shift property of DWM (domain wall memory) to devise DWMAcc, a DWM-based accelerator with asymmetrical storage of weight and input data, to speed up the inference phase of shift-based CNNs. DWMAcc supports flexible shift operations to enable fast processing with low performance and area overhead. We then optimize it with zero-sharing, input-reuse, and weight-share schemes. Our experimental results show that, on average, DWMAcc achieves 16.6x performance improvement and 85.6x energy consumption reduction over a state-of-the-art SRAM based design.
C1 [Chen, Zhengguo; Deng, Quan] Natl Univ Def Technol, Coll Comp, Changsha 410000, Hunan, Peoples R China.
   [Xiao, Nong] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Guangdong, Peoples R China.
   [Pruhs, Kirk; Zhang, Youtao] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
C3 National University of Defense Technology - China; Sun Yat Sen
   University; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Xiao, N (corresponding author), Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Guangdong, Peoples R China.; Zhang, YT (corresponding author), Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
EM zchen@pitt.edu; dengquan12@nudt.edu.cn; xiaon6@mail.sysu.edu.cn;
   kirk@cs.pitt.edu; zhangyt@cs.pitt.edu
OI Chen, Zhengguo/0000-0001-9607-7368
FU National Key R&D Program of China [2016YFB1000302]; National Natural
   Science Foundation of China [U1611261, 61872392, 61832020, 61802418];
   Program for Guangdong Introducing Innovative and Entrepreneurial Teams
   [2016ZT06D211]; Pearl River S&T Nova Program of Guangzhou
   [201906010008]; US NSF CCF [1535755, 1617071, 1718080]
FX This work is supported in part by the National Key R&D Program of China
   under Grant NO. 2016YFB1000302, the National Natural Science Foundation
   of China under Grant NO. U1611261, 61872392, 61832020, 61802418, the
   Program for Guangdong Introducing Innovative and Entrepreneurial Teams
   under Grant NO. 2016ZT06D211, the Pearl River S&T Nova Program of
   Guangzhou under Grant NO. 201906010008, and US NSF CCF #1535755, CCF
   #1617071, and CCF #1718080. The authors thank the anonymous reviewers
   for their constructive comments.
CR [Anonymous], 2017, INCREMENTAL NETWORK
   [Anonymous], 2016, NVIDIA TITAN X (pascal)
   [Anonymous], 2016, ARXIV
   [Anonymous], DES COMP
   [Anonymous], 2012, IEEE SIGNAL PROCESSI
   Arjomand M, 2016, CONF PROC INT SYMP C, P695, DOI 10.1109/ISCA.2016.66
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chi P, 2016, ASIA S PACIF DES AUT, P109, DOI 10.1109/ASPDAC.2016.7427997
   Courbariaux M, 2015, ADV NEUR IN, V28
   Desplas N, 2014, INVESTIG TUR, P1
   Ding RZ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P35, DOI 10.1145/3060403.3060465
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   HOLT JL, 1993, IEEE T COMPUT, V42, P281, DOI 10.1109/12.210171
   Hu QD, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P397, DOI 10.1145/2902961.2902967
   Hubara I, 2016, ADV NEUR IN, V29
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shuangchen Li, 2017, 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P288, DOI 10.1145/3123939.3123977
   Simonyan K., 2014, 14091556 ARXIV
   Sun ZY, 2016, IEEE T COMPUT, V65, P1041, DOI 10.1109/TC.2014.2360545
   Venkatesan B, 2012, 2012 INTERNATIONAL CONFERENCE ON MACHINE VISION AND IMAGE PROCESSING (MVIP), P189, DOI 10.1109/MVIP.2012.6428792
   Venkatesan R, 2014, CONF PROC INT SYMP C, P253, DOI 10.1109/ISCA.2014.6853233
   Zhang C, 2015, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2015.7058988
   Zhang XW, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P157, DOI 10.1109/ICCD.2015.7357097
   Zhou S., 2016, CORR
NR 28
TC 3
Z9 3
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 69
DI 10.1145/3358199
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700025
DA 2024-07-18
ER

PT J
AU Kim, M
   Park, JK
   Kim, S
   Yang, I
   Jung, H
   Moon, SM
AF Kim, Minsu
   Park, Jeong-Keun
   Kim, Sungyeol
   Yang, Insu
   Jung, Hyunsoo
   Moon, Soo-Mook
TI Output-based Intermediate Representation for Translation of Test-pattern
   Program
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Intermediate representation; test-pattern program; automatic test
   equipment; translation; domain-specific language
ID REGISTER ALLOCATION
AB An Intermediate Representation (IR) used by compilers is normally generated statically, as a result of parsing or analyzing the source program. This paper proposes a completely different type of IR, generated as a result of running the source program, the output-based IR. There is a practical translation problem where such an IR is useful, in the domain of test-pattern programs.
   Test-pattern programs run on ATE (automatic test equipment), a special embedded system to test semi-conductors such as DRAMs. They generate a pattern for each clock, a bit vector input to the pins of the chip. One issue is that different ATEs require different programming since each ATE manufacturer has its own programming language. Nonetheless, we should be able to test a memory chip on different ATEs as long as they generate the same patterns with the same speed. Therefore, a memory chipmaker wants to make a pattern program portable across ATEs, to fully utilize their ATE resources.
   One solution is translating between pattern programs, for which we need an IR since there are multiple source ATEs and target ATEs. Instead of a conventional, static IR, we propose using the output pattern itself as an IR. Since the pattern is independent of ATEs and easily obtainable, the output-based IR obviates designing a static IR considering all ATE programming languages and hardware differences. Moreover, we might synthesize a better target program from the IR, more optimized to the target ATE. However, the full pattern generated by a product-level pattern program is huge, so we propose using an IR of abbreviated patterns, annotated with the repetition information obtained while executing the source program. Our experimental results with product-level pattern programs show that our approach is feasible.
C1 [Kim, Minsu; Park, Jeong-Keun; Moon, Soo-Mook] Seoul Natl Univ, Seoul, South Korea.
   [Kim, Sungyeol; Yang, Insu; Jung, Hyunsoo] Samsung Elect Co Ltd, Hwaseong, South Korea.
C3 Seoul National University (SNU); Samsung
RP Kim, M (corresponding author), Seoul Natl Univ, Seoul, South Korea.
EM mskim@altair.snu.ac.kr; erebus@altair.snu.ac.kr; sy74.kim@samsung.com;
   insuyang@samsung.com; hs2010.jung@samsung.com; smoon@snu.ac.kr
FU Samsung Electronics
FX This work was supported in part by Samsung Electronics.
CR Adams R. Dean, 2003, FRONTIERS ELECT TEST, DOI [10.1007/b101876, DOI 10.1007/B101876]
   Bachle Michael, 2006, SOFTWARETECHNIK TREN, V26, P44
   Bardin Sebastien, 2011, LECT NOTES COMPUTER, DOI [10.1007/978-3-642-22110-1_13, DOI 10.1007/978-3-642-22110-1_13]
   Bruening D, 2003, INT SYM CODE GENER, P265, DOI 10.1109/CGO.2003.1191551
   Brumley David, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P463, DOI 10.1007/978-3-642-22110-1_37
   Chen WY, 2018, INT SYM CODE GENER, P352, DOI 10.1145/3168806
   Clauss P, 2005, LECT NOTES COMPUT SC, V3648, P325
   Comfort John J., 1987, AUTOMATIC TEST EQUIP
   IEEE Computer Society, 2006, IEEE STAND TEST INT, V1999, DOI [10.1109/IEEESTD.1999.90563, DOI 10.1109/IEEESTD.1999.90563]
   JEDEC Solid State Technology Association, 2012, DDR4SDRAMJESD794A JE
   Karkkainen J., 2003, C AUT LANG PROGR 200, DOI [10.1145/1217856.1217858, DOI 10.1145/1217856.1217858]
   Ketterlin A, 2008, INT SYM CODE GENER, P94
   Ketterlin A, 2012, INT SYMP MICROARCH, P437, DOI 10.1109/MICRO.2012.47
   Kinder J, 2009, LECT NOTES COMPUT SC, V5403, P214, DOI 10.1007/978-3-540-93900-9_19
   KOBAYASHI M, 1984, IEEE T COMPUT, V33, P125, DOI 10.1109/TC.1984.1676404
   KRASNER GE, 1988, J OBJECT-ORIENT PROG, V1, P41
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee JongHyup, 2011, NETWORK DISTRIBUTED
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   MANBER U, 1993, SIAM J COMPUT, V22, P935, DOI 10.1137/0222058
   McGinty Stephen, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342393
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   NevillManning CG, 1997, J ARTIF INTELL RES, V7, P67, DOI 10.1613/jair.374
   Nong G, 2008, IEEE DATA COMPR CONF, P193, DOI 10.1109/DCC.2009.42
   O'connor P. D. T., 1992, TESTING SEMICONDUCTO, P512
   Parnas BR, 2000, INT TEST CONF P, P64, DOI 10.1109/TEST.2000.894192
   Pereira FMQ, 2008, ACM SIGPLAN NOTICES, V43, P216
   Scholz B, 2002, ACM SIGPLAN NOTICES, V37, P139, DOI 10.1145/566225.513854
   SPEZIALETTI M, 1995, IEEE T SOFTWARE ENG, V21, P497, DOI 10.1109/32.391376
   Taylor T, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P565, DOI 10.1109/TEST.1996.557091
   Weiner P., 1973, 14th Annual Symposium on Switching Automata Theory, P1
   Yamaguchi Kazuo, 1989, TEST PATTERN GENERAT, DOI [10.1016/0375-6505(85)90011-2, DOI 10.1016/0375-6505(85)90011-2]
NR 32
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 55
DI 10.1145/3358186
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700011
DA 2024-07-18
ER

PT J
AU Seyoum, BB
   Biondi, A
   Buttazzo, GC
AF Seyoum, Biruk B.
   Biondi, Alessandro
   Buttazzo, Giorgio C.
TI FLORA: FLoorplan Optimizer for Reconfigurable Areas in FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE FPGA; Heterogenous SoC; Floorplanning; partial-reconfiguration; dynamic
   reconfiguration; MILP
AB Floorplanning is a mandatory step in the design of hardware accelerators for FPGA platforms, especially when adopting dynamic partial reconfiguration (DPR). This paper presents FLORA, an automated floorplanner based on optimization via Mixed-Integer Linear Programming (MILP). The floorplanning problem is solved by means of a novel fine-grained modeling strategy of FPGA resources. Furthermore, differently from other proposals, our approach takes into account several realistic Partial Reconfiguration (PR) floorplanning constraints on FPGAs. FLORA was compared against state-of-the-art floorplanners by means of benchmark suites, showing that it is capable of providing better performance in terms of resource consumption, maximum inter-region, wire-length, and running time required to produce the solutions. Finally, FLORA was utilized to generate placements for a partially-reconfigurable video processing engine that was implemented on a Xilinx Zynq-7020.
C1 [Seyoum, Biruk B.; Biondi, Alessandro; Buttazzo, Giorgio C.] Scuola Super Sant Anna, Via G Moruzzi 1, I-56124 Pisa, Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Seyoum, BB (corresponding author), Scuola Super Sant Anna, Via G Moruzzi 1, I-56124 Pisa, Pisa, Italy.
EM b.seyoum@santannapisa.it; al.biondi@santannapisa.it;
   g.buttazzo@santannapisa.it
RI Biondi, Alessandro/KDO-0511-2024; Biondi, Alessandro/AAL-9163-2020
OI Biondi, Alessandro/0000-0002-6625-9336
CR [Anonymous], P IEEE REAL TIM SYST
   [Anonymous], 2012, MCNC BENCHMARK NETLI
   Banerjee Pritha, 2011, TCAD, V30, P1
   Biondi A., 2017, P 11 NASA ESA C AD H
   Bolchini C., 2011, Proceedings of the International Conference on Field Programmable Logic and Applications FPL, P532, DOI DOI 10.1109/FPL.2011.104
   Cheng L, 2006, IEEE T COMPUT AID D, V25, P2795, DOI 10.1109/TCAD.2006.882481
   Feng Y., 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06), P6, DOI DOI 10.1109/VLSID.2006.96
   Nguyen Tuan D.A., 2016, P 2016 ACM SIGDA INT
   Rabozzi M, 2017, IEEE T VLSI SYST, V25, P151, DOI 10.1109/TVLSI.2016.2562361
   Rabozzi M, 2015, ANN IEEE SYM FIELD P, P252, DOI 10.1109/FCCM.2015.16
   Rabozzi M, 2014, ANN IEEE SYM FIELD P, P186, DOI 10.1109/FCCM.2014.61
   Singhal L, 2007, IET COMPUT DIGIT TEC, V1, P276, DOI 10.1049/iet-cdt:20070012
   Vipin Kizheppatt, 2012, P 8 INT C REC COMP A
   Yuan Jun., 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, V2, P1123, DOI DOI 10.1109/ASPDAC.2005.1466538
   Yuh Ping-Hung, 2004, P 2004 IEEE ACM INT
NR 15
TC 10
Z9 11
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 73
DI 10.1145/3358202
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700029
DA 2024-07-18
ER

PT J
AU Wang, YC
   Willis, S
   Tsoutsouras, V
   Stanley-Marbell, P
AF Wang, Youchao
   Willis, Sam
   Tsoutsouras, Vasileios
   Stanley-Marbell, Phillip
TI Deriving Equations from Sensor Data Using Dimensional Function Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Machine learning; dimensional analysis; sensor data fusion
ID CHECKING; UNITS; FORM
AB We present a new method for deriving functions that model the relationship between multiple signals in a physical system. The method, which we call dimensional function synthesis, applies to data streams where the dimensions of the signals are known. The method comprises two phases: a compile-time synthesis phase and a subsequent calibration using sensor data.
   We implement dimensional function synthesis and use the implementation to demonstrate efficiently summarizing multi-modal sensor data for two physical systems using 90 laboratory experiments and 10 000 synthetic idealized measurements. We evaluate the performance of the compile-time phase of dimensional function synthesis as well as the calibration phase overhead, inference latency, and accuracy of the models our method generates.
   The results show that our technique can generate models in less than 300 ms on average across all the physical systems we evaluated. When calibrated with sensor data, our models outperform traditional regression and neural network models in inference accuracy in all the cases we evaluated. In addition, our models perform better in training latency (over 8660x improvement) and required arithmetic operations in inference (over 34x improvement). These significant gains are largely the result of exploiting information on the physics of signals that has hitherto been ignored.
C1 [Wang, Youchao; Willis, Sam; Tsoutsouras, Vasileios; Stanley-Marbell, Phillip] Univ Cambridge, 9 JJ Thomson Ave, Cambridge CB3 0FA, England.
C3 University of Cambridge
RP Tsoutsouras, V; Stanley-Marbell, P (corresponding author), Univ Cambridge, 9 JJ Thomson Ave, Cambridge CB3 0FA, England.
EM yw479@cam.ac.uk; sjw238@cam.ac.uk; vt298@cam.ac.uk;
   phillip.stanley-marbell@eng.cam.ac.uk
RI Stanley-Marbell, Phillip/AAH-9261-2020
OI Stanley-Marbell, Phillip/0000-0001-7752-2083
FU Alan Turing Institute under EPSRC [TU/B/000096, EP/N510129/1]; Royal
   Society [RG170136]; EPSRC [EP/N510129/1, EP/P001246/1, EP/R022534/1];
   EPSRC [EP/N510129/1, EP/R022534/1, EP/P001246/1] Funding Source: UKRI
FX This research is supported by an Alan Turing Institute award TU/B/000096
   under EPSRC grant EP/N510129/1, by Royal Society grant RG170136, and by
   EPSRC grants EP/P001246/1 and EP/R022534/1.
CR Allen E, 2004, ACM SIGPLAN NOTICES, V39, P384, DOI 10.1145/1035292.1029008
   [Anonymous], NATURE
   Antoniu T, 2004, PROC INT CONF SOFTW, P439, DOI 10.1109/ICSE.2004.1317466
   Babout M., 1990, European Journal of Physics, V11, P163, DOI 10.1088/0143-0807/11/3/007
   Barber D., 2012, Bayesian reasoning and machine learning
   Biggs G, 2008, AUTON ROBOT, V25, P405, DOI 10.1007/s10514-008-9103-x
   Buckingham E, 1914, PHYS REV, V4, P345, DOI 10.1103/PhysRev.4.345
   CARLSON DE, 1979, ARCH RATION MECH AN, V70, P289, DOI 10.1007/BF00281156
   Carlson Donald E., 1978, SOME NEW RESULTS DIM
   Chen F, 2003, LECT NOTES COMPUT SC, V2706, P197
   CMELIK RF, 1988, IEEE SOFTWARE, V5, P21, DOI 10.1109/52.2021
   Dan Jonsson, 2014, DIMENSIONAL ANAL CEN, V1, P1
   Hanche-Olsen H., 2004, Buckingham's pi-theorem
   HILFINGER PN, 1988, ACM T PROGR LANG SYS, V10, P189, DOI 10.1145/42190.42346
   Hills DJA, 2015, PEERJ COMPUT SCI, DOI 10.7717/peerj-cs.31
   Hills M, 2012, ELECTRON NOTES THEOR, V290, P51, DOI 10.1016/j.entcs.2012.11.011
   HOUSE RT, 1983, COMPUT J, V26, P366, DOI 10.1093/comjnl/26.4.366
   Kennedy A., 1994, Programming Languages and Systems - ESOP '94. 5th European Symposium on Programming. Proceedings, P348
   Kennedy A. J., 1997, Conference Record of POPL '97: The 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P442, DOI 10.1145/263699.263761
   Langley P., 1977, IJCAI, P344
   Lim Jonathan, 2018, CORR
   Press W. H., 1996, NUMERICAL RECIPES FO, V1
   Rittri M., 1995, Conference Record of FPCA '95. SIGPLAN-SIGARCH-WG2.8. Conference on Functional Programming Languages and Computer Architecture, P147, DOI 10.1145/224164.224197
   Rudy SH, 2017, SCI ADV, V3, DOI 10.1126/sciadv.1602614
   Schmidt M, 2009, SCIENCE, V324, P81, DOI 10.1126/science.1165893
   Simon V., 2017, Dimensional Analysis for Engineers
   Sonin AA, 2004, P NATL ACAD SCI USA, V101, P8525, DOI 10.1073/pnas.0402931101
   Strang G., 2016, INTRO LINEAR ALGEBRA
   TAYLOR G, 1950, PROC R SOC LON SER-A, V201, P175, DOI 10.1098/rspa.1950.0050
   UMRIGAR ZD, 1994, SIGPLAN NOTICES, V29, P135, DOI 10.1145/185009.185036
   Wu Yihua, 1989, Journal of Computer Science and Technology (English Language Edition), V4, P35, DOI 10.1007/BF02943987
NR 31
TC 5
Z9 6
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 84
DI 10.1145/3358218
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700040
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhou, L
   Su, CH
   Yeh, KH
AF Zhou, Lu
   Su, Chunhua
   Yeh, Kuo-Hui
TI A Lightweight Cryptographic Protocol with Certificateless Signature for
   the Internet of Things
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Bilinear pairing; certificateless signature; cryptographic protocol;
   internet of things (IoT); security
ID GENERIC CONSTRUCTION; SCHEME
AB The universality of smart-devices has brought rapid development and the significant advancement of ubiquitous applications for the Internet of Things (IoT). Designing new types of IoT-compatible cryptographic protocols has become a more popular way to secure IoT-based applications. Significant attention has been dedicated to the challenge of implementing a lightweight and secure cryptographic protocol for IoT devices. In this study, we propose a lightweight cryptographic protocol integrating certificateless signature and bilinear pairing crypto-primitives. In the proposed protocol, we elegantly refine the processes to account for computation-limited IoT devices during security operations. Rigorous security analyses are conducted to guarantee the robustness of the proposed cryptographic protocol. In addition, we demonstrate a thorough performance evaluation, where an IoT-based test-bed, i.e., the Raspberry PI, is simulated as the underlying platform of the implementation of our proposed cryptographic protocol. The results show the practicability of the proposed protocol.
C1 [Zhou, Lu; Su, Chunhua] Univ Aizu, Aizu Wakamatsu, Fukushima 9658580, Japan.
   [Yeh, Kuo-Hui] Natl Dong Hwa Univ, 1,Sec 2,Da Hsueh Rd, Hualien 97401, Taiwan.
C3 University of Aizu; National Dong Hwa University
RP Yeh, KH (corresponding author), Natl Dong Hwa Univ, 1,Sec 2,Da Hsueh Rd, Hualien 97401, Taiwan.
EM d8192103@u-aizu.ac.jp; chsu@u-aizu.ac.jp; khyeh@gms.ndhu.edu.tw
FU JSPS Kakenhi Kiban(B) [18H03240]; JSPS Kakenhi Kiban(C) [18K11298];
   Ministry of Science and Technology (Taiwan) [MOST
   105-2221-E-259-014-MY3, MOST 105-2221-E-011-070-MY3, MOST
   105-2923-E-182-001-MY3, MOST 107-2218-E-011-012]
FX This work was supported in part by JSPS Kakenhi Kiban(B) 18H03240 and
   Kakenhi Kiban(C) 18K11298, and in part by the Ministry of Science and
   Technology (Taiwan) under grants MOST 105-2221-E-259-014-MY3, MOST
   105-2221-E-011-070-MY3, MOST 105-2923-E-182-001-MY3, and MOST
   107-2218-E-011-012.
CR Al-Riyami SS, 2003, P INT C THEOR APPL C
   Cao Xue-fei, 2008, Journal of Beijing University of Posts and Telecommunications, V31, P64
   Cui J, 2018, INFORM SCIENCES, V451, P1, DOI 10.1016/j.ins.2018.03.060
   Gong P, 2014, INT J COMMUN SYST, V27, P2083, DOI 10.1002/dac.2457
   Gorantla MC, 2005, LECT NOTES ARTIF INT, V3802, P110
   He D, 2011, INT J COMMUNICATION, V25, P1432
   He DB, 2017, APPL MATH COMPUT, V314, P31, DOI 10.1016/j.amc.2017.07.008
   Hu BC, 2006, LECT NOTES COMPUT SC, V4058, P235
   Huang X, 2005, INT J SYST SCI, V36, P13, DOI 10.1080/0020772042000320777
   Huang XY, 2007, LECT NOTES COMPUT SC, V4586, P308
   Huang XY, 2012, COMPUT J, V55, P457, DOI 10.1093/comjnl/bxr097
   Jia XY, 2018, AD HOC NETW, V71, P78, DOI 10.1016/j.adhoc.2018.01.001
   Pointcheval D, 1996, LECT NOTES COMPUT SC, V1070, P387
   Tsai JL, 2014, INT J COMMUN SYST, V27, P1083, DOI 10.1002/dac.2388
   Wang L., 2015, P INT C INT NETW COL
   Yeh KH, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17051001
   Yeh KH, 2015, MULTIMED TOOLS APPL, V74, P6519, DOI 10.1007/s11042-014-2154-4
   Yum DH, 2004, LECT NOTES COMPUT SC, V3108, P200
NR 18
TC 9
Z9 9
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 28
DI 10.1145/3301306
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200011
DA 2024-07-18
ER

PT J
AU Lentaris, G
   Maragos, K
   Soudris, D
   Zabulis, X
   Lourakis, M
AF Lentaris, George
   Maragos, Konstantinos
   Soudris, Dimitrios
   Zabulis, Xenophon
   Lourakis, Manolis
TI Single- and Multi-FPGA Acceleration of Dense Stereo Vision for Planetary
   Rovers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Planetary rovers; autonomous navigation; stereo vision; space sweep;
   parallel architecture design; rad-hard FPGA; multi-FPGA partitioning
ID REAL-TIME STEREO; SYSTEM; RECONSTRUCTION; IMPLEMENTATION
AB Increased mobile autonomy is a vital requisite for future planetary exploration rovers. Stereo vision is a key enabling technology in this regard, as it can passively reconstruct in three dimensions the surroundings of a rover and facilitate the selection of science targets and the planning of safe routes. Nonetheless, accurate dense stereo algorithms are computationally demanding. When executed on the low-performance, radiation-hardened CPUs typically installed on rovers, slow stereo processing severely limits the driving speed and hence the science that can be conducted in situ. Aiming to decrease execution time while increasing the accuracy of stereo vision embedded in future rovers, this article proposes HW/SW co-design and acceleration on resource-constrained, space-grade FPGAs. In a top-down approach, we develop a stereo algorithm based on the space sweep paradigm, design its parallel HWarchitecture, implement it with VHDL, and demonstrate feasible solutions even on small-sized devices with our multi-FPGA partitioning methodology. To meet all cost, accuracy, and speed requirements set by the European Space Agency for this system, we customize our HW/SW co-processor by design space exploration and testing on a Mars-like dataset. Implemented on Xilinx Virtex technology, or European NG-MEDIUM devices, the FPGA kernel processes a 1,120 x 1,120 stereo pair in 1.7s-3.1s, utilizing only 5.4-9.3 LUT6 and 200-312 RAMB18. The proposed system exhibits up to 32x speedup over desktop CPUs, or 2,810x over space-grade LEON3, and achieves a mean reconstruction error less than 2cm up to 4m depth. Excluding errors exceeding 2cm (which are less than 4% of the total), the mean error is under 8mm.
C1 [Lentaris, George; Maragos, Konstantinos; Soudris, Dimitrios] NTUA, Dept Elect & Comp Engn, 9 Heroon Polytech, Athens 15788, Greece.
   [Zabulis, Xenophon; Lourakis, Manolis] Fdn Res & Technol Hellas FORTH, Inst Comp Sci, N Plastira 100, Iraklion 70013, Greece.
C3 National Technical University of Athens
RP Lentaris, G (corresponding author), NTUA, Dept Elect & Comp Engn, 9 Heroon Polytech, Athens 15788, Greece.
EM glentaris@microlab.ntua.gr; komaragos@microlab.ntua.gr;
   dsoudris@microlab.ntua.gr; zabulis@ics.forth.gr; lourakis@ics.forth.gr
RI Zabulis, Xenophon/D-6186-2011; Soudris, Dimitrios/I-5252-2014
OI Zabulis, Xenophon/0000-0002-1520-4327; Soudris,
   Dimitrios/0000-0002-6930-6847
FU European Space Agency via the SEXTANT project of the ETP-MREP research
   programme (ESTEC) [4000103357/11/NL/EK, 4000111213/14/NL/PA]; European
   Space Agency via the COMPASS project of the ETP-MREP research programme
   (ESTEC) [4000103357/11/NL/EK, 4000111213/14/NL/PA]
FX This work was supported by the European Space Agency via the SEXTANT and
   COMPASS projects of the ETP-MREP research programme (ESTEC refs.
   4000103357/11/NL/EK and 4000111213/14/NL/PA).
CR Ambrosch K, 2010, COMPUT VIS IMAGE UND, V114, P1303, DOI 10.1016/j.cviu.2010.07.008
   [Anonymous], 2008, INT J COMPUT VIS
   [Anonymous], 1977, TECHNIQUES AUTOMATIC
   [Anonymous], 2015, MIDDLEBURY STEREO EV
   Bajracharya M, 2008, COMPUTER, V41, P44, DOI 10.1109/MC.2008.479
   Banz Christian, 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P93, DOI 10.1109/ICSAMOS.2010.5642077
   Choi J, 2016, IEEE T CIRC SYST VID, V26, P385, DOI 10.1109/TCSVT.2015.2397198
   Cocorullo G, 2016, MICROPROCESS MICROSY, V46, P21, DOI 10.1016/j.micpro.2016.09.010
   Collins RT, 1996, PROC CVPR IEEE, P358, DOI 10.1109/CVPR.1996.517097
   Darabiha A, 2006, MACH VISION APPL, V17, P116, DOI 10.1007/s00138-006-0018-2
   Ellery A., 2015, Planetary rovers: robotic exploration of the solar system
   Gallup David, 2008, P IEEE C COMP VIS PA, P1, DOI DOI 10.1109/CVPR.2008.4587671
   Gallup David, 2007, CVPR
   Greisen P, 2011, EURASIP J IMAGE VIDE, DOI 10.1186/1687-5281-2011-18
   Hirschmüller H, 2009, IEEE T PATTERN ANAL, V31, P1582, DOI 10.1109/TPAMI.2008.221
   Jin MX, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567659
   Jin S, 2010, IEEE T CIRC SYST VID, V20, P15, DOI 10.1109/TCSVT.2009.2026831
   Kostavelis I, 2014, J FIELD ROBOT, V31, P107, DOI 10.1002/rob.21484
   Le Mauff Joel, 2018, EFPGA CORES RHBD SYS
   Lee J, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P192, DOI 10.1109/FPT.2013.6718352
   Lentaris G., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P667, DOI 10.1109/FPL.2012.6339173
   Lentaris G, 2018, J AEROSP INFORM SYST, V15, P178, DOI 10.2514/1.I010555
   Lentaris G, 2016, IEEE T CIRC SYST VID, V26, P1563, DOI 10.1109/TCSVT.2015.2452781
   LIU Jin-yuan, 2015, CHINESE ABSTRACTS AN, V31, P3
   Lourakis M, 2013, LECT NOTES COMPUT SC, V8047, P498, DOI 10.1007/978-3-642-40261-6_60
   Maimone Mark W., 2007, P INT C ROB AUT ICRA
   Matthies L, 2007, INT J COMPUT VISION, V75, P67, DOI 10.1007/s11263-007-0046-z
   Maurer RH, 2008, J HOPKINS APL TECH D, V28, P17
   Mozerov MG, 2015, IEEE T IMAGE PROCESS, V24, P1153, DOI 10.1109/TIP.2015.2395820
   Papadimitriou Kyprianos, 2013, P IFIP IEEE INT C VL, P168
   Porez-Patricio M, 2019, J REAL-TIME IMAGE PR, V16, P271, DOI 10.1007/s11554-015-0530-6
   Pollefeys M, 2004, LECT NOTES COMPUT SC, V3023, P509
   Rupnow Kyle., 2011, 2011 International Conference on Field-Programmable Technology (FPT), P1
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Schöps T, 2017, COMPUT VIS IMAGE UND, V157, P151, DOI 10.1016/j.cviu.2016.09.007
   Shan Y, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584659
   Synopsys, 2017, HAPS FAM PHYS PROT S
   Tomasi M, 2012, IEEE T VLSI SYST, V20, P2208, DOI 10.1109/TVLSI.2011.2172007
   Ttofis C, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2629699
   Vogiatzis G, 2007, IEEE T PATTERN ANAL, V29, P2241, DOI 10.1109/TPAMI.2007.70712
   Wang WQ, 2015, IEEE T CIRC SYST VID, V25, P1696, DOI 10.1109/TCSVT.2015.2397196
   Yang QQ, 2014, IMAGE VISION COMPUT, V32, P202, DOI 10.1016/j.imavis.2014.01.001
   Yang QX, 2009, IEEE T PATTERN ANAL, V31, P492, DOI 10.1109/TPAMI.2008.99
   Yang RG, 2003, PROC CVPR IEEE, P211, DOI 10.1109/ISCS.2003.1239980
   Yoon KJ, 2006, IEEE T PATTERN ANAL, V28, P650, DOI 10.1109/TPAMI.2006.70
   Zabulis X, 2006, IEEE IMAGE PROC, P2965, DOI 10.1109/ICIP.2006.312929
   Zhan YL, 2016, IEEE T CIRC SYST VID, V26, P1632, DOI 10.1109/TCSVT.2015.2473375
   Zicari P, 2012, MICROPROCESS MICROSY, V36, P281, DOI 10.1016/j.micpro.2012.02.014
NR 48
TC 3
Z9 3
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2019
VL 18
IS 2
AR 16
DI 10.1145/3312743
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AM
UT WOS:000473746500005
DA 2024-07-18
ER

PT J
AU Abkenar, AB
   Loke, SW
   Zaslavsky, A
   Rahayu, W
AF Abkenar, Amin B.
   Loke, Seng W.
   Zaslavsky, Arkady
   Rahayu, Wenny
TI GroupSense: Recognizing and Understanding Group Physical Activities
   using Multi-Device Embedded Sensing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Group activity recognition (GAR); context-aware computing; sensor
   reasoning
ID ACTIVITY RECOGNITION; INTERNET
AB Human activity recognition using embedded mobile and embedded sensors is becoming increasingly important. Scaling up from individuals to groups, that is, Group Activity Recognition (GAR), has attracted significant attention recently. This article proposes a model and modeling language for GAR called GroupSense-L and a novel distributed middleware called GroupSense for mobile GAR. We implemented and tested GroupSense using smartphone sensors, smartwatch sensors, and embedded sensors in things, where we have a protocol for these different devices to exchange information required for GAR. A range of continuous group activities (from simple to fairly complex) illustrates our approach and demonstrates the feasibility of our model and richness of the proposed specialization. We then conclude with lessons learned for GAR and future work.
C1 [Abkenar, Amin B.] Deakin Univ, Dept Comp Sci & Informat Technol, Melbourne, Vic 3086, Australia.
   [Loke, Seng W.; Zaslavsky, Arkady] Deakin Univ, Sch Informat Technol, Melbourne, Vic 3125, Australia.
   [Rahayu, Wenny] La Trobe Univ, Melbourne, Vic, Australia.
C3 Deakin University; Deakin University; La Trobe University
RP Abkenar, AB (corresponding author), Deakin Univ, Dept Comp Sci & Informat Technol, Melbourne, Vic 3086, Australia.
EM a.abkenar@deakin.edu.au; seng.loke@deakin.edu.au;
   arkady.zaslavsky@deakin.edu.au; wenny.rahayu@latrobe.edu.au
RI Rahayu, Wenny/ABA-5515-2020; Loke, Seng/AAG-3182-2020
OI Loke, Seng/0000-0002-5339-9305; Abken, Amin/0000-0002-0605-5083
FU European Commission under the Horizon-2020 program
   [H2020-ICT-2015/688203-bIoTope]
FX Part of this work has been carried out in the scope of the project
   bIoTope, which is co-funded by the European Commission under the
   Horizon-2020 program, contract number H2020-ICT-2015/688203-bIoTope.
CR Abkenar AB, 2016, INT CON ADV INFO NET, P479, DOI 10.1109/AINA.2016.94
   ALLEN JF, 1983, COMMUN ACM, V26, P832, DOI 10.1145/182.358434
   An J, 2015, 2015 1ST IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM), P92, DOI 10.1109/BigMM.2015.62
   Android Developers, 2016, SEND SYNC DAT
   [Anonymous], ARXIV11091664
   [Anonymous], MOBILE INFORM SYSTEM
   [Anonymous], 2012, ZURICH EIDGENOSSISCH
   Atallah L, 2011, IEEE T BIOMED CIRC S, V5, P320, DOI 10.1109/TBCAS.2011.2160540
   BakhshandehAbkenar Amin, 2014, 2014 2nd IEEE International Conference on Mobile Cloud Computing, Services and Engineering (MobileCloud), P117, DOI 10.1109/MobileCloud.2014.27
   Bekkelien Anja, 2012, THESIS, V2012
   Bourbia AL, 2016, P INT COMP SOFTW APP, P658, DOI 10.1109/COMPSAC.2016.202
   Chen LM, 2009, INT J WEB INF SYST, V5, P410, DOI 10.1108/17440080911006199
   Choi JI, 2015, 2015 INTERNATIONAL CONFERENCE ON ICT CONVERGENCE (ICTC), P658, DOI 10.1109/ICTC.2015.7354632
   Davari M, 2016, 2016 6TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), P286, DOI 10.1109/ICCKE.2016.7802154
   Elangovan V, 2014, PROC SPIE, V9091, DOI 10.1117/12.2050909
   Ganti RK, 2011, IEEE COMMUN MAG, V49, P32, DOI 10.1109/MCOM.2011.6069707
   Gordon D, 2014, PERS UBIQUIT COMPUT, V18, P205, DOI 10.1007/s00779-013-0638-2
   Gordon D, 2013, MOBILE NETW APPL, V18, P326, DOI 10.1007/s11036-012-0415-x
   Gordon Dawud, 2014, P 2014 ACM INT S WEA, P19, DOI [10.1145/2634317.2634319, DOI 10.1145/2634317.2634319]
   Gravina R, 2017, FUTURE GENER COMP SY, V75, P158, DOI 10.1016/j.future.2016.09.006
   Guiry JJ, 2014, SENSORS-BASEL, V14, P5687, DOI 10.3390/s140305687
   Hirano T., 2013, Proceedings of the 2013 International Symposium on Wearable Computers, ISWC '13, P21, DOI [10.1145/2493988.2494348., DOI 10.1145/2493988.2494348]
   Incel OD, 2013, BIONANOSCIENCE, V3, P145, DOI 10.1007/s12668-013-0088-3
   Jaimes LG, 2015, IEEE INTERNET THINGS, V2, P370, DOI 10.1109/JIOT.2015.2409151
   Lara OD, 2013, IEEE COMMUN SURV TUT, V15, P1192, DOI 10.1109/SURV.2012.110112.00192
   Liggins II Martin, 2017, Handbook of multisensor data fusion: theory and practice
   Liu JL, 2018, IEEE T CLOUD COMPUT, V6, P1191, DOI 10.1109/TCC.2016.2567392
   Lu CH, 2014, INT J INTELL SYST, V29, P1015, DOI 10.1002/int.21674
   Milette G., 2012, Professional Android Sensop Programming, V1st
   Motoda H, 1998, FEATURE EXTRACTION C, V453
   Mukhopadhyay SC, 2015, IEEE SENS J, V15, P1321, DOI 10.1109/JSEN.2014.2370945
   Perera C, 2014, IEEE COMMUN SURV TUT, V16, P414, DOI 10.1109/SURV.2013.042313.00197
   Saguna, 2013, ACM T COMPUT-HUM INT, V20, DOI 10.1145/2490832
   Satyanarayanan M, 2015, IEEE PERVAS COMPUT, V14, P24, DOI 10.1109/MPRV.2015.32
   Scowen R.S., 1998, 14977 ISOIEC
   Sen S, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATION WORKSHOPS (PERCOM WORKSHOPS), P585, DOI 10.1109/PERCOMW.2015.7134103
   Shoaib M, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATION WORKSHOPS (PERCOM WORKSHOPS), P591, DOI 10.1109/PERCOMW.2015.7134104
   Weiss J., 2012, P 26 WORKSH AAAI C A, P98
   Yan TT, 2016, OXID MED CELL LONGEV, V2016, DOI 10.1155/2016/4512309
   YouTube, 2010, CHERR PICK AUSTR MAT
NR 40
TC 3
Z9 4
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 98
DI 10.1145/3295747
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500008
DA 2024-07-18
ER

PT J
AU Sababha, BH
   Alqudah, YA
AF Sababha, Belal H.
   Alqudah, Yazan A.
TI A Reconfiguration-Based Fault-Tolerant Anti-Lock Brake-by-Wire System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fault Tolerance; Reconfiguration-Based Fault Tolerance; Distributed
   Embedded Systems; Graceful Degradation; ABS; Brake-by-Wire
ID MANAGEMENT; HARDWARE
AB Anti-Lock Braking Systems (ABS) and Brake-by-Wire Systems (BBW) are safety-critical applications by nature. Such systems are required to demonstrate high degrees of dependability. Fault-tolerance is the primary means to achieve dependability at runtime and has been an active research area for decades. Fault-tolerance is usually achieved in traditional embedded computing systems through redundancy and voting methods. In such systems, hardware units, actuators, sensors, and communication networks are replicated where special voters vote against faulty units. In addition to traditional hardware and software redundancy, hybrid and reconfiguration-based approaches to faulty-tolerance are evolving. In this article, we present a reconfiguration-based fault-tolerant approach to achieve high dependability in ABS BBW braking systems. The proposed architecture makes use of other components of less safety-critical systems to maintain high dependability in the more safety-critical systems. This is achieved by migrating safety-critical software tasks from embedded computer hardware that runs into a malfunction to other embedded computing hardware running less-critical software tasks. Or by using a different configuration in terms of the used speed sensors and type of ABS. The proposed architecture is on average 20% more reliable than conventional ABS architectures assuming equal reliabilities of different components.
C1 [Sababha, Belal H.] Princess Sumaya Univ Technol, Higher Coll Technol, Amman, Jordan.
   [Alqudah, Yazan A.] Univ West Florida, Dept Elect & Comp Engn, Pensacola, FL 32514 USA.
C3 Princess Sumaya University for Technology; State University System of
   Florida; University of West Florida
RP Sababha, BH (corresponding author), Princess Sumaya Univ Technol, Higher Coll Technol, Amman, Jordan.
EM bsababha@ieee.org; Yazan.A.Alqudah@ieee.org
RI Sababha, Belal/GRX-3582-2022; Alqudah, Yazan/C-1302-2012
OI Sababha, Belal/0000-0001-8586-2352; Alqudah, Yazan/0000-0003-0071-2596
CR [Anonymous], 1953, P IRE 1953 NAT CONV, P48
   AVIZIENIS A, 1986, P IEEE, V74, P629, DOI 10.1109/PROC.1986.13527
   AVIZIENIS A, 2001, 01145 LAAS
   Barcelos D, 2007, SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, P282
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   Burton David, 2004, TECHNICAL REPORT
   Carlson J, 2003, IEEE INT CONF ROBOT, P274
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Dick RP, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P62, DOI 10.1109/ICCAD.1998.742851
   Dunn WR, 2003, COMPUTER, V36, P40, DOI 10.1109/MC.2003.1244533
   Eisenring M, 2002, J SUPERCOMPUT, V21, P145, DOI 10.1023/A:1013627403946
   Feldmann R, 2003, LECT NOTES COMPUT SC, V2778, P478
   Harms J.W., 2010, 2010 P ANN RELIABILI, P1
   HeiSSing B., 2011, Chassis Handbook: Fundamentals, Driving Dynamics, Components, Mechatronics, Perspectives
   Hoseinnezhad R, 2006, IEEE T VEH TECHNOL, V55, P924, DOI 10.1109/TVT.2006.874576
   Hoseinnezhad R, 2005, IEEE T VEH TECHNOL, V54, P1304, DOI 10.1109/TVT.2005.851331
   HoseinNezhad R., 2004, P INT C COMP INT MOD, P991
   Hoseinnezhad Reza., 2006, J. Adv. Inf. Fusion, V1, P52
   Johansen TA, 2003, IEEE T CONTR SYST T, V11, P799, DOI 10.1109/TCST.2003.815607
   Kim KHK, 2000, SYM REL DIST SYST, P106
   Knight I., 2001, PRSE10100 TRL
   Koopman Philip, 2003, P WORKSH SOFTW ARCH
   Koren Israel, 2007, Fault-Tolerant Systems
   Martin C, 2004, 10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P353, DOI 10.1109/PRDC.2004.1276591
   Nice Karim, 2000, ANTILOCK BRAKES WORK
   Park K, 2004, INT J VEHICLE DES, V36, P38, DOI 10.1504/IJVD.2004.005319
   Pellizzoni R, 2007, IEEE T COMPUT, V56, P1666, DOI 10.1109/TC.2007.70763
   Rawashdeh O., 2005, P AIAA INF AER C AIA
   Rawashdeh O. A., 2005, P IEEE AER C, P1
   Rawashdeh Osamah, 2006, P IEEE AER C, P1516
   Sababha BH, 2012, PROC NAECON IEEE NAT, P171, DOI 10.1109/NAECON.2012.6531050
   Sababha Belal H., 2012, GSTF J COMPUT, V1, P1
   Sababha Belal H., 2011, P ASME IEEE INT C ME, P39
   Sababha Belal H., 2009, P INT C INF COMM SYS, P500
   Shelton CP, 2003, EIGHTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, PROCEEDINGS, P156
   SKLAROFF JR, 1976, IBM J RES DEV, V20, P20, DOI 10.1147/rd.201.0020
   Somani AK, 1997, COMPUTER, V30, P45, DOI 10.1109/MC.1997.585153
   STREICHERT T, 2006, SBCCI 2006, P38
   Streichert T, 2006, EURASIP J EMBED SYST, DOI 10.1155/ES/2006/42168
   Strunk Elisabeth, 2004, P 23 DIG AV SYST C I
   Sundar Mohan, 2006, 2006013194 SAE
   Torell Wendy, 2011, 78 SCHNEID EL DAT CT
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
NR 43
TC 3
Z9 3
U1 0
U2 26
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 87
DI 10.1145/3242178
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400006
DA 2024-07-18
ER

PT J
AU Wei, YH
   Leng, Q
   Chen, WJ
   Mok, AK
   Han, S
AF Wei, Yi-Hung
   Leng, Quan
   Chen, Wei-Ju
   Mok, Aloysius K.
   Han, Song
TI Schedule Adaptation for Ensuring Reliability in RT-WiFi-Based Networked
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-time systems; wireless networks; media access control
ID COMMUNICATION; TASKS
AB With the ever-growing interests in applying wireless technologies for networked embedded systems to serve as the communication fabric, many real-time wireless technologies have been recently developed to support time-critical sensing and control applications. We proposed in previous work the RT-WiFi protocol that provides real-time high-speed predictable data delivery and enables designs to meet time-critical industrial needs. However, without explicit reliability enforcement mechanisms, our previous RT-WiFi design is either subject to uncontrolled packet loss due to noise and other interferences or may suffer from inefficient communication channel usage. In this article, we explicitly consider interference from both Wi-Fi and non-Wi-Fi based interference sources and propose two sets of effective solutions for reliable data transmissions in RT-WiFi-based networked embedded systems. To improve reliability against general non-Wi-Fi based interference, based on rate adaptation and retransmission techniques, we present an optimal real-time rate adaption algorithm together with a communication link scheduler that has low network management overhead. A novel technique called overbooking is introduced to further improve the schedulability of the communication link scheduler while maintaining the required communication reliability. For Wi-Fi-based interference, we present mechanisms that utilize virtual carrier sensing to provide reliable data transmission while co-existing with regular Wi-Fi networks. We have implemented the proposed algorithms in the RT-WiFi network management frame-work and demonstrated the system performance with a series of experiments.
C1 [Wei, Yi-Hung; Leng, Quan; Chen, Wei-Ju; Mok, Aloysius K.] Univ Texas Austin, Dept Comp Sci, Austin, TX 78712 USA.
   [Han, Song] Univ Connecticut, Comp Sci & Engn Dept, Storrs, CT 06269 USA.
C3 University of Texas System; University of Texas Austin; University of
   Connecticut
RP Wei, YH (corresponding author), Univ Texas Austin, Dept Comp Sci, Austin, TX 78712 USA.
EM yhwei@cs.utexas.edu; qleng@cs.utexas.edu; albertwj@cs.utexas.edu;
   mok@cs.utexas.edu; song.han@uconn.edu
RI Chen, Wei-Ju/AAE-6048-2022; Leng, Quan/AAN-5591-2021
OI Chen, Wei-Ju/0000-0002-5424-7047; 
FU Office of Naval Research under ONR [N00014-17-2216]
FX The work reported herein is partially supported by the Office of Naval
   Research under ONR Award N00014-17-2216 and by a gift from General
   Motors Corporation.
CR [Anonymous], 2016, IEEE:802.11
   Cai Y, 1996, ALGORITHMICA, V15, P572, DOI 10.1007/BF01940882
   Chi-Yu Li, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1293, DOI 10.1109/INFOCOM.2015.7218505
   Chipara O, 2011, EUROMICRO, P67, DOI 10.1109/ECRTS.2011.15
   Costa R., 2012, Proceedings of the 2012 9th IEEE International Workshop on Factory Communication Systems (WFCS 2012), P63, DOI 10.1109/WFCS.2012.6242542
   Eisenbrand F, 2010, LECT NOTES COMPUT SC, V6198, P299, DOI 10.1007/978-3-642-14165-2_26
   Ekelin C., 2006, 18th Euromicro Conference on Real-Time Systems
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Han S., 2013, P INT C CYB PHYS SYS
   Han S, 2011, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2011.9
   Hou I.-H., 2010, P IEEE INFOCOM, P1
   Hou IH, 2009, IEEE INFOCOM SER, P486, DOI 10.1109/INFCOM.2009.5061954
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Judd G, 2008, MOBISYS'08: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P118
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Leng Q, 2014, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2014.26
   Li B., 2013, P IEEE ACM INT C CYB
   Linux wireless group, 2016, MINSTR
   Marouf M., 2011, Proceedings of the 16th Conference on Emerging Technologies Factory Automation ETFA, P1
   Nasri M, 2015, EUROMICRO, P149, DOI 10.1109/ECRTS.2015.21
   Nasri M, 2014, REAL-TIME SYST, V50, P548, DOI 10.1007/s11241-014-9203-y
   Rajkumar R, 2010, DES AUT CON, P731
   Santos Frederico., 2004, Proc. of the Int. Workshop on Architecture for Cooperative Embedded Real-Time Systems, WACERTS, P657
   Sen S., 2010, P 7 USENIX C NETWORK, P12
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Wei YH, 2013, REAL TIM SYST SYMP P, P140, DOI 10.1109/RTSS.2013.22
   Wong SHY, 2006, MOBICOM 2006, P146
   Wu Q, 2012, IEEE INT CONF ROBOT, P2177, DOI 10.1109/ICRA.2012.6224561
NR 28
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 85
DI 10.1145/3236011
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400004
OA Bronze
DA 2024-07-18
ER

PT J
AU Leech, C
   Kumar, C
   Acharyya, A
   Yang, S
   Merrett, GV
   Al-Hashimi, BM
AF Leech, Charles
   Kumar, Charan
   Acharyya, Amit
   Yang, Sheng
   Merrett, Geoff, V
   Al-Hashimi, Bashir M.
TI Runtime Performance and Power Optimization of Parallel Disparity
   Estimation on Many-Core Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Runtime management; power optimization; many-core platforms; computer
   vision
ID STEREO VISION
AB This article investigates the use of many-core systems to execute the disparity estimation algorithm, used in stereo vision applications, as these systems can provide flexibility between performance scaling and power consumption. We present a learning-based runtime management approach that achieves a required performance threshold while minimizing power consumption through dynamic control of frequency and core allocation. Experimental results are obtained from a 61-core Intel Xeon Phi platform for the aforementioned investigation. The same performance can be achieved with an average reduction in power consumption of 27.8% and increased energy efficiency by 30.04% when compared to Dynamic Voltage and Frequency Scaling control alone without runtime management.
C1 [Leech, Charles; Yang, Sheng; Merrett, Geoff, V; Al-Hashimi, Bashir M.] Univ Southampton, Elect & Comp Sci, Southampton SO17 1BJ, Hants, England.
   [Kumar, Charan; Acharyya, Amit] IIT, Elect Engn, Hyderabad, India.
C3 University of Southampton; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Hyderabad
RP Leech, C (corresponding author), Univ Southampton, Elect & Comp Sci, Southampton SO17 1BJ, Hants, England.
RI Acharyya, Amit/AAQ-7218-2020; Vala, Charan Kumar/AAR-7041-2020
OI Vala, Charan Kumar/0000-0002-1708-3805; IIT Hyderabad, EE
   Department/0000-0002-5880-4023; Acharyya, Amit/0000-0002-5636-0676
FU EPSRC [EP/L000563/1]; PRiME Programme [EP/K034448/1]; EPSRC
   [EP/K034448/1, EP/L000563/1] Funding Source: UKRI
FX This work was supported in parts by the EPSRC Grant EP/L000563/1 and the
   PRiME Programme Grant EP/K034448/1 (www.prime-project.org). Experimental
   data used in this article can be found at
   https://doi.org/10.5258/SOTON/D0221.
CR Ambrosch K, 2010, COMPUT VIS IMAGE UND, V114, P1303, DOI 10.1016/j.cviu.2010.07.008
   [Anonymous], 2010, P ESA RES NETWORK SO
   Baha N, 2012, PATTERN RECOGN, V45, P1195, DOI 10.1016/j.patcog.2011.08.005
   Banz Christian, 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P93, DOI 10.1109/ICSAMOS.2010.5642077
   Bellasi P, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2658990
   Bleyer M, 2011, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2011, DOI 10.5244/C.25.14
   Burbano A, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND COMPUTATIONAL INTELLIGENCE (CSCI), P470, DOI 10.1109/CSCI.2015.76
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Cohen J., 2013, APPL MULTIPLE REGRES
   Curtis-Maury M, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P250, DOI 10.1145/1454115.1454151
   Cyganek B., 2009, An Introduction to 3D Computer Vision Techniques and Algorithms
   Ding JT, 2011, EURASIP J IMAGE VIDE, DOI 10.1186/1687-5281-2011-20
   Draper N. R., 1998, APPL REGRESSION ANAL, V326
   Etinski M, 2012, J PARALLEL DISTR COM, V72, P579, DOI 10.1016/j.jpdc.2012.01.006
   Fu X, 2011, IEEE INT CONF EMBED, P73, DOI 10.1109/RTCSA.2011.65
   Gadioli D, 2014, IEEE INT SYMP PARAL, P127, DOI 10.1109/ISPA.2014.25
   Gehrig StefanK., 2009, REAL TIME LOW POWER, P134, DOI DOI 10.1007/978-3-642-04667-4_14
   He KM, 2013, IEEE T PATTERN ANAL, V35, P1397, DOI 10.1109/TPAMI.2012.213
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Hosni A, 2011, IEEE INT CON MULTI, DOI 10.1109/ICME.2011.6012131
   Hwang YS, 2013, IEEE T IND INFORM, V9, P1601, DOI 10.1109/TII.2012.2232299
   Intel, 2015, INT XEON PHI PROD FA
   Jin MX, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567659
   Jin MX, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P21
   Karakaya S, 2014, PROCEEDINGS OF THE 2014 16TH INTERNATIONAL CONFERENCE ON MECHATRONICS (MECHATRONIKA 2014), P683, DOI 10.1109/MECHATRONIKA.2014.7018343
   Lewis Bil., 1998, MULTITHREADED PROGRA
   Mei X, 2011, PROC CVPR IEEE, P1257
   Mendes C. C. T., 2013, ACM SAC P, P235, DOI [10.1145/2480362.2480413, DOI 10.1145/2480362.2480413]
   Nalpantidis L, 2008, INT J OPTOMECHATRONI, V2, P435, DOI 10.1080/15599610802438680
   Oleynikova H, 2015, IEEE INT CONF ROBOT, P50, DOI 10.1109/ICRA.2015.7138979
   Paone E, 2014, IEEE INT CONF ASAP, P161, DOI 10.1109/ASAP.2014.6868651
   Park MG, 2015, ELECTRON LETT, V51, P238, DOI 10.1049/el.2014.3770
   Perri S, 2013, COMPUT VIS IMAGE UND, V117, P29, DOI 10.1016/j.cviu.2012.10.003
   Porterfield Allan K., 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P884, DOI 10.1109/IPDPSW.2013.15
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Shafik R.A., 2015, Proceedings of the 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures, P19, DOI DOI 10.1145/2701310.2701311
   Shan Y, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584659
   Solak S, 2015, 2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), P685, DOI 10.1109/ELECO.2015.7394442
   Son H., 2012, RECTIFICATION HARDWA, P147, DOI [10.1007/978-3-642-27192-2_19, DOI 10.1007/978-3-642-27192-2_19]
   Stowers J., 2011, Proceedings of the 2011 IEEE International Conference on Mechatronics (ICM), P358, DOI 10.1109/ICMECH.2011.5971311
   Tahara T, 2015, 2015 INTERNATIONAL CONFERENCE ON 3D VISION, P153, DOI 10.1109/3DV.2015.25
   Ttofis C, 2016, IEEE T COMPUT, V65, P2678, DOI 10.1109/TC.2015.2506567
   Usachokcharoen P, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING APPLICATIONS (ICSIPA), P186, DOI 10.1109/ICSIPA.2015.7412187
   Wang WQ, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P358, DOI 10.1109/FPT.2013.6718387
   Yang S, 2015, INT WORKS POW TIM, P103, DOI 10.1109/PATMOS.2015.7347594
   Yoon KJ, 2006, IEEE T PATTERN ANAL, V28, P650, DOI 10.1109/TPAMI.2006.70
   Zhang K, 2009, IEEE T CIRC SYST VID, V19, P1073, DOI 10.1109/TCSVT.2009.2020478
   Zhang L, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P55
NR 48
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 41
DI 10.1145/3133560
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500013
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Narayan, A
   Cutulenco, G
   Joshi, Y
   Fischmeister, S
AF Narayan, Apurva
   Cutulenco, Greta
   Joshi, Yogi
   Fischmeister, Sebastian
TI Mining Timed Regular Specifications from System Traces
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Timed regular expressions; timed automata; specification mining;
   real-time systems
AB Temporal properties define the order of occurrence and timing constraints on event occurrence. Such specifications are important for safety-critical real-time systems. We propose a framework for automatically mining temporal properties that are in the form of timed regular expressions (TREs) from system traces. Using an abstract structure of the property, the framework constructs a finite state machine to serve as an acceptor. We analytically derive speedup for the fragment and confirm the speedup using empirical validation with synthetic traces. The framework is evaluated on industrial-strength safety-critical real-time applications using traces with more than 1 million entries.
C1 [Narayan, Apurva; Cutulenco, Greta; Joshi, Yogi; Fischmeister, Sebastian] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Narayan, A (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
EM a22naray@uwaterloo.ca; gcutulen@uwaterloo.ca; y2joshi@uwaterloo.ca;
   sfischme@uwaterloo.ca
OI Narayan, Apurva/0000-0001-7203-8698
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R, 2005, ACM SIGPLAN NOTICES, V40, P98, DOI 10.1145/1047659.1040314
   Ammons G, 2002, ACM SIGPLAN NOTICES, V37, P4, DOI 10.1145/565816.503275
   [Anonymous], 2010, Proceedings of the 32nd ACM/IEEE International Conference on Software Engineering- Volume 1, ICSE '10
   [Anonymous], 2016, P 5 INT WORKSHOP SOF
   Asarin E, 2002, J ACM, V49, P172, DOI 10.1145/506147.506151
   Bonato M, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P187
   Boshernitsan M., 2006, ISSTA, P169
   Christodorescu Mihai, 2008, 1st India Software Engineering Conference. ISEC 2008, P5
   Dallmeier V., 2010, P 19 INT S SOFTWARE, P85, DOI [DOI 10.1145/1831708.1831719, 10.1145/1831708.1831719]
   Dallmeier V, 2012, IEEE T SOFTWARE ENG, V38, P243, DOI 10.1109/TSE.2011.105
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Dwyer M. B., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P411, DOI 10.1109/ICSE.1999.841031
   Engler D., 2001, Operating Systems Review, V35, P57, DOI 10.1145/502059.502041
   Ernst M.D., 2003, WODA 2003 ICSE WORKS, P24
   Ernst MD, 2001, IEEE T SOFTWARE ENG, V27, P99, DOI 10.1109/32.908957
   Ernst MD, 2007, SCI COMPUT PROGRAM, V69, P35, DOI 10.1016/j.scico.2007.01.015
   Farzan Azadeh, 2015, Language and Automata Theory and Applications. 9th International Conference, LATA 2015. Proceedings: LNCS 8977, P25, DOI 10.1007/978-3-319-15579-1_2
   GOLD EM, 1978, INFORM CONTROL, V37, P302, DOI 10.1016/S0019-9958(78)90562-4
   Hangal S, 2005, DES AUT CON, P775, DOI 10.1109/DAC.2005.193920
   Hangal S, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P291, DOI 10.1109/ICSE.2002.1007976
   Hastings Reed., 1992, WINTER USENIX C, P125
   Hopcroft J. E., 2006, INTRO AUTOMATA THEOR
   Krten R., 1999, Getting started with QNX Neutrino 2: a guide for realtime programmers
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lemieux C, 2015, IEEE INT CONF AUTOM, P81, DOI 10.1109/ASE.2015.71
   Li WC, 2010, DES AUT CON, P755
   Lorenzoli D, 2008, ICSE'08 PROCEEDINGS OF THE THIRTIETH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P501, DOI 10.1145/1368088.1368157
   Perkins J. H., 2004, Software Engineering Notes, V29, P23, DOI 10.1145/1041685.1029901
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Vasudevan P, 2006, FOURTH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH, MANAGEMENT AND APPLICATIONS, PROCEEDINGS, P289, DOI 10.1109/SERA.2006.25
   Yang Jinlin., 2004, P 5 ACM SIGPLAN SIGS, P23, DOI DOI 10.1145/996821.996832
   Yang JL, 2004, 15TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING, PROCEEDINGS, P340
NR 34
TC 19
Z9 20
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 46
DI 10.1145/3147660
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500018
DA 2024-07-18
ER

PT J
AU Guo, J
   Min, CH
   Cai, T
   Chen, YR
AF Guo, Jie
   Min, Chuhan
   Cai, Tao
   Chen, Yiran
TI Improving Write Performance and Extending Endurance of Object-Based NAND
   Flash Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NAND flash memories; write amplification; performance
ID STORAGE; PROTECTION; COST
AB Write amplification is a major cause of performance and endurance degradations in NAND flash-based storage systems. In an object-based NAND flash device (ONFD), two causes of write amplification are onode partial update and cascading update. Here, onode is a type of small-sized object metadata, and multiple onodes are stored in one NAND flash page. Updating one onode invokes partial page update (i.e., onode partial update), incurring unnecessary migration of the un-updated data. Cascading update denotes updating object metadata in a cascading manner due to object data update or migration. Although there are only several bytes that need to be updated in the object metadata, one or more pages have to be re-written accordingly. In this work, we propose a system design to alleviate the write amplification issue in the object-based NAND flash device. The proposed design includes (1) a multi-level garbage collection technique to minimize unnecessary data migration incurred by onode partial update and (2) a B+ table tree, Semantics-Aware Flexible (SAF) data layout, and selective cache design to reduce the write operations associated with cascading update. To guarantee system consistency, we also propose a power failure handling technique. Experiment results show that our proposed design can achieve up to 20% write reduction compared to the best states of the art.
C1 [Guo, Jie; Min, Chuhan] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Cai, Tao] Jiangsu Univ, Dept Comp Sci & Engn, Zhenjiang Shi 212013, Jiangsu, Peoples R China.
   [Chen, Yiran] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Jiangsu University; Duke University
RP Guo, J (corresponding author), Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
EM jig26@pitt.edu; chm114@pitt.edu; caitao@ujs.edu.cn; yiran.chen@duke.edu
FU NSF [CNS-1253424, CNS-1615475]; AFRL [FA8750-15-1-0176]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1744111] Funding Source: National Science Foundation
FX This work was supported by NSF CNS-1253424, CNS-1615475, and AFRL
   FA8750-15-1-0176.
CR Aleph One Ltd, 2012, YAFFS FLASH FIL SYST
   [Anonymous], 2009, P USENIX ANN TECHN C
   [Anonymous], P 52 ANN DES AUT C D
   [Anonymous], 2008, P 8 ACM INT C EMB SO
   Carnegie Mellon University, 1994, COD PROJ TRAC DFSTRA
   Chidambaram V., 2012, Proceedings of the 10th USENIX conference on File and Storage Technologies, FAST 2012, San Jose, CA, USA, February 14-17, 2012, P9
   GNU, 2011, HAMM OP SOURC OR LOA
   Grupp L.M., 2012, P 10 USENIX C FILE S, P2
   Guo J, 2017, IEEE T VLSI SYST, V25, P1433, DOI 10.1109/TVLSI.2016.2642055
   Guo J, 2013, DES AUT TEST EUROPE, P859
   Guo J, 2013, DES AUT TEST EUROPE, P380
   Guo Jie., 2016, Proceedings of the 5th Non-Volatile Memory Systems and Applications Symposium, P1
   Gupta Aayush, 2008, P 14 INT C ARCH SUPP, V44
   Harrosh B., 2009, The linux exofs object-based pnfs metadata server
   Harter T, 2012, ACM T COMPUT SYST, V30, DOI 10.1145/2324876.2324878
   Hu X.-Y., 2009, System and Storage Conference (SYSTOR), DOI DOI 10.1145/1534530.1534544
   Jen-Wei Hsieh, 2006, ACM Transaction on Storage, V2, P22, DOI 10.1145/1138041.1138043
   Jian Guo, 2017, Microsystem Technologies, V23, P1999, DOI 10.1007/s00542-016-2961-9
   Jung Yoon, 2012, P FLASH MEM SUMM
   Kang Dongwon., 2007, EMSOFT, P144
   Kang Y., 2011, Mass Storage Systems and Technologies (MSST), 2011 IEEE 27th Symposium on, P1
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Lee YI, 2013, CYBER SECURITY CULTURE: COUNTERACTING CYBER THREATS THROUGH ORGANIZATIONAL LEARNING AND TRAINING, P1
   Linux, 2016, STRAC TRAC SYST CALL
   Lu Y., 2013, File and Storage Technologies(FAST), P257
   Min CH, 2017, ASIA S PACIF DES AUT, P764, DOI 10.1109/ASPDAC.2017.7858416
   Nagle D, 2008, IBM J RES DEV, V52, P401, DOI 10.1147/rd.524.0401
   Ohio Supercomputing Center, 2013, OSC SOFTW OSD IMPL
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Sai Tung On, 2009, 2009 Tenth International Conference on Mobile Data Management: Systems, Services and Middleware (MDM 2009), P323, DOI 10.1109/MDM.2009.48
   Sun C, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P64, DOI 10.1109/IMW.2013.6582099
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   van Riel R, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P165
   Wang DH, 2014, INT CONF COMPUT NETW, P259, DOI 10.1109/ICCNC.2014.6785342
   Wei Wang, 2014, P C DES AUT TEST EUR, P157
   Zhao K., 2013, P 11 USENIX C FILE S, P243
NR 37
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 18
DI 10.1145/3105924
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100018
OA Bronze
DA 2024-07-18
ER

PT J
AU Nodeh, MTT
   Bazzaz, M
   Ejlali, A
AF Nodeh, Mohammad Taghi Teimoori
   Bazzaz, Mostafa
   Ejlali, Alireza
TI Exploiting Approximate MLC-PCM in Low-Power Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Non-volatile memory; phase change memory; approximate computing;
   low-power design; embedded systems; memory management
ID PHASE-CHANGE MEMORY; RESISTANCE
AB Multi-level cell phase change memory (MLC-PCM), because of its very low leakage power and high density, is promising for embedded systems. Furthermore, for applications with inherent low sensitivity to errors, approximate write operations can be exploited in MLC-PCM to improve endurance and performance. However, data that reside in the approximate MLC-PCM for a rather long time without refreshing are prone to soft errors due to resistance drift phenomenon, while even for an application with inherent low sensitivity to errors, a high soft error rate can degrade its Quality of Result (QoR). The architecture-level approaches to decrease the drift effect incur considerable power overhead (about 100%), which is a prominent issue in embedded systems, and are dependent on the number of logic levels stored in the PCM cell (e.g., most of them are designed for 4LC-PCM). This article, taking a different approach, proposes a drift-aware frequency and voltage management to alleviate the drift-based soft-error rate. To this end, first we characterize the application data based on the degree of being exposed to the drift to identify the drift-prone application data. Then we assign the execution frequency and voltage to different regions of the application considering the drift. This frequency assignment speeds up the application regions wherein the drift-prone data are accessed to shorten the lifetime of the drift-prone data, thereby decreasing the soft error rate. An integer linear programming model implements our proposed Dynamic Voltage Frequency Scaling (DVFS). Also, the proposed approach is independent of the number of levels of PCM cells and can be applied to any MLC-PCM system. To evaluate the approach, the approximate MLC-PCM is simulated using empirical models and is integrated into a full-system simulator as data memory. The experimental results show that, by exploiting the approach, QoR is in the acceptable range, while its power overhead is about 84% (on average) less than that of the architecture-level approach.
C1 [Nodeh, Mohammad Taghi Teimoori; Bazzaz, Mostafa; Ejlali, Alireza] Sharif Univ Technol, Comp Engn Dept, Tehran, Iran.
C3 Sharif University of Technology
RP Nodeh, MTT (corresponding author), Sharif Univ Technol, Comp Engn Dept, Tehran, Iran.
EM teimoori@sharif.edu; bazzaz@sharif.edu; ejlali@sharif.edu
RI Ejlali, Alireza/ABB-5265-2020
OI Ejlali, Alireza/0000-0002-5661-3629
CR [Anonymous], 2010, PROC 2010 USENIX C
   [Anonymous], P 2014 INT C HARDW S
   ATMEL, 2012, 32 BIT AVR MICR
   Avcibas I, 2002, J ELECTRON IMAGING, V11, P206, DOI 10.1117/1.1455011
   Awasthi M., 2012, P 18 IEEE INT S HIGH
   Boniardi M., 2009, PROCEEDIGNS OF THE I
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Burr GW, 2010, J VAC SCI TECHNOL B, V28, P223, DOI 10.1116/1.3301579
   Carbin Michael, 2010, P 19 INT S SOFTW TES
   Chang DW, 2014, IEEE T COMPUT AID D, V33, P1806, DOI 10.1109/TCAD.2014.2363385
   Chippa V.K., 2013, P 50 ANN DES AUT C, P113
   Dong Xiangyu, 2009, P INT C COMP AID DES
   Guthaus M. R., 2001, P IEEE INT WORKSH WO
   IBM, 2007, ILOH CPLEX
   Ielmini D, 2007, IEEE T ELECTRON DEV, V54, P308, DOI 10.1109/TED.2006.888752
   Ielmini D, 2009, IEEE T ELECTRON DEV, V56, P1070, DOI 10.1109/TED.2009.2016397
   Jalili Majid, 2014, P 2014 IEEE 25 INT C
   Jejurikar Ravindra, 2004, P 41 ANN DES AUT C
   Jeong Chang-Wook, 2010, U.S. Patent, Patent No. [7,701,749, 7701749]
   Jing Li, 2012, P IEEE INT REL PHYS
   Kang S, 2007, IEEE J SOLID-ST CIRC, V42, P210, DOI 10.1109/JSSC.2006.888349
   Khaire PushpajitA., 2012, International Journal of Image Processing (IJIP), V6, P403
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Lee Chunho, 1997, P 30 ANN ACM IEEE IN
   Lei Jiang, 2012, P 18 IEEE INT S HIGH
   Li Qingan, 2013, ACM SIGPLAN NOTICES
   Lin Jun-Tin, 2009, P IEEE INT C IC DES
   Lin Jun-Tin, 2009, P IEEE INT C EL DEV
   Qiu Keni, 2014, P 51 ACM EDAC IEEE D
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Rodríguez G, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2669556
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   Shoushtari M, 2015, IEEE EMBED SYST LETT, V7, P19, DOI 10.1109/LES.2015.2393860
   Song Liu, 2009, TECHNICAL REPORT
   Wang Weixun, 2010, P 23 INT C VLSI DES
   Xu W, 2011, IEEE T VLSI SYST, V19, P1357, DOI 10.1109/TVLSI.2010.2052640
   Xu Wei, 2010, P 11 INT S QUAL EL D
   Yeo Sungkap, 2012, P WORKSH DUPL DEC DE
   Zhang Wangyuan, 2011, P IEEE IFIP INT C DE
   Zhang Yuanrui, 2009, P 7 IEEE S APPL SPEC
NR 40
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 26
DI 10.1145/3105926
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100026
DA 2024-07-18
ER

PT J
AU Tan, C
   Kulkarni, A
   Venkataramani, V
   Karunaratne, M
   Mitra, T
   Peh, LS
AF Tan, Cheng
   Kulkarni, Aditi
   Venkataramani, Vanchinathan
   Karunaratne, Manupa
   Mitra, Tulika
   Peh, Li-Shiuan
TI LOCUS: Low-Power Customizable Many-Core Architecture for Wearables
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Customization; power efficiency; network on chip; wearables
ID NOC
AB Application requirements, such as real-time response, are pushing wearable devices to leverage more powerful processors inside the SoC (system on chip). However, existing wearable devices are not well suited for such challenging applications due to poor performance, and the conventional powerful many-core architectures are not appropriate either due to the stringent power budget in this domain. We propose LOCUS-a low-power, customizable, many-core processor for next-generation wearable devices. LOCUS combines customizable processor cores with a customizable network on a message-passing architecture to deliver very competitive performance/watt-an average 3.1 x compared to quad-core ARM processors used in state-of-the-art wearable devices. A combination of full system simulation with representative applications from the wearable domain and RTL synthesis of the architecture show that 16-core LOCUS achieves an average 1.52 x performance/watt improvement over a conventional 16-core shared memory many-core architecture. A dynamic power management mechanism is proposed to further decrease the power consumption in both computation and communication, which improves the performance/watt of LOCUS by 1.17 x.
C1 [Tan, Cheng; Kulkarni, Aditi; Venkataramani, Vanchinathan; Karunaratne, Manupa; Mitra, Tulika; Peh, Li-Shiuan] Natl Univ Singapore, Sch Comp, Dept Comp Sci, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
C3 National University of Singapore
RP Tan, C (corresponding author), Natl Univ Singapore, Sch Comp, Dept Comp Sci, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
EM tancheng@comp.nus.edu.sg; aditi@comp.nus.edu.sg;
   vvanchi@comp.nus.edu.sg; manupa@comp.nus.edu.sg; tulika@comp.nus.edu.sg;
   peh@nus.edu.sg
RI Mitra, Tulika/HCI-5887-2022
FU Singapore Ministry of Education Academic Research Fund Tier 2
   [MOE2014-T2-2-129]
FX This work was partially supported by Singapore Ministry of Education
   Academic Research Fund Tier 2 MOE2014-T2-2-129.
CR Agarwal K, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P633
   Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 2014, SMARTWATCH 3 SWR50
   [Anonymous], 2012, INT X
   [Anonymous], 2012, QUALCOMM SNAPDRAGON
   [Anonymous], 2009, Synthesis Lectures on Computer Architecture, DOI DOI 10.2200/S00209ED1V01Y200907CAC008
   [Anonymous], 2014, GARTN SAYS 4 9 BILL
   [Anonymous], 2015, LG WATCH URBANE SILV
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   CENSIER LM, 1978, IEEE T COMPUT, V27, P1112
   Chen CHO, 2013, DES AUT TEST EUROPE, P338
   Chen L, 2013, ICCAD-IEEE ACM INT, P524, DOI 10.1109/ICCAD.2013.6691166
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Chernenko Sergey, 2015, ECG PROCESSING R PEA
   Clark N, 2004, INT SYMP MICROARCH, P30
   Clark N, 2005, CONF PROC INT SYMP C, P272, DOI 10.1109/ISCA.2005.9
   Conti Francesco, 2015, J SIGNAL PROCESSING, V84, P3
   Corradini A, 2001, IEEE ICCV WORKSHOP ON RECOGNITION, ANALYSIS AND TRACKING OF FACES AND GESTURES IN REAL-TIME SYSTEMS, PROCEEDINGS, P82, DOI 10.1109/RATFG.2001.938914
   Cvetanovic Z., 1990, Proceedings of the Twenty-Third Annual Hawaii International Conference on System Sciences, P82, DOI 10.1109/HICSS.1990.205103
   DOGAN AY, 2012, P C DES AUT TEST EUR, P988
   Duarte D, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P31, DOI 10.1109/ASPDAC.2002.994881
   Duller A, 2003, CONCUR SYST ENGN SER, V61, P125
   Eassa Ashraf, 2015, MUCH DOES QUALCOMM I
   Efrat A, 2007, J MATH IMAGING VIS, V27, P203, DOI 10.1007/s10851-006-0647-0
   Gschwind M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.41
   Gwennap Linley., 2011, MICROPROCESSOR REPOR, V6, P11
   HERE, 2014, HERE GEAR APPS INB S
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Huang LB, 2012, IEEE INT CONF ASAP, P141, DOI 10.1109/ASAP.2012.33
   Krishna T, 2013, INT S HIGH PERF COMP, P378, DOI 10.1109/HPCA.2013.6522334
   Li B, 2014, PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P1449, DOI 10.1109/IPDPSW.2014.162
   Liu CD, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE AND INTERNET TECHNOLOGY (CII 2016), P111
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Moto 360, 2015, MOTO 360 2 GENERATIO
   Muller M., 2007, INFORM RETRIEVAL MUS, P69, DOI DOI 10.1007/978-3-540-74048-34
   Offline Navigation, 2016, ROUT OFFL ROUT
   Ohara M, 2006, IBM SYST J, V45, P85, DOI 10.1147/sj.451.0085
   Psota J, 2008, LECT NOTES COMPUT SC, V4917, P22, DOI 10.1007/978-3-540-77560-7_3
   Rong P., 2006, P ASP DAC JAN, P6
   SAKOE H, 1978, IEEE T ACOUST SPEECH, V26, P43, DOI 10.1109/TASSP.1978.1163055
   Sankaran K., 2014, P 12 ACM C EMBEDDED, P191, DOI DOI 10.1145/2668332.2668343DOI.ORG/10.1145/2668332.2668343
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   TAPPERT CC, 1990, IEEE T PATTERN ANAL, V12, P787, DOI 10.1109/34.57669
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Tota SV, 2010, DES AUT TEST EUROPE, P45
   Yu P, 2004, DES AUT CON, P723
   Yu P., 2004, Proc. ICCS, P69
   Zebchuk Jason, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P423, DOI 10.1145/1669112.1669166
NR 49
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 16
DI 10.1145/3122786
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100016
DA 2024-07-18
ER

PT J
AU Piccolboni, L
   Mantovani, P
   Di Guglielmo, G
   Carloni, LP
AF Piccolboni, Luca
   Mantovani, Paolo
   Di Guglielmo, Giuseppe
   Carloni, Luca P.
TI COSMOS: Coordination of High-Level Synthesis and Memory Optimization for
   Hardware Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design-space exploration; system-level design; high-level synthesis;
   hardware accelerators; specialized hardware
AB Hardware accelerators are key to the efficiency and performance of system-on-chip (SoC) architectures. With high-level synthesis (HLS), designers can easily obtain several performance-cost trade-off implementations for each component of a complex hardware accelerator. However, navigating this design space in search of the Pareto-optimal implementations at the system level is a hard optimization task. We present COSMOS, an automatic methodology for the design-space exploration (DSE) of complex accelerators, that coordinates both HLS and memory optimization tools in a compositional way. First, thanks to the co-design of datapath and memory, COSMOS produces a large set of Pareto-optimal implementations for each component of the accelerator. Then, COSMOS leverages compositional design techniques to quickly converge to the desired trade-off point between cost and performance at the system level. When applied to the system-level design (SLD) of an accelerator for wide-area motion imagery (WAMI), COSMOS explores the design space as completely as an exhaustive search, but it reduces the number of invocations to the HLS tool by up to 14.6x.
C1 [Piccolboni, Luca; Mantovani, Paolo; Di Guglielmo, Giuseppe; Carloni, Luca P.] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 Columbia University
RP Piccolboni, L (corresponding author), Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
EM piccolboni@cs.columbia.edu; paolo@cs.columbia.edu;
   giuseppe@cs.columbia.edu; luca@cs.columbia.edu
RI Piccolboni, Luca/W-1003-2019
OI Carloni, Luca/0000-0001-5600-8931; Piccolboni, Luca/0000-0003-0094-4960
FU DARPA PERFECT [R0011-13-C-0003]; National Science Foundation [1527821];
   C-FAR [2013-MA-2384]; MARCO; DARPA; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1527821] Funding Source: National Science Foundation
FX The authors would like to thank the anonymous reviewers for their
   valuable comments and helpful suggestions that help us improve the paper
   considerably. This work was supported in part by DARPA PERFECT (C#:
   R0011-13-C-0003), the National Science Foundation (A#: 1527821), and
   C-FAR (C#: 2013-MA-2384), one of the six centers of STARnet, a
   Semiconductor Research Corporation program sponsored by MARCO and DARPA.
CR Amdahl M., 1967, P ACM SPRING JOINT C
   [Anonymous], IEEE T NEURAL NETWOR
   [Anonymous], 2015, P ACM SIGDA INT S FI
   [Anonymous], 2017, IEEE J SOLID STATE C
   Baradaran N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391969
   Barker Kevin, 2013, PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual
   Borkar S., 2011, The future of microprocessors
   Boyd S., 2004, CONVEX OPTIMIZATION
   Campos J., 1992, IEEE T CIRCUITS SYST
   Carloni L. P., 2016, P ACM IEEE DES AUT C
   Carloni L. P., 2015, P IEEE 2015
   Carrion Schafer B., 2012, IET computers digital techniques
   Chen Y., 2014, P ANN ACM IEEE INT S
   Cong J., 2012, P ACM IEEE DES AUT C
   Cong J., 2011, P ACM IEEE INT C COM
   Cong J., 2014, P ACM IEEE DES AUT C
   Cong J., 2016, IEEE T COMPUTER AIDE
   Cong J., 2017, P ANN DS AUT C DAC
   Cota E. G., 2015, P ACM IEEE DES AUT C
   Ferrandi F., 2008, P IEEE COMP SOC ANN
   Gerstlauer A., 2009, IEEE T COMPUTER AIDE
   Ghenassia F., 2006, T LEVEL MODELING SYS
   Ham T. J., 2016, P ANN IEEE ACM INT S
   Haubelt C., 2003, P ACM IEEE AS S PAC
   Horowitz M., 2014, P IEEE INT SOL STAT
   Kurra S., 2007, P ACM IEEE C DES AUT
   Li B., 2011, P ACM IEEE AS S PAC
   Liu H. Y., 2013, P ACM IEEE DES AUT C
   Liu H. Y., 2011, P ACM IEEE DES AUT C
   Liu H. Y., 2012, P AMC IEEE C DES AUT
   Liu X., 2016, P ACM SIGDA INT S FI
   Lyons M. J., 2012, ACM T ARCHITECTURE C
   Mahapatra A, 2014, PROCEEDINGS OF THE 2014 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN)
   Meeus W., 2012, DESIGN AUTOMATION EM
   Mishra V. K., 2014, P IEEE INT S EL SYST
   Murata T., 1989, P IEEE
   Piccolboni L., 2017, P IEEE HIGH PERF EXT
   Pilato C., 2014, P ACM IEEE INT C HAR
   Pilato C., 2017, IEEE T COMPUTER AIDE
   Porter R., 2010, IEEE SIGNAL PROCESSI
   Qamar A., 2017, IEEE ACCESS
   Ramamoorthy C. V., 1980, IEEE T SOFTWARE ENG
   Reagen B., 2016, P ACM IEEE ANN INT S
   Sangiovanni-Vincentelli A., 2007, P IEEE
   Schafer B. C., 2016, IEEE T COMPUTER AIDE
   Schafer B. Carrion, 2009, P IEEE INT S VLSI DE
   Seznec A., 2015, P ANN WORKSH DUPL DE
   Shao Y. S., 2014, P ACM IEEE ANN INT S
NR 48
TC 24
Z9 25
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 150
DI 10.1145/3126566
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800033
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Riazi, MS
   Samragh, M
   Koushanfar, F
AF Riazi, M. Sadegh
   Samragh, Mohammad
   Koushanfar, Farinaz
TI CAMsure: Secure Content-Addressable Memory for Approximate Search
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Privacy-Preserving Computing; Approximate Search; Content-Addressable
   Memory; In-Memory Computation; Near-Neighbor Search
AB We introduce CAMsure, the first realization of secure Content Addressable Memory (CAM) in the context of approximate search using near-neighbor algorithms. CAMsure provides a lightweight solution for practical secure (approximate) search with a minimal drop in the accuracy of the search results. CAM has traditionally been used as a hardware search engine that explores the entire memory in a single clock cycle. However, there has been little attention to the security of the data stored in CAM. Our approach stores distance-preserving hash embeddings within CAM to ensure data privacy. The hashing method provides data confidentiality while preserving similarity in the sense that a high resemblance in the data domain is translated to a small Hamming distance in the hash domain. Consequently, the objective of near-neighbor search is converted to approximate lookup table search which is compatible with the realizations of emerging content addressable memories. Our methodology delivers on average two orders of magnitude faster response time compared to RAM-based solutions that preserve the privacy of data owners.
C1 [Riazi, M. Sadegh; Samragh, Mohammad; Koushanfar, Farinaz] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Riazi, M. Sadegh; Samragh, Mohammad; Koushanfar, Farinaz] 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Riazi, MS (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.; Riazi, MS (corresponding author), 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM mriazi@ucsd.edu; msamragh@ucsd.edu; fkoushanfar@ucsd.edu
OI Riazi, M Sadegh/0000-0002-6316-4649; Koushanfar,
   Farinaz/0000-0003-0798-3794
FU ONR [N00014-11-1-0885]; MURI [FA9550-14-1-0351]; Division Of Computer
   and Network Systems; Direct For Computer & Info Scie & Enginr [1619261]
   Funding Source: National Science Foundation
FX This work is supported in parts by ONR (N00014-11-1-0885) and MURI
   (FA9550-14-1-0351) grants.
CR [Anonymous], 2009, P ACM SIGMOD INT C M
   [Anonymous], HPL200820
   [Anonymous], P ACM S THEOR COMP
   [Anonymous], 1998, STOC
   Arsovski Igor, 2003, IEEE J SOLID STATE C
   Barni Mauro, 2010, P ACM WORKSH MULT SE
   Bin Yao, 2013, IEEE INT C DAT ENG I
   Boldyreva A., 2009, ANN INT C THEOR APPL
   Boufounos Petros, 2011, IEEE INT WORKSH INF
   Candes E., 2008, IEEE SIGNAL PROCESSI
   Cover T. M., 2012, ELEMENTS INFORM THEO
   Dwork C ., 2008, INT C THEOR APPL MOD
   Erkin Zekeriya, 2011, IEEE INT C AC SPEECH
   Fisman Raymond, 2006, Q J EC
   Goel Ashish, 2010, ACM SIGMETRICS PERFO
   Imani M., 2016, INT S LOW POW EL DES
   Imani Mohsen, 2016, IEEE T EM TOP COMP 2
   Kasai G., 2003, P IEEE CUST INT CIRC
   Keogh E, 2011, ENCY MACHINE LEARNIN
   Leskovec J, 2014, MINING OF MASSIVE DATASETS, 2ND EDITION, P1
   Li JW, 2014, EURASIP J ADV SIG PR, DOI 10.1186/1687-6180-2014-48
   Matsunaga S, 2009, APPL PHYS EXPRESS, V2, DOI 10.1143/APEX.2.023004
   Matsunaga Shoun, 2011, S VLSI CIRC VLSIC
   McAuley Anthony J., 1993, ANN JOINT C IEEE COM
   Naveed Muhammad, 2015, ACM SIGSAC C COMP SE
   Pappas V., 2014, IEEE S SEC PRIV S P
   Peng Midas, 2001, INT IC TAIPEI C P
   Qi Yinian, 2008, IEEE INT C DISTR COM
   Rahimi Abbas, 2015, P DES AUT TEST EUR C
   Razlighi Mohammad Samragh, 2017, DES AUT TEST EUR C E
   Riazi M.S, 2016, IEEE INT S HARDW OR
   Riazi M. Sadegh, 2016, ARXIV161201835
   Sadegh Riazi M., 2017, P 54 ANN DES AUT C A
   Sadeghi  A.-R., 2009, INT C INF SEC CRYPT
   Songhori Ebrahim M., 2015, P DES AUT C DAC
NR 35
TC 14
Z9 16
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 136
DI 10.1145/3126547
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800019
DA 2024-07-18
ER

PT J
AU Tan, B
   Biglari-Abhari, M
   Salcic, Z
AF Tan, Benjamin
   Biglari-Abhari, Morteza
   Salcic, Zoran
TI An Automated Security-Aware Approach for Design of Embedded Systems on
   MPSoC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automated; security-aware; MPSoC; architecture exploration
AB MPSoC-based embedded systems design is becoming increasingly complex. Not only do we need to satisfy multiple design objectives, we increasingly need to address potential security risks. In this work, we propose a security-aware systematic design approach which explores the design space, given a system-level application description, by generating potential architecture configurations of execution platform nodes that are interconnected using a NoC. We then perform automated security analysis to check the generated configurations against designer-specified security constraints. Following the analysis, we use an automated architecture configuration refinement process to generate a list of security additions that are inserted into the initial configuration so that the security constraints are satisfied. By performing this refinement on several candidate configuration options, we can explore the trade-off between resource cost and security. In this paper, we illustrate the proposed approach using a Smart Home Control System application.
C1 [Tan, Benjamin; Biglari-Abhari, Morteza; Salcic, Zoran] Univ Auckland, Dept Elect & Comp Engn, Newmarket Campus,Private Bag 92019, Auckland 1142, New Zealand.
C3 University of Auckland
RP Tan, B (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Newmarket Campus,Private Bag 92019, Auckland 1142, New Zealand.
EM ptan262@aucklanduni.ac.nz; m.abhari@auckland.ac.nz;
   z.salcic@auckland.ac.nz
RI Tan, Benjamin/Q-8521-2019
OI Tan, Benjamin/0000-0002-7642-3638
CR ARM Limited, 2009, PRD29GENC009492CUNRE
   Bathen L. A. D., 2010, P 5 WORKSH EMB SYST
   Brasser F, 2015, DES AUT CON, DOI 10.1145/2744769.2744922
   Fiorin L, 2008, IEEE T COMPUT, V57, P1216, DOI 10.1109/TC.2008.69
   Grammatikakis MD, 2015, IEEE T COMPUT AID D, V34, P1344, DOI 10.1109/TCAD.2015.2448684
   Hu Y, 2015, 2015 NINTH INTERNATIONAL WORKSHOP ON INTERCONNECTION NETWORK ARCHITECTURES: ON-CHIP, MULTI-CHIP (INA-OCMC), P9, DOI 10.1109/INA-OCMC.2015.9
   Kang E, 2016, 2016 IEEE CYBERSECURITY DEVELOPMENT (IEEE SECDEV 2016), P30, DOI [10.1109/SecDev.2016.22, 10.1109/SecDev.2016.017]
   Lie D, 2000, ACM SIGPLAN NOTICES, V35, P168, DOI 10.1145/384264.379237
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Marcon C., 2016, INT CIRC SYST DES SB, P1
   Patel K, 2011, IEEE T VLSI SYST, V19, P1641, DOI 10.1109/TVLSI.2010.2053856
   Paulitsch M, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P453, DOI 10.1109/DSD.2015.100
   Salcic Z., 2016, IEEE 10 INT S EMB MU
   Stewin Patrick, 2013, Detection of Intrusions and Malware, and Vulnerability Assessment. 9th International Conference, DIMVA 2012. Revised Selected Papers, P21, DOI 10.1007/978-3-642-37300-8_2
   Stierand I, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P371, DOI 10.1109/ISSREW.2014.29
   Szekeres L, 2014, IEEE SECUR PRIV, V12, P45, DOI 10.1109/MSP.2014.44
   Tan B, 2016, CONF DESIGN ARCHIT, P74, DOI 10.1109/DASIP.2016.7853800
NR 17
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 143
DI 10.1145/3126553
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800026
DA 2024-07-18
ER

PT J
AU Ahir, P
   Mozaffari-Kermani, M
   Azarderakhsh, R
AF Ahir, Prashant
   Mozaffari-Kermani, Mehran
   Azarderakhsh, Reza
TI Lightweight Architectures for Reliable and Fault Detection Simon and
   Speck Cryptographic Algorithms on FPGA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Field-programmable gate array (FPGA); low complexity; reliability;
   Simon; Speck
ID CONCURRENT ERROR-DETECTION; IMPLEMENTATION; EFFICIENT; OPERANDS
AB The widespread use of sensitive and constrained applications necessitates lightweight (low-power and low-area) algorithms developed for constrained nano-devices. However, nearly all of such algorithms are optimized for platform-based performance and may not be useful for diverse and flexible applications. The National Security Agency (NSA) has proposed two relatively recent families of lightweight ciphers, that is, Simon and Speck, designed as efficient ciphers on both hardware and software platforms. This article proposes concurrent error detection schemes to provide reliable architectures for these two families of lightweight block ciphers. The research work on analyzing the reliability of these algorithms and providing fault diagnosis approaches has not been undertaken to date to the best of our knowledge. The main aim of the proposed reliable architectures is to provide high error coverage while maintaining acceptable area and power consumption overheads. To achieve this, we propose a variant of recomputing with encoded operands. These low-complexity schemes are suited for low-resource applications such as sensitive, constrained implantable and wearable medical devices. We perform fault simulations for the proposed architectures by developing a fault model framework. The architectures are simulated and analyzed on recent field-programmable grate array (FPGA) platforms, and it is shown that the proposed schemes provide high error coverage. The proposed low-complexity concurrent error detection schemes are a step forward toward more reliable architectures for Simon and Speck algorithms in lightweight, secure applications.
C1 [Ahir, Prashant; Mozaffari-Kermani, Mehran] Rochester Inst Technol, Elect & Microelect Dept, Rochester, NY 14610 USA.
   [Azarderakhsh, Reza] Florida Atlantic Univ, Dept Comp & Elect Engn & Comp Sci, Boca Raton, FL 33431 USA.
C3 Rochester Institute of Technology; State University System of Florida;
   Florida Atlantic University
RP Ahir, P (corresponding author), Rochester Inst Technol, Elect & Microelect Dept, Rochester, NY 14610 USA.
EM pa8238@rit.edu; m.mozaffari@rit.edu; razarderakhsh@fau.edu
RI Mozaffari Kermani, Mehran/IAR-5293-2023
OI Mozaffari Kermani, Mehran/0000-0003-4513-3109
FU U.S. Army Research Laboratory [W911NF-16-1-0204-(68023-CS)]; U.S.
   federal agency from the U.S. Department of Commerce [60NANB16D245];
   National Institute of Standards and Technology (NIST)
FX This material is based on work supported by the U.S. Army Research
   Laboratory under award no. W911NF-16-1-0204-(68023-CS). The views and
   conclusions contained in this document are those of the authors and
   should not be interpreted as representing the official policies, either
   expressed or implied, of the U.S. Army Research Laboratory, or the U.S.
   government. The U.S. government is authorized to reproduce and
   distribute reprints for government purposes notwithstanding any
   copyright notation hereon. This work has been also partly supported by
   the U.S. federal agency award 60NANB16D245 granted from the U.S.
   Department of Commerce, National Institute of Standards and Technology
   (NIST).
CR Akbar MA, 2014, IEEE T CIRCUITS-I, V61, P2212, DOI 10.1109/TCSI.2013.2295930
   [Anonymous], 1982, IEEE T COMPUT, DOI DOI 10.1109/TC.1982.1676055
   [Anonymous], 2013, CRYPTOL EPRINT ARCH
   [Anonymous], HOST
   [Anonymous], 2015, IACR CRYPTOLOGY EPRI
   Barenghi A, 2012, P IEEE, V100, P3056, DOI 10.1109/JPROC.2012.2188769
   Bayat-Sarmadi S, 2014, IEEE T COMPUT AID D, V33, P1105, DOI 10.1109/TCAD.2014.2307002
   Biryukov A, 2014, LNCS, P546, DOI DOI 10.1007/978-3-662-46706-0
   De Cannière C, 2009, LECT NOTES COMPUT SC, V5747, P272
   Dofe Jaya, 2015, 2015 Sixteenth International Symposium on Quality Electronic Design (ISQED). Proceedings, P460, DOI 10.1109/ISQED.2015.7085469
   Vásquez JDG, 2015, 2015 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P61, DOI 10.1109/FDTC.2015.18
   Guo J, 2011, LECT NOTES COMPUT SC, V6917, P326, DOI 10.1007/978-3-642-23951-9_22
   Guo XF, 2015, J CRYPTOGR ENG, V5, P153, DOI 10.1007/s13389-014-0092-8
   Guo XF, 2013, IEEE T COMPUT AID D, V32, P1595, DOI 10.1109/TCAD.2013.2263037
   Karaklajic D, 2013, IEEE T VLSI SYST, V21, P2295, DOI 10.1109/TVLSI.2012.2231707
   Karpovsky M, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P93
   Karpovsky M., IEEE T INF THEORY, V50, P1818
   Karri R, 2002, IEEE T COMPUT AID D, V21, P1509, DOI 10.1109/TCAD.2002.804378
   Karri R, 2003, LECT NOTES COMPUT SC, V2779, P113, DOI 10.1007/978-3-540-45238-6_10
   Li J., 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems (Cat. No.92TH0481-2), P109, DOI 10.1109/DFTVS.1992.224374
   Maistri P, 2008, IEEE T COMPUT, V57, P1528, DOI 10.1109/TC.2008.149
   Moradi A, 2011, LECT NOTES COMPUT SC, V6632, P69, DOI 10.1007/978-3-642-20465-4_6
   Mozaffari-Kermani M, 2008, LECT NOTES COMPUT SC, V5154, P113
   Mozaffari-Kermani M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2930664
   Mozaffari-Kermani M, 2015, IEEE T VLSI SYST, V23, P2804, DOI 10.1109/TVLSI.2014.2382715
   Mozaffari-Kermani M, 2015, INT SYM DEFEC FAU TO, P103, DOI 10.1109/DFT.2015.7315144
   Mozaffari-Kermani M, 2014, IEEE EMBED SYST LETT, V6, P89, DOI 10.1109/LES.2014.2365099
   Mozaffari-Kermani M, 2013, IEEE T IND ELECTRON, V60, P5925, DOI 10.1109/TIE.2012.2228144
   Mozaffari-Kermani M, 2010, IEEE T COMPUT, V59, P608, DOI 10.1109/TC.2010.33
   Natale G, 2009, J ELECTRON TEST, V25, P269, DOI 10.1007/s10836-009-5106-6
   Neumeier Y, 2015, IEEE T CIRCUITS-I, V62, P2260, DOI 10.1109/TCSI.2015.2451914
   Satoh A, 2008, LECT NOTES COMPUT SC, V5154, P100, DOI 10.1007/978-3-540-85053-3_7
   Shibutani K, 2011, LECT NOTES COMPUT SC, V6917, P342, DOI 10.1007/978-3-642-23951-9_23
   Standaert FX, 2006, LECT NOTES COMPUT SC, V3928, P222
   Sun SW, 2014, LECT NOTES COMPUT SC, V8873, P158, DOI 10.1007/978-3-662-45611-8_9
   Takahashi Junko, 2015, Information Security and Cryptology - ICISC 2014. 17th International Conference. Revised Selected Papers: LNCS 8949, P175, DOI 10.1007/978-3-319-15943-0_11
   Tomashevich V, 2014, INT SYM DEFEC FAU TO, P40, DOI 10.1109/DFT.2014.6962084
   Tupsamudre H, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P40, DOI 10.1109/FDTC.2014.14
   Vasudevan DP, 2007, IEEE T CIRCUITS-I, V54, P2696, DOI 10.1109/TCSI.2007.910537
   Wu KJ, 2006, IEEE T COMPUT AID D, V25, P413, DOI 10.1109/TCAD.2005.853694
   Yasin M, 2015, INT SYM DEFEC FAU TO, P97, DOI 10.1109/DFT.2015.7315143
   Yen CH, 2006, IEEE T COMPUT, V55, P720, DOI 10.1109/TC.2006.90
NR 42
TC 15
Z9 17
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 109
DI 10.1145/3055514
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000019
DA 2024-07-18
ER

PT J
AU Chen, JY
   Yang, W
   Hsu, WC
   Shen, BY
   Ou, QH
AF Chen, Jiunn-Yeu
   Yang, Wuu
   Hsu, Wei-Chung
   Shen, Bor-Yeh
   Ou, Quan-Huei
TI On Static Binary Translation of ARM/Thumb Mixed ISA Binaries
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Static binary translation; code discovery problem; reverse engineering
AB Code discovery has been a main challenge for static binary translation, especially when the source instruction set architecture has variable-length instructions, such as the x86 architectures. Due to embedded data such as PC (program counter)-relative data, jump tables, or paddings in the code section, a binary translator may be misled to translate data as instructions. For variable-length instructions, once a piece of data is mis-translated as instructions, decoding subsequent bytes could also go wrong. We are concerned with static binary translation for the very popular Advanced RISC Machine (ARM) architectures. Although ARM is considered a reduced instruction set computer architecture, it does allow the mix of 32-bit (ARM) instructions and 16-bit (Thumb) instructions in the same executables. In addition to different instruction lengths, the ARM and Thumb instructions are located at 4-byte or 2-byte aligned addresses, respectively. Furthermore, because ARM and Thumb instructions share the same encoding space, a 4-byte word could sometimes be decoded as one ARM instruction or two Thumb instructions. The correct decoding of this 4-byte word is actually determined at runtime by the least-significant bit of the program counter.
   For unstripped binaries, the mapping symbols can be used to identify ARM code regions and Thumb code regions. However, for stripped binaries, such mapping symbols are unavailable. We propose a novel solution to statically translate stripped ARM/Thumb mixed executables. Our solution is implemented in a static binary translator. The binary translator further generates multiple versions of translated code for the code regions whose types cannot be determined with our solution. One of the code versions is selected during runtime. The binary translator also includes a series of analyses that enable the removal of most useless code versions. Based on the experimental results on stripped ARM/Thumb mixed binaries in the SPEC2006 and Embedded Microprocessor Benchmark Consortium (EEMBC) benchmark suites, our static binary translator achieves impressive performance when migrating them to run on x86 machines and the space overhead is no more than 10%.
C1 [Chen, Jiunn-Yeu; Yang, Wuu; Hsu, Wei-Chung; Shen, Bor-Yeh; Ou, Quan-Huei] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 30010, Taiwan.
   [Hsu, Wei-Chung] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, 1 Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.
C3 National Yang Ming Chiao Tung University; National Taiwan University
RP Chen, JY (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 30010, Taiwan.
EM jiunnyeu@cs.nctu.edu.tw; wuuyang@cs.nctu.edu.tw; hsu@cs.nctu.edu.tw;
   byshen@cs.nctu.edu.tw; khou@cs.nctu.edu.tw
FU National Science Council (NSC), Taiwan, Republic of China [NSC
   100-2218-E-009-009-MY3, NSC 100-2218-E-009-010-MY3, NSC
   100-2219-E009-011, NSC 100-2220-E-009-035]; MOST
   [103-2221-E-009-105-MY3]
FX The work reported in this article is partially supported by National
   Science Council (NSC), Taiwan, Republic of China, under grants NSC
   100-2218-E-009-009-MY3, NSC 100-2218-E-009-010-MY3, NSC
   100-2219-E009-011, NSC 100-2220-E-009-035, and MOST
   103-2221-E-009-105-MY3.
CR ANDREWS K, 1992, SIGPLAN NOTICES, V27, P213, DOI 10.1145/143371.143520
   [Anonymous], P 6 WORKSH OPT DSP E
   Baiocchi Jose., 2007, International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, P75
   Baiocchi JoseA., 2008, International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P109
   Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   Baraz L, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P191
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bruening D, 2003, INT SYM CODE GENER, P265, DOI 10.1109/CGO.2003.1191551
   Chen J.-Y., 2013, P 2013 INT C COMP AR
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   Cifuentes C, 2000, COMPUTER, V33, P60, DOI 10.1109/2.825697
   Cmelik B., 1994, Performance Evaluation Review, V22, P128, DOI 10.1145/183019.183032
   Hazelwood Kim., 2006, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, CASES '06, P261, DOI 10.1145/1176760.1176793.29.M
   HORSPOOL RN, 1980, COMPUT J, V23, P223, DOI 10.1093/comjnl/23.3.223
   Krishnaswamy A, 2002, ACM SIGPLAN NOTICES, V37, P56, DOI 10.1145/566225.513840
   Kruegel C, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P255
   Moore RW, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P147
   Schwarz B, 2002, NINTH WORKING CONFERENCE ON REVERSE ENGINEERING, PROCEEDINGS, P45, DOI 10.1109/WCRE.2002.1173063
   Scott K, 2003, INT SYM CODE GENER, P36, DOI 10.1109/CGO.2003.1191531
   Shen BY, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P51
   SITES RL, 1993, COMMUN ACM, V36, P69, DOI 10.1145/151220.151227
   Smith J., 2005, VIRTUAL MACHINES VER
   Zheng C, 2000, COMPUTER, V33, P47, DOI 10.1109/2.825695
NR 23
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 81
DI 10.1145/2996458
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300020
DA 2024-07-18
ER

PT J
AU Song, J
   Yang, F
   Choo, KKR
   Zhuang, ZJ
   Wang, LZ
AF Song, Jun
   Yang, Fan
   Choo, Kim-Kwang Raymond
   Zhuang, Zhijian
   Wang, Lizhe
TI SIPF: A Secure Installment Payment Framework for Drive-Thru Internet
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Drive-thru Internet; installment payment; offline signature; homomorphic
   encryption
ID BILLING SCHEME; AUTHENTICATION; EFFICIENT; PROTOCOL
AB Ensuring the security and privacy of vehicular ad hoc networks (VANETs) and related services such as secure payment has been the focus of recent research efforts. Existing secure payment solutions generally require stable and reliable network connection. This is, however, a challenge in a VANET setting. Drive-thru Internet, a secure payment solution for VANETs, involves a great number of fast-moving vehicles competing for connections/communications simultaneously. Thus, service providers may find it challenging to provide real-time payment services or may have to sacrifice the confidentiality and the authenticity of payment vouchers for usability. In this article, we propose a secure installment payment framework for drive-thru Internet deployment in a VANET setting. The framework also provides the capability to embody properties such as confidentiality of payment vouchers, offline signature verification, periodical reconciliation, and installment payment. Performance evaluation and security analysis demonstrate the utility of the framework in a VANET setting.
C1 [Song, Jun; Yang, Fan; Choo, Kim-Kwang Raymond; Zhuang, Zhijian; Wang, Lizhe] China Univ Geosci, Sch Comp Sci, Wuhan 430074, Peoples R China.
   [Song, Jun; Yang, Fan; Zhuang, Zhijian; Wang, Lizhe] China Univ Geosci, Hubei Key Lab Intelligent Geo Informat Proc, Wuhan 430074, Peoples R China.
   [Choo, Kim-Kwang Raymond] Univ Texas San Antonio, Dept Informat Syst & Cyber Secur, San Antonio, TX 78249 USA.
C3 China University of Geosciences; China University of Geosciences;
   University of Texas System; University of Texas at San Antonio (UTSA)
RP Wang, LZ (corresponding author), China Univ Geosci, Sch Comp Sci, Wuhan 430074, Peoples R China.; Wang, LZ (corresponding author), China Univ Geosci, Hubei Key Lab Intelligent Geo Informat Proc, Wuhan 430074, Peoples R China.
EM lizhe.wang@gmail.com
RI Wang, Lizhe/L-7453-2014; Choo, Kim-Kwang Raymond/A-3634-2009
OI Choo, Kim-Kwang Raymond/0000-0001-9208-5336; song,
   Jun/0000-0003-3820-7632
FU National Natural Science Foundation of China [61303212, 61332019,
   U1135004]; Hubei Provincial Natural Science Foundation of China
   [2014CFB192]; Fundamental Research Founds for National University; China
   University of Geosciences, Wuhan
FX This work was supported in part by the National Natural Science
   Foundation of China under grants 61303212, 61332019, and U1135004; the
   Hubei Provincial Natural Science Foundation of China under grant
   2014CFB192; the Fundamental Research Founds for National University; and
   the China University of Geosciences, Wuhan.
CR Ahamad Shaik Shakeel, 2012, International Journal of Advanced Pervasive and Ubiquitous Computing, V4, P1, DOI 10.4018/japuc.2012040101
   Al-Sultan S, 2014, J NETW COMPUT APPL, V37, P380, DOI 10.1016/j.jnca.2013.02.036
   [Anonymous], PARALLEL DISTRIB IEE
   [Anonymous], 2015, P IEEE 81 VEH TECHN
   [Anonymous], 2007, Introduction to Modern Cryptography: Principles and Protocols
   [Anonymous], FUTURE GENERATION CO
   Biswas S, 2013, IEEE T VEH TECHNOL, V62, P2182, DOI 10.1109/TVT.2013.2238566
   Bogetoft P, 2009, LECT NOTES COMPUT SC, V5628, P325, DOI 10.1007/978-3-642-03549-4_20
   Brenner H, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1048, DOI 10.1145/2810103.2813721
   Chaurasia BK, 2014, COMPUT STAND INTER, V36, P403, DOI 10.1016/j.csi.2013.08.011
   Chen CL, 2013, 2013 SEVENTH INTERNATIONAL CONFERENCE ON INNOVATIVE MOBILE AND INTERNET SERVICES IN UBIQUITOUS COMPUTING (IMIS 2013), P660, DOI 10.1109/IMIS.2013.119
   Chen XF, 2014, FUTURE GENER COMP SY, V37, P252, DOI 10.1016/j.future.2013.07.015
   Cheng C, 2016, IEEE T INF FOREN SEC, V11, P993, DOI 10.1109/TIFS.2016.2515517
   Cheng C, 2015, SECUR COMMUN NETW, V8, P4053, DOI 10.1002/sec.1321
   Cheon JH, 2013, LECT NOTES COMPUT SC, V7881, P315, DOI 10.1007/978-3-642-38348-9_20
   Chim TW, 2014, IEEE T COMPUT, V63, P510, DOI 10.1109/TC.2012.188
   Coron Jean-Sebastien, 2011, IACR CRYPTOLOGY EPRI, V2011, P441
   Djuric Z, 2015, COMPUT J, V58, P2537, DOI 10.1093/comjnl/bxu120
   Dong XL, 2011, IEEE T VEH TECHNOL, V60, P580, DOI 10.1109/TVT.2010.2095432
   Engoulou RG, 2014, COMPUT COMMUN, V44, P1, DOI 10.1016/j.comcom.2014.02.020
   Groth J, 2010, J CRYPTOL, V23, P546, DOI 10.1007/s00145-010-9067-9
   He DB, 2013, WIRELESS PERS COMMUN, V70, P323, DOI 10.1007/s11277-012-0696-1
   Husni Emir, 2012, International Journal of Interactive Mobile Technologies, V6, P34, DOI 10.3991/ijim.v6i4.2166
   Kiran N., 2012, INT J COMPUTER SCI I, V9, P329
   Lee CC, 2009, INT J FOUND COMPUT S, V20, P351, DOI 10.1142/S0129054109006607
   Li J, 2015, IEEE T PARALL DISTR, V26, P938, DOI 10.1109/TPDS.2014.2308215
   Li LC, 2016, IEEE T INF FOREN SEC, V11, P1847, DOI 10.1109/TIFS.2016.2561241
   Li WM, 2012, COMPUT COMMUN, V35, P188, DOI 10.1016/j.comcom.2011.09.003
   Lo-Yao Yeh, 2012, IEEE International Conference on Communications (ICC 2012), P993, DOI 10.1109/ICC.2012.6363664
   Luan TH, 2012, IEEE T MOBILE COMPUT, V11, P305, DOI 10.1109/TMC.2011.36
   Mejri MN, 2014, VEH COMMUN, V1, P53, DOI 10.1016/j.vehcom.2014.05.001
   Papadimitratos Panos, 2011, SEC VEH COMM SYST
   Peng K, 2011, LECT NOTES COMPUT SC, V6531, P381
   Schmitz R, 2006, IEEE VTS VEH TECHNOL, P528
   Schnorr C. P., 1991, Journal of Cryptology, V4, P161, DOI 10.1007/BF00196725
   Scott M, 2006, LECT NOTES COMPUT SC, V4249, P134
   Isaac JT, 2012, PROCEDIA COMPUT SCI, V10, P758, DOI 10.1016/j.procs.2012.06.097
   Tiwari A., 2011, ARXIV11113010
   Xueming Wang, 2009, Proceedings of the 2009 International Conference on Computational Intelligence and Security (CIS 2009), P213, DOI 10.1109/CIS.2009.271
   Yao A. C., 1982, 23rd Annual Symposium on Foundations of Computer Science, P160, DOI 10.1109/SFCS.1982.38
   Yao H, 2015, CONCURR COMP-PRACT E, V27, P5780, DOI 10.1002/cpe.3642
   Yao H, 2015, IEEE T COMPUT, V64, P3515, DOI 10.1109/TC.2015.2401012
   Yao H, 2014, WIREL NETW, V20, P1981, DOI 10.1007/s11276-014-0720-3
   Yeh LY, 2014, IEEE T MOBILE COMPUT, V13, P2606, DOI 10.1109/TMC.2013.45
   Yeh LY, 2014, IEEE T INTELL TRANSP, V15, P1607, DOI 10.1109/TITS.2014.2302296
   Zhang L, 2014, BMC GASTROENTEROL, V14, DOI 10.1186/1471-230X-14-11
NR 46
TC 15
Z9 15
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 52
DI 10.1145/3014584
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900025
DA 2024-07-18
ER

PT J
AU Chen, RH
   Wang, Y
   Hu, JT
   Liu, D
   Shao, ZL
   Guan, Y
AF Chen, Renhai
   Wang, Yi
   Hu, Jingtong
   Liu, Duo
   Shao, Zili
   Guan, Yong
TI Image-Content-Aware I/O Optimization for Mobile Virtualization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Flash memory; mobile virtualization; non-volatile memory; metadata
ID RACETRACK MEMORY; FLASH; PERFORMANCE; ALGORITHM; STRATEGY; AREA
AB Mobile virtualization introduces extra layers in software stacks, which leads to performance degradation. Notably, each I/O operation has to pass through several software layers to reach the NAND-flash-based storage systems. This article targets at optimizing I/O for mobile virtualization, since I/O becomes one of major performance bottlenecks that seriously affects the performance of mobile devices. Among all the I/O operations, a large percentage is to update metadata. Frequently updated metadata not only degrade overall I/O performance but also severely reduce flash memory lifetime.
   In this article, we propose a novel I/O optimization technique to identify the metadata of a guest file system that is stored in a virtual machine image file and frequently updated. Then, these metadata are stored in a small additional non-volatile memory (NVM), which is faster and more endurable to greatly improve flash memory's performance and lifetime. To the best of our knowledge, this is the first work to identify the file system metadata from regular data in a guest OS image file with NVM optimization. The proposed scheme is evaluated on a real hardware embedded platform. The experimental results show that the proposed techniques can improve write performance to 45.21% in mobile devices with virtualization.
C1 [Chen, Renhai] Tianjin Univ, Sch Comp Sci & Technol, Tianjin Key Lab Cognit Comp & Applicat, Tianjin, Peoples R China.
   [Chen, Renhai; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
   [Wang, Yi] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen, Peoples R China.
   [Hu, Jingtong] Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74078 USA.
   [Liu, Duo] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Guan, Yong] Capital Normal Univ, Coll Comp & Informat Management, Beijing, Peoples R China.
C3 Tianjin University; Hong Kong Polytechnic University; Shenzhen
   University; Oklahoma State University System; Oklahoma State University
   - Stillwater; Chongqing University; Capital Normal University
RP Chen, RH (corresponding author), Tianjin Univ, Sch Comp Sci & Technol, Tianjin Key Lab Cognit Comp & Applicat, Tianjin, Peoples R China.; Chen, RH (corresponding author), Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
EM csrchen@comp.polyu.edu.hk; yiwang@szu.edu.cn; jthu@okstate.edu;
   liuduo@cqu.edu.cn; cszlshao@comp.polyu.edu.hk; guanyong@cnu.edu.cn
RI Shao, Zili/AAX-3339-2020; Zhang, Yonghui/AGY-9072-2022
OI Shao, Zili/0000-0002-2173-2847; Hu, Jingtong/0000-0003-4029-4034
CR Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   [Anonymous], P 2014 INT C HARDW S
   [Anonymous], VIS COMPUT
   [Anonymous], ARND BOARD EXYNOS525
   [Anonymous], 2014, FAST
   [Anonymous], J NANOMATER
   [Anonymous], 2010, 2010 IEEE 16 INT S H, DOI DOI 10.1109/HPCA.2010.5416650
   [Anonymous], P 51 ANN DES AUT C D
   [Anonymous], P 51 ANN DES AUT C D
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bertozzi D, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2629562
   Cai Y, 2012, DES AUT TEST EUROPE, P521
   Chang LP, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2629455
   Chen RH, 2015, IEEE T COMPUT, V64, P1729, DOI 10.1109/TC.2014.2329680
   Cheng SW, 2014, ICCAD-IEEE ACM INT, P734, DOI 10.1109/ICCAD.2014.7001433
   Gao YQ, 2013, J COMPUT SYST SCI, V79, P1230, DOI 10.1016/j.jcss.2013.02.004
   Guan Y, 2013, ACM SIGPLAN NOTICES, V48, P111, DOI 10.1145/2499369.2465560
   Guo J, 2013, DES AUT TEST EUROPE, P859
   Huang M, 2016, IEEE T COMPUT AID D, V35, P691, DOI 10.1109/TCAD.2015.2474394
   Huang PC, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P529, DOI 10.1109/ISORC.2008.33
   Jiang LB, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P392, DOI 10.1109/ICCT.2012.6511249
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   Lee S, 2013, DES AUT TEST EUROPE, P1522
   Li QG, 2015, IEEE T COMPUT, V64, P2169, DOI 10.1109/TC.2014.2360527
   Lin Q, 2012, J SYST SOFTWARE, V85, P2593, DOI 10.1016/j.jss.2012.05.093
   Liu CC, 2014, IEEE COMP SOC ANN, P65, DOI 10.1109/ISVLSI.2014.32
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P398, DOI 10.1109/ISVLSI.2012.81
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Shi L, 2014, IEEE T COMPUT AID D, V33, P343, DOI 10.1109/TCAD.2013.2288691
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Tseng Yuan Heng, 2009, P 2009 IEEE INT ELEC, P1
   Wang CD, 2012, DES AUT CON, P235
   Wang GH, 2016, COMPUTING, V98, P279, DOI 10.1007/s00607-015-0464-7
   Wang TZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2697394
   Wang Y, 2014, J MED ULTRASOUND, V22, P22, DOI 10.1016/j.jmu.2013.10.007
   Wang Y, 2014, IEEE T COMPUT AID D, V33, P1623, DOI 10.1109/TCAD.2014.2347929
   Wang YQ, 2012, DES AUT TEST EUROPE, P1519
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Wu PL, 2009, DES AUT TEST EUROPE, P393
   Xiangyu Dong, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P31, DOI 10.1109/ASPDAC.2011.5722206
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   Zhang C, 2015, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2015.7058988
   Zhang C, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P694, DOI 10.1145/2749469.2750388
   Zhang Q, 2015, MEDIAT INFLAMM, V2015, DOI 10.1155/2015/421927
   Zhang XW, 2015, DES AUT TEST EUROPE, P477
   Zhang Y, 2015, IEEE INT SYMP CIRC S, P381, DOI 10.1109/ISCAS.2015.7168650
   Zhao MY, 2015, IEEE T COMPUT AID D, V34, P227, DOI 10.1109/TCAD.2014.2376989
NR 47
TC 7
Z9 8
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 12
DI 10.1145/2950059
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900012
DA 2024-07-18
ER

PT J
AU Gu, ZH
   Wang, C
   Zeng, HB
AF Gu, Zonghua
   Wang, Chao
   Zeng, Haibo
TI Cache-Partitioned Preemption Threshold Scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Real-time scheduling; cache partitioning; preemption threshold
   scheduling
ID SCHEDULABILITY; SYSTEMS; TASKS; DELAY; EDF
AB For preemptive scheduling with shared cache, different tasks may cause interference in the shared cache, leading to Cache-Related Preemption Overhead (CRPD). Cache partitioning can be used to reduce or eliminate CRPD. We propose integration of cache partitioning and Preemption Threshold Scheduling to optimize schedulability for both Fixed-Priority and Earliest Deadline First scheduling algorithms on a uniprocessor. We let each subset of tasks assigned the same cache partition be a nonpreemptive group by assigning the same preemption threshold to them, which eliminates CRPD both within each cache partition and between different cache partitions.
C1 [Gu, Zonghua; Wang, Chao] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
C3 Zhejiang University; Virginia Polytechnic Institute & State University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
EM zonghua@gmail.com; superwangzju@gmail.com; hbzeng@vt.edu
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
CR Altmeyer S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P261, DOI 10.1109/RTSS.2011.31
   Altmeyer S, 2014, EUROMICRO, P15, DOI 10.1109/ECRTS.2014.11
   Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Altmeyer Sebastian, 2016, REAL TIME SYSTEMS, P1
   [Anonymous], WCET 4
   [Anonymous], 2012, RTNS 12 P 20 INT C R
   [Anonymous], REAL TIME SYSTEMS
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah SK, 2006, REAL TIM SYST SYMP P, P379, DOI 10.1109/RTSS.2006.41
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Brin RJ, 2014, REAL TIM SYST SYMP P, P161, DOI 10.1109/RTSS.2014.25
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   BusquetsMataix JV, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/RTTAS.1996.509537
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Davis RI., 2014, SIGBED Rev, V11, P8, DOI [10.1145/2597457.2597458, DOI 10.1145/2597457.2597458]
   Di Natale M, 2010, IEEE T IND INFORM, V6, P637, DOI 10.1109/TII.2010.2072511
   Ferdinand C, 2004, INT FED INFO PROC, V156, P377
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Ju L., 2007, Design, Automation Test in Europe Conference Exhibition, P1
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lesage Benjamin., 2012, Proceedings of the 20th International Conference on Real-Time and Network Systems, P171
   Lunniss W., 2012, Proceedings of the 20th International Conference on Real-Time and Network Systems, P161
   Lunniss W., 2014, Leibniz Transactions on Embedded Systems, V1, P01, DOI DOI 10.4230/LITESV001-I001-A001
   Lunniss W, 2013, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2013.6531081
   MUELLER F, 1995, SIGPLAN NOTICES, V30, P125, DOI 10.1145/216633.216677
   Paolieri M, 2011, IEEE REAL TIME, P280, DOI 10.1109/RTAS.2011.34
   Regehr J, 2002, REAL TIM SYST SYMP P, P315, DOI 10.1109/REAL.2002.1181585
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Tan YD, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210275
   TINDELL KW, 1992, REAL-TIME SYST, V4, P145, DOI 10.1007/BF00365407
   Tomiyama H., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P67, DOI 10.1109/HSC.2000.843709
   Wang C, 2015, EUROMICRO, P69, DOI 10.1109/ECRTS.2015.14
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zeng HB, 2013, IEEE T COMPUT, V62, P644, DOI 10.1109/TC.2012.21
   Zhang FX, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442117
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
NR 39
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 13
DI 10.1145/2950057
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900013
DA 2024-07-18
ER

PT J
AU Wang, K
   Du, M
   Yang, DJ
   Zhu, CS
   Shen, J
   Zhang, Y
AF Wang, Kun
   Du, Miao
   Yang, Dejun
   Zhu, Chunsheng
   Shen, Jian
   Zhang, Yan
TI Game-Theory-Based Active Defense for Intrusion Detection in
   Cyber-Physical Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Cyber-physical embedded systems; embedded sensor network; game theory;
   intrusion detection; optimal active defense; network security
ID NETWORK; FUSION
AB Cyber-Physical Embedded Systems (CPESs) are distributed embedded systems integrated with various actuators and sensors. When it comes to the issue of CPES security, the most significant problem is the security of Embedded Sensor Networks (ESNs). With the continuous growth of ESNs, the security of transferring data from sensors to their destinations has become an important research area. Due to the limitations in power, storage, and processing capabilities, existing security mechanisms for wired or wireless networks cannot apply directly to ESNs. Meanwhile, ESNs are likely to be attacked by different kinds of attacks in industrial scenarios. Therefore, there is a need to develop new techniques or modify the current security mechanisms to overcome these problems. In this article, we focus on Intrusion Detection (ID) techniques and propose a new attack-defense game model to detect malicious nodes using a repeated game approach. As a direct consequence of the game model, attackers and defenders make different strategies to achieve optimal payoffs. Importantly, error detection and missing detection are taken into consideration in Intrusion Detection Systems (IDSs), where a game tree model is introduced to solve this problem. In addition, we analyze and prove the existence of pure Nash equilibrium and mixed Nash equilibrium. Simulations show that the proposed model can both reduce energy consumption by up to 50% compared with the existing All Monitor (AM) model and improve the detection rate by up to 10% to 15% compared with the existing Cluster Head (CH) monitor model.
C1 [Wang, Kun; Du, Miao] Nanjing Univ Posts & Telecommun, Key Lab Broadband Wireless Commun & Sensor Networ, Nanjing 210003, Jiangsu, Peoples R China.
   [Yang, Dejun] Colorado Sch Mines, Dept Elect Engn & Comp Sci, Denver, CO 80401 USA.
   [Zhu, Chunsheng] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada.
   [Shen, Jian] Nanjing Univ Informat Sci & Technol, Sch Comp & Software, Nanjing 210044, Jiangsu, Peoples R China.
   [Zhang, Yan] Simula Res Lab, Fornebu, Norway.
   [Zhang, Yan] Univ Oslo, N-1325 Oslo, Norway.
C3 Nanjing University of Posts & Telecommunications; Colorado School of
   Mines; University of British Columbia; Nanjing University of Information
   Science & Technology; University of Oslo
RP Wang, K (corresponding author), Nanjing Univ Posts & Telecommun, Key Lab Broadband Wireless Commun & Sensor Networ, Nanjing 210003, Jiangsu, Peoples R China.
EM kwang@njupt.edu.cn; dumiao0118@163.com; djyang@mines.edu;
   cszhu@ece.ubc.ca; s-shenjian@126.com; yanzhang@ieee.org
RI Shen, Jian/AFL-0619-2022; Zhang, Yan/AFK-8566-2022; WANG,
   KUN/AAR-7221-2020; Zhu, Chunsheng/P-2182-2019; Yang, Dejun/AAO-4817-2020
OI WANG, KUN/0000-0002-7288-1789; Zhu, Chunsheng/0000-0001-8041-0197; Yang,
   Dejun/0000-0002-1811-4423; Shen, Jian/0000-0003-0519-9058
CR Abduvaliyev A, 2013, IEEE COMMUN SURV TUT, V15, P1223, DOI 10.1109/SURV.2012.121912.00006
   [Anonymous], 2008, UCBEECS20088
   Babar S., 2013, 2013 3 INT C WIR PER, P1
   Bradai A, 2013, 2013 ASE/IEEE INTERNATIONAL CONFERENCE ON SOCIAL COMPUTING (SOCIALCOM), P558, DOI 10.1109/SocialCom.2013.84
   Bredin JL, 2010, IEEE ACM T NETWORK, V18, P216, DOI 10.1109/TNET.2009.2024941
   Chen L, 2009, IEEE T INF FOREN SEC, V4, P165, DOI 10.1109/TIFS.2009.2019154
   da Silva EG, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P165, DOI 10.1109/INM.2015.7140289
   DaSilva LA, 2011, IEEE COMMUN MAG, V49, P110, DOI 10.1109/MCOM.2011.5978423
   Ekneligoda NC, 2014, IEEE T IND ELECTRON, V61, P6681, DOI 10.1109/TIE.2014.2316254
   Fung C. J., 2012, IEEE Transactions on Network and Service Management, V9, P320, DOI 10.1109/TNSM.2012.051712.110124
   Fung C. J., 2011, IEEE Transactions on Network and Service Management, V8, P79, DOI 10.1109/TNSM.2011.050311.100028
   Grothoff C., 2003, IEEE T INTERNET COMP, V45, P285
   Guo P, 2014, J INTERNET TECHNOL, V15, P929, DOI 10.6138/JIT.2014.15.6.05
   Hou LQ, 2012, IEEE T INSTRUM MEAS, V61, P2787, DOI 10.1109/TIM.2012.2200817
   Ikram W, 2014, IEEE T IND INFORM, V10, P978, DOI 10.1109/TII.2014.2310594
   Isci C, 2006, INT SYMP MICROARCH, P347
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Khanna S, 2012, IEEE ACM T NETWORK, V20, P715, DOI 10.1109/TNET.2011.2171057
   Kirsch J, 2014, IEEE T SMART GRID, V5, P60, DOI 10.1109/TSG.2013.2269541
   Kreibich O, 2014, IEEE T IND ELECTRON, V61, P4903, DOI 10.1109/TIE.2013.2293710
   Lee KJ, 2014, IEEE T IND ELECTRON, V61, P292, DOI 10.1109/TIE.2013.2245622
   Liu Y., 2006, PROC IEEE INT C AUTO, P1, DOI DOI 10.1109/IEDM.2006.346953
   Mitchell R, 2014, IEEE T SYST MAN CY-S, V44, P593, DOI 10.1109/TSMC.2013.2265083
   Mohi M, 2009, 2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 3, P507, DOI 10.1109/CMC.2009.325
   Moosavi H, 2014, IEEE T INF FOREN SEC, V9, P1367, DOI 10.1109/TIFS.2014.2332816
   Mylvaganam T, 2015, IEEE T AUTOMAT CONTR, V60, P950, DOI 10.1109/TAC.2014.2362334
   Nadeem A, 2013, IEEE COMMUN SURV TUT, V15, P2027, DOI 10.1109/SURV.2013.030713.00201
   Pan ZQ, 2015, IEEE T BROADCAST, V61, P166, DOI 10.1109/TBC.2015.2419824
   Parikh D, 2008, IEEE T INF FOREN SEC, V3, P381, DOI 10.1109/TIFS.2008.928539
   Ren YJ, 2015, J INTERNET TECHNOL, V16, P317, DOI 10.6138/JIT.2015.16.2.20140918
   Shen J, 2015, J INTERNET TECHNOL, V16, P171
   Shih CJ, 2013, IEEE T POWER ELECTR, V28, P1320, DOI 10.1109/TPEL.2012.2207917
   Ting M. Huai, IEICE T INF SYST, VE98-D, P902
   Wang K, 2010, IET INFORM SECUR, V4, P68, DOI 10.1049/iet-ifs.2009.0056
   Wang K, 2016, IEEE NETWORK, V30, P36, DOI 10.1109/MNET.2016.7389829
   Wang K, 2015, IEEE T IND INFORM, V11, P1607, DOI 10.1109/TII.2015.2426015
   Wang K, 2015, IEEE COMMUN MAG, V53, P56, DOI 10.1109/MCOM.2015.7010516
   Wang K, 2013, INT J AD HOC UBIQ CO, V13, P197, DOI 10.1504/IJAHUC.2013.055453
   Wang K, 2012, J INF SCI ENG, V28, P317
   Wang KW, 2014, BIOMED RES INT, V2014, DOI 10.1155/2014/910260
   Wei M, 2012, J COMMUN NETW-S KOR, V14, P310, DOI 10.1109/JCN.2012.6253092
   Weissel A., 2002, P INT C COMP ARCH SY, P240
   Xia ZH, 2016, IEEE T PARALL DISTR, V27, P340, DOI 10.1109/TPDS.2015.2401003
   Xie SD, 2014, WIRELESS PERS COMMUN, V78, P231, DOI 10.1007/s11277-014-1748-5
   Yan HR, 2014, IEEE T IND INFORM, V10, P1242, DOI 10.1109/TII.2014.2306776
   Yan Youjun, 2009, Proceedings of the 2009 9th International Conference on Electronic Measurement & Instruments (ICEMI 2009), P1, DOI 10.1109/ICEMI.2009.5274005
   Zhao F, 2003, P IEEE, V91, P40, DOI 10.1109/JPROC.2002.805819
   Zhu ZM, 2015, IEEE T IND INFORM, V11, P353, DOI 10.1109/TII.2015.2390035
NR 48
TC 51
Z9 55
U1 0
U2 35
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 18
DI 10.1145/2886100
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900018
DA 2024-07-18
ER

PT J
AU Lin, CH
   Kang, CK
   Hsiu, PC
AF Lin, Chun-Han
   Kang, Chih-Kai
   Hsiu, Pi-Cheng
TI CURA: A Framework for Quality-Retaining Power Saving on Mobile OLED
   Displays
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Human Factors; OLED displays; low
   power; human visual attention; mobile systems
ID STREAMING APPLICATIONS; VISUAL-ATTENTION; OPTIMIZATION; DEVICES
AB Organic Light-Emitting Diode (OLED) technology is regarded as a promising alternative to mobile displays. In this article, we introduce the design, algorithm, and implementation of a novel framework called CURA for quality-retaining power saving on mobile OLED displays. First, we link human visual attention to OLED power saving and model the OLED image scaling optimization problem. The objective is to minimize the power required to display an image without adversely impacting the user's visual experience. Then, we present the algorithm used to solve the modeled problem, and prove its optimality even without an accurate power model. Finally, based on the framework, we implement two practical applications on a commercial OLED mobile tablet. The results of experiments conducted on the tablet with real images demonstrate that CURA can reduce significant OLED power consumption while retaining the visual quality of images.
C1 [Lin, Chun-Han] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan.
   [Kang, Chih-Kai; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan.
   [Hsiu, Pi-Cheng] Acad Sinica, IIS, Taipei 115, Taiwan.
C3 National Taiwan Normal University; Academia Sinica - Taiwan; Academia
   Sinica - Taiwan
RP Lin, CH (corresponding author), Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan.
EM chlin@csie.ntnu.edu.tw; akaikang@citi.sinica.edu.tw;
   pchsiu@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/ABC-3210-2020; Lin, Chun-Han/Y-1545-2019; Hsiu,
   Pi-Cheng/GSJ-1102-2022
OI Hsiu, Pi-Cheng/0000-0001-8035-4033; Lin, Chun-Han/0000-0002-0214-0256; 
FU Ministry of Science and Technology of the Republic of China
   [102-2221-E-001-007-MY2, 104-2628-E-001-003-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology of the Republic of China under grants 102-2221-E-001-007-MY2
   and 104-2628-E-001-003-MY3.
CR Acharya T, 2005, IMAGE PROCESSING: PRINCIPLES AND APPLICATIONS, P37
   Bartolini A, 2009, DES AUT TEST EUROPE, P1428
   Bartolini Andrea., 2009, P 7 ACM INT C EMBEDD, P21
   Betts-LaCroix J., 2010, US Patent, Patent No. [0149223 A1, 0149223]
   Borji A, 2013, IEEE T PATTERN ANAL, V35, P185, DOI 10.1109/TPAMI.2012.89
   Burrows PE, 1997, IEEE T ELECTRON DEV, V44, P1188, DOI 10.1109/16.605453
   Chang N, 2004, IEEE T VLSI SYST, V12, P837, DOI 10.1109/tvlsi.2004.831472
   Chen X, 2014, ABSTR APPL ANAL, V2014, P1
   Chen X, 2012, DES AUT CON, P1000
   DESIMONE R, 1995, ANNU REV NEUROSCI, V18, P193, DOI 10.1146/annurev-psych-122414-033400
   Dong M., 2011, Proceedings of the 9th international conference on Mobile systems, applications, and services, MobiSys '11, P85
   Dong MA, 2012, IEEE T MOBILE COMPUT, V11, P1587, DOI 10.1109/TMC.2011.167
   Dong MA, 2009, I SYMPOS LOW POWER E, P339
   Guihot H., 2012, PROANDROID APPS PERF, P231, DOI DOI 10.1007/978-1-4302-4000-6
   Iranli A, 2005, DES AUT CON, P612
   Itti L, 1998, IEEE T PATTERN ANAL, V20, P1254, DOI 10.1109/34.730558
   Lanczos C., 1970, The Variational Principles of Mechanics
   Lin C.-W., 2014, Proceedings of the 51st Annual Design Automation Conference (DAC'14), P1
   Lin CH, 2014, IEEE T COMPUT, V63, P335, DOI 10.1109/TC.2012.210
   Lin WS, 2011, J VIS COMMUN IMAGE R, V22, P297, DOI 10.1016/j.jvcir.2011.01.005
   Love R., 2010, LINUX KERNEL DEV, P35
   Nichols B., 1996, PTHREADS PROGRAMMING, P13
   Shin D, 2013, IEEE T COMPUT AID D, V32, P1017, DOI 10.1109/TCAD.2013.2248193
   Shin D, 2011, DES AUT CON, P53
   Tan K. W., 2012, P ACM MOBIGAMES, P25
   TREISMAN AM, 1980, COGNITIVE PSYCHOL, V12, P97, DOI 10.1016/0010-0285(80)90005-5
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Weber E.H., 1834, De pulsu, resorpitione, auditu et tactic: annotationes anatomicae et physiologicae
   Wee TK, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P573, DOI 10.1145/2493432.2493445
   Xiao Y., 2013, P DATE, P1203
   Zhao M., 2013, Multimedia and Expo (ICME), 2013 IEEE International Conference on, P1
NR 31
TC 17
Z9 17
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 76
DI 10.1145/2909875
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100015
DA 2024-07-18
ER

PT J
AU Olivier, P
   Boukhobza, J
   Senn, E
   Ouarnoughi, H
AF Olivier, Pierre
   Boukhobza, Jalil
   Senn, Eric
   Ouarnoughi, Hamza
TI A Methodology for Estimating Performance and Power Consumption of
   Embedded Flash File Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NAND flash memory; embedded Linux; flash file systems; performance;
   power consumption; estimation; modeling; simulation
ID MEMORY
AB In the embedded systems domain, obtaining performance and power consumption estimations is extremely valuable in numerous cases. This is particularly true during the design stage, as designers of complex embedded systems face an increasingly large design space. Secondary storage is a well-known performance bottleneck and has also been reported as an important factor of power consumption. Flash memory is the main secondary storage media in an embedded system and exhibits specific constraints in its usage. One popular way to manage these constraints is to use dedicated Flash File Systems (FFS). In this article, we propose a methodology to estimate the performance and power consumption of applicative I/Os on an FFS-based storage system within embedded Linux. The methodology is divided into three sequential steps. In the exploration phase, the main factors of an FFS storage system impacting performance and power consumption are identified. In the modeling phase, this impact is formalized into models. Finally, in the last phase, the models are implemented in a simulator named OpenFlash. OpenFlash allows obtaining performance and power consumption estimations for an applicative workload processed by the Linux FFS storage stack on an embedded platform. The simulator is validated against real measurements and the estimation error stays below 10%.
C1 [Olivier, Pierre; Boukhobza, Jalil; Ouarnoughi, Hamza] Univ Bretagne Occidentale, UMR 6285, Lab STICC, F-29269 Brest, France.
   [Senn, Eric] Univ Bretagne Sud, UMR 6285, Lab STICC, Lorient, France.
   [Olivier, Pierre; Boukhobza, Jalil; Ouarnoughi, Hamza] Univ Bretagne Occidentale, Dept Informat, 20 Ave Gorgeu, F-29200 Brest, France.
   [Senn, Eric] Univ Bretagne Sud, F-56321 Lorient, France.
C3 Universite de Bretagne Occidentale; Universite de Bretagne Occidentale;
   Universite de Bretagne Occidentale
RP Olivier, P (corresponding author), Univ Bretagne Occidentale, UMR 6285, Lab STICC, F-29269 Brest, France.; Olivier, P (corresponding author), Univ Bretagne Occidentale, Dept Informat, 20 Ave Gorgeu, F-29200 Brest, France.
EM pierre.olivier@univ-brest.fr; jalil.boukhobza@univ-brest.fr;
   eric.senn@univ-ubs.fr; hamza.ouarnoughi@univ-brest.fr
RI Olivier, Pierre/GZK-6845-2022; Boukhobza, Jalil/I-4595-2019
OI Olivier, Pierre/0000-0001-7781-1299; Boukhobza,
   Jalil/0000-0002-2194-4006
CR [Anonymous], P ACM SPEC INT GROUP
   [Anonymous], 2014, ACM SIGBED REV
   [Anonymous], 2011, ACM 11 P INT C SUPER
   Benmoussa Yahia, 2014, P 22 IEEE INT S MOD
   Bityutskiy A. B., 2005, JFFS3 design issues
   Bovet D. P., 2005, Understanding the Linux Kernel: from I/O ports to process management
   Carroll A., 2010, USENIX annual technical conference, P271
   Caulfield A. M., 2009, P 42 ANN IEEE ACM IN, P24
   Caulfield AM, 2009, ACM SIGPLAN NOTICES, V44, P217, DOI 10.1145/1508284.1508270
   Chen F, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P412, DOI 10.1109/LPE.2006.4271878
   Chen JJ, 2008, IEEE PR SER POWER, P445
   Choudhuri Siddharth, 2003, THESIS
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   Dayan N, 2013, PROC VLDB ENDOW, V6, P1290, DOI 10.14778/2536274.2536298
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Homma Toru, 2009, P CELF EMB LIN C
   Hunter A., 2008, A brief introduction to the design of UBIFS
   Hwang Joo-Young, 2012, F2FS NEW FILE SYSTEM
   Hyo J.Lee., 2009, Proceedings of ACM symposium on Applied Computing, P1658
   Jain R, 2008, The art of computer systems performance analysis: techniques for experimental design, measurement, simulation, and modeling
   Ji J., 2008, P SEC
   Jung D, 2008, ACM T MULTIM COMPUT, V5, DOI 10.1145/1404880.1404889
   Jung Myoungsoo., 2012, Mass Storage Systems and Technologies (MSST), 2012 IEEE 28th Symposium on, P1
   Kang Y., 2009, P 7 ACM INT C EMB SO, P305
   Kgil Taeho., 2006, P 2006 INT C COMPILE, P103, DOI DOI 10.1145/1176760.1176774
   Kim H, 2009, IEEE T CONSUM ELECTR, V55, P545, DOI 10.1109/TCE.2009.5174420
   Kim J, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2180887.2180895
   Kim JM, 2012, ADV INTEL SOFT COMPU, V133, P667
   Kim Sung Jo, 2013, ACM T EMBED COMPUT S, V12
   Kim Y, 2009, SIMUL: 2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM SIMULATION, P125, DOI 10.1109/SIMUL.2009.17
   Lee S., 2009, Proceedings of the 2009 Conference on USENIX Annual Technical Conference, USENIX'09, USENIX Association, Berkeley, CA, USA, P9
   Lee Sang-Won., 2009, Proc. of the 35th SIGMOD Intl Conf. on Management of Data, P863
   Li J., 2014, P 12 USENIX C FILE S, P105
   Lim SH, 2006, LECT NOTES COMPUT SC, V4096, P795
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   Liu Shu, 2010, CHINESE J ELECT, V19, P3
   Mathur G, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1614379.1614385
   Michael Opdenacker, 2010, FLASH FIL BENCHM
   Micron Inc, 2009, NAND FLASH MOB LPDDR
   Microsoft Research, 2009, SSD EXT DISKSIM SIM
   MISTRAL SOLUTIONS, 2013, OMAP35X EV MOD
   Mohan V, 2010, DES AUT TEST EUROPE, P502
   MTD Contributors, 2008, MEM TECHN DEV GEN DO
   National Instruments, 2014, CART ACQ NI PXI 4472
   OLIVIER P., 2014, P 4 EMB LIN EWILI WO
   Olivier P, 2013, 2013 11TH INTERNATIONAL SYMPOSIUM ON PROGRAMMING AND SYSTEMS (ISPS), P143, DOI 10.1109/ISPS.2013.6581480
   Olivier P, 2012, IEEE INT C COMPUT, P437, DOI 10.1109/ICCSE.2012.67
   Olivier Pierre, 2014, P 8 INT C PERF EV ME
   Pai R, 2004, P LIN S, V2
   Park CI, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P338, DOI 10.1145/1013235.1013317
   Park SH, 2006, LECT NOTES COMPUT SC, V4017, P415, DOI 10.1007/11796435_42
   Park Y, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1498
   Reardon J., 2012, DATA NODE ENCRYPTED, P333
   Seo Euiseong, 2008, HOTPOWER
   Toshiba Inc, 2009, EV UBI UBIFS
   Tseng HW, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P418, DOI 10.1109/LPE.2006.4271879
   UBIFS Contributors, 2009, RAW FLASH VERS FTL D
   UBM Tech, 2013, EMB MARK STUD
   Woodhouse D., 2001, OTT LIN S OTT CAN
   Wookey, 2007, CE LIN C LINZ AUTR
   Yoo S, 2011, ENERGY-AWARE SYSTEM DESIGN: ALGORITHMS AND ARCHITECTURES, P223, DOI 10.1007/978-94-007-1679-7_9
NR 62
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 79
DI 10.1145/2903139
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100018
DA 2024-07-18
ER

PT J
AU Malek, A
   Sourdis, I
   Tzilis, S
   He, YF
   Rauwerda, G
AF Malek, Alirad
   Sourdis, Ioannis
   Tzilis, Stavros
   He, Yifan
   Rauwerda, Gerard
TI RQNoC: A Resilient Quality-of-Service Network-on-Chip with Service
   Redirection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Performance; Fault tolerance; network-on-chip;
   quality-of-service
ID ROUTING ALGORITHM; FAULT-TOLERANCE; ARCHITECTURE; CHALLENGES; NOC
AB In this article, we describe RQNoC, a service-oriented Network-on-Chip (NoC) resilient to permanent faults. We characterize the network resources based on the particular service that they support and, when faulty, bypass them, allowing the respective traffic class to be redirected. We propose two alternatives for service redirection, each having different advantages and disadvantages. The first one, Service Detour, uses longer alternative paths through resources of the same service to bypass faulty network parts, keeping traffic classes isolated. The second approach, Service Merge, uses resources of other services providing shorter paths but allowing traffic classes to interfere with each other. The remaining network resources that are common for all services employ additional mechanisms for tolerating faults. Links tolerate faults using additional spare wires combined with a flit-shifting mechanism, and the router control is protected with Triple-Modular-Redundancy (TMR). The proposed RQNoC network designs are implemented in 65nm technology and evaluated in terms of performance, area, power consumption, and fault tolerance. Service Detour requires 9% more area and consumes 7.3% more power compared to a baseline network, not tolerant to faults. Its packet latency and throughput is close to the fault-free performance at low-fault densities, but fault tolerance and performance drop substantially for 8 or more network faults. Service Merge requires 22% more area and 27% more power than the baseline and has a 9% slower clock. Compared to a fault-free network, a Service Merge RQNoC with up to 32 faults has increased packet latency up to 1.5 to 2.4x and reduced throughput to 70% or 50%. However, it delivers substantially better fault tolerance, having a mean network connectivity above 90% even with 32 network faults versus 41% of a Service Detour network. Combining Serve Merge and Service Detour improves fault tolerance, further sustaining a higher number of network faults and reduced packet latency.
C1 [Malek, Alirad; Sourdis, Ioannis; Tzilis, Stavros] Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden.
   [He, Yifan; Rauwerda, Gerard] Recore Syst, POB 77, NL-7500 AB Enschede, Netherlands.
C3 Chalmers University of Technology
RP Malek, A (corresponding author), Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden.
EM aliradm@chalmers.se; sourdis@chalmers.se; tzilis@chalmers.se;
   yifan.he@recoresystems.com; gerard.rauwerda@recoresystems.com
FU European Commission Seventh Framework Programme under the DeSyRe
   [287611]; EMC2 Projects [621429]
FX This work has been supported by the European Commission Seventh
   Framework Programme under the DeSyRe (Grant agreement no: 287611) and
   the EMC<SUP>2</SUP> Projects (Grant agreement no: 621429).
CR Ali M, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P1027
   [Anonymous], 2011, 2011 DESIGN AUTOMATI, DOI DOI 10.1109/DATE.2011.5763112
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Chaochao Feng, 2010, Proceedings 2010 IEEE International SOC Conference (SOCC 2010), P441, DOI 10.1109/SOCC.2010.5784672
   Cheng Liu, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P437, DOI 10.1109/ASPDAC.2011.5722230
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Constantinides K, 2006, INT S HIGH PERF COMP, P3, DOI 10.1109/HPCA.2006.1598108
   DeOrio A, 2012, IEEE T COMPUT AID D, V31, P726, DOI 10.1109/TCAD.2011.2181509
   Evripidou M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P21, DOI 10.1109/ISVLSI.2012.44
   Feng CC, 2013, IEEE T VLSI SYST, V21, P1053, DOI 10.1109/TVLSI.2012.2204909
   Fick D, 2009, DES AUT CON, P812
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Gilabert F., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P165, DOI 10.1109/NOCS.2010.25
   Grecu C., 2006, 12 IEEE INT ON LIN T
   Han Yinhe., 2009, P 3 WORKSHOP DIAGNOS, P102
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim J, 2006, CONF PROC INT SYMP C, P4, DOI 10.1145/1150019.1136487
   Kohler A, 2010, IEEE T COMPUT AID D, V29, P883, DOI 10.1109/TCAD.2010.2048399
   Koibuchi M, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P13, DOI 10.1109/NOCS.2008.34
   Lehtonen T., 2007, VLSI DESIGN 2007
   Murali S, 2006, DES AUT CON, P845, DOI 10.1109/DAC.2006.229239
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Peh Li-Shiuan., 2009, On-Chip Networks
   Psathakis A, 2015, ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS, P159, DOI 10.1109/ANCS.2015.7110129
   Radetzki M, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2522968.2522976
   Rivest R., 1990, INTRO ALGORITHMS
   Rodrigo S., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P25, DOI 10.1109/NOCS.2010.12
   Sourdis I, 2013, MICROPROCESS MICROSY, V37, P981, DOI 10.1016/j.micpro.2013.08.008
   Tzilis Stavros, 2014, INT S DEF FAULT TOL
   Vitkovskiy A, 2013, IET COMPUT DIGIT TEC, V7, P93, DOI 10.1049/iet-cdt.2012.0054
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
NR 32
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 28
DI 10.1145/2846097
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500009
DA 2024-07-18
ER

PT J
AU Poddar, S
   Ghosal, P
   Rahaman, H
AF Poddar, Soumyajit
   Ghosal, Prasun
   Rahaman, Hafizur
TI Design of a High-Performance CDMA-Based Broadcast-Free Photonic
   Multi-Core Network on Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Photonic networks on chip; optical interconnect; code division multiple
   access; multicore architecture
ID ON-CHIP
AB Present-day focus on multicore research has not only increased computing power but also power- and bandwidth-efficient communication among cores. On-chip communication networks have become popular today because of their low energy use and modular structure compared to bus-based interconnects. Silicon photonics has further boosted the performance of on-chip interconnection networks with its low energy-delay product and high reliability. In current multicore Network-on-Chip (NoC) architectures, photonics is playing an important role in transferring large volumes of data both on- and off-chip. The problem addressed in this work is the issue of broadcast traffic arising due to invalidation requests from on-chip cache memories. Although such traffic is typically less than 1% of total traffic, it can easily present a high load on network resources, creating congestion and degrading performance. In this article, we propose a CDMA-based, secure, scalable, and energy-efficient technique to eliminate broadcast invalidations and increase overall performance. Experimental results indicate a performance boost up to 22.2% over a competing Photonic NoC and up to 57.4% over Electrical Mesh-based NoC when the proposed technique is used. Additional hardware deployed has an area overhead of less than 1%, whereas total energy consumed is at par with other state-of-the-art techniques.
C1 [Poddar, Soumyajit; Ghosal, Prasun; Rahaman, Hafizur] Indian Inst Engn Sci & Technol, Sibpur, India.
   [Poddar, Soumyajit; Ghosal, Prasun; Rahaman, Hafizur] Indian Inst Engn Sci & Technol, PO Bot Garden, Howrah 711103, WB, India.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST);
   Indian Institute of Engineering Science Technology Shibpur (IIEST)
RP Ghosal, P (corresponding author), Indian Inst Engn Sci & Technol, PO Bot Garden, Howrah 711103, WB, India.
EM spoddar18@gmail.com; p_ghosal@it.iiests.ac.in; rahaman_h@it.iiests.ac.in
RI Rahaman, Hafizur/V-5091-2019; Ghosal, Prasun/AFM-9634-2022
OI Rahaman, Hafizur/0000-0001-9012-5437; Ghosal,
   Prasun/0000-0003-4226-9043; Poddar, Soumyajit/0000-0002-3476-2199
CR Abousamra A., 2011, PROC 5 IEEEACM INT S, P89
   [Anonymous], INTEGRATED OPTICAL I
   [Anonymous], THESIS MIT
   [Anonymous], SILICON PHOTONICS ST
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2011, Synthesis Lectures on Computer Architecture, DOI 10.2200/S00346ED1V01Y201104CAC016
   Bahirat S, 2012, INT SYM QUAL ELECT, P78, DOI 10.1109/ISQED.2012.6187477
   Bahmani Maryam, 2008, Proceedings 3rd International Design and Test Workshop (IDT 2008), P199, DOI 10.1109/IDT.2008.4802497
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Cheng Li, 2012, 2012 IEEE Optical Interconnects Conference, P64, DOI 10.1109/OIC.2012.6224445
   Ciftcioglu B., 2012, 2012 IEEE Optical Interconnects Conference, P56, DOI 10.1109/OIC.2012.6224449
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ebrahimi M., 2011, Networks-on-Chip (NOCS), 2011 Fifth ACM/IEEE International Symposium on, P73
   Grani P, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2602155
   Joshi A, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P124, DOI 10.1109/NOCS.2009.5071460
   Koohi S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567930
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Kurian G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P477, DOI 10.1145/1854273.1854332
   Lecler JJ, 2011, DES AUTOM EMBED SYST, V15, P133, DOI 10.1007/s10617-011-9075-5
   Li C, 2014, IEEE T COMPUT AID D, V33, P826, DOI 10.1109/TCAD.2014.2320510
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Lv T, 2010, INT CONF COMP SCI, P172, DOI 10.1109/ICCSIT.2010.5564068
   Meincke T, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, P512, DOI 10.1109/ISCAS.1999.780794
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Mohamed M., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P227
   Omrani R, 2006, LECT NOTES COMPUT SC, V4086, P34
   Orcutt JS, 2010, IEEE PHOTONIC TECH L, V22, P544, DOI 10.1109/LPT.2010.2041445
   Pan Y, 2009, CONF PROC INT SYMP C, P429, DOI 10.1145/1555815.1555808
   Pasricha S., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P345, DOI 10.1109/ASPDAC.2011.5722211
   Poddar S., 2012, 2012 IEEE 25th International SOC Conference (SOCC), P352, DOI 10.1109/SOCC.2012.6398331
   Poddar Soumyajit, 2012, Progress in VLSI Design and Test. Proceedings 16th International Symposium, VDAT 2012, P377, DOI 10.1007/978-3-642-31494-0_50
   Poddar S, 2013, 2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), P113, DOI 10.1109/ISED.2013.29
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Shacham A, 2007, 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P29, DOI 10.1109/HOTI.2007.9
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Stensgaard Mikkel B., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P55, DOI 10.1109/NOCS.2008.4492725
   Wang X, 2007, IEEE T VLSI SYST, V15, P1091, DOI 10.1109/TVLSI.2007.903914
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu QF, 2006, IEEE LEOS ANN MTG, P647, DOI 10.1109/LEOS.2006.278862
   Ye YY, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2093145.2093150
   Zhang L, 2012, PROCEDIA ENVIRON SCI, V12, P9, DOI 10.1016/j.proenv.2012.01.240
NR 41
TC 3
Z9 3
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 2
DI 10.1145/2839301
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000002
DA 2024-07-18
ER

PT J
AU Bellasi, P
   Massari, G
   Fornaciari, W
AF Bellasi, Patrick
   Massari, Giuseppe
   Fornaciari, William
TI Effective Runtime Resource Management Using Linux Control Groups with
   the BarbequeRTRM Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithm; Design; Performance; Management; Runtime resource manager;
   Linux; control groups; performance counters; scheduling; multicore; many
   core; parallel applications; power; reconfigurability
AB The extremely high technology process reached by silicon manufacturing (smaller than 32nm) has led to production of computational platforms and SoC, featuring a considerable amount of resources. Whereas from one side such multi-and many-core platforms show growing performance capabilities, from the other side they are more and more affected by power, thermal, and reliability issues. Moreover, the increased computational capabilities allows congested usage scenarios with workloads subject to mixed and time-varying requirements. Effective usage of the resources should take into account both the application requirements and resources availability, with an arbiter, namely a resource manager in charge to solve the resource contention among demanding applications.
   Current operating systems (OS) have only a limited knowledge about application-specific behaviors and their time-varying requirements. Dedicated system interfaces to collect such inputs and forward them to the OS (e.g., its scheduler) are thus an interesting research area that aims at integrating the OS with an ad hoc resource manager. Such a component can exploit efficient low-level OS interfaces and mechanisms to extend its capabilities of controlling tasks and system resources. Because of the specific tasks and timings of a resource manager, this component can be easily and effectively developed as a user-space extension lying in between the OS and the controlled application.
   This article, which focuses on multicore Linux systems, shows a portable solution to enforce runtime resource management decisions based on the standard control groups framework. A burst and a mixed workload analysis, performed on a multicore-based NUMA platform, have reported some promising results both in terms of performance and power saving.
C1 [Bellasi, Patrick; Massari, Giuseppe; Fornaciari, William] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20132 Milan, Italy.
C3 Polytechnic University of Milan
RP Bellasi, P (corresponding author), Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20132 Milan, Italy.
EM patrick.bellasi@polimi.it; guiseppe.massari@polimi.it;
   william.fornaciari@polimi.it
RI Fornaciari, William/U-5352-2018
OI Fornaciari, William/0000-0001-8294-730X; MASSARI,
   GIUSEPPE/0000-0002-2302-4297
FU EU [HARPA FP7-ICT-2013-10-612069, CONTREX FP7-ICT-2013-10- 611146]
FX This work has been partially supported by the EU-funded projects HARPA
   FP7-ICT-2013-10-612069 and CONTREX FP7-ICT-2013-10- 611146.
CR [Anonymous], 2012, 7 INT WORKSHOP RECON
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bini E, 2011, IEEE MICRO, V31, P72, DOI 10.1109/MM.2011.1
   Blagodurov Sergey, 2011, USER LEVEL SCHEDULIN
   Domjan H, 2001, PROC INT CONF PARAL, P499
   Fu X, 2011, IEEE INT CONF EMBED, P73, DOI 10.1109/RTCSA.2011.65
   Head MR, 2010, IEEE IFIP NETW OPER, P104, DOI 10.1109/NOMS.2010.5488444
   Hoffmann Henry, 2010, MITCSAILTR2011046
   Hofmeyr S, 2010, ACM SIGPLAN NOTICES, V45, P147, DOI 10.1145/1837853.1693475
   Keller G, 2010, SIXTH INTERNATIONAL CONFERENCE ON AUTONOMIC AND AUTONOMOUS SYSTEMS: ICAS 2010, PROCEEDINGS, P137, DOI 10.1109/ICAS.2010.27
   Li Tong, 2007, P ACM IEEE C SUP
   Linux Containers, 2010, LIN CONT HOM PAG
   Linux VServer, 2010, LIN VSERVER HOM PAG
   Louvel M., 2011, 2011 Proceedings of IEEE/IFIP 9th International Conference on Embedded and Ubiquitous Computing (EUC 2011), P19, DOI 10.1109/EUC.2011.34
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   MontaVista, 2010, LOCATION CONTROL
   OpenVZ, 2010, OPENVZ HOME PAGE
   Ranadive A, 2011, IEEE INT C CL COMP, P45, DOI 10.1109/CLUSTER.2011.14
   Sondag T, 2011, INT SYM CODE GENER, P11, DOI 10.1109/CGO.2011.5764670
   Yang P, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P120, DOI 10.1109/CODESS.2003.1275270
   Ykman-Couvreur C, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P66, DOI 10.1109/ISSOC.2005.1595646
NR 21
TC 33
Z9 34
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 39
DI 10.1145/2658990
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800020
OA Green Published
DA 2024-07-18
ER

PT J
AU Abdel-Khalek, R
   Bertacco, V
AF Abdel-Khalek, Rawan
   Bertacco, Valeria
TI Post-Silicon Platform for the Functional Diagnosis and Debug of
   Networks-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Networks-on-chip; post-silicon validation; functional
   correctness; performance monitoring make
ID VALIDATION
AB The increasing number of units in today's systems-on-chip andmulticore processors has led to complex intrachip communication solutions. Specifically, Networks-on-Chip (NoCs) have emerged as a favorable fabric to provide high bandwidth and low latency in connecting many units in a same chip. To achieve these goals, the NoC often includes complex components and advanced features, leading to the development of large and highly complex interconnect subsystems. One of the biggest challenges in these designs is to ensure the correct functionality of this communication infrastructure. To support this goal, an increasing fraction of the validation effort has shifted to post-silicon validation, because it permits exercising network activities that are too complex to be validated in pre-silicon. However, post-silicon validation is hindered by the lack of observability of the network's internal operations and thus, diagnosing functional errors during this phase is very difficult.
   In this work, we propose a post-silicon validation platform that improves observability of network operations by taking periodic snapshots of the traffic traversing the network. Each node's local cache is configured to temporarily store the snapshot logs in a designated area reserved for post-silicon validation and relinquished after product release. Each snapshot log is analyzed locally by a software algorithm running on its corresponding core, in order to detect functional errors. Upon error detection, all snapshot logs are aggregated at a central location to extract additional debug data, including an overview of network traffic surrounding the error event, as well as a partial reconstruction of the routes followed by packets in flight at the time. In our experiments, we found that this approach allows us to detect several types of functional errors, as well as observe, on average, over 50% of the network's traffic and reconstruct at least half of each of their routes through the network.
C1 [Abdel-Khalek, Rawan; Bertacco, Valeria] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Abdel-Khalek, R (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM rawanak@umich.edu
FU STARnet; MARCO; DARPA; NSF [1217764]; Semiconductor Research Corporation
   program; Direct For Computer & Info Scie & Enginr [1217764] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems [1217764] Funding Source: National Science Foundation
FX This work was supported by STARnet, a Semiconductor Research Corporation
   program sponsored by MARCO and DARPA, and NSF grant no. 1217764.
CR Abramovici M., 2006, P 43 ANN DES AUT C D
   Abramovici M, 2008, IEEE DES TEST COMPUT, V25, P216, DOI 10.1109/MDT.2008.77
   [Anonymous], 1990, 11491 IEEE
   [Anonymous], P INT C COMP DES ICC
   [Anonymous], P EUROMICRO C DIG SY
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2008, P 17 INT C PAR ARCH
   Chatterjee D., 2011, P INT C COMP AID DES
   Ciordas C., 2006, P S IND EMB SYST IES
   Ciordas C., 2004, P HIGH LEV DES VAL T
   Das R, 2009, INT S HIGH PERF COMP, P175, DOI 10.1109/HPCA.2009.4798252
   DeOrio A., 2009, P INT S HIGH PERF CO
   DeOrio A., 2008, P INT C COMP DES ICC
   FARUQUE MAA, 2006, P 4 INT C HARDW SOFT, P76
   Jafri Syed M. A. H., 2012, Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems. PECCS 2012, P450
   Kim G, 2011, DES AUT CON, P936
   Ko H. F., 2008, P C DES AUT TEST EUR
   Ko Ho Fai, 2010, 2010 IEEE INT TEST C, P1, DOI [10.1109/TEST.2010.5699214, DOI 10.1109/TEST.2010.5699214]
   Krishna T, 2011, INT SYMP MICROARCH, P71
   Lai C.-H., 2009, P 46 ANN DES AUT C D
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Liu X., 2009, P C DES AUT TEST EUR
   Lv Z., 2011, P 7 INT C COMP INT S
   Mishra A.K., 2010, Conference on High Performance Computing Networking, Storage and Analysis, (SC), P1
   Panda PR, 2010, IEEE INT CONF VLSI, P55, DOI 10.1109/VLSISOC.2010.5642623
   Panda PR, 2011, IEEE T COMPUT, V60, P484, DOI 10.1109/TC.2010.123
   Parikh R., 2011, P INT S MICR MICRO 1
   Park S.-B., 2010, P 47 DES AUT C DAC 1
   Park SB, 2009, IEEE T COMPUT AID D, V28, P1545, DOI 10.1109/TCAD.2009.2030595
   Rotithor H, 2000, IEEE DES TEST COMPUT, V17, P77, DOI 10.1109/54.895008
   Tang S., 2007, P C DES AUT TEST EUR
   Van den Brand J, 2005, THESIS TU EINDHOVEN
   VERMEULEN B, 2009, P INT S VLSI DES AUT
   Vermeulen B., 2001, P IEEE INT TEST C IT
   Vishnoi A., 2009, DES AUT TEST EUR C E
   Yang JS, 2009, IEEE VLSI TEST SYMP, P79, DOI 10.1109/VTS.2009.51
   Yi H., 2010, IEEE T CIRCUITS SYST, V57, P7
   Yi H., 2008, P AS TEST S ATS 08
   Zheng Li, 2008, IEEE Computer Architecture Letters, V7, P53, DOI 10.1109/L-CA.2008.9
NR 39
TC 12
Z9 13
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 112
DI 10.1145/2567936
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, G
   Huang, K
   Knoll, A
AF Chen, Gang
   Huang, Kai
   Knoll, Alois
TI Energy Optimization for Real-Time Multiprocessor System-on-Chip with
   Optimal DVFS and DPM Combination
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Scheduling; energy optimization,DVFS; DPM; real-time MPSoCs
AB Energy optimization is a critical design concern for embedded systems. Combining DVFS+ DPM is considered as one preferable technique to reduce energy consumption. There have been optimal DVFS+ DPM algorithms for periodic independent tasks running on uniprocessor in the literature. Optimal combination of DVFS and DPM for periodic dependent tasks on multicore systems is however not yet reported. The challenge of this problem is that the idle intervals of cores are not easy tomodel. In this article, a novel technique is proposed to directly model the idle intervals of individual cores such that both DVFS and DPM can be optimized at the same time. Based on this technique, the energy optimization problem is formulated by means of mixed integrated linear programming. We also present techniques to prune the exploration space of the formulation. Experimental results using real-world benchmarks demonstrate the effectiveness of our approach compared to existing approaches.
C1 [Chen, Gang; Huang, Kai; Knoll, Alois] Tech Univ Munich, D-85748 Garching, Germany.
C3 Technical University of Munich
RP Chen, G (corresponding author), Tech Univ Munich, Boltzmannstr 3, D-85748 Garching, Germany.
EM kai.huang@in.tum.de
RI Huang, Kai/JVO-5066-2024; Huang, kaixuan/GYR-0156-2022; Knoll,
   Alois/AAN-8417-2021
OI Huang, kaixuan/0000-0001-8845-2770; Knoll, Alois/0000-0003-4840-076X
FU German BMBF projects ECU [13N11936]; Car2X [13N11933]
FX This work has been partly funded by German BMBF projects ECU (grant
   number: 13N11936) and Car2X (grant number: 13N11933).
CR [Anonymous], 2011, International Technology Roadmap for Semiconductors -, V2011
   [Anonymous], INT SINGL CHIP CLOUD
   ARM, 2012, ARM CORT A15 SER
   Baruah S., 2011, P IEEE 32 REAL TIM S
   Bhatti MK, 2011, REAL-TIME SYST, V47, P143, DOI 10.1007/s11241-011-9116-y
   Chen Gang, 2013, P C DES AUT TEST EUR
   Chen JJ, 2005, PROC INT CONF PARAL, P13
   Cheng Hui, 2006, P C DES AUT TEST EUR
   CPLEX, 2010, IBM ILOG CPLEX OPT
   Devadas V., 2012, IEEE T COMPUT
   DICK RP, 1998, P 6 INT WORKSH HARDW
   El-Salloum C., 2012, P 15 EUR DIG SYST DE
   Gerards Marco E. T., 2013, ACM T ARCHIT CODE OP
   GRUIAN F, 2001, P AS S PAC DES AUT C
   Guthaus M. R., 2001, P 2001 IEEE INT WORK
   Henry Michael B., 2009, P INT C HIGH PERF EM
   Huang K., 2011, REAL TIME SYSTEMS
   Hung CM, 2006, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2006.22
   Intel, 2009, INT AT PROC
   Intel, 2011, INT 22NM TECHN
   Jejurikar R., 2004, P 41 ACM IEEE DES AU
   Jha Niraj K., 2001, P IEEE ACM INT C COM
   Li Dawei, 2012, P 41 INT C PAR PROC
   Lin C., 2007, P IEEE AIAA 26 DIG A
   Lukasiewycz Martin, 2012, P EUR DIG SYST DES
   Martin Steven M., 2002, P IEEE ACM INT C COM
   Marvell, 2009, MARV PXA270 PROC
   Marvell, 2012, MARV ARMADA
   Singh A. K., 2013, P 50 ANN DES AUT C
   Srinivasan Krishnan, 2007, INTEGRATION VLSI J
   TTE system, 2007, REL TIM TRIGG PROC
   Vallerio K. S., 2003, P 16 INT C VLSI DES
   Wang Weixun, 2010, P 23 INT C VLSI DES
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Wang Yi, 2010, P 31 IEEE REAL TIM S
   Xu Huiting, 2012, P 18 IEEE INT C EMB
   ZHANG Y, 2002, P 39 DES AUT C
   Zhong XL, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347381
NR 38
TC 95
Z9 103
U1 2
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 111
DI 10.1145/2567935
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400013
OA Green Published
DA 2024-07-18
ER

PT J
AU Chang, LP
   Wen, CY
AF Chang, Li-Pin
   Wen, Chen-Yi
TI Reducing Asynchrony in Channel Garbage-Collection for Improving Internal
   Parallelism of Multichannel Solid-State Disks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Solid-state disks; flash memory;
   multichannel architectures
ID FLASH TRANSLATION LAYER; MEMORY; ARCHITECTURE; PERFORMANCE
AB Solid-state disks use multichannel architectures to boost their data transfer rates. Because realistic disk workloads have numerous small write requests, modern flash-storage devices adopt a write buffer and a set of independent channels for better parallelism in serving small write requests. When a channel is undergoing garbage collection, it stops responding to inbound write traffic and accumulates page data in the write buffer. This results in contention for buffer space and creates idle periods in channels. This study presents a channel-management strategy, called garbage-collection advancing, which allows early start of garbage collection in channels for increasing the overlap among channel activities of garbage collection and restoring the balance of buffer-space usage among channels. This study further introduces cycle filling, which is a version of garbage-collection advancing tailored for the operation model of flash planes. Experimental results show that the proposed methods greatly outperformed existing designs of multichannel systems in terms of response and throughput. We also successfully implemented the proposed methods in a real solid-state disk and proved their feasibility in real hardware.
C1 [Chang, Li-Pin; Wen, Chen-Yi] Natl Chiao Tung Univ, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chang, LP (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
EM lpchang@cs.nctu.edu.tw
FU National Science Council, Taiwan, ROC [98-2221-E-009-157-MY3]; Global
   Unichip Corp.
FX This work is supported in part by a research grant 98-2221-E-009-157-MY3
   from National Science Council, Taiwan, ROC, and a joint research project
   with Global Unichip Corp.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], 2011, P ACM S APPL COMP SA
   [Anonymous], MT29F512G08 NAND FLA
   [Anonymous], ONFI 3 0 SPEC
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chang LP, 2011, DES AUT CON, P23, DOI 10.1109/ICRMS.2011.5979272
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Cho H, 2009, DES AUT TEST EUROPE, P507
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   Kim H., 2008, P 6 USENIX C FILE ST
   Lee ST, 2007, J CLIN NEUROL, V3, P18, DOI 10.3988/jcn.2007.3.1.18
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   Park SH, 2012, IEEE T COMPUT, V61, P134, DOI 10.1109/TC.2010.212
   Qin ZW, 2012, IEEE REAL TIME, P35, DOI 10.1109/RTAS.2012.27
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
NR 19
TC 10
Z9 10
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 63
DI 10.1145/2544375.2544383
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800008
DA 2024-07-18
ER

PT J
AU Jung, DH
   Moon, SM
   Oh, HS
AF Jung, Dong-Heon
   Moon, Soo-Mook
   Oh, Hyeong-Seok
TI Hybrid Compilation and Optimization for Java-Based Digital TV Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Performance; Digital TV; Java xlets; ahead-of-time
   compilation; idle-time compilation; image loading and decoding
ID OF-TIME COMPILER
AB The Java-based software platform for interactive digital TV (DTV) is composed of the system/middleware class statically installed on the DTV set-top box and the xlet applications dynamically downloaded from the TV stations. The xlet application includes Java classes and image/text files. The xlets are executed only when the TV viewer initiates an interaction, even if the xlets have been completely downloaded. To achieve high performance on this dual-component, user-initiated system, existing just-in-time (JIT) compilation and optimization is not enough; instead, ahead-of-time and idle-time compilation and optimization are also needed, requiring a hybrid compilation and optimization environment. We constructed such a hybrid environment for a commercial DTV software platform and evaluated it using real, on-air xlet applications. Our experimental results show that the proposed hybrid environment can improve the DTV Java performance by more than three times, compared to the JIT-only environment, with little change to other DTV behavior.
C1 [Jung, Dong-Heon; Moon, Soo-Mook; Oh, Hyeong-Seok] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul, South Korea.
C3 Seoul National University (SNU)
RP Moon, SM (corresponding author), Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul, South Korea.
EM clamp@altair.snu.ac.kr; smoon@altair.snu.ac.kr; oracle@altair.snu.ac.kr
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF); Ministry of Education, Science and Technology
   [2011-0026481]; LG Electronics
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Education, Science and Technology (2011-0026481) and by LG
   Electronics.
CR Alpern B, 2005, IBM SYST J, V44, P399, DOI 10.1147/sj.442.0399
   [Anonymous], 2000, CASES 00
   [Anonymous], 2006, P 2006 INT C COMP AR, DOI DOI 10.1145/1176760.1176767
   Armbruster A, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324974
   Aycock J, 2003, ACM COMPUT SURV, V35, P97, DOI 10.1145/857076.857077
   Baker J, 2009, CONCURR COMP-PRACT E, V21, P1572, DOI 10.1002/cpe.1391
   BDA, 2005, BD J BAS APPL LOG MO
   European Travel Commission, 2013, MOB DEV
   Foote S., 2005, JAV DIG TV UPD
   Free Software Foundation, 1997, GCC GNU COMP COLL
   Free Software Foundation, 2012, GCJ GNU COMP JAV PRO
   Fulton M, 2007, INT SYM CODE GENER, P221
   GCC, 2012, GNU COMP JAV PROGR L
   Jung D. H., 2013, P AS PAC PROGR LANG
   Jung DH, 2008, COMPUT LANG SYST STR, V34, P170, DOI 10.1016/j.cl.2007.06.004
   Jung DH, 2012, COMPUT J, V55, P232, DOI 10.1093/comjnl/bxr100
   Jung DH, 2010, INT SYM CODE GENER, P73
   Morris S., 2005, Interactive TV Standards: A Guide to MHP, OCAP
   Morris S., 2012, TV BORDERS
   Muller G, 1997, PROCEEDINGS OF THE THIRD USENIX CONFERENCE ON OBJECT-ORIENTED TECHNOLOGIES AND SYSTEMS (COOTS), P1
   Nilsson A, 2005, ISORC 2005: Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, Proceedings, P372
   Oracle, 2005, MOB INF DEV PROF MID
   Oracle, 2013, JAV TV
   Oracle, 2013, JAV TECHN WIR IND JT
   Oracle, 2013, JAV ME TECHN MOB SER
   Palacz K, 2005, SCI COMPUT PROGRAM, V57, P357, DOI 10.1016/j.scico.2004.08.007
   Pizlo F, 2010, ACM SIGPLAN NOTICES, V45, P146, DOI 10.1145/1809028.1806615
   Proebsting T. A., 1997, P USENIX C OBJ OR TE, P3
   Schoofs T., 2009, JTRES'09: Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems. (Madrid, P169, DOI DOI 10.1145/1620405.1620429
   Serrano M, 2000, ACM SIGPLAN NOTICES, V35, P66, DOI 10.1145/354222.353176
   Stepanian Levon., 2005, VEE 05, P121, DOI DOI 10.1145/1064979.1064997
   Sun Microsystems, 2005, CDC HOTSPOT IMPL DYN
   Varma A., 2004, P DES AUT TEST EUR C
   Weiss M., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P119, DOI 10.1007/BFb0057785
   Wilkes R., 2005, NGEN REVS YOUR PERFO
NR 35
TC 5
Z9 6
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 62
DI 10.1145/2506257
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800007
DA 2024-07-18
ER

PT J
AU Biswas, S
   Mall, R
   Satpathy, M
AF Biswas, Swarnendu
   Mall, Rajib
   Satpathy, Manoranjan
TI A Regression Test Selection Technique for Embedded Software
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Verification; Reliability; Embedded programs; intertask
   communication; regression test selection; software maintenance; slicing;
   task execution dependencies
AB The current approaches for regression test selection of embedded programs are usually based on data-and control-dependency analyses, often augmented with human reasoning. Existing techniques do not take into account additional execution dependencies which may exist among code elements in such programs due to features such as tasks, task deadlines, task precedences, and intertask communications. In this context, we propose a model-based regression test selection technique for such programs. Our technique first constructs a graph model of the program; the proposed graph model has been designed to capture several characteristics of embedded programs, such as task precedence order, priority, intertask communication, timers, exceptions and interrupt handlers, which we consider important for regression-test selection. Our regression test selection technique selects test cases based on an analysis of the constructed graph model. We have implemented our technique to realize a prototype tool. The experimental results obtained using this tool show that, on average, our approach selects about 28.33% more regression test cases than those selected by a traditional approach. We observed that, on average, 36.36% of the fault-revealing test cases were overlooked by the existing regression test selection technique.
C1 [Biswas, Swarnendu; Mall, Rajib] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
   [Satpathy, Manoranjan] GM India Sci Lab, Bangalore, Karnataka, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Biswas, S (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM swarnendu@cse.iitkgp.ernet.in
OI Biswas, Swarnendu/0000-0001-6839-8586
CR Aho A.V., 2008, Compilers: Principles, techniques, and tools, V2nd
   Allen M., 2003, SIGPLAN Notices, V38, P284, DOI 10.1145/966049.777394
   [Anonymous], 1989, INSIGHTS REGRESSION
   [Anonymous], 2011, MATLAB
   Bates S., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P384, DOI 10.1145/158511.158694
   Binkley D, 1997, IEEE T SOFTWARE ENG, V23, P498, DOI 10.1109/32.624306
   BISWAS S., 2011, THESIS INDIAN I TECH
   Biswas S., 2009, ACM SIGSOFT Software Engineering Notes, V34, P1
   Biswas S, 2011, IEEE EMBED SYST LETT, V3, P117, DOI 10.1109/LES.2011.2173293
   Cartaxo EG, 2011, SOFTW TEST VERIF REL, V21, P75, DOI 10.1002/stvr.413
   Cleve A, 2006, WORK CONF REVERSE EN, P157
   Do H, 2010, IEEE T SOFTWARE ENG, V36, P593, DOI 10.1109/TSE.2010.58
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   Guan LM, 2006, PROCEEDINGS OF THE 2006 IEEE/ASME INTERNATIONAL CONFERENCE ON MECHATRONIC AND EMBEDDED SYSTEMS AND APPLICATIONS, P272
   Harrold MJ, 2001, ACM SIGPLAN NOTICES, V36, P312, DOI 10.1145/504311.504305
   Hatley D.J., 1987, STRATEGIES REAL TIME
   HORWITZ S, 1990, ACM T PROGR LANG SYS, V12, P26, DOI [10.1145/77606.77608, 10.1145/960116.53994]
   Jiang SJ, 2006, CIC 2006: 15TH INTERNATIONAL CONFERENCE ON COMPUTING, PROCEEDINGS, P277
   Jiang Zheng, 2006, 28th International Conference on Software Engineering Proceedings, P512, DOI 10.1145/1134285.1134357
   Jooyoung Seo, 2008, 2008 Second IEEE International Conference on Secure System Integration and Reliability Improvement (SSIRI), P135, DOI 10.1109/SSIRI.2008.38
   Kapfhammer G.M., 2004, Computer Science Handbook, VSecond
   Knuth D. E., 1974, Computing Surveys, V6, P261, DOI 10.1145/356635.356640
   Kondoh H, 2006, SCI COMPUT PROGRAM, V60, P82, DOI 10.1016/j.scico.2005.05.003
   Liang DL, 1998, PROC IEEE INT CONF S, P358, DOI 10.1109/ICSM.1998.738527
   Mall R., 2007, Real-Time Systems: Theory and Practice
   MARWEDEL P., 2007, EMBEDDED SYSTEM DESI
   MCCONELL S., 2004, CODE COMPLETE PRACTI
   Netkow M., 2010, P 2010 WORKSH EMB SY
   Orso A., 2004, Software Engineering Notes, V29, P241, DOI 10.1145/1041685.1029928
   OSEK, 2001, OSEK VDX TIM TRIGG O
   Romanovsky A, 1998, FIRST INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING (ISORC '98), P32, DOI 10.1109/ISORC.1998.666766
   Rothermel G, 1996, IEEE T SOFTWARE ENG, V22, P529, DOI 10.1109/32.536955
   Rothermel G., 1997, ACM Transactions on Software Engineering and Methodology, V6, P173, DOI 10.1145/248233.248262
   Sales J., 2005, SYMBIAN OS INTERNALS
   Salewski F, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P124, DOI 10.1109/DSD.2007.4341459
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   SCHOTLAND T., 2011, EXCEPTION HANDLING C
   Silberschatz A., 2010, OPERATING SYSTEM CON
   Sinha S., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P432, DOI 10.1109/ICSE.1999.841033
   Sinha S, 1998, PROC IEEE INT CONF S, P348, DOI 10.1109/ICSM.1998.738526
   SUNDMARK D., 2007, P WORK PROGR SESS 17, P53
   Vahid F., 2002, EMBEDDED SYSTEM DESI
   Vokolos FI, 1997, RELIABILITY, QUALITY AND SAFETY OF SOFTWARE-INTENSIVE SYSTEMS, P3
   Ward P.T., 1991, Structured Development for Real-Time Systems
   WIND RIVER SYSTEMS, 2010, WIND RIV VXWORKS EMB
NR 45
TC 8
Z9 8
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 47
DI 10.1145/2539036.2539043
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000007
DA 2024-07-18
ER

PT J
AU Lizarraga, A
   Lysecky, R
   Lysecky, S
   Gordon-Ross, A
AF Lizarraga, Adrian
   Lysecky, Roman
   Lysecky, Susan
   Gordon-Ross, Ann
TI Dynamic Profiling and Fuzzy-Logic-Based Optimization of Sensor Network
   Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Measurement; Performance; Experimentation; Human
   Factors; Sensor networks; dynamic optimization; dynamic profiling;
   design space; exploration; fuzzy logic
AB The commercialization of sensor-based platforms is facilitating the realization of numerous sensor network applications with diverse application requirements. However, sensor network platforms are becoming increasingly complex to design and optimize due to the multitude of interdependent parameters that must be considered. To further complicate matters, application experts oftentimes are not trained engineers, but rather biologists, teachers, or agriculturists who wish to utilize the sensor-based platforms for various domain-specific tasks. To assist both platform developers and application experts, we present a centralized dynamic profiling and optimization platform for sensor-based systems that enables application experts to rapidly optimize a sensor network for a particular application without requiring extensive knowledge of, and experience with, the underlying physical hardware platform. In this article, we present an optimization framework that allows developers to characterize application requirements through high-level design metrics and fuzzy-logic-based optimization. We further analyze the benefits of utilizing dynamic profiling information to eliminate the guesswork of creating a "good" benchmark, present several reoptimization evaluation algorithms used to detect if re-optimization is necessary, and highlight the benefits of the proposed dynamic optimization framework compared to static optimization alternatives.
C1 [Lizarraga, Adrian; Lysecky, Roman; Lysecky, Susan] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
   [Gordon-Ross, Ann] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL USA.
C3 University of Arizona; State University System of Florida; University of
   Florida
RP Lysecky, R (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
EM rlysecky@ece.arizona.edu
FU National Science Foundation [CNS-0834102, CNS-0834080]
FX This work is supported by National Science Foundation grants CNS-0834102
   and CNS-0834080.
CR ADLAKHA S., 2003, EMBED NETW SENSOR SY
   Al-Karaki J. N., 2004, IEEE WIREL COMMUN, P1
   Alippi C., 2006, P 4 ANN IEEE INT C P
   [Anonymous], 2003, P EMB NETW SENS SYS
   Bai LS, 2009, 2009 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN 2009), P85
   CHANDRAKASAN A., 2001, P INT C MOB COMP NET
   Changlei L., 2011, IEEE T MOBILE COMPUT
   Chantrapornchai C, 2000, IEEE T COMPUT AID D, V19, P19, DOI 10.1109/43.822617
   DUTTA P., 2005, P INT C COMP AID DES
   Felemban E., 2006, IEEE Trans. Mobile Computing
   GABR W., 2009, P INT C ROB BIOM
   GANESAN D., 2001, P ACM S OP SYST PRIN
   Heinzelman WR, 2000, IEEE 33 ANN HAW INT, P223, DOI 10.1109/hicss.2000.926982
   Hill JL, 2002, IEEE MICRO, V22, P12, DOI 10.1109/MM.2002.1134340
   Hoffman T., 2003, COMPUTER WORLD
   Holland M., 2007, THESIS U ROCHESTER R
   KADAYIF I., 2004, P DES AUT TEST EUR D
   KOGEKAR S., 2004, P INT C INF PROC SEN
   KURTKOTI A., 2008, P 1 INT C EM TRENDS
   Levis P., 2003, P ACM C EMB NETW SEN
   LIU J, 2001, P EUR SIM INT WORKSH
   LOPEZ-VALLEJO M. L., 2000, P DES AUT TEST EUR D
   Mann S, 1997, COMPUTER, V30, P25, DOI 10.1109/2.566147
   MARTIN T., 2003, P INT S WEAR COMP
   Mathelin M., 1993, P IEEE INT C FUZZ SY
   MUNIR A., 2010, P INT C MOB UB COMP
   Munir A, 2010, IEEE CONF WIREL MOB, P129, DOI 10.1109/WIMOB.2010.5644982
   NEEMA S., 2005, SYST COMMUN
   Oltean G, 2000, NEUREL 2000: PROCEEDINGS OF THE 5TH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, P152, DOI 10.1109/NEUREL.2000.902404
   PERRONE F., 2002, P WINT SIM C
   POLLEY J., 2004, P IEEE C SENS MESH A
   Schurgers C., 2002, IEEE Transactions on Mobile Computing
   Sharagowitz E., 1998, IEEE T FUZZY SYST
   Shenoy A, 2010, IEEE EMBED SYST LETT, V2, P10, DOI 10.1109/LES.2010.2045634
   SHIH E., 2001, P IEEE COMP SOC ANN
   Shnayder Victor, 2004, P ACM C EMB NETW SEN
   Sinha A, 2001, IEEE DES TEST COMPUT, V18, P62, DOI 10.1109/54.914626
   SUNDRESH S., 2004, P SIM S
   TILAK S., 2002, P INT WORKSH WIR SEN
   Warneke B, 2001, COMPUTER, V34, P44, DOI 10.1109/2.895117
   Warneke B., 2004, P INT SOL STAT CIRC
   YU Y., 2003, P INT C GEOS NETW
   YUAN L., 2002, P C APPL SPEC SYST A
   ZHANG H., AD HOC SENSOR WIREL, V1, P1
   Zimmerling M., 2009, THESIS TU DRESDEN
NR 45
TC 3
Z9 3
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 51
DI 10.1145/2539036.2539047
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000011
DA 2024-07-18
ER

PT J
AU Chung, YF
   Lo, YT
   King, CT
AF Chung, Yi-Fan
   Lo, Yin-Tsung
   King, Chung-Ta
TI Enhancing User Experiences by Exploiting Energy and Launch Delay
   Trade-Off of Mobile Multimedia Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Management; Power consumption; launch delay; Android;
   application management; modeling techniques
AB Launch delay has been an important factor affecting users' experiences in mobile multimedia applications. To launch applications quickly, modern mobile systems such as Android usually keep inactive applications in the background and manage them through an LRU-based activity stack. Whenever the user wants to run and interact with a background application again, that application can be switched back into the foreground quickly from the activity stack without delay in initializing the applications anew. Since background multimedia applications often continuously consume the battery power of the smart phone, the challenge is to effect a balance between application launch delay and battery lifetime. In this article, we propose innovative application management strategies that terminate "unbeneficial" background applications to save energy and pre-launch "beneficial" applications to improve the application launch delay. The proposed strategies are evaluated through a trace-driven simulation and a real experiment. The results show that the average application launch delay can be reduced by 15% while the average battery lifetime is increased by 18%.
C1 [Chung, Yi-Fan; Lo, Yin-Tsung; King, Chung-Ta] Natl Tsing Hua Univ, Hsinchu, Taiwan.
C3 National Tsing Hua University
RP Chung, YF (corresponding author), Natl Tsing Hua Univ, Hsinchu, Taiwan.
EM frank310751@gmail.com
FU Media Tek Inc. [101F2211EA]
FX This work was supported in part by Media Tek Inc. under Grant No.
   101F2211EA.
CR Aggarwal C, 1999, IEEE T KNOWL DATA EN, V11, P94, DOI 10.1109/69.755618
   [Anonymous], 3 INT C COMM SYST NE
   Bao TF, 2012, KNOWL INF SYST, V31, P345, DOI 10.1007/s10115-011-0417-1
   Bircher WL, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P275, DOI 10.1109/LPE.2005.195527
   Cao Huanhuan, 2010, P 19 ACM INT C INF K, P1677, DOI DOI 10.1145/1871437.1871702
   Dong M., 2011, ABS11011240 CORR
   Esweek, 2011, PERS OPT ANDR SMARTP
   Joo Yongsoo., 2011, FAST, P259
   Kang S, 2008, MOBISYS'08: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P267
   Kravets R, 2000, WIREL NETW, V6, P263, DOI 10.1023/A:1019149900672
   Lee H, 2011, IEEE COMMUN MAG, V49, P118, DOI 10.1109/MCOM.2011.5783996
   Mac Developer Library, 2008, INTR LAUNCH TIM PERF
   Paek Jeongyeup., 2011, Proceedings of the 9th international conference on Mobile systems, applications, and services (MobiSys '11), P293
   PowerTutor, 2011, POWERTUTOR POWER MON
   Ra M.-R., 2010, 8th International Conference on Mobile systems, Applications, and Services, P255
   Sears A., 1994, ACM Transactions on Computer-Human Interaction, V1, P27, DOI [10.1145/174630.174632, DOI 10.1145/174630.174632]
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Tingxin D., 2012, P MOBISYS
   Yuan WH, 2006, ACM T COMPUT SYST, V24, P292, DOI 10.1145/1151690.1151693
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
NR 20
TC 6
Z9 10
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 37
DI 10.1145/2435227.2435233
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200006
DA 2024-07-18
ER

PT J
AU Peng, CY
   Shen, GB
   Zhang, YG
AF Peng, Chunyi
   Shen, Guobin
   Zhang, Yongguang
TI BeepBeep: A High-Accuracy Acoustic-Based System for Ranging and
   Localization Using COTS Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Ranging; acoustic ranging;
   time-of-arrival; localization; ranging and localization systems
AB We present the design and implementation of BeepBeep, a high-accuracy acoustic-based system for ranging and localization. It is a pure software-based solution and uses the most basic set of commodity hardware - a speaker, a microphone, and some form of interdevice communication. The ranging scheme works without any infrastructure and is applicable to sensor platforms and commercial-off-the-shelf mobile devices. It achieves high accuracy through three techniques: two-way sensing, self-recording, and sample counting. We further devise a scalable and fast localization scheme. Our experiments show that up to one-centimeter ranging accuracy and three-centimeter localization accuracy can be achieved.
C1 [Peng, Chunyi] Univ Calif Los Angeles, WiNG Lab, Dept Comp Sci, Los Angeles, CA 90095 USA.
   [Shen, Guobin; Zhang, Yongguang] Microsoft Res Asia, Beijing 100080, Peoples R China.
C3 University of California System; University of California Los Angeles;
   Microsoft; Microsoft Research Asia
RP Peng, CY (corresponding author), Univ Calif Los Angeles, WiNG Lab, Dept Comp Sci, 4681 Boelter Hall, Los Angeles, CA 90095 USA.
EM chunyip@cs.ucla.edu
RI Peng, Chunyi/F-3726-2014; peng, Yi/O-1682-2015
OI peng, Yi/0000-0002-2361-2224
CR Aarabi P, 2003, EURASIP J APPL SIG P, V2003, P338, DOI 10.1155/S1110865703212014
   [Anonymous], 2001, MOBICOM 2001 P 7 ANN
   [Anonymous], 2002, Em WSNA02: ' Proceedings of the 1st ACM international workshop on Wireless sensor networks and applications, paginas
   [Anonymous], 2015, Speed of sound
   Aspnes J, 2006, IEEE T MOBILE COMPUT, V5, P1663, DOI 10.1109/TMC.2006.174
   Azizyan M, 2009, FIFTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM 2009), P261
   BAHL P., 2000, P 19 ANN IEEE C COMP
   BatSystem, 2003, BAT SYSTEM
   Borriello G, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P191, DOI 10.1145/1067170.1067191
   Enge P, 1999, P IEEE, V87, P3, DOI 10.1109/JPROC.1999.736338
   Frampton KD, 2006, IEEE SENS J, V6, P166, DOI 10.1109/JSEN.2005.860361
   Girod L, 2001, IROS 2001: PROCEEDINGS OF THE 2001 IEEE/RJS INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P1312, DOI 10.1109/IROS.2001.977164
   Girod L., 2006, Proceedings of the 4th International Conference on Embedded Networked Sensor Systems (SenSys), P71
   Harter A., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P59, DOI 10.1145/313451.313476
   He T., 2003, PROC 9 ANN INT C MOB, P81, DOI DOI 10.1145/938985.938995
   Ji Y., 2006, MobiSys2006. The Fourth International Conference on Mobile Systems, Applications and Services, P151, DOI 10.1145/1134680.1134697
   KUSHWAHA M., 2005, P IEEE INT C MOB ADH
   Maroti Miklos., 2005, P 3 INT C EMBEDDED N, P1, DOI DOI 10.1145/1098918.1098920
   Niculescu D., 2003, P 22 ANN IEEE C COMP
   Peng CY, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P137
   Peng CY, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1
   Priyantha N. B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P32, DOI 10.1145/345910.345917
   Sallai J., 2004, P INT C WIR NETW ICW
   SHEN G., 2009, DITA ENABLING GESTUR
   Shen GB, 2007, MOBISYS '07: PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P30
   Stoleru R., 2006, SenSys '06: Proceedings of the 4th international conference on Embedded networked sensor systems, P57
   Werb J, 1998, IEEE SPECTRUM, V35, P71, DOI 10.1109/6.715187
   Whitehouse K, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P73
   Youssef M, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P205, DOI 10.1145/1067170.1067193
   Youssef Moustafa., 2006, MobiSys, P165
NR 30
TC 51
Z9 59
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 4
DI 10.1145/2146417.2146421
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400004
DA 2024-07-18
ER

PT J
AU Koutsoukos, X
   Kottenstette, N
   Hall, J
   Eyisi, E
   Leblanc, H
   Porter, J
   Sztipanovits, J
AF Koutsoukos, Xenofon
   Kottenstette, Nicholas
   Hall, Joseph
   Eyisi, Emeka
   Leblanc, Heath
   Porter, Joseph
   Sztipanovits, Janos
TI A Passivity Approach for Model-Based Compositional Design of Networked
   Control Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Networked control systems; model-based design; passivity
ID STABILITY
AB The integration of physical systems through computing and networking has become pervasive, a trend now known as cyber-physical systems (CPS). Functionality in CPS emerges from the interaction of networked computational and physical objects. System design and integration are particularly challenging because fundamentally different physical and computational design concerns intersect. The impact of these interactions is the loss of compositionality which creates tremendous challenges. The key idea in this article is to use passivity for decoupling the control design of networked systems from uncertainties such as time delays and packet loss, thus providing a fundamental simplification strategy that limits the complexity of interactions. The main contribution is the application of the approach to an experimental case study of a networked multi-robot system. We present a networked control architecture that ensures the overall system remains stable in spite of implementation uncertainties such as network delays and data dropouts, focusing on the technical details required for the implementation. We describe a prototype domain-specific modeling language and automated code generation tools for the design of networked control systems on top of passivity that facilitate effective system configuration, deployment, and testing. Finally, we present experimental evaluation results that show decoupling of interlayer interactions.
C1 [Koutsoukos, Xenofon; Kottenstette, Nicholas; Hall, Joseph; Eyisi, Emeka; Leblanc, Heath; Porter, Joseph; Sztipanovits, Janos] Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37235 USA.
C3 Vanderbilt University
RP Koutsoukos, X (corresponding author), Vanderbilt Univ, Inst Software Syst, Box 1829,Stn B, Nashville, TN 37235 USA.
EM xenofon.koutsoukos@vanderbilt.edu
OI Sztipanovits, Janos/0000-0002-8360-6299
FU National Science Foundation [CNS-1035655, CCF-0820088]; US Army Research
   Office [ARO W911NF-10-1-005]; US Air Force Office of Scientific Research
   [MURI FA9550-06-0312]; Lockheed-Martin
FX This work is supported in part by the National Science Foundation under
   Grants CNS-1035655 and CCF-0820088, the US Army Research Office under
   Grant ARO W911NF-10-1-005, the US Air Force Office of Scientific
   Research under Grant MURI FA9550-06-0312, and Lockheed-Martin.
CR ANDERSON RJ, 1992, INT J ROBOT RES, V11, P135, DOI 10.1177/027836499201100204
   [Anonymous], 2004, AS5506 EMB COMP SYST
   Antsaklis P, 2007, P IEEE, V95, P5, DOI 10.1109/JPROC.2006.887291
   Arcak M, 2007, IEEE T AUTOMAT CONTR, V52, P1380, DOI 10.1109/TAC.2007.902733
   Bai H, 2008, AUTOMATICA, V44, P3170, DOI 10.1016/j.automatica.2008.05.018
   Baillieul J, 2007, P IEEE, V95, P9, DOI 10.1109/JPROC.2006.887290
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Bao J, 2007, ADV IND CONTROL, P1, DOI 10.1007/978-1-84628-893-7
   Bhave AY, 2008, IEEE DECIS CONTR P, P4608, DOI 10.1109/CDC.2008.4739330
   Brockett RW, 2000, IEEE T AUTOMAT CONTR, V45, P1279, DOI 10.1109/9.867021
   Chopra N, 2008, IEEE T CONTR SYST T, V16, P304, DOI 10.1109/TCST.2007.903397
   CORKE P. I, 2002, ROBOTIC TOOLBOX MATL
   Craig JJ., 2004, Introduction to Robotics: Mechanics and Control, V41, P388, DOI 10.7227/IJEEE.41.4.11
   CRUSTCRAWLER.COM, 2009, DYN AX 12 MAN
   EYISI E., 2009, P 2 INT WORKSH MOD B, P27
   FETTWEIS A, 1986, P IEEE, V74, P270, DOI 10.1109/PROC.1986.13458
   Gao HJ, 2007, SIAM J CONTROL OPTIM, V46, P1299, DOI 10.1137/060655110
   Haddad W. M., 2008, Nonlinear Dynamical Systems and Control: A Lyapunov-Based Approach
   Hespanha JP, 2007, P IEEE, V95, P138, DOI 10.1109/JPROC.2006.887288
   Hirche S, 2007, PRESENCE-TELEOP VIRT, V16, P532, DOI 10.1162/pres.16.5.532
   Hirche S, 2009, AUTOMATICA, V45, P1828, DOI 10.1016/j.automatica.2009.04.016
   Hudak J., 2007, Tech. Rep. CMU/SEI-2007-TR-014
   Ihle IAF, 2007, AUTOMATICA, V43, P1508, DOI 10.1016/j.automatica.2007.02.018
   Karsai G, 2003, P IEEE, V91, P145, DOI 10.1109/JPROC.2002.805824
   Kottenstette N., 2011, International Journal of Systems, Control and Communications, V3, P194, DOI 10.1504/IJSCC.2011.039868
   KOTTENSTETTE N, 2009, P 7 INT C CONTR AUT
   Kottenstette N, 2010, P AMER CONTR CONF, P409
   Kottenstette N, 2008, REAL TIM SYST SYMP P, P15, DOI 10.1109/RTSS.2008.14
   LeBlanc H, 2010, ICINCO 2010: PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL 1, P53
   Lédeczi A, 2001, COMPUTER, V34, P44, DOI 10.1109/2.963443
   LEDECZI A., 2001, P WORKSH INT SIGN PR
   Li PY, 1997, IEEE-ASME T MECH, V2, P237, DOI 10.1109/3516.653048
   Lian FL, 2002, IEEE T CONTR SYST T, V10, P297, DOI 10.1109/87.987076
   Montestruque LA, 2004, IEEE T AUTOMAT CONTR, V49, P1562, DOI 10.1109/TAC.2004.834107
   Nesic D, 2009, IEEE T AUTOMAT CONTR, V54, P732, DOI 10.1109/TAC.2009.2014930
   Niemeyer G, 2004, INT J ROBOT RES, V23, P873, DOI 10.1177/0278364904045563
   Nikhil Chopra, 2006, Advances in Robot Control: From Everyday Physics to Humanlike Movements, P107
   Oppenheim A. V., 1997, SIGNALS SYSTEMS
   Ortega R., 1988, Proceedings of the 27th IEEE Conference on Decision and Control (IEEE Cat. No.88CH2531-2), P1575, DOI 10.1109/CDC.1988.194594
   PORTER J., 2008, LECT NOTES COMPUTER, V5421
   Seiler P, 2005, IEEE T AUTOMAT CONTR, V50, P356, DOI 10.1109/TAC.2005.844177
   SIRSLAB, 2009, HAPT LIB OV
   Skaf J., 2007, IEEE Transactions on Automatic Control, V54, P652
   Stramigioli S, 2005, IEEE T ROBOT, V21, P574, DOI 10.1109/TRO.2004.842330
   van der Schaft A.J., 1999, L2 GAIN PASSIVITY NO
   Walsh GC, 2002, IEEE T CONTR SYST T, V10, P438, DOI 10.1109/87.998034
NR 46
TC 4
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 75
DI 10.1145/2362336.2362342
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700006
DA 2024-07-18
ER

PT J
AU Pajic, M
   Chernoguzov, A
   Mangharam, R
AF Pajic, Miroslav
   Chernoguzov, Alexander
   Mangharam, Rahul
TI Robust Architectures for Embedded Wireless Network Control and Actuation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Distributed systems; wireless sensor
   networks; fault tolerance
ID OPERATING SYSTEM
AB Networked cyber-physical systems are fundamentally constrained by the tight coupling and closed-loop control of physical processes. To address actuation in such closed-loop wireless control systems there is a strong need to rethink the communication architectures and protocols for reliability, coordination, and control. We introduce the Embedded Virtual Machine (EVM), a programming abstraction where controller tasks with their control and timing properties are maintained across physical node boundaries and functionality is capable of migrating to the most competent set of physical controllers. In the context of process and discrete control, an EVM is the distributed runtime system that dynamically selects primary-backup sets of controllers given spatial and temporal constraints of the underlying wireless network. EVM-based algorithms allow network control algorithms to operate seamlessly over less reliable wireless networks with topological changes. They introduce new capabilities such as predictable outcomes during sensor/actuator failure, adaptation to mode changes, and runtime optimization of resource consumption. An automated design flow from Simulink to platform-independent domain-specific languages, and subsequently, to platform-dependent code generation is presented. Through case studies in discrete and process control we demonstrate the capabilities of EVM-based wireless network control systems.
C1 [Pajic, Miroslav; Mangharam, Rahul] Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania
RP Pajic, M (corresponding author), Univ Penn, Dept Elect & Syst Engn, 200 S 33rd St, Philadelphia, PA 19104 USA.
EM pajic@seas.upenn.edu; rahulm@seas.upenn.edu
OI Pajic, Miroslav/0000-0002-5357-0117
FU NSF [CPS-0931239, CSR-0834517, MRI-0923518]; Honeywell; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [0923518] Funding Source: National Science Foundation
FX This work was partially supported by the NSF CPS-0931239, CSR-0834517,
   MRI-0923518 and Honeywell grants.
CR Alur R, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P223, DOI 10.1109/RTAS.2009.40
   [Anonymous], 1994, Fault Tolerance in Distributed Systems
   Bhatti S, 2005, MOBILE NETW APPL, V10, P563, DOI 10.1007/s11036-005-1567-8
   Böhme T, 2001, J GRAPH THEOR, V37, P35
   Brown M., 2007, SIGBED REV, V4, P7, DOI DOI 10.1145/1317103.1317105
   Cao Q, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P233, DOI 10.1109/IPSN.2008.54
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   CONKLIN E. K, 2007, FORTH PROGRAMMERS HD
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Fu Z., 2004, P INT C THEOR APPL S
   Graham S, 2009, IEEE T AUTOMAT CONTR, V54, P1490, DOI 10.1109/TAC.2009.2022094
   Gummadi R, 2005, LECT NOTES COMPUT SC, V3560, P126
   Gupta V, 2009, IEEE T AUTOMAT CONTR, V54, P1807, DOI 10.1109/TAC.2009.2024567
   Han CC, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P163, DOI 10.1145/1067170.1067188
   HART, 2007, FIELD COMM PROT SPEC
   Hespanha JP, 2007, P IEEE, V95, P138, DOI 10.1109/JPROC.2006.887288
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Lee P. A., 1990, Fault Tolerance: Principles and Practice, V2nd
   Levis P, 2002, ACM SIGPLAN NOTICES, V37, P85, DOI 10.1145/605432.605407
   LEWIN D. R, 2009, USING PROCESS SIMULA
   Liu J., 2000, Real-Time Systems
   Lorincz K, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P211
   Mangharam R, 2007, REAL-TIME SYST, V37, P183, DOI 10.1007/s11241-007-9028-z
   Mangharam R, 2009, IEEE INT CON DIS, P38, DOI 10.1109/ICDCSW.2009.31
   MATHWORKS, 2010, SIM DOC
   Muller R., 2007, Operating Systems Review, V41, P145, DOI 10.1145/1272998.1273013
   NANORK, 2010, SENS RTOS
   Newton R, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P489, DOI 10.1109/IPSN.2007.4379709
   NIELSEN RESEARCH, 2006, DOWNT COSTS AUT
   Pajic M., 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P79, DOI 10.1109/RTAS.2010.43
   Pajic M, 2010, P 49 IEEE C DEC CONT
   PAJIC M, 2009, EMBEDDED VIRTUAL MAC
   PRETT DM, 1986, SHELL PROC CONTR WOR
   RAJKUMAR R., 1989, REAL TIME SYST J, V1, P126
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Robinson CL, 2008, IEEE J SEL AREA COMM, V26, P661, DOI 10.1109/JSAC.2008.080508
   Rowe A, 2008, AD HOC NETW, V6, P1201, DOI 10.1016/j.adhoc.2007.11.008
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Stanley-Marbell P, 2000, THIRD IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P41, DOI 10.1109/MCSA.2000.895380
   WELSH M, 2004, P 1 C S NETW SYST DE
   Willig A, 2005, P IEEE, V93, P1130, DOI 10.1109/JPROC.2005.849717
   Yang B, 2005, LECT NOTES COMPUT SC, V3827, P954, DOI 10.1007/11602613_95
   Zhang W, 2001, IEEE CONTR SYST MAG, V21, P84, DOI 10.1109/37.898794
NR 44
TC 10
Z9 12
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 82
DI 10.1145/2362336.2362349
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700013
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Gilroy, M
   Irvine, J
   Atkinson, R
AF Gilroy, Michael
   Irvine, James
   Atkinson, Robert
TI RAID 6 Hardware Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Design; Verification; RAID 6; Reed-Solomon codec
ID DISK FAILURES; PERFORMANCE
AB Inexpensive, reliable hard disk storage is increasingly required in both businesses and the home. As disk capacities increase and multiple drives are combined in one system the probability of multiple disk failures increases. Through the adoption of RAID 6 the capability to recover from up to two simultaneous disk failures becomes available. In this article, we present three different RAID 6 implementations each tailored to support different target applications and optimized to reduce overall hardware resource utilization. We present an optimal Reed-Solomon-based RAID 6 implementation for arrays of four disks. We also present the smallest in terms of hardware resource utilization as well having the highest throughput RAID 6 hardware solution for disk arrays of up to 15 drives. Finally, we present an implementation supporting up to 255 disks in a single array.
C1 [Gilroy, Michael; Irvine, James; Atkinson, Robert] Univ Stathclyde, Glasgow, Lanark, Scotland.
C3 University of Strathclyde
RP Gilroy, M (corresponding author), Univ Stathclyde, Glasgow, Lanark, Scotland.
EM mgilroy@theiet.org
OI Atkinson, Robert/0000-0002-6206-2229; Irvine, James/0000-0003-2078-6517
FU EPSRC; A2E Ltd
FX This work was supported by the EPSRC and A2E Ltd.
CR BLAUM M, 1995, IEEE T COMPUT, V44, P192, DOI 10.1109/12.364531
   BRAY T, 2006, BONNIE
   CHEN PM, 1994, ACM COMPUT SURV, V26, P145, DOI 10.1145/176979.176981
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   *HOW, 2006, FIELDS GAL THEOR
   *INT CORP, 2005, INT 80331 I O PROC D
   KARP M, 2007, NETW WORLD NEWS
   *MAXT CORP, 2005, ATL 15K 2 SAS DAT
   *MAXT CORP, 2005, DIAMONDMAX 10 DAT
   Nam YJ, 2002, PROC INT CONF PARAL, P211, DOI 10.1109/ICPP.2002.1040876
   PARK CI, 1995, IEEE T PARALL DISTR, V6, P1177
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   *PLDA, 2002, ADV ALT STRAT PCI X
   REED S, 1984, SIAM J APPL MATH, V8, P300
   *SIL IM, 2007, SII3114 PCI SER ATA
   Song MA, 2005, 11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL I, PROCEEDINGS, P620
   *XIL INC, 2006, HARDW ACC RAID6 PAR
NR 17
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043667
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300005
DA 2024-07-18
ER

PT J
AU Zhou, G
   Wu, YF
   Yan, T
   He, T
   Huang, CD
   Stankovic, JA
   Abdelzaher, TF
AF Zhou, Gang
   Wu, Yafeng
   Yan, Ting
   He, Tian
   Huang, Chengdu
   Stankovic, John A.
   Abdelzaher, Tarek F.
TI A Multifrequency MAC Specially Designed for Wireless Sensor Network
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Wireless sensor networks; media access
   control; multi-channel; radio interference; time synchronization
ID CHANNEL ASSIGNMENT
AB Multifrequency media access control has been well understood in general wireless ad hoc networks, while in wireless sensor networks, researchers still focus on single frequency solutions. In wireless sensor networks, each device is typically equipped with a single radio transceiver and applications adopt much smaller packet sizes compared to those in general wireless ad hoc networks. Hence, the multifrequency MAC protocols proposed for general wireless ad hoc networks are not suitable for wireless sensor network applications, which we further demonstrate through our simulation experiments. In this article, we propose MMSN, which takes advantage of multifrequency availability while, at the same time, takes into consideration the restrictions of wireless sensor networks. In MMSN, four frequency assignment options are provided to meet different application requirements. A scalable media access is designed with efficient broadcast support. Also, an optimal nonuniform back-off algorithm is derived and its lightweight approximation is implemented in MMSN, which significantly reduces congestion in the time synchronized media access design. Through extensive experiments, MMSN exhibits the prominent ability to utilize parallel transmissions among neighboring nodes. When multiple physical frequencies are available, it also achieves increased energy efficiency, demonstrating the ability to work against radio interference and the tolerance to a wide range of measured time synchronization errors.
C1 [Zhou, Gang] Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23187 USA.
   [Wu, Yafeng; Stankovic, John A.] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
   [He, Tian] Univ Minnesota, Dept Comp Sci, Minneapolis, MN 55455 USA.
   [Huang, Chengdu] Google, Mountain View, CA 94043 USA.
   [Abdelzaher, Tarek F.] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 William & Mary; University of Virginia; University of Minnesota System;
   University of Minnesota Twin Cities; Google Incorporated; University of
   Illinois System; University of Illinois Urbana-Champaign
RP Zhou, G (corresponding author), Coll William & Mary, Dept Comp Sci, Williamsburg, VA 23187 USA.
RI Zhou, Gang/T-7901-2017
OI Zhou, Gang/0000-0002-4425-9837
FU National Science Foundation [CNS-0435060, CCR-0325197, EN-CS-0329609];
   Directorate For Engineering; Div Of Electrical, Commun & Cyber Sys
   [0901686, 0901437] Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation, under grant
   CNS-0435060, grant CCR-0325197 and grant EN-CS-0329609.
CR ADYA A, 2004, P 1 INT C BROADN IEE
   AHN GS, 2006, P ACM C EMB NETW SEN
   AKYILDIZ IF, 2007, COMPUT NETWORKS
   AKYILDIZ IF, 2002, COMPUT NETWORKS
   [Anonymous], P ACM C EMB NETW SEN
   BAHL P, 2004, P 10 ANN INT C MOB C
   Bao Lichun., 2001, P MOBICOM, P210
   Battiti R, 2001, MOBILE NETW APPL, V6, P493, DOI 10.1023/A:1011806003955
   BUETTNER M, 2006, P ACM C EMB NETW SEN
   CACCACO M, 2002, P 23 IEEE INT REAL T
   Cao Q, 2006, ACM T SENSOR NETWORK, V2
   Cerpa A. E., 2005, P 4 INT S INF PROC S
   CHANG JM, 1984, ACM T COMPUT SYST, V2, P251, DOI 10.1145/989.357400
   Crescenzi P, 2004, DISCRETE APPL MATH, V137, P237, DOI 10.1016/S0166-218X(03)00341-X
   *CROSSB, 2008, XBOW SENS MOT SPEC
   Culler D, 2004, COMPUTER, V37, P41, DOI 10.1109/MC.2004.93
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   DENG J, 1998, P INT C UN PERS COMM
   *DUST NETW, TECHN OV TIM SYNCHR
   ELHOIYDI A, 2004, P 9 INT S COMP COMM
   ELHOIYI A, 2004, P 5 EUR WIR C
   ELSON J, 2002, P 5 S OP S DES IMPL
   ESTRIN D, 1999, P 5 ANN INT C MOB CO
   FITZEK F, 2003, IEEE WIREL COMMUN, V2, P60
   GANERIWAL S, 2007, P ACM C EMB NETW SEN
   GANERIWAL S, 2003, P ACM C EMB NETW SEN
   GANTI RK, 2006, P 4 INT C MOB SYST A
   *HARV CODEBLUE, 2008, CODEBLUE SENS NETW M
   He T., 2004, ENERGY EFFICIENT SUR, P270, DOI DOI 10.1145/990064.990096
   He Tian., 2003, Proceedings of the 23rd International Conference on Distributed Computing Systems, Providence, Rhode Island, P46
   HILL J, 2000, P 9 INT C ARCH SUPP
   *IEEE, 1999, 80211 ANSIIEEE
   JAIN N, 2001, P 10 IEEE INT C COMP
   Janssen J, 2000, J ALGORITHM, V36, P119, DOI 10.1006/jagm.1999.1068
   KARP B, 2000, THESIS HARVARD U CAM
   Kidd CD, 1999, LECT NOTES COMPUT SC, V1670, P191
   KLUES K, 2007, P ACM C EMB NETW SEN
   LE HK, 2007, P 6 INT S INF PROC S
   LI J, 2003, P 17 INT C ADV INF N
   LI Q, 2009, P 6 INT WORKSH WEAR
   LI X, 2003, P ACM C EMB NETW SEN
   LI Y, 2003, P 23 INT C DISTR COM
   Lu C, 2002, P 8 IEEE REAL TIM EM
   MAINWARING A, 2002, P 2 ACM INT C WIR SE
   MARTI M, 2004, P ACM C EMB NETW SEN
   *MIT, MITHRIL
   NASIPURI A, 1999, P WIR COMM NETW C IE
   NASIPURI A, 2000, P IEEE VEH TECHN C I
   NATARAJAN A, 2007, P 1 ACM SIGMOBILE IN
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   POLASTRE J, 2005, P INT C INF PROC SEN
   RAJENDRAN V, 2003, P ACM C EMB NETW SEN
   Raniwala A, 2005, IEEE INFOCOM SER, P2223
   SHAH RC, 2008, P 5 INT WORKSH WEAR
   SIMON G, 2004, P ACM C EMB NETW SEN
   SO J, 2004, P ACM INT S MOB AD H
   Stankovic J. A., 2004, Proceedings of the 2nd International Conference on Mobile Systems, Applications and Services (MobiSys '04), P125, DOI DOI 10.1145/990064.990081
   Tang Z., 1999, P 18 ANN JOINT C IEE
   TAY YC, 2004, IEEE J SEL AREA COMM, V22, P6
   TOURRILHES J, 1998, P 9 INT S PERS IND M
   Tu YF, 2006, 2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA
   TZAMALOUKAS A, 2000, P INT C COMM ICC 00
   *UFL, 2008, UFL SMART HOUS
   *UVA, 2008, UVA SMART HOUS
   VOLLSET E, 2003, CSTR792 U NEWC UP TY
   WERNERALLEN G, 2005, P C EMB NETW SENS SY
   WOO A, 2001, P 7 ANN INT C MOB CO
   WOO A, 2003, P ACM C EMB NETW SEN
   WOOD AD, 2007, P IEEE COMM SOC C SE
   WU SL, 2000, P INT S PAR ARCH ALG
   Xu N., 2004, P ACM SENSYS, P13, DOI DOI 10.1145/1031495.1031498
   XU W, 2007, P 6 INT S INF PROC S
   Ye W., 2002, 21 INT ANN JOINT C I
   YE W, 2006, P C EMB NETW SENS SY
   Zeng X, 1998, P 12 WORKSH PAR DIST
   ZHAO J, 2003, P C EMB NETW SENS SY
   ZHOU G, 2008, P 27 ANN JOINT C COM
   ZHOU G, 2005, P 24 ANN JOINT C IEE
   ZHOU G, 2007, ACM T SENSOR NETWORK
NR 79
TC 23
Z9 25
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 39
DI 10.1145/1721695.1721705
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900010
DA 2024-07-18
ER

PT J
AU Guang, L
   Nigussie, E
   Rantala, P
   Isoaho, J
   Tenhunen, H
AF Guang, Liang
   Nigussie, Ethiopia
   Rantala, Pekka
   Isoaho, Jouni
   Tenhunen, Hannu
TI Hierarchical Agent Monitoring Design Approach towards Self-Aware
   Parallel Systems-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Design approach; hierarchical
   monitoring; parallel computing; system-on-chip
ID PLATFORM
AB Hierarchical agent framework is proposed to construct a monitoring layer towards self-aware parallel systems-on-chip (SoCs). With monitoring services as a new design dimension, systems are capable of observing and reconfiguring themselves dynamically at all levels of granularity, based on application requirements and platform conditions. Agents with hierarchical priorities work adaptively and cooperatively to maintain and improve system performance in the presence of variations and faults. Function partitioning of agents and hierarchical monitoring operations on parallel SoCs are analyzed. Applying the design approach on the Network-on-Chip (NoC) platform demonstrates the design process and benefits using the novel approach.
C1 [Guang, Liang; Nigussie, Ethiopia; Rantala, Pekka; Isoaho, Jouni; Tenhunen, Hannu] Univ Turku, SF-20500 Turku, Finland.
C3 University of Turku
RP Guang, L (corresponding author), Univ Turku, SF-20500 Turku, Finland.
RI Nigussie, Ethiopia/AAJ-8918-2020
OI Nigussie, Ethiopia/0000-0002-2043-4274; Tenhunen,
   Hannu/0000-0003-1959-6513; Isoaho, Jouni/0000-0002-5789-3992
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], EEDESIGN EETIMES
   Bernstein K, 2006, IBM J RES DEV, V50, P433, DOI 10.1147/rd.504.0433
   Dickinson DA, 2003, IEEE INT SYMP ELECTR, P214
   GUANG L, 2008, P NORCHIP, P227
   Guang L, 2009, LECT NOTES COMPUT SC, V5455, P183, DOI 10.1007/978-3-642-00454-4_19
   Gunter D, 2002, 11TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, P163, DOI 10.1109/HPDC.2002.1029915
   Haensch W, 2006, IBM J RES DEV, V50, P339, DOI 10.1147/rd.504.0339
   Hazucha P, 2005, IEEE J SOLID-ST CIRC, V40, P838, DOI 10.1109/JSSC.2004.842837
   He SS, 1996, 10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, P766
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   ITRS Technology Working Groups, 2007, INT TECHN ROADM SEM
   Jantsch A., 2003, Modeling Embedded Systems and SoC's
   JESSHOPE CR, 1989, P 16 INT S COMP ARCH, P150
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Kim W, 2008, INT S HIGH PERF COMP, P115
   KISSLER D, 2009, PATMOS 2008, P307
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   LEHTONEN T, 2007, VLSI DES, V13
   Liang G, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P649
   Lin HL, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P7
   Marculescu R., 2004, ENERGY FAULT TOLERAN
   Ogras UY, 2007, DES AUT CON, P110, DOI 10.1109/DAC.2007.375135
   RABAEY JM, 2007, P INT S SYST ON CHIP
   RANTALA P, 2007, P ENG REC SYST ALG C
   Rota SR, 2004, SYM REL DIST SYST, P41, DOI 10.1109/RELDIS.2004.1353002
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Schattkowsky T, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P121, DOI 10.1109/ISORC.2004.1300337
   Shalf J., 2006, LANDSCAPE PARALLEL C
   Shamshiri S, 2008, INT TEST CONF P, P132
   Shang L, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P91, DOI 10.1109/HPCA.2003.1183527
   Soteriou V, 2007, IEEE T PARALL DISTR, V18, P393, DOI 10.1109/TPDS.2007.43
   STRATAKOS AJ, 1998, THESIS U CALIFORNIA
   Sylvester D, 2006, IEEE DES TEST COMPUT, V23, P484, DOI 10.1109/MDT.2006.145
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Tierno JA, 2008, IEEE J SOLID-ST CIRC, V43, P42, DOI 10.1109/JSSC.2007.910966
   Truong DN, 2009, IEEE J SOLID-ST CIRC, V44, P1130, DOI 10.1109/JSSC.2009.2013772
   Vangal S., 2007, ISSCC, P98, DOI DOI 10.1109/IS-SCC.2007.373606
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Wang MZ, 2002, PROC INT CONF DATA, P507, DOI 10.1109/ICDE.2002.994770
   Whisnant K, 2003, IBM SYST J, V42, P45, DOI 10.1147/sj.421.0045
   Wibben J, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P22, DOI 10.1109/VLSIC.2007.4342750
   Zergainoh NE, 2005, INT J EMBED SYST, V1, P112, DOI 10.1504/IJES.2005.008813
   Zipf P, 2008, IEEE T VLSI SYST, V16, P134, DOI 10.1109/TVLSI.2007.912028
NR 46
TC 18
Z9 19
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 25
DI 10.1145/1698772.1698783
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000011
DA 2024-07-18
ER

PT J
AU Tichy, M
   Schier, J
   Gregg, D
AF Tichy, Milan
   Schier, Jan
   Gregg, David
TI GSFAP Adaptive Filtering Using Log Arithmetic for Resource-Constrained
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Experimentation; FPGA; DSP; logarithmic
   arithmetic; affine projection
AB Adaptive filters are widely used in many applications of digital signal processing. Digital communications and digital video broadcasting are just two examples. Traditionally, small embedded systems have employed the least computationally intensive filter adaptive algorithms, such as normalized least mean squares (NLMS). This article shows that FPGA devices are a highly suitable platform for more computationally intensive adaptive algorithms. We present an optimized core which implements GSFAP. GSFAP is an algorithm with far superior adaptation properties than NLMS, and with only slightly higher computational complexity. To further optimize resource requirements we use logarithmic arithmetic, rather than conventional floating point, within the custom core. Our design makes effective use of the pipelined logarithmic addition units, and takes advantage of the very low cost of logarithmic multiplication and division. The resulting GSFAP core can be clocked at more than 80MHz on a one million-gate Xilinx XC2V1000-4 device. The core can be used to implement adaptive filters of orders 20 to 1000 performing echo cancellation on speech signals at a sampling rate exceeding 50kHz. For comparison, we implemented a similar NLMS core and found that although it is slightly smaller than the GSFAP core and allows a higher signal sampling rate for the corresponding filter orders, the GSFAP core has adaptation properties that are much superior to NLMS, and that our core can provide very sophisticated adaptive filtering capabilities for resource-constrained embedded systems.
C1 [Tichy, Milan; Schier, Jan] Acad Sci Czech Republ, Dept Signal Proc, Inst Informat Theory & Automat, Prague 18208 8, Czech Republic.
   [Gregg, David] Trinity Coll Dublin, Dept Comp Sci, OReilly Inst, Dublin 2, Ireland.
C3 Czech Academy of Sciences; Institute of Information Theory & Automation
   of the Czech Academy of Sciences; Trinity College Dublin
RP Tichy, M (corresponding author), Acad Sci Czech Republ, Dept Signal Proc, Inst Informat Theory & Automat, Vodarenskou Vezi 4, Prague 18208 8, Czech Republic.
EM tichy@utia.cas.cz; schier@utia.cas.cz; David.Gregg@cs.tcd.ie
RI Schier, Jan/H-4256-2014
FU Czech Ministry of Education [IM0567]; European Commission
   [FP6-2004-IST-4-027611]
FX This work was supported and funded by the Czech Ministry of Education,
   Project CAK No. IM0567, and also by the European Commission, Project
   AETHER No. FP6-2004-IST-4-027611.
CR Albu F, 2002, 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P109, DOI 10.1109/SIPS.2002.1049694
   ALBU F, 2002, P INT C AC SPEECH SI
   ALBU F, 2001, LECT NOTES COMPUTER, V2147
   [Anonymous], 1985, Adaptive Signal Processing
   [Anonymous], 2012, Applied Iterative Methods
   Boppana D, 2004, ANN IEEE SYM FIELD P, P330, DOI 10.1109/FCCM.2004.34
   CIOFFI J, 1983, P INT C AC SPEECH SI, V8, P679
   Coleman JN, 2008, IEEE T COMPUT, V57, P532, DOI 10.1109/TC.2007.70791
   Coleman JN, 2000, IEEE T COMPUT, V49, P702, DOI 10.1109/12.863040
   Coleman JN, 1999, P S COMP ARITHM, P142, DOI 10.1109/ARITH.1999.762839
   COLEMAN JN, 1995, ELECTRON LETT, V31, P1905, DOI 10.1049/el:19951304
   Ding HP, 2000, INT CONF ACOUST SPEE, P360, DOI 10.1109/ICASSP.2000.861975
   GAY SL, 1995, INT CONF ACOUST SPEE, P3023, DOI 10.1109/ICASSP.1995.479482
   GAY SL, 1993, P 1993 IEEE WORKSH A, P4
   Haselman M, 2005, ANN IEEE SYM FIELD P, P181
   HAYKIN S., 2002, ADAPTIVE FILTER THEO
   *IEEE INC, 1985, 7541985 ANSIIEEE
   Jang SA, 2002, 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, P299, DOI 10.1109/APASIC.2002.1031591
   Kadlec J, 2002, ELECTRON ENG DES, V74, P53
   KALOUPTSIDIS N, 1993, ADAPTATIVE SYSTEM ID
   KANEDA Y, 1995, P ACT 95
   KIKKERT CJ, 1974, IEEE T COMMUN, VCO22, P75, DOI 10.1109/TCOM.1974.1092056
   Koren I., 2002, COMPUTER ARITHMETIC
   LIU J, 2006, P LOND COMM S U COLL
   Liu QG, 1996, 1996 IEEE DIGITAL SIGNAL PROCESSING WORKSHOP, PROCEEDINGS, P354, DOI 10.1109/DSPWS.1996.555534
   Luenberger DG, 1984, LINEAR NONLINEAR PRO
   MATOUSEK R, 2002, LECT NOTES COMPUTER, V2438
   Ozeki K., 1984, Transactions of the Institute of Electronics and Communication Engineers of Japan, Part A, VJ67A, P126
   POHL Z, 2003, P 11 IT S FIELD PROG, P246
   SLOCK DTM, 1991, IEEE T SIGNAL PROCES, V39, P92, DOI 10.1109/78.80769
   Sucha P, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P404, DOI 10.1109/RTTAS.2004.1317287
   SWARTZLANDER EE, 1975, IEEE T COMPUT, V24, P1238, DOI 10.1109/T-C.1975.224172
   TICHY M, 2006, THESIS CZECH TU PRAG
   TSIVIDIS YP, 1990, ELECTRON LETT, V26, P1331, DOI 10.1049/el:19900858
   Underwood K., 2004, FPGA 04, P171
   Wee Chong Chew, 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. `Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030), P263, DOI 10.1109/TENCON.1999.818400
   WHITEHOUSE HJ, 2006, P 4 DIG SIGN PROC WO, P19
   *XIL INC, 2005, VIRT 2 PLATF FPGAS C
   YU LK, 1991, IEEE J SOLID-ST CIRC, V26, P1433, DOI 10.1109/4.90098
   Zakharov Y, 2005, IEEE SIGNAL PROC LET, V12, P353, DOI 10.1109/LSP.2005.843765
   ZAKHAROV YV, 2004, P 2 INT WORKSH SIGN, P155
NR 41
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 29
DI 10.1145/1698772.1698787
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000015
DA 2024-07-18
ER

PT J
AU Lucas, ADC
   Sahlbach, H
   Whitty, S
   Heithecker, S
   Ernst, R
AF Lucas, Amilcar Do Carmo
   Sahlbach, Henning
   Whitty, Sean
   Heithecker, Sven
   Ernst, Rolf
TI Application Development with the FlexWAFE Real-Time Stream Processing
   Architecture for FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Communication centric; communication scheduling;
   digital film; FPGA; QoS; PCI-Express; real-time; reconfigurable;
   SDRAM-controller; stream-based architecture; weakly-programmable
AB The challenges posed by complex real-time digital image processing at high resolutions cannot be met by current state-of-the-art general-purpose or DSP processors, due to the lack of processing power. On the other hand, large arrays of FPGA-based accelerators are too inefficient to cover the needs of cost sensitive professional markets. We present a new architecture composed of a network of configurable flexible weakly programmable processing elements, Flexible Weakly programmable Advanced Film Engine (FlexWAFE). This architecture delivers both programmability and high efficiency when implemented on an FPGA basis. We demonstrate these claims using a professional next-generation noise reducer with more than 170G image operations/s at 80% FPGA area utilization on four Virtex II-Pro FPGAs. This article will focus on the FlexWAFE architecture principle and implementation on a PCI-Express board.
C1 [Lucas, Amilcar Do Carmo; Sahlbach, Henning; Whitty, Sean; Heithecker, Sven; Ernst, Rolf] Tech Univ Carolo Wilhelmina Braunschweig, Inst Comp & Commun Network Engn, Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Lucas, ADC (corresponding author), Tech Univ Carolo Wilhelmina Braunschweig, Inst Comp & Commun Network Engn, Braunschweig, Germany.
EM lucas@ida.ing.tu-bs.de; sahlbach@ida.ing.tu-bs.de;
   whitty@ida.ing.tu-bs.de; heithecker@ida.ing.tu-bs.de;
   ernst@ida.ing.tu-bs.de
CR Alm JH, 2004, CONF PROC INT SYMP C, P14
   [Anonymous], P IFIP VLSI SOC
   [Anonymous], 1997, LOSSL DAT COMPR BLUE
   [Anonymous], P 17 INT C FIELD PRO
   *ASP LTD, 2008, ASPROCORE OV
   Blythe D, 2008, P IEEE, V96, P761, DOI 10.1109/JPROC.2008.917718
   Cloutier J., 1996, Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems. MicroNeuro'96, P330, DOI 10.1109/MNNFS.1996.493811
   Crookes D, 2000, IEE P-VIS IMAGE SIGN, V147, P377, DOI 10.1049/ip-vis:20000579
   *DAV SYST, 2008, DAV SYST
   *DIG VIS AB, 2008, DIG VIS DVNR
   Dutta S, 2001, IEEE DES TEST COMPUT, V18, P21, DOI 10.1109/54.953269
   EICHNER S, 2005, P SMPTE TECHN C SMPT
   GUO Z, 2006, P INT C FIELD PROGR, P1
   HARTENSTEIN R, 1987, P INT WORKSH HARDW A
   Heithecker S, 2005, DES AUT CON, P575
   HEITHECKER S, 2007, EURASIP J EMBED SYST, V1, P12
   HEITHECKER S, 2003, P WORKSH SIGN PROC S
   HOOVER G, 2008, P DES AUT TEST EUR D, P306
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   KARP R, 1966, SIAM J APPL MATH, V40, P6
   Kumar A, 2007, IEEE I CONF COMP VIS, P1855
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lee KB, 2005, IEEE T CIRC SYST VID, V15, P620, DOI 10.1109/TCSVT.2005.846412
   Loo SM, 2002, SOUTHEAST SYMP SYSTE, P6, DOI 10.1109/SSST.2002.1026994
   LUCAS AD, 2005, P IEEE INT C APPL SP
   Lucas AD, 2007, DES AUT CON, P916
   Lucas AD, 2006, DES AUT TEST EUROPE, P192
   *MATHW, 2008, SIM SIM MOD BAS DES
   Najjar WA, 2003, COMPUTER, V36, P63, DOI 10.1109/MC.2003.1220583
   *NALL LTD, 2007, DIMETAK 3 PROD BRIEF
   *QUANT LTD, 2008, QUANT PABL
   RICE RF, 1979, JPL PUBLICATION 11, V913
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Shukla S., INT S PARALLEL DISTR, DOI DOI 10.1109/IPDPS.2007.370382
   *SON INC, 2005, SON MEMMAX 2 0 MULT
   *STREAM PROC INC, 2008, STROM 1 SP16HP G220
   Thomas MC, 2008, NAT CLIN PRACT NEPHR, V4, P2, DOI 10.1038/ncpneph0679
   Weber W.-D., 2001, MICROPROCESSOR FORUM
   WHITTY S, 2006, P PAR DISTR PROC S I
   *XIL INC, 2008, XIL VIRT 5 FAM OV
NR 40
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 1
AR 4
DI 10.1145/1596532.1596536
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AD
UT WOS:000271213200004
DA 2024-07-18
ER

PT J
AU Suresh, DC
   Agrawal, B
   Yang, J
   Najjar, W
AF Suresh, Dinesh C.
   Agrawal, Banit
   Yang, Jun
   Najjar, Walid
TI Energy-Efficient Encoding Techniques for Off-Chip Data Buses
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Measurement; Low-power data buses; encoding; bus
   switching; internal capacitances
ID POWER; ADDRESS
AB Reducing the power consumption of computing devices has gained a lot of attention recently. Many research works have focused on reducing power consumption in the off-chip buses as they consume a significant amount of total power. Since the bus power consumption is proportional to the switching activity, reducing the bus switching is an effective way to reduce bus power. While numerous techniques exist for reducing bus power in address buses, only a handful of techniques have been proposed for data-bus power reduction, where frequent value encoding (FVE) is the best existing scheme to reduce the transition activity on the data buses.
   In this article, we propose improved frequent value data bus-encoding techniques aimed at reducing more switching activity and, hence, power consumption. We propose three new schemes and five new variations to exploit bit-wise temporal and spatial locality in the data-bus values. Our techniques just use one external control signal and capture bit-wise locality to efficiently encode data values. For all the embedded and SPEC applications we tested, the overall average switching reduction is 53% over unencoded data and 10% more than the conventional FVE scheme.
C1 [Suresh, Dinesh C.; Agrawal, Banit; Yang, Jun; Najjar, Walid] Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Suresh, DC (corresponding author), Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
EM najjar@cs.ucr.edu
OI Yang, Jun/0000-0001-8372-6541; Najjar, Walid/0000-0001-6761-6801
CR [Anonymous], P INT S MICR MICRO
   Benini L, 1997, PR GR LAK SYMP VLSI, P77, DOI 10.1109/GLSV.1997.580414
   CHERN JH, 1992, IEEE ELECTR DEVICE L, V13, P32, DOI 10.1109/55.144942
   Citron D., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P90, DOI 10.1109/HPCA.1995.386552
   Komatsu S, 1999, PR GR LAK SYMP VLSI, P368, DOI 10.1109/GLSV.1999.757458
   Musoll E, 1998, IEEE T VLSI SYST, V6, P568, DOI 10.1109/92.736129
   Ramprasad S, 1999, IEEE T VLSI SYST, V7, P212, DOI 10.1109/92.766748
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   SU CL, 1994, IEEE DES TEST COMPUT, V11, P24, DOI 10.1109/54.329448
   Yang J, 2004, ACM T DES AUTOMAT EL, V9, P354, DOI 10.1145/1013948.1013953
   ZHANG Y, 2000, P 9 INT C ARCH SUPP, P150
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 17
TC 4
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2009
VL 8
IS 2
AR 9
DI 10.1145/1457255.1457256
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CW
UT WOS:000266818400001
DA 2024-07-18
ER

PT J
AU Mangeruca, L
   Baleani, M
   Ferrari, A
   Sangiovanni-Vincentelli, A
AF Mangeruca, Leonardo
   Baleani, Massimo
   Ferrari, Alberto
   Sangiovanni-Vincentelli, Alberto
TI Uniprocessor scheduling under precedence constraints for embedded
   systems design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; performance; real-time scheduling; precedence constraints;
   embedded software; design of embedded systems
AB In this paper, we present a novel approach to the constrained scheduling problem, while addressing a more general class of constraints that arise from the timing requirements on real-time embedded controllers. We provide general necessary and sufficient conditions for scheduling under precedence constraints and derive sufficient conditions for two well-known scheduling policies. We define mathematical problems that provide optimum priority and deadline assignments, while ensuring both precedence constraints and system's schedulability. We show how these problems can be relaxed to corresponding integer linear programming (ILP) formulations leveraging on available solvers. The results are demonstrated on a real design case.
C1 [Mangeruca, Leonardo; Baleani, Massimo; Ferrari, Alberto] Parades EEIG, I-00186 Rome, Italy.
   [Sangiovanni-Vincentelli, Alberto] Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Mangeruca, L (corresponding author), Parades EEIG, Via San Pantaleo 66, I-00186 Rome, Italy.
EM leonardo@parades.rm.cnr.it
RI Sangiovanni-Vincentelli, Alberto/S-3822-2019; Sangiovanni-Vincentelli,
   Alberto/F-5742-2018
OI Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389
CR Baker K. A., 1991, Ecological Economics, V3, P1, DOI 10.1016/0921-8009(91)90045-G
   BAKER T, 2005, FSUCSTR050201 FLOR S
   Bini E, 2004, IEEE T COMPUT, V53, P1462, DOI 10.1109/TC.2004.103
   Bini E, 2003, IEEE T COMPUT, V52, P933, DOI 10.1109/TC.2003.1214341
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   COLL P, 2003, OPTIMIZATION ONLINE
   CORREA J, 2004, 440904 MIT
   Fersman E., 2004, Nordic Journal of Computing, V11, P129
   FERSMAN E, 2003, P 9 INT C TOOLS ALG, P224
   GILLILAND FD, 1995, CANCER EPIDEM BIOMAR, V4, P797
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LISPER B, 2001, P WORK PROGR IND SES
   LIU CL, 1973, J ACM, V20, P44
   MAKHORIN A, 2003, GLPK
   Mok AK, 1996, REAL TIM SYST SYMP P, P118, DOI 10.1109/REAL.1996.563706
   MUNIER A, 1998, P 6 INT C INT PROGR
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   SHA L, 1990, IEEE T COMPUT, V39, P9
   SPURI M, 1994, IEEE T COMPUT, V43, P1407, DOI 10.1109/12.338100
   XU J, 1990, IEEE T SOFTWARE ENG, V16, P360, DOI DOI 10.1109/32.48943
NR 20
TC 4
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 1
AR 6
DI 10.1145/1324969.1324975
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LE
UT WOS:000256880700006
DA 2024-07-18
ER

PT J
AU Wang, XY
   Zhou, Z
   Yuan, ZH
   Zhu, JC
   Cao, YL
   Zhang, Y
   Sun, KR
   Sun, GY
AF Wang, Xiaoyang
   Zhou, Zhe
   Yuan, Zhihang
   Zhu, Jingchen
   Cao, Yulong
   Zhang, Yao
   Sun, Kangrui
   Sun, Guangyu
TI FD-CNN: A Frequency-Domain FPGA Acceleration Scheme for CNN-Based
   Image-Processing Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Edge computing; image decoding; Convolutional Neural Network; FPGA
ID NEURAL-NETWORK
AB In the emerging edge-computing scenarios, FPGAs have been widely adopted to accelerate convolutional neural network (CNN)-based image-processing applications, such as image classification, object detection, and image segmentation, and so on. A standard image-processing pipeline first decodes the collected compressed images from Internet of Things (IoTs) to RGB data, then feeds them into CNN engines to compute the results. Previous works mainly focus on optimizing the CNN inference parts. However, we notice that on the popular ZYNQ FPGA platforms, image decoding can also become the bottleneck due to the poor performance of embedded ARM CPUs. Even with a hardware accelerator, the decoding operations still incur considerable latency. Moreover, conventional RGB-based CNNs have too few input channels at the first layer, which can hardly utilize the high parallelism of CNN engines and greatly slows down the network inference. To overcome these problems, in this article, we propose FD-CNN, a novel CNN accelerator leveraging the partial-decoding technique to accelerate CNNs directly in the frequency domain. Specifically, we omit the most time-consuming IDCT (Inverse Discrete Cosine Transform) operations of image decoding and directly feed the DCT coefficients (i.e., the frequency data) into CNNs. By this means, the image decoder can be greatly simplified. Moreover, compared to the RGB data, frequency data has a narrower input resolution but has 64x more channels. Such an input shape is more hardware friendly than RGB data and can substantially reduce the CNN inference time. We then systematically discuss the algorithm, architecture, and command set design of FD-CNN. To deal with the irregularity of different CNN applications, we propose an image-decoding-aware design-space exploration (DSE) workflow to optimize the pipeline. We further propose an early stopping strategy to tackle the time-consuming progressive JPEG decoding. Comprehensive experiments demonstrate that FD-CNN achieves, on average, 3.24x, 4.29x throughput improvement, 2.55x, 2.54x energy reduction and 2.38x, 2.58x lower latency on ZC-706 and ZCU-102 platforms, respectively, compared to the baseline image-processing pipelines.
C1 [Wang, Xiaoyang; Zhou, Zhe; Yuan, Zhihang; Zhu, Jingchen] Peking Univ, Sch Comp Sci, Beijing, Peoples R China.
   [Zhou, Zhe; Zhu, Jingchen; Sun, Guangyu] Peking Univ, Sch Integrated Circuits, Beijing, Peoples R China.
   [Cao, Yulong; Zhang, Yao; Sun, Kangrui] Adv Inst Informat Technol AIIT, Hangzhou, Peoples R China.
C3 Peking University; Peking University
RP Sun, GY (corresponding author), Peking Univ, Sch Integrated Circuits, Beijing, Peoples R China.
EM yaoer@pku.edu.cn; zhou.zhe@pku.edu.cn; yuanzhihang@pku.edu.cn;
   ylcao@aiit.org.cn; yaozhang@aiit.org.cn; krsun@aiit.org.cn;
   gsun@pku.edu.cn
OI Zhou, Zhe/0000-0001-7929-8054
FU National Key R&D Program of China [2020AAA0105200]; National Natural
   Science Foundation of China [61832020, 62032001, 92064006]
FX This work is supported by National Key R&D Program of China
   (2020AAA0105200) and National Natural Science Foundation of China
   (Grants No. 61832020, No. 62032001, and No. 92064006).
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Magid SA, 2020, CLUSTER COMPUT, V23, P1025, DOI 10.1007/s10586-019-02971-9
   Abdelfattah Mohamed S., 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375334
   Aydonat U., 2017, OPENCL TM DEEP LEARN
   Banbury Colby, 2021, P MACHINE LEARNING S, V3
   Benmeziane H., 2021, arXiv, DOI DOI 10.24963/IJCAI.2021/592
   Chang Liu, 2019, 2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA), P625, DOI 10.1109/ICMLA.2019.00115
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Ding CW, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P395, DOI 10.1145/3123939.3124552
   Dong Z, 2021, ANN IEEE SYM FIELD P, P50, DOI 10.1109/FCCM51124.2021.00014
   dos Santos SF, 2020, IEEE IMAGE PROC, P1896, DOI 10.1109/ICIP40778.2020.9190741
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Ehrlich M, 2019, IEEE I CONF COMP VIS, P3483, DOI 10.1109/ICCV.2019.00358
   Frank A, 2019, 2019 4TH MEC INTERNATIONAL CONFERENCE ON BIG DATA AND SMART CITY (ICBDSC), P169, DOI 10.1109/icbdsc.2019.8645568
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Gueguen L, 2018, ADV NEUR IN, V31
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He X, 2021, KNOWL-BASED SYST, V212, DOI 10.1016/j.knosys.2020.106622
   He YF, 2021, ASIA S PACIF DES AUT, P813, DOI 10.1145/3394885.3431532
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jiang S, 2018, IEEE INFOCOM SER, P55, DOI 10.1109/INFOCOM.2018.8485850
   Joseph RK, 2016, CRIT POL ECON S ASIA, P1
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kamilaris A, 2018, COMPUT ELECTRON AGR, V147, P70, DOI 10.1016/j.compag.2018.02.016
   Khan MZ, 2019, IEEE ACCESS, V7, P72622, DOI 10.1109/ACCESS.2019.2918275
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Lee YL, 2018, INT SYMPOS VLSI DES
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Lin J, 2020, Arxiv, DOI arXiv:2007.10319
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Minaee S, 2022, IEEE T PATTERN ANAL, V44, P3523, DOI 10.1109/TPAMI.2021.3059968
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   NVIDIA, US
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Pennebaker W. B., 1992, JPEG STILL IMAGE DAT
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Ren J, 2018, IEEE NETWORK, V32, P137, DOI 10.1109/MNET.2018.1700415
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shi WS, 2016, COMPUTER, V49, P78, DOI 10.1109/MC.2016.145
   Shi YM, 2020, IEEE COMMUN SURV TUT, V22, P2167, DOI 10.1109/COMST.2020.3007787
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song MC, 2018, INT S HIGH PERF COMP, P92, DOI 10.1109/HPCA.2018.00018
   Tan M., 2020, P IEEECVF C COMPUTER, P10781, DOI [10.48550/arXiv.1911.09070, DOI 10.1109/CVPR42600.2020.01079]
   Tan MX, 2019, PR MACH LEARN RES, V97
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Wang JJ, 2018, J MANUF SYST, V48, P144, DOI 10.1016/j.jmsy.2018.01.003
   Wang JJ, 2019, SEC'19: PROCEEDINGS OF THE 4TH ACM/IEEE SYMPOSIUM ON EDGE COMPUTING, P152, DOI 10.1145/3318216.3363308
   Wang XF, 2019, IEEE NETWORK, V33, P156, DOI 10.1109/MNET.2019.1800286
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Wu D, 2019, I C FIELD PROG LOGIC, P136, DOI 10.1109/FPL.2019.00030
   Xie Y, 2019, INT CONF ASIC, DOI 10.1109/asicon47005.2019.8983596
   Xu K, 2020, PROC CVPR IEEE, P1737, DOI 10.1109/CVPR42600.2020.00181
   Yu CQ, 2018, LECT NOTES COMPUT SC, V11217, P334, DOI 10.1007/978-3-030-01261-8_20
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P35, DOI 10.1145/3020078.3021727
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhang YM, 2021, Arxiv, DOI arXiv:2107.04829
   Zhou XD, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1109/MICRO.2018.00011
   Zhou Z., 2020, 3 USENIX WORKSH HOT
   Zhou Z, 2021, DES AUT CON, P1009, DOI 10.1109/DAC18074.2021.9586181
   Zhou Z, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218677
   Zhou ZW, 2018, LECT NOTES COMPUT SC, V11045, P3, DOI 10.1007/978-3-030-00889-5_1
NR 78
TC 0
Z9 0
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2023
VL 22
IS 6
AR 91
DI 10.1145/3559105
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6OW1
UT WOS:001099632600003
DA 2024-07-18
ER

PT J
AU Lohar, D
   Jeangoudoux, C
   Volkova, A
   Darulova, E
AF Lohar, Debasmita
   Jeangoudoux, Clothilde
   Volkova, Anastasia
   Darulova, Eva
TI Sound Mixed Fixed-Point Quantization of Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fixed-point arithmetic; mixed precision; mixed integer linear
   programming
AB Neural networks are increasingly being used as components in safety-critical applications, for instance, as controllers in embedded systems. Their formal safety verification has made significant progress but typically considers only idealized real-valued networks. For practical applications, such neural networks have to be quantized, i.e., implemented in finite-precision arithmetic, which inevitably introduces roundoff errors. Choosing a suitable precision that is both guaranteed to satisfy a roundoff error bound to ensure safety and that is as small as possible to not waste resources is highly nontrivial to do manually. This task is especially challenging when quantizing a neural network in fixed-point arithmetic, where one can choose among a large number of precisions and has to ensure overflow-freedom explicitly. This paper presents the first sound and fully automatedmixed-precision quantization approach that specifically targets deep feed-forward neural networks. Our quantization is based on mixed-integer linear programming (MILP) and leverages the unique structure of neural networks and effective over-approximations to make MILP optimization feasible. Our approach efficiently optimizes the number of bits needed to implement a network while guaranteeing a provided error bound. Our evaluation on existing embedded neural controller benchmarks shows that our optimization translates into precision assignments that mostly use fewer machine cycles when compiled to an FPGA with a commercial HLS compiler than code generated by (sound) state-of-the-art. Furthermore, our approach handles significantly more benchmarks substantially faster, especially for larger networks.
C1 [Lohar, Debasmita] MPI SWS, Saarland Informat Campus, Campus E1 5, D-66123 Saarbrucken, Germany.
   [Jeangoudoux, Clothilde] MPI SWS, G 26,Paul Ehrlich Str 26, Saarbrucken, Germany.
   [Volkova, Anastasia] Nantes Univ, 2 Chemin Houssiniere, F-44322 Nantes, France.
   [Darulova, Eva] Uppsala Univ, Lagerhyddsvagen 1, S-75105 Uppsala, Sweden.
C3 Nantes Universite; Uppsala University
RP Lohar, D (corresponding author), MPI SWS, Saarland Informat Campus, Campus E1 5, D-66123 Saarbrucken, Germany.
EM dlohar@mpi-sws.org; clothilde.jeangoudoux@mpi-sws.org;
   anastasia.volkova@univ.nantes.fr; eva.darulova@it.uu.se
OI Darulova, Eva/0000-0002-6848-3163; Lohar, Debasmita/0000-0001-8639-4116
FU French government [ANR-10-LABX-07-01]
FX This work has received French government support granted to the
   CominLabs Excellence Laboratory and managed by the National Research
   Agency in the "Investing for the Future" program under reference
   ANR-10-LABX-07-01.
CR Adjé A, 2021, LECT NOTES COMPUT SC, V12913, P1, DOI 10.1007/978-3-030-88806-0_1
   [Anonymous], 2010, EMSOFT, DOI DOI 10.1145/1879021.1879024
   [Anonymous], 2020, ARCH-COMP2020 Github Repository
   Artigues C, 2015, INT HANDB INFORM SYS, P17, DOI 10.1007/978-3-319-05443-8_2
   Baranowski M, 2020, LECT NOTES COMPUT SC, V12166, P13, DOI 10.1007/978-3-030-51074-9_2
   Boldo S, 2020, P S COMP ARITHM, P9, DOI 10.1109/ARITH48897.2020.00011
   Bonami P, 2015, MATH PROGRAM, V151, P191, DOI 10.1007/s10107-015-0891-4
   Cantin M.-A., 2001, ISCAS
   Carmichael Z, 2019, DES AUT TEST EUROPE, P1421, DOI [10.23919/date.2019.8715262, 10.23919/DATE.2019.8715262]
   Chiang WF, 2017, ACM SIGPLAN NOTICES, V52, P300, DOI 10.1145/3093333.3009846
   Julian KD, 2019, Arxiv, DOI arXiv:1903.00520
   Darulova E, 2018, ACM IEEE INT CONF CY, P208, DOI 10.1109/ICCPS.2018.00028
   de Dinechin F, 2019, P S COMP ARITHM, P187, DOI 10.1109/ARITH.2019.00042
   de Dinechin F, 2014, IEEE INT CONF ASAP, P41, DOI 10.1109/ASAP.2014.6868629
   Dutta S, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P157, DOI 10.1145/3302504.3311807
   Dutta S, 2018, IFAC PAPERSONLINE, V51, P151, DOI 10.1016/j.ifacol.2018.08.026
   Faraji SR, 2019, DES AUT TEST EUROPE, P1757, DOI [10.23919/date.2019.8714937, 10.23919/DATE.2019.8714937]
   Fiore PD, 2008, IEEE T COMPUT, V57, P1561, DOI 10.1109/TC.2008.87
   Franceschi M, 2018, IEEE I C ELECT CIRC, P289, DOI 10.1109/ICECS.2018.8617900
   Gamrath G., 2020, Technical report
   Garcia R, 2022, IEEE INT SYMP CIRC S, P263, DOI 10.1109/ISCAS48785.2022.9937441
   Gopinath S, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P79, DOI 10.1145/3314221.3314597
   Guidotti Dario, 2023, The Verification of Neural Networks Library (VNN-LIB)
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   Gurobi Optimization LLC, 2023, Gurobi optimizer reference manual
   Ha Van-Phu, 2021, DATE
   Habermann Tobias, 2022, APCCAS
   Tran HD, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358230
   Huang C, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358228
   Huang XW, 2020, COMPUT SCI REV, V37, DOI 10.1016/j.cosrev.2020.100270
   IBM ILOG, 2009, International Business Machines Corporation, V46, P53
   Ioualalen A, 2019, LECT NOTES COMPUT SC, V11785, P129, DOI 10.1007/978-3-030-30281-8_8
   Ivanov R, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P169, DOI 10.1145/3302504.3311806
   Ivanov Radoslav, 2021, ACM Trans. Embed. Comput. Syst., V20, p5s
   Izycheva A, 2019, LECT NOTES COMPUT SC, V11781, P294, DOI 10.1007/978-3-030-31784-3_17
   Johnson Taylor T., 2020, ARCH (EPiC Series in Computing)
   Köster U, 2017, ADV NEUR IN, V30
   Kumar A, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3428250
   Kumm M, 2018, IEEE T CIRCUITS-II, V65, P567, DOI 10.1109/TCSII.2018.2823780
   Lin DD, 2016, PR MACH LEARN RES, V48
   Lopez Diego Manzanas, 2019, ARCH-2019 Github Repository
   Lopez Diego Manzanas, 2019, EPiC Series in Computing, V61
   Mistry Samvid, 2022, IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems
   Moore R.E., 2009, Introduction to interval analysis, DOI DOI 10.1137/1.9780898717716
   Murshed MGS, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3469029
   Park E, 2018, CONF PROC INT SYMP C, P688, DOI 10.1109/ISCA.2018.00063
   Pradeep Kathirgamaraja, 2018, ICECS
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Song ZR, 2020, ANN I S COM, P1010, DOI 10.1109/ISCA45697.2020.00086
   Sun XW, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P147, DOI 10.1145/3302504.3311802
   Tambe T, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218516
   Vivado Lab Solutions, 2021, Vivado Design Suite
   Wang EW, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3309551
   Xu Zhiwu, 2022, IEEE Transactions on Reliability
   Yates Randy, 2009, Digital Signal Labs, V81, P83
NR 55
TC 0
Z9 0
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609118
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300039
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Sahoo, SS
   Ullah, S
   Kumar, A
AF Sahoo, Siva Satyendra
   Ullah, Salim
   Kumar, Akash
TI <i>AxOTreeS</i>: A Tree Search Approach to Synthesizing FPGA-based
   Approximate Operators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; arithmetic operator design; circuit synthesis;
   AI-based exploration; computer arithmetic; automated hardware design;
   Monte Carlo Tree Search
ID DESIGN; METHODOLOGY; MULTIPLIERS; ADDERS
AB Approximate computing (AxC) provides the scope for achieving disproportionate gains in a system's power, performance, and area (PPA) metrics by leveraging an application's inherent error-resilient behavior (BEHAV). Trading computational accuracy for performance gains makes AxC an attractive proposition for implementing computationally complex AI/ML-based applications on resource-constrained embedded systems. The growing diversity of application domains using AI/ML has also led to the increasing usage of FPGA-based embedded systems. However, implementing AxC for FPGAs has primarily been limited to the post-processing of ASIC-optimized approximate operators (AxOs). This approach usually involves selecting from a set of AxOs that have been optimized for a gate-based implementation in an ASIC. While such an approach does allow leveraging existing knowledge of ASIC-based AxO design, it limits the scope for considering the challenges and opportunities associated with FPGA's LUT-based computation structures. Similarly, the few works considering the LUT-based computing for AxO design use generic optimization approaches that do not allow integrating problem-specific prior knowledge-empirical and/or statistical. To this end, we propose a novel tree search-based approach to AxO synthesis for FPGAs. Specifically, we present a design methodology using Monte Carlo Tree Search (MCTS)-based search tree traversal that allows the designer to integrate statistical data, such as correlation, into the AxOs optimization. With the proposed methods, we report improvements over standard MCTS algorithm-based results as well as improved hypervolume for both operator-level and application-specific DSE, compared to state-of-the-art design methodologies.
C1 [Sahoo, Siva Satyendra] Interuniv Microelect Ctr IMEC, 1 Kapeldreef 75, B-3001 Leuven, Belgium.
   [Ullah, Salim; Kumar, Akash] Tech Univ Dresden, Cfaed, Dresden, Germany.
   [Ullah, Salim; Kumar, Akash] Barkhausen Bau Flugel D Georg Schumann Str 11, D-01069 Dresden, Germany.
C3 IMEC; Technische Universitat Dresden
RP Sahoo, SS (corresponding author), Interuniv Microelect Ctr IMEC, 1 Kapeldreef 75, B-3001 Leuven, Belgium.
EM Siva.Satyendra.Sahoo@imec.be; salim.ullah@tu-dresden.de;
   akash.kumar@tu-dresden.de
RI Kumar, Akash/KHU-7452-2024; Kumar, Akash/ABB-4676-2020
OI Kumar, Akash/0000-0001-7125-1737; Kumar, Akash/0000-0001-7125-1737;
   Ullah, Salim/0000-0002-9774-9522; Sahoo, Siva
   Satyendra/0000-0002-2243-5350
FU Deutsche Forschungsgemeinschaft (DFG) under the X-ReAp project
   [380524764]
FX This work is supported by the Deutsche Forschungsgemeinschaft (DFG)
   under the X-ReAp project (Project number 380524764).
CR Achour S, 2015, ACM SIGPLAN NOTICES, V50, P711, DOI 10.1145/2814270.2814314
   Biscani Francesco, 2020, J. Open Source Softw., P2338, DOI [10. 21105/joss.02338, DOI 10.21105/JOSS.02338, 10.21105/joss.02338]
   Browne CB, 2012, IEEE T COMP INTEL AI, V4, P1, DOI 10.1109/TCIAIG.2012.2186810
   Camus V, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), P57, DOI [10.1109/aicas.2019.8771610, 10.1109/AICAS.2019.8771610]
   Chippa VK, 2014, IEEE T VLSI SYST, V22, P2004, DOI 10.1109/TVLSI.2013.2276759
   Gupta S, 2020, IEEE ACCESS, V8, P118899, DOI 10.1109/ACCESS.2020.3005286
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Ko HJ, 2011, IEEE T CIRCUITS-II, V58, P304, DOI 10.1109/TCSII.2011.2148970
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Liu AJ, 2020, Arxiv, DOI arXiv:2006.08785
   Lundberg SM, 2017, ADV NEUR IN, V30
   Miguel JS, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P50, DOI 10.1145/2830772.2830790
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mrazek V, 2020, IEEE J EM SEL TOP C, V10, P406, DOI 10.1109/JETCAS.2020.3032495
   Mrazek V, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967021
   Mrazek V, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317781
   Mrazek V, 2017, DES AUT TEST EUROPE, P258, DOI 10.23919/DATE.2017.7926993
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Petra N, 2010, IEEE T CIRCUITS-I, V57, P1312, DOI 10.1109/TCSI.2009.2033536
   Plonska Aleksandra, 2021, MLJAR: State-of-the-art Automated Machine Learning Framework for Tabular Data
   Prabakaran BS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218533
   Prabakaran BS, 2018, DES AUT TEST EUROPE, P917, DOI 10.23919/DATE.2018.8342140
   Ranjan R, 2023, ASIA S PACIF DES AUT, P402, DOI 10.1145/3566097.3567891
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   Rocki K., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P2034, DOI 10.1109/IPDPS.2011.370
   Sahoo Siva Satyendra, 2021, 2021 IFIP IEEE 29 IN, P1, DOI [10.1109/VLSISoC53125.2021.9606987, DOI 10.1109/VLSISOC53125.2021.9606987]
   Scarabottolo I, 2018, DES AUT TEST EUROPE, P545, DOI 10.23919/DATE.2018.8342067
   Shafique M, 2021, DES AUT CON, P1303, DOI 10.1109/DAC18074.2021.9586232
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Ullah Salim, 2022, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V41, P211, DOI 10.1109/TCAD.2021.3056337
   Ullah S, 2023, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, P671, DOI 10.1145/3583781.3590222
   Ullah S, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3513262
   Ullah S, 2021, IEEE EMBED SYST LETT, V13, P41, DOI 10.1109/LES.2020.2995053
   Ullah S, 2021, IEEE T COMPUT, V70, P384, DOI 10.1109/TC.2020.2988404
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3196115
   Ullah Salim, 2023, Introduction: Approximate Arithmetic Circuit Architectures for FPGA-based Systems, P1, DOI [10.1007/978-3-031-21294-9_1, DOI 10.1007/978-3-031-21294-9_1]
   Venkataramani S, 2015, DES AUT TEST EUROPE, P748
   Walters EG, 2016, COMPUTERS, V5, DOI 10.3390/computers5040020
   Walters EG, 2014, CONF REC ASILOMAR C, P1247, DOI 10.1109/ACSSC.2014.7094659
   Wang Shibo, 2019, Google Cloud Blog
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Yin S, 2017, CONF REC ASILOMAR C, P1907, DOI 10.1109/ACSSC.2017.8335696
NR 44
TC 1
Z9 1
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 101
DI 10.1145/3609096
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300004
DA 2024-07-18
ER

PT J
AU Yen, CH
   Mendis, HR
   Kuo, TW
   Hsiu, PC
AF Yen, Chih-Hsuan
   Mendis, Hashan Roshantha
   Kuo, Tei-Wei
   Hsiu, Pi-Cheng
TI Keep in Balance: Runtime-reconfigurable Intermittent Deep Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; intermittent systems; energy harvesting; tinyML;
   runtime reconfiguration
ID HARDWARE
AB Intermittent deep neural network (DNN) inference is a promising technique to enable intelligent applications on tiny devices powered by ambient energy sources. Nonetheless, intermittent execution presents inherent challenges, primarily involving accumulating progress across power cycles and having to refetch volatile data lost due to power loss in each power cycle. Existing approaches typically optimize the inference configuration to maximize data reuse. However, we observe that such a fixed configuration may be significantly inefficient due to the fluctuating balance point between data reuse and data refetch caused by the dynamic nature of ambient energy.
   This work proposes DynBal, an approach to dynamically reconfigure the inference engine at runtime. DynBal is realized as a middleware plugin that improves inference performance by exploring the interplay between data reuse and data refetch to maintain their balance with respect to the changing level of intermittency. An indirect metric is developed to easily evaluate an inference configuration considering the variability in intermittency, and a lightweight reconfiguration algorithm is employed to efficiently optimize the configuration at runtime. We evaluate the improvement brought by integrating DynBal into a recent intermittent inference approach that uses a fixed configuration. Evaluations were conducted on a Texas Instruments device with various network models and under varied intermittent power strengths. Our experimental results demonstrate that DynBal can speed up intermittent inference by 3.26 times, achieving a greater improvement for a large network under high intermittency and a large gap between memory and computation performance.
C1 [Yen, Chih-Hsuan; Kuo, Tei-Wei] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Yen, Chih-Hsuan; Mendis, Hashan Roshantha; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.
   [Kuo, Tei-Wei] Mohamed Bin Zayed Univ Artificial Intelligence, Abu Dhabi, U Arab Emirates.
   [Hsiu, Pi-Cheng] Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei, Taiwan.
   [Hsiu, Pi-Cheng] Natl Chi Nan Univ, Dept Comp Sci & Informat Engn, Puli Township, Taiwan.
C3 National Taiwan University; Academia Sinica - Taiwan; Mohamed Bin Zayed
   University of Artificial Intelligence; National Taiwan University;
   National Chi Nan University
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Chi Nan Univ, Dept Comp Sci & Informat Engn, Puli Township, Taiwan.
EM d06922023@csie.ntu.edu.tw; rosh.mendis@citi.sinica.edu.tw;
   ktw@csie.ntu.edu.tw; pchsiu@citi.sinica.edu.tw
OI Yen, Chih-Hsuan/0000-0002-4793-1721; KUO, TEI-WEI/0000-0003-1974-0394
FU Ministry of Science and Technology, Taiwan [MOST 110-2222-E-001-003-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology, Taiwan, under grant MOST 110-2222-E-001-003-MY3.
CR Aghapour E, 2022, EUROMICRO CONF PROC, P324, DOI 10.1109/DSD57027.2022.00051
   Anguita D, 2013, ESANN, P437, DOI DOI 10.3390/S20082200
   ARM, 2010, Cortex-M4 instructions.
   Banbury C. R., 2020, arXiv
   Choi J, 2022, IEEE REAL TIME, P40, DOI 10.1109/RTAS54340.2022.00012
   Cypress, 2019, 4-Mbit SPI FRAM.
   Daghero F, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3542819
   Dao T., 2022, Advances in Neural Information Processing Systems, P16344, DOI DOI 10.48550/ARXIV2205.14135
   Daulby Tim, 2020, ENSsys '20: Proceedings of the 8th International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P77, DOI 10.1145/3417308.3430268
   Dave S, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358198
   de Winkel J, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411839
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Himmetoglu Burak, 2017, CNN Model for Human Activity Recognition.
   Islam S, 2022, ICCAD-IEEE ACM INT, DOI 10.1145/3508352.3549451
   Islam S, 2022, DES AUT TEST EUROPE, P921, DOI 10.23919/DATE54114.2022.9774756
   IXYS Corporation, 2010, IXOLAR high efficiency SolarMD.
   Jang JS, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P187, DOI 10.1145/3341302.3342091
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4154, DOI 10.1109/TCAD.2020.3012863
   Jin Q, 2020, PROC CVPR IEEE, P2143, DOI 10.1109/CVPR42600.2020.00222
   Kang CK, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3506732
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kendryte, 2018, K210 AI Chip Datasheet.
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Lee S, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P138, DOI 10.1145/3356250.3360030
   Li CL, 2021, PROC CVPR IEEE, P8603, DOI 10.1109/CVPR46437.2021.00850
   Li FY, 2019, IEEE T COMPUT AID D, V38, P15, DOI 10.1109/TCAD.2018.2803624
   Li GL, 2020, IEEE T COMPUT AID D, V39, P3614, DOI 10.1109/TCAD.2020.3013050
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Lin, 2020, ADV NEURAL INFORM PR, V33, P11711, DOI DOI 10.48550/ARXIV.2007.10319
   Lin Chih-Chia, 2023, P IEEE ACM DAC, P1
   Lin J., 2021, P NEURIPS, P1
   Liu YZ, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P1025
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Maxim Integrated, 2021, MAX78000 Ultra-low-power MCU with Arm Cortex-M4 and a CNN Accelerator.
   Mendis HR, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476995
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   National Renewable Energy Laboratory (NREL), 2023, Measurement and Instrumentation Data Center (MIDC).
   Otter DW, 2021, IEEE T NEUR NET LEAR, V32, P604, DOI 10.1109/TNNLS.2020.2979670
   Sanislav T, 2021, IEEE ACCESS, V9, P39530, DOI 10.1109/ACCESS.2021.3064066
   Shafique M, 2021, DES AUT CON, P1303, DOI 10.1109/DAC18074.2021.9586232
   Stallings William, 2014, Operating Systems: Internals and Design Principles., V8, P440
   Talla Vamsi, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3090090
   Texas Instruments, 2016, Low-Energy Accelerator.
   Texas Instruments, 2019, MSP432P401R MCU.
   Umesh S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101859
   Wang SQ, 2020, IEEE DES TEST, V37, P50, DOI 10.1109/MDAT.2020.2968258
   Warden P, 2018, Arxiv, DOI arXiv:1804.03209
   Wu YW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218526
   Yen CH, 2022, IEEE T COMPUT AID D, V41, P4229, DOI 10.1109/TCAD.2022.3197513
   Yen Chih-Hsuan, 2023, DynBal open source project
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang YJ, 2022, PR IEEE COMP DESIGN, P644, DOI 10.1109/ICCD56317.2022.00099
   Zhang YD, 2018, Arxiv, DOI arXiv:1711.07128
   Zhu SE, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3508390
NR 54
TC 1
Z9 1
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3607918
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300027
DA 2024-07-18
ER

PT J
AU Tsounis, I
   Agiakatsikas, D
   Psarakis, M
AF Tsounis, Ioannis
   Agiakatsikas, Dimitris
   Psarakis, Mihalis
TI A Methodology for Fault-tolerant Pareto-optimal Approximate Designs of
   FPGA-based Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate Computing Techniques; approximate adders; FPGAs;
   Pareto-optimal; fault tolerance; JPEG; DCT; selective-TMR
ID SYSTEMS; SPACE
AB Approximate Computing Techniques (ACTs) take advantage of resilience computing applications to trade off among output precision, area, power, and performance. ACTs can lead to significant gains at affordable costswhen efficiently implemented on Field Programmable Gate Array- (FPGA) based accelerators. Although several novel ACTs works have been proposed for FPGA accelerators, their applicability to high-assurance systems has not been explored as much. ACTs are becoming necessary in many critical Edge computing systems, such as self-driving cars and Earth observation satellites, to increase computational efficiency. However, an important question comes to mind when targeting critical systems: Does ACT optimization negatively affect the reliability of the system and how can one find optimal design architectures that blend classic mitigation techniques like Triple Modular Redundancy with approximation- and precise-based arithmetic hardware units to achieve the best possible computational efficiency without compromising dependability? This work aims to solve this research problem by introducing a Design Space Exploration (DSE) methodology that employs ACTs in arithmetic units of the design and identifies Pareto-optimal microarchitectures that balance all relevant gains of ACTs, such as area, speed, power, failure rate, and precision, by inserting the correct amount of approximation in the design. In a nutshell, our DSE methodology has formulated the DSE with a Multi-Objective Optimization Problem (MOP). Each Pareto-optimal solution of our tool finds which arithmetic units of the design to implement with precise and approximate circuits and which units to selectively triplicate to remove single points of failure that compromise system reliability below acceptable thresholds. We also suggest another formulation of the DSE into a Single-Objective constraint Optimization Problem (ScOP) producing a single optimal point, and that the user may demand, as a less time-consuming alternative to the MOP if a complete Pareto-front is not needed. Our methodology generates fault-tolerant versions of the Pareto-optimal approximate designs (or simple optimized approximate designs if the ScOP choice is picked) by selectively applying mitigation techniques in a way that the overheads of redundant resources for fault-tolerance do not negate the gains of approximation in comparison to the fault-tolerant versions of the precise design. We evaluate our method on two FPGA-based accelerators: a JPEG encoder and an H.264/Advanced Video Coding decoder. Our experimental results show significant gains in area, frequency, and power consumption without compromising output quality and system reliability compared to classic solutions that replicate all or a part of the resources of the precise design to increase dependability metrics.
C1 [Tsounis, Ioannis; Agiakatsikas, Dimitris; Psarakis, Mihalis] Univ Piraeus, Karaoli & Dimitriou 80, Piraeus 18534, Greece.
C3 University of Piraeus
RP Tsounis, I (corresponding author), Univ Piraeus, Karaoli & Dimitriou 80, Piraeus 18534, Greece.
EM itsounis@unipi.gr; dagiakatsikas@unipi.gr; mpsarak@unipi.gr
OI Agiakatsikas, Dimitrios/0000-0001-8849-8074
FU Hellenic Foundation for Research and Innovation (HFRI) under the HFRI
   PhD Fellowship grant [917]
FX The research work was supported by the Hellenic Foundation for Research
   and Innovation (HFRI) under the HFRI PhD Fellowship grant (Fellowship
   Number: 917).
CR Almurib HAF, 2018, IEEE T COMPUT, V67, P149, DOI 10.1109/TC.2017.2731770
   Aponte-Moreno A, 2021, IEEE T EMERG TOP COM, V9, P797, DOI 10.1109/TETC.2020.2986235
   Barbareschi Mario, 2016, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), P1, DOI 10.1109/DTIS.2016.7483888
   Barbareschi M, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3501772
   Biasielli M, 2022, IEEE T EMERG TOP COM, V10, P648, DOI 10.1109/TETC.2021.3100623
   Bosio A, 2020, PROC EUR TEST SYMP, DOI 10.1109/ets48528.2020.9131557
   Bosio A, 2019, IEEE INT CONF VLSI, P311, DOI [10.1109/vlsi-soc.2019.8920315, 10.1109/VLSI-SoC.2019.8920315]
   Chandrasekharan A, 2018, ASIA S PACIF DES AUT, P239, DOI 10.1109/ASPDAC.2018.8297312
   Dinelli G., 2020, IEEE INT SYMP CIRC S, P1, DOI [DOI 10.1109/ISCAS45731.2020.9180867, 10.1109/ISCAS45731.2020.9180867, DOI 10.1109/iscas45731.2020.9180867]
   Furano G, 2020, IEEE AERO EL SYS MAG, V35, P44, DOI 10.1109/MAES.2020.3008468
   Liu WQ, 2021, IEEE T EMERG TOP COM, V9, P1609, DOI 10.1109/TETC.2019.2929100
   Manuel M, 2020, 2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), DOI 10.1109/norcas51424.2020.9265138
   Mathworks Corp, 2021, PATT ALG MATL R2021B
   Mathworks Corp, 2021, PAR ALG MATL R2021B
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Opencores, 2012, JPEG ENC VER
   Opencores, 2016, NOV H 264 AVC BAS DE
   Prabakaran BS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218533
   Prabakaran BS, 2018, DES AUT TEST EUROPE, P917, DOI 10.23919/DATE.2018.8342140
   Rodrigues G, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9040557
   Rodrigues GS, 2018, IEEE INT ON LINE, P291, DOI 10.1109/IOLTS.2018.8474122
   Ruospo A, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P672, DOI 10.1109/DSD51259.2020.00109
   Saadat H, 2020, I CONF VLSI DESIGN, P84, DOI 10.1109/VLSID49098.2020.00032
   Savino A, 2021, IEEE INT SYMP DESIGN, P45, DOI 10.1109/DDECS52668.2021.9417057
   Savino A, 2019, PROC EUR TEST SYMP, DOI 10.1109/ets.2019.8791523
   Shrija, 2016, THESIS
   The University of Southern California, 2022, SIPI IMAGE DATABASE
   Traiola M, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643561
   Traiola M, 2019, MICROELECTRON RELIAB, V102, DOI 10.1016/j.microrel.2019.06.002
   Traiola M, 2019, IEEE T NANOTECHNOL, V18, P849, DOI 10.1109/TNANO.2019.2923040
   Tsigkanos A, 2021, IEEE T EMERG TOP COM, V9, P90, DOI 10.1109/TETC.2018.2854412
   Tsounis I, 2021, PROC EUR TEST SYMP, DOI 10.1109/ETS50041.2021.9465468
   Tsounis Ioannis, 2021, AXC21 WORKSHOP APPRO, P1
   Wirthlin M, 2015, P IEEE, V103, P379, DOI 10.1109/JPROC.2015.2404212
NR 35
TC 1
Z9 1
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 78
DI 10.1145/3568021
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300019
DA 2024-07-18
ER

PT J
AU Gubbi, KI
   Latibari, BS
   Srikanth, A
   Sheaves, T
   Beheshti-Shirazi, SA
   Manoj, PDS
   Rafatirad, S
   Sasan, A
   Homayoun, H
   Salehi, S
AF Gubbi, Kevin Immanuel
   Latibari, Banafsheh Saber
   Srikanth, Anirudh
   Sheaves, Tyler
   Beheshti-Shirazi, Sayed Arash
   Manoj, Sai P. D.
   Rafatirad, Satareh
   Sasan, Avesta
   Homayoun, Houman
   Salehi, Soheil
TI Hardware Trojan Detection Using Machine Learning: A Tutorial
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware security; hardware Trojan detection; side-channel analysis;
   machine learning; neural networks
AB With the growth and globalization of IC design and development, there is an increase in the number of Designers and Design houses. As setting up a fabrication facility may easily cost upwards of $20 billion, costs for advanced nodes may be even greater. IC design houses that cannot produce their chips in-house have no option but to use external foundries that are often in other countries. Establishing trust with these external foundries can be a challenge, and these foundries are assumed to be untrusted. The use of these untrusted foundries in the global semiconductor supply chain has raised concerns about the security of the fabricated ICs targeted for sensitive applications. One of these security threats is the adversarial infestation of fabricated ICs with a Hardware Trojan (HT). An HT can be broadly described as a malicious modification to a circuit to control, modify, disable, or monitor its logic. Conventional VLSI manufacturing tests and verification methods fail to detect HT due to the different and un-modeled nature of these malicious modifications. Current state-of-the-art HT detection methods utilize statistical analysis of various side-channel information collected from ICs, such as power analysis, power supply transient analysis, regional supply current analysis, temperature analysis, wireless transmission power analysis, and delay analysis. To detect HTs, most methods require a Trojan-free reference golden IC. A signature from these golden ICs is extracted and used to detect ICs with HTs. However, access to a golden IC is not always feasible. Thus, a mechanism for HT detection is sought that does not require the golden IC. Machine Learning (ML) approaches have emerged to be extremely useful in helping eliminate the need for a golden IC. Recent works on utilizing ML for HT detection have been shown to be promising in achieving this goal. Thus, in this tutorial, we will explain utilizing ML as a solution to the challenge of HT detection. Additionally, we will describe the Electronic Design Automation (EDA) tool flow for automating ML-assisted HT detection. Moreover, to further discuss the benefits of ML-assisted HT detection solutions, we will demonstrate a Neural Network (NN)-assisted timing profiling method for HT detection. Finally, we will discuss the shortcomings and open challenges of ML-assisted HT detection methods.
C1 [Gubbi, Kevin Immanuel; Latibari, Banafsheh Saber; Srikanth, Anirudh; Sheaves, Tyler; Rafatirad, Satareh; Sasan, Avesta; Homayoun, Houman] Univ Calif Davis, Davis, CA 95616 USA.
   [Beheshti-Shirazi, Sayed Arash; Manoj, Sai P. D.] George Mason Univ, Fairfax, VA USA.
   [Salehi, Soheil] Univ Arizona, Tucson, AZ USA.
C3 University of California System; University of California Davis; George
   Mason University; University of Arizona
RP Gubbi, KI (corresponding author), Univ Calif Davis, Davis, CA 95616 USA.
OI Salehi, Soheil/0000-0001-5998-8795; Saber Latibari,
   Banafsheh/0000-0003-3735-9191; Sheaves, Tyler/0000-0003-0163-5449;
   Pudukotai Dinakarrao, Sai Manoj/0000-0002-4417-2387; Gubbi, Kevin
   Immanuel/0000-0003-1745-0457
FU National Science Foundation through Computing Research Association for
   CIFellows [2030859]
FX This work was partly supported by the National Science Foundation
   through Computing Research Association for CIFellows #2030859.
CR Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Akhtar N, 2018, IEEE ACCESS, V6, P14410, DOI 10.1109/ACCESS.2018.2807385
   Albrecht C., 2005, PROC INT WORKSHOP LO
   Arabi K, 2007, IEEE DES TEST COMPUT, V24, P236, DOI 10.1109/MDT.2007.79
   Ashok M, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3531010
   Bao C, 2015, INT SYM QUAL ELECT, P47
   Bao CX, 2016, IEEE T COMPUT AID D, V35, P49, DOI 10.1109/TCAD.2015.2488495
   Belgiu M, 2016, ISPRS J PHOTOGRAMM, V114, P24, DOI 10.1016/j.isprsjprs.2016.01.011
   Biau G, 2016, TEST-SPAIN, V25, P197, DOI 10.1007/s11749-016-0481-7
   Chen Huili, 2022, ARXIV
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chen Tianqi, 2015, R package version 0.4-2 1.4, V1, P1
   Chowdhury T, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P493, DOI 10.1145/3526241.3530831
   Cui XT, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3229050
   Dong YP, 2018, PROC CVPR IEEE, P9185, DOI 10.1109/CVPR.2018.00957
   Du DD, 2010, LECT NOTES COMPUT SC, V6225, P173, DOI 10.1007/978-3-642-15031-9_12
   Exurville I, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P151, DOI 10.1109/HST.2015.7140254
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Forte D, 2013, ICCAD-IEEE ACM INT, P532, DOI 10.1109/ICCAD.2013.6691167
   Gubbi KI, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P513, DOI 10.1145/3526241.3530834
   Hasegawa K, 2017, IEEE INT SYMP CIRC S, P2154
   Hasegawa K, 2017, IEICE T FUND ELECTR, VE100A, P1427, DOI 10.1587/transfun.E100.A.1427
   Huang SY, 2017, Arxiv, DOI arXiv:1702.02284
   Ismari D, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967061
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jose Fredin, 2022, ICT Analysis and Applications. Lecture Notes in Networks and Systems (314), P203, DOI 10.1007/978-981-16-5655-2_19
   Kingma D. P., 2014, arXiv
   Knechtel J, 2020, DES AUT TEST EUROPE, P508, DOI 10.23919/DATE48585.2020.9116483
   Levi AFJ, 2022, IEEE SPECTRUM, V59, P38, DOI 10.1109/MSPEC.2022.9771357
   Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038
   Liu Y, 2014, DES AUT CON
   Liu Y, 2013, ICCAD-IEEE ACM INT, P399, DOI 10.1109/ICCAD.2013.6691149
   Madry A, 2019, Arxiv, DOI arXiv:1706.06083
   McDonald Gary C., 2023, WIRES COMPUT STAT, V22, P93
   Meier L, 2008, J R STAT SOC B, V70, P53, DOI 10.1111/j.1467-9868.2007.00627.x
   Moustakidis S., 2020, PROC ATTRACT 20
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Nasr AA, 2017, J ELECTRON TEST, V33, P93, DOI 10.1007/s10836-016-5631-z
   Noriega L., 2005, Multilayer perceptron tutorial. School of Computing
   Nowroz AN, 2014, IEEE T COMPUT AID D, V33, P1792, DOI 10.1109/TCAD.2014.2354293
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Perkins NJ, 2006, AM J EPIDEMIOL, V163, P670, DOI 10.1093/aje/kwj063
   Rad R, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P3, DOI 10.1109/HST.2008.4559037
   Rad R, 2010, IEEE T VLSI SYST, V18, P1735, DOI 10.1109/TVLSI.2009.2029117
   Ranstam J, 2018, BRIT J SURG, V105, P1348, DOI 10.1002/bjs.10895
   Raschka S., 2018, J. Open Source Softw., V3, P638, DOI DOI 10.21105/JOSS.00638
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Salmani H, 2017, IEEE T INF FOREN SEC, V12, P338, DOI 10.1109/TIFS.2016.2613842
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Salmani H, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P66, DOI 10.1109/HST.2009.5224968
   Sarihi A, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P139, DOI 10.1145/3526241.3530379
   Shende R, 2016, INT CONF WIREL OPT
   Tuzzio N., 2012, Proceedings of the great lakes symposium on VLSI, P95
   Vakil A, 2021, IEEE ACCESS, V9, P92881, DOI 10.1109/ACCESS.2021.3093160
   Vakil A, 2020, INT SYM QUAL ELECT, P40, DOI [10.1109/ISQED48828.2020.9137007, 10.1109/isqed48828.2020.9137007]
   Vakil A, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P152, DOI 10.1145/3287624.3287683
   Vaswani A, 2017, ADV NEUR IN, V30
   Wei S, 2012, IEEE T VLSI SYST, V20, P1049, DOI 10.1109/TVLSI.2011.2147341
   Xiao K, 2013, IEEE DES TEST, V30, P26, DOI 10.1109/MDAT.2013.2249555
   Xue MF, 2016, PROCEEDINGS OF THE 2016 IEEE ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST 2016)
   Yasaei R, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1504, DOI 10.23919/DATE51398.2021.9474174
   Yasaei Rozhin, 2022, ARXIV
   Zhang Z, 2017, IEEE T IMAGE PROCESS, V26, P1466, DOI 10.1109/TIP.2017.2651396
   Zou H, 2005, J R STAT SOC B, V67, P301, DOI 10.1111/j.1467-9868.2005.00503.x
   Zou H, 2009, ANN STAT, V37, P1733, DOI 10.1214/08-AOS625
NR 65
TC 5
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 46
DI 10.1145/3579823
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400007
OA Bronze
DA 2024-07-18
ER

PT J
AU Brilli, G
   Cavicchioli, R
   Solieri, M
   Valente, P
   Marongiu, A
AF Brilli, Gianluca
   Cavicchioli, Roberto
   Solieri, Marco
   Valente, Paolo
   Marongiu, Andrea
TI Evaluating Controlled Memory Request Injection for Efficient Bandwidth
   Utilization and Predictable Execution in Heterogeneous SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Heterogeneous systems-on-chip; memory interference; Predictable
   Execution
ID MULTICORE; PERFORMANCE; MODEL
AB High-performance embedded platforms are increasingly adopting heterogeneous systems-on-chip (HeSoC) that couple multi-core CPUs with accelerators such as GPU, FPGA, or AI engines. Adopting HeSoCs in the context of real-time workloads is not immediately possible, though, as contention on shared resources like the memory hierarchy-and in particular the main memory (DRAM)-causes unpredictable latency increase. To tackle this problem, both the research community and certification authorities mandate (i) that accesses from parallel threads to the shared system resources (typically, main memory) happen in a mutually exclusive manner by design, or (ii) that per-thread bandwidth regulation is enforced. Such arbitration schemes provide timing guarantees, but make poor use of the memory bandwidth available in a modern HeSoC. Controlled Memory Request Injection (CMRI) is a recently-proposed bandwidth limitation concept that builds on top of a mutually-exclusive schedule but still allows the threads currently not entitled to access memory to use as much of the unused bandwidth as possible without losing the timing guarantee. CMRI has been discussed in the context of a multi-core CPU, but the same principle applies also to a more complex system such as an HeSoC. In this article, we introduce two CMRI schemes suitable for HeSoCs: Voluntary Throttling via code refactoring and Bandwidth Regulation via dynamic throttling. We extensively characterize a proof-of-concept incarnation of both schemes on two HeSoCs: an NVIDIA Tegra TX2 and a Xilinx UltraScale+, highlighting the benefits and the costs of CMRI for synthetic workloads that model worst-case DRAM access. We also test the effectiveness of CMRI with real benchmarks, studying the effect of interference among the host CPU and the accelerators.
C1 [Brilli, Gianluca] Univ Modena & Reggio Emilia, Dept Ingn Enzo Ferrari, Via Pietro Vivarelli 10,Europe 41125, Modena, Italy.
   [Cavicchioli, Roberto] Univ Modena & Reggio Emilia, Dept Sci & Methods Engn, Via Amendola 2, Reggio Emilia, Italy.
   [Solieri, Marco; Valente, Paolo; Marongiu, Andrea] Univ Modena & Reggio Emilia, Dept Phys Informat & Math, Via Giuseppe Campi 213-b, I-91125 Modena, Italy.
C3 Universita di Modena e Reggio Emilia; Universita di Modena e Reggio
   Emilia; Universita di Modena e Reggio Emilia
RP Brilli, G (corresponding author), Univ Modena & Reggio Emilia, Dept Ingn Enzo Ferrari, Via Pietro Vivarelli 10,Europe 41125, Modena, Italy.
EM gianluca.brilli@unimore.it; roberto.cavicchioli@unimore.it;
   andrea.marongiu@unimore.it
RI Marongiu, Andrea/HLV-8590-2023; Cavicchioli, Roberto/JEO-8548-2023
OI Cavicchioli, Roberto/0000-0003-0166-0898; Brilli,
   Gianluca/0000-0003-4387-5774; Solieri, Marco/0000-0003-4531-2633
CR Agirre I, 2017, INT SYM IND EMBED, P57
   Agosta G, 2018, PARMA-DITAM 2018: 9TH WORKSHOP ON PARALLEL PROGRAMMING AND RUNTIME MANAGEMENT TECHNIQUES FOR MANY-CORE ARCHITECTURES AND 7TH WORKSHOP ON DESIGN TOOLS AND ARCHITECTURES FOR MULTICORE EMBEDDED COMPUTING PLATFORMS, P7, DOI 10.1145/3183767.3183769
   Alhammad A, 2014, DES AUT TEST EUROPE
   Alhammad A, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P285, DOI 10.1109/RTAS.2015.7108452
   Alhammad A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656070
   Ali W, 2017, IEEE REAL TIME, P141, DOI 10.1109/RTAS.2017.26
   [Anonymous], SOLVING MULTICORE IN
   Bak S., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P300, DOI 10.1109/RTCSA.2012.48
   Blin A, 2016, PROC EUROMICR, P109, DOI 10.1109/ECRTS.2016.18
   Cavicchioli Roberto, 2020, Job Scheduling Strategies for Parallel Processing. 23rd International Workshop, JSSPP 2020. Revised Selected Papers. Lecture Notes in Computer Science (LNCS 12326), P85, DOI 10.1007/978-3-030-63171-0_5
   Cavicchioli R, 2017, IEEE INT C EMERG
   Conti F, 2016, DES AUT TEST EUROPE, P1201
   Courtaud C, 2019, REAL TIM SYST SYMP P, P246, DOI 10.1109/RTSS46320.2019.00031
   Forsberg B, 2021, IEEE T COMPUT, V70, P17, DOI 10.1109/TC.2020.2980520
   Forsberg B, 2018, DES AUT TEST EUROPE, P539, DOI 10.23919/DATE.2018.8342066
   HaoWen ZhangWei, 2017, P IEEE HIGH PERFORMA
   Kiszka Jan, 2020, JAILHOUSE LINUX BASE
   Majo Z, 2011, ACM SIGPLAN NOTICES, V46, P11, DOI 10.1145/2076022.1993481
   Mancuso R., 2014, IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications RTCSA, P1
   Matejka J, 2019, PARALLEL COMPUT, V85, P27, DOI 10.1016/j.parco.2018.11.002
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Olmedo IS, 2020, IEEE REAL TIME, P213, DOI 10.1109/RTAS48715.2020.000-5
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   Ramsauer R, 2017, Arxiv, DOI arXiv:1705.06932
   Soliman Muhammad R., 2019, 31 EUROMICRO C REAL, V133, DOI [10.4230/LIPIcs.ECRTS.2019.4, DOI 10.4230/LIPICS.ECRTS.2019.4]
   The Ohio State University, 2011, POLYBENCH C POL BENC
   Tudor B. M., 2011, 2011 International Conference on Parallel Processing, P602, DOI 10.1109/ICPP.2011.59
   Valsan PK, 2016, IEEE REAL TIME
   Vogel Pirmin., 2015, P 2015 INT WORKSHOP, V6, P1, DOI [10.1145/2723772.2723775, DOI 10.1145/2723772.2723775]
   Yamagiwa S, 2009, MED MOL MORPHOL, V42, P1, DOI 10.1007/s00795-008-0434-7
   Yao G, 2016, IEEE T COMPUT, V65, P2739, DOI 10.1109/TC.2015.2500572
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
NR 36
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3548773
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900007
OA Green Published
DA 2024-07-18
ER

PT J
AU Saberi, I
   Faghih, F
   Bavil, FS
AF Saberi, Iman
   Faghih, Fathiyeh
   Bavil, Farzad Sobhi
TI A Passive Online Technique for Learning Hybrid Automata from
   Input/Output Traces
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automata learning; passive learning; hybrid automata; learning hybrid
   automata
ID TEMPORAL LOGIC; IDENTIFICATION
AB Specification synthesis is the process of deriving a model from the input-output traces of a system. It is used extensively in test design, reverse engineering, and system identification. One type of the resulting artifact of this process for cyber-physical systems is hybrid automata. They are intuitive, precise, tool independent, and at a high level of abstraction, and can model systems with both discrete and continuous variables. In this article, we propose a new technique for synthesizing hybrid automaton from the input-output traces of a nonlinear cyber-physical system. Similarity detection in non-linear behaviors is the main challenge for extracting such models. We address this problem by utilizing the Dynamic Time Warping technique. Our approach is passive, meaning that it does not need interaction with the system during automata synthesis from the logged traces; and online, which means that each input/output trace is used only once in the procedure. In other words, each new trace can be used to improve the already synthesized automaton. We evaluated our algorithm in one industrial and two simulated case studies. The accuracy of the derived automata shows promising results.
C1 [Saberi, Iman; Faghih, Fathiyeh] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran.
   [Bavil, Farzad Sobhi] Crouse Co, Dept Elect Res & Innovat, 11th KM Karaj Makhsoos Rd, Tehran, Iran.
   [Saberi, Iman; Faghih, Fathiyeh] Univ Tehran, Coll Engn, North Kargar St, Tehran, Iran.
C3 University of Tehran; University of Tehran
RP Saberi, I (corresponding author), Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran.; Saberi, I (corresponding author), Univ Tehran, Coll Engn, North Kargar St, Tehran, Iran.
EM iman.saberi@ut.ac.ir; f.faghih@ut.ac.ir; f.sobhi@crouse.ir
RI Faghih, Fathiyeh/Q-3627-2018
OI Faghih, Fathiyeh/0000-0002-8877-6895
CR Aarts F, 2015, FORM METHOD SYST DES, V46, P1, DOI 10.1007/s10703-014-0216-x
   Bellman R., 1959, P IRE, V4, P1
   Blazic Saso, 2020, PROC IEEE INT C FUZZ, P1
   Choi W, 2013, ACM SIGPLAN NOTICES, V48, P623, DOI [10.1145/2544173.2509552, 10.1145/2509136.2509552]
   Choi Wontae, 2013, P ACM WORKSHOP MOBIL, P27
   Esparza J, 2011, FUND INFORM, V113, P205, DOI 10.3233/FI-2011-607
   Fiterau-Brostean P, 2016, LECT NOTES COMPUT SC, V9780, P454, DOI 10.1007/978-3-319-41540-6_25
   GOLD EM, 1978, INFORM CONTROL, V37, P302, DOI 10.1016/S0019-9958(78)90562-4
   Henzinger TA, 2000, NATO ADV SCI I F-COM, V170, P265
   Howar Falk, 2018, Machine Learning for Dynamic Software Analysis. Potentials and Limits. International Dagstuhl Seminar 16172. Revised Papers: Lecture Notes in Computer Science LNCS 11026, P123, DOI 10.1007/978-3-319-96562-8_5
   Jha S, 2019, FORM METHOD SYST DES, V54, P364, DOI 10.1007/s10703-019-00332-1
   Jin XQ, 2015, IEEE T COMPUT AID D, V34, P1704, DOI 10.1109/TCAD.2015.2421907
   Juloski AL, 2005, LECT NOTES COMPUT SC, V3414, P354
   Kang HJ, 2021, ACM T SOFTW ENG METH, V30, DOI 10.1145/3424307
   Kianimajd A, 2017, IFAC PAPERSONLINE, V50, P11005, DOI 10.1016/j.ifacol.2017.08.2479
   Kong Zhaodan, 2014, P 17 INT C HYBRID SY, P273, DOI [10.1145/2562059.2562146, DOI 10.1145/2562059.2562146]
   Lamrani Imane, 2018, 2018 IEEE Industrial Cyber-Physical Systems (ICPS). Proceedings, P264, DOI 10.1109/ICPHYS.2018.8387670
   Lauer Fabien, 2019, Lecture Notes in Information and Control, P77, DOI DOI 10.1007/978-3-030-00193-3_4
   Le TDB, 2018, ISSTA'18: PROCEEDINGS OF THE 27TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P106, DOI 10.1145/3213846.3213876
   Maier A, 2014, IEEE INTL CONF IND I, P60, DOI 10.1109/INDIN.2014.6945484
   Medhat R, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P177, DOI 10.1109/EMSOFT.2015.7318273
   Okudono T, 2020, AAAI CONF ARTIF INTE, V34, P5306
   Pavel Senin, 2008, DYNAMIC TIME WARPING
   Pillonetto G, 2016, AUTOMATICA, V70, P21, DOI 10.1016/j.automatica.2016.03.011
   Raffelt Harald., 2008, Proceedings of the 2008 Workshop on Testing, Analysis, and Verification of Web Services and Applications (TAVWEB08), P1
   Soto MG, 2019, LECT NOTES COMPUT SC, V11561, P297, DOI 10.1007/978-3-030-25540-4_16
   Truong C, 2020, SIGNAL PROCESS, V167, DOI 10.1016/j.sigpro.2019.107299
   Weiss G, 2018, PR MACH LEARN RES, V80
   Zhang N, 2021, THEOR COMPUT SCI, V857, P29, DOI 10.1016/j.tcs.2020.12.032
NR 29
TC 0
Z9 0
U1 6
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3556543
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Baharani, M
   Tabkhi, H
AF Baharani, Mohammadreza
   Tabkhi, Hamed
TI ATCN: Resource-efficient Processing of Time Series on Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Temporal Convolutional Networks (TCN); Recurrent Neural Networks (RNN);
   real-time edge computing
AB This article presents a scalable deep learning model called Agile Temporal Convolutional Network (ATCN) for highly accurate fast classification and time series prediction in resource-constrained embedded systems. ATCN is a family of compact networks with formalized hyperparameters that enable application-specific adjustments to be made to the model architecture. It is primarily designed for embedded edge devices with very limited performance and memory, such as wearable biomedical devices and real-time reliability monitoring systems. ATCN makes fundamental improvements over the mainstream temporal convolutional neural networks, including residual connections to increase the network depth and accuracy and the incorporation of separable depth-wise convolution to reduce the computational complexity of the model. As part of the present work, two ATCN families, namely T0 and T1, are also presented and evaluated on different ranges of embedded processors: Cortex-M7 and Cortex-A57 processors. An evaluation of the ATCN models against the best-in-class InceptionTime and MiniRocket shows that ATCN almost maintains accuracy while improving the execution time on a broad range of embedded and cyber-physical applications with demand for real-time processing on the embedded edge. At the same time, in contrast to existing solutions, ATCN is the first time series classifier based on deep learning that can be run bare-metal on embeddedmicrocontrollers (Cortex-M7) with limited computational performance and memory capacity while delivering state-of-the-art accuracy.
C1 [Baharani, Mohammadreza; Tabkhi, Hamed] UNC Charlotte, Charlotte, NC 28223 USA.
C3 University of North Carolina; University of North Carolina Charlotte
RP Baharani, M (corresponding author), UNC Charlotte, Charlotte, NC 28223 USA.
EM mbaharan@uncc.edu
OI Baharani, Mohammadreza/0000-0002-7844-3181
FU National Science Foundation (NSF) [1831795]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1831795]
   Funding Source: National Science Foundation
FX This work was supported by the National Science Foundation (NSF) under
   Award No. 1831795.
CR [Anonymous], 2014, EMPIRICAL EVALUATION
   Baharani M, 2019, IEEE INTERNET THINGS, V6, P7375, DOI 10.1109/JIOT.2019.2896174
   Baharani Mohammadreza, 2021, P 2021 GREAT LAK S V, P247
   Bai SJ, 2018, Arxiv, DOI [arXiv:1803.01271, DOI 10.48550/ARXIV.1803.01271]
   Biglarbegian M, 2018, IEEE ENER CONV, P7271, DOI 10.1109/ECCE.2018.8557565
   Carreras M, 2020, IEEE J EM SEL TOP C, V10, P348, DOI 10.1109/JETCAS.2020.3014503
   Dean J., 2015, NIPS DEEP LEARNING R
   Dempster A, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P248, DOI 10.1145/3447548.3467231
   Dempster A, 2020, DATA MIN KNOWL DISC, V34, P1454, DOI 10.1007/s10618-020-00701-z
   Demsar J, 2006, J MACH LEARN RES, V7, P1
   Deo N, 2018, IEEE COMPUT SOC CONF, P1549, DOI 10.1109/CVPRW.2018.00196
   Fawaz HI, 2020, DATA MIN KNOWL DISC, V34, P1936, DOI 10.1007/s10618-020-00710-y
   Fawaz HI, 2019, DATA MIN KNOWL DISC, V33, P917, DOI 10.1007/s10618-019-00619-1
   Friedman M, 1940, ANN MATH STAT, V11, P86, DOI 10.1214/aoms/1177731944
   Gehring J, 2017, Arxiv, DOI arXiv:1705.03122
   Goodfellow S. D., 2018, MACH LEARN HEALTHC C, P83
   Han  S., 2015, ARXIV151000149
   He KM, 2015, Arxiv, DOI [arXiv:1512.03385, 10.48550/arxiv.1512.03385]
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Dau HA, 2019, IEEE-CAA J AUTOMATIC, V6, P1293, DOI 10.1109/JAS.2019.1911747
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   HOLM S, 1979, SCAND J STAT, V6, P65
   Iwana BK, 2021, PLOS ONE, V16, DOI 10.1371/journal.pone.0254841
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Lea C, 2017, PROC CVPR IEEE, P1003, DOI 10.1109/CVPR.2017.113
   LeGuennec A, 2016, Data augmentation for time series classification using convolutional neural networks
   Li Q, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P693, DOI 10.1145/3287624.3287717
   Li YH, 2020, IEEE SENS J, V20, P3123, DOI 10.1109/JSEN.2019.2957382
   Lines J, 2016, IEEE DATA MINING, P1041, DOI [10.1109/ICDM.2016.74, 10.1109/ICDM.2016.0133]
   Mercat J, 2020, IEEE INT CONF ROBOT, P9638, DOI [10.1109/ICRA40945.2020.9197340, 10.1109/icra40945.2020.9197340]
   Molchanov P., 2017, INT C LEARN REPR ICL, P1, DOI DOI 10.1002/9781118786352.WBIEG1156
   Oord Avd, 2016, arXiv, DOI [10.48550/arXiv.1609.03499, DOI 10.48550/ARXIV.1609.03499]
   Ouyang KW, 2021, ALGORITHMS, V14, DOI 10.3390/a14070192
   Pandey A, 2019, INT CONF ACOUST SPEE, P6875, DOI [10.1109/ICASSP.2019.8683634, 10.1109/icassp.2019.8683634]
   Saadatnejad S, 2020, IEEE J BIOMED HEALTH, V24, P515, DOI 10.1109/JBHI.2019.2911367
   Sen R, 2019, ADV NEUR IN, V32
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Um T. T., 2017, P 19 ACM INT C MULTI, P216, DOI DOI 10.1145/3136755.3136817
   van Kuppevelt D, 2020, SOFTWAREX, V12, DOI 10.1016/j.softx.2020.100548
   WAIBEL A, 1989, IEEE T ACOUST SPEECH, V37, P328, DOI 10.1109/29.21701
   WILCOXON F, 1945, BIOMETRICS BULL, V1, P80, DOI 10.1093/jee/39.2.269
   Xie X, 2021, Arxiv, DOI arXiv:2103.14231
   Zhang BA, 2020, IEEE T NEUR NET LEAR, V31, P4688, DOI 10.1109/TNNLS.2019.2957276
   Zhang YZ, 2018, IEEE T VEH TECHNOL, V67, P5695, DOI 10.1109/TVT.2018.2805189
   Zhou B, 2016, PROC CVPR IEEE, P2921, DOI 10.1109/CVPR.2016.319
NR 45
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 61
DI 10.1145/3524070
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Trajkovic, J
   Karimi, S
   Hangsan, S
   Zhang, WL
AF Trajkovic, Jelena
   Karimi, Sara
   Hangsan, Samantha
   Zhang, Wenlu
TI Prediction Modeling for Application-Specific Communication Architecture
   Design of Optical NoC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Optical Network-on-Chip (NoC); application-specific communication
   architecture design; prediction modeling; design space exploration;
   simulation; machine learning modeling
ID NETWORK-ON-CHIP; PERFORMANCE; TOPOLOGIES; SIMULATOR; SPLASH-2
AB Multi-core systems-on-chip are becoming state-of-the-art. Therefore, there is a need for a fast and energy-efficient interconnect to take full advantage of the computational capabilities. Integration of silicon photonics with a traditional electrical interconnect in a Network-on-Chip (NoC) proposes a promising solution for overcoming the scalability issues of electrical interconnect. In this article, we derive and evaluate prediction modeling techniques for the design space exploration (DSE) of application-specific communication architectures for an Optical Network-on-Chip (ONoC). Our proposed model accurately predicts network packet latency, contention delay, and the static and dynamic energy consumption of the network. This work specifically addresses the challenge of accurately estimating performance metrics of the entire design space without having to perform time-consuming and computationally intensive exhaustive simulations. The proposed technique, based on machine learning (ML), can build accurate prediction models using only 10% to 50% (best case and worst case) of the entire design space. The accuracy, expressed as R-2 (Coefficient of Determination) is 0.99901, 0.99967, 0.99996, and 0.99999 for network packet latency, contention delay, static energy consumption, and dynamic energy consumption, respectively, in six different benchmarks from the Splash-2 benchmark suite, chosen among 6 different machine learning prediction models.
C1 [Trajkovic, Jelena; Hangsan, Samantha; Zhang, Wenlu] Calif State Univ Long Beach, 1250 Bellflower Blvd, Long Beach, CA 90840 USA.
   [Karimi, Sara] Concordia Univ, 1455 De Maisonneuve Blvd West, Montreal, PQ H3G 1M8, Canada.
C3 California State University System; California State University Long
   Beach; Concordia University - Canada
RP Trajkovic, J (corresponding author), Calif State Univ Long Beach, 1250 Bellflower Blvd, Long Beach, CA 90840 USA.
EM jelena.trajkovic@csulb.edu; sar_ka@ece.concordia.ca;
   samanthahangsan@gmail.com; Wenlu.Zhang@csulb.edu
RI Zhang, Wenlu/ABD-7533-2020
OI Trajkovic, Jelena/0000-0001-5361-205X
CR Abdollahi M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P296, DOI 10.1109/DSD.2012.94
   Abdollahi M, 2020, COMPUT ELECTR ENG, V82, DOI 10.1016/j.compeleceng.2020.106559
   [Anonymous], 2017, Proceedings of the Design Automation Conference
   [Anonymous], 2014, P 2014 IEEE OES BALT, DOI DOI 10.1109/BALTIC.2014.6887880
   [Anonymous], MATPL DEV TEAM
   [Anonymous], SCIK LEARN DEV
   Ardestani EK, 2013, INT S HIGH PERF COMP, P448, DOI 10.1109/HPCA.2013.6522340
   Bahirat Shirish, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P91, DOI 10.1109/ISQED.2014.6783311
   Bahirat S, 2012, INT SYM QUAL ELECT, P78, DOI 10.1109/ISQED.2012.6187477
   Barrow-Williams N, 2009, I S WORKL CHAR PROC, P86, DOI 10.1109/IISWC.2009.5306792
   Batten C, 2009, IEEE MICRO, V29, P8, DOI 10.1109/MM.2009.60
   Beausoleil RG, 2008, 2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P365, DOI 10.1109/GROUP4.2008.4638201
   Benini Luca, 2006, Networks on Chips: Technology and Tools (Systems on Silicon)
   Bishop Christopher M, 2006, PATTERN RECOGNITION, DOI DOI 10.1117/1.2819119
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Chen TS, 2014, CONF PROC INT SYMP C, P85, DOI 10.1109/ISCA.2014.6853198
   Chrostowski L, 2015, SILICON PHOTONICS DESIGN, P1
   Genko N, 2005, DES AUT TEST EUROPE, P246, DOI 10.1109/DATE.2005.5
   Gu HX, 2009, 2009 SYMPOSIUM ON PHOTONICS AND OPTOELECTRONICS (SOPO 2009), P771
   Hall M. A., 2000, P 17 INT C MACH LEAR, P359, DOI DOI 10.5555/645529.657793
   Hamedani PK, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P80, DOI 10.1109/NOCS.2014.7008765
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Ipek E, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1328195.1328196
   Jooya A, 2016, 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), P659, DOI 10.1109/HPCSim.2016.7568398
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Karimi S., 2016, THESIS CONCORDIA U M
   Karimi S, 2018, INT SYM QUAL ELECT, P119, DOI 10.1109/ISQED.2018.8357275
   Kim YW, 2021, IEEE ACCESS, V9, P110359, DOI 10.1109/ACCESS.2021.3102270
   Kurian G, 2012, INT PARALL DISTRIB P, P1117, DOI 10.1109/IPDPS.2012.103
   Kurian G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P477, DOI 10.1145/1854273.1854332
   Le Beux S., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P242, DOI 10.1109/VLSISoC.2011.6081645
   Le Beux S, 2011, DES AUT TEST EUROPE, P788
   Le Beux S, 2014, CONCURR COMP-PRACT E, V26, P2492, DOI 10.1002/cpe.3336
   Le Beux S, 2013, MICROPROCESS MICROSY, V37, P87, DOI 10.1016/j.micpro.2012.11.001
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Li DD, 2018, IEEE ACCESS, V6, P25495, DOI 10.1109/ACCESS.2018.2831079
   Li DD, 2016, DES AUT CON, DOI 10.1145/2897937.2898012
   Li H, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3094125
   Liu FT, 2008, IEEE DATA MINING, P413, DOI 10.1109/ICDM.2008.17
   Miller JE, 2010, INT S HIGH PERF COMP, P295
   Nikdast M, 2018, PR GR LAK SYMP VLSI, P63, DOI 10.1145/3194554.3194566
   Nikdast M, 2016, J LIGHTWAVE TECHNOL, V34, P3682, DOI 10.1109/JLT.2016.2563781
   Pan Y, 2009, CONF PROC INT SYMP C, P429, DOI 10.1145/1555815.1555808
   Python Software Foundation, About us
   Ramini L, 2013, DES AUT TEST EUROPE, P1589
   Sanchez D., 2013, Computer Architecture (ISCA)
   Sangaiah K, 2015, ICCAD-IEEE ACM INT, P365, DOI 10.1109/ICCAD.2015.7372593
   scikit-learn Scikit-Learn developers, SCIK LEARN MOD EV
   Sepúlveda J, 2015, 2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), P243, DOI 10.1109/MCSoC.2015.33
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Shacham A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P53
   The NumPy community, US
   Trajkovic Jelena, PREDICTION MODELING
   Uddin I, 2014, EUROMICRO WORKSHOP P, P344, DOI 10.1109/PDP.2014.81
   Unat D, 2015, INT J HIGH PERFORM C, V29, P209, DOI 10.1177/1094342014568690
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   Wenhao Jia, 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P2, DOI 10.1109/ISPASS.2012.6189201
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu Y, 2014, IEEE DES TEST, V31, P9, DOI 10.1109/MDAT.2014.2332153
   Yao RJ, 2020, IEEE T COMPUT AID D, V39, P4695, DOI 10.1109/TCAD.2020.2971529
   Ye YY, 2013, IEEE T COMPUT AID D, V32, P584, DOI 10.1109/TCAD.2012.2228739
NR 62
TC 3
Z9 3
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 35
DI 10.1145/3520241
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500001
OA Bronze
DA 2024-07-18
ER

PT J
AU Mao, JC
   Yang, Q
   Li, A
   Nixon, KW
   Li, H
   Chen, YR
AF Mao, Jiachen
   Yang, Qing
   Li, Ang
   Nixon, Kent W.
   Li, Hai
   Chen, Yiran
TI Toward Efficient and Adaptive Design of Video Detection System with Deep
   Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Video detection; neural networks; model pruning; embedded software;
   parallel computing; real-time system; mobile computing
AB In the past decade, Deep Neural Networks (DNNs), e.g., Convolutional Neural Networks, achieved humanlevel performance in vision tasks such as object classification and detection. However, DNNs are known to be computationally expensive and thus hard to be deployed in real-time and edge applications. Many previous works have focused on DNN model compression to obtain smaller parameter sizes and consequently, less computational cost. Such methods, however, often introduce noticeable accuracy degradation. In this work, we optimize a state-of-the-art DNN-based video detection framework-Deep Feature Flow (DFF) from the cloud end using three proposed ideas. First, we propose Asynchronous DFF (ADFF) to asynchronously execute the neural networks. Second, we propose a Video-based Dynamic Scheduling (VDS) method that decides the detection frequency based on the magnitude ofmovement between video frames. Last, we propose Spatial Sparsity Inference, which only performs the inference on part of the video frame and thus reduces the computation cost. According to our experimental results, ADFF can reduce the bottleneck latency from 89 to 19 ms. VDS increases the detection accuracy by 0.6% mAP without increasing computation cost. And SSI further saves 0.2 ms with a 0.6% mAP degradation of detection accuracy.
C1 [Mao, Jiachen; Yang, Qing; Li, Ang; Nixon, Kent W.; Li, Hai; Chen, Yiran] Duke Univ, 100 Sci Dr, Durham, NC 27708 USA.
C3 Duke University
RP Mao, JC (corresponding author), Duke Univ, 100 Sci Dr, Durham, NC 27708 USA.
EM jiachen.mao@duke.edu; qing.yang21@duke.edu; ang.li630@duke.edu;
   kwn8@duke.edu; hai.li@duke.edu; yiran.chen@duke.edu
RI Mao, Jiachen/AAB-5446-2020; Li, Ang/GWD-0502-2022; Chen,
   Yiran/L-4812-2017; Li, Hai/L-8558-2017
OI Mao, Jiachen/0000-0003-0504-6529; Chen, Yiran/0000-0002-1486-8412; Li,
   Hai/0000-0003-3228-6544; Li, Ang/0000-0002-4990-1729
FU Unisoun [NSF CNS-1717657,, CCF-1937435, CNS-1822085, NSF IUCRC]
FX This work was supported in part by Grants No. NSF CNS-1717657, No.
   CCF-1937435, No. CNS-1822085, and No. NSF IUCRC for ASIC memberships
   from Unisound, etc.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Apicharttrisorn K, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P96, DOI 10.1145/3356250.3360044
   Bedoukian Philip, 2018, CONF PROC INT SYMP C, DOI DOI 10.1109/ISCA.2018.00051
   Chen Patrick, 2018, Advances in Neural Information Pro- cessing Systems, V31, P10988
   Chen TYH, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P155, DOI 10.1145/2809695.2809711
   Cheng Hsin-Pai, 2018, DIFFERENTIABLE FINE
   Cheng T, 2016, AIDS BEHAV, V20, P377, DOI 10.1007/s10461-015-1101-3
   Dai JF, 2016, ADV NEUR IN, V29
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dosovitskiy A, 2015, IEEE I CONF COMP VIS, P2758, DOI 10.1109/ICCV.2015.316
   Fang BY, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P115, DOI 10.1145/3241539.3241559
   Farnebäck G, 2003, LECT NOTES COMPUT SC, V2749, P363, DOI 10.1007/3-540-45103-x_50
   Figurnov M., 2016, ADV NEURAL INFORM PR, V29, P947
   Guo Y, 2016, INT SYM COMPUT INTEL, P330, DOI [10.1109/ISCID.2016.1082, 10.1109/ISCID.2016.81]
   Hauswald J., 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P8375, DOI 10.1109/ICASSP.2014.6855235
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Howard A. G., 2017, PREPRINT
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Kang D, 2017, PROC VLDB ENDOW, V10, P1586, DOI 10.14778/3137628.3137664
   Kirk D., 2007, P 6 INT S MEM MAN MO, V7, P103, DOI [DOI 10.1145/1296907.1296909, 10.1145/1296907.1296909]
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li Ang, 2019, P 56 ANN DES AUT C, P1
   Li B, 2018, ASIA S PACIF DES AUT, P534, DOI 10.1109/ASPDAC.2018.8297378
   Liu H, 2019, PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM - EDUCATIONAL RESEARCH AND EDUCATIONAL TECHNOLOGY, 2019, P3
   Liu LY, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300116
   Liu SC, 2018, MOBISYS'18: PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P389, DOI 10.1145/3210240.3210337
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Mao JC, 2017, ICCAD-IEEE ACM INT, P751, DOI 10.1109/ICCAD.2017.8203852
   Mao JC, 2017, ICCAD-IEEE ACM INT, P291, DOI 10.1109/ICCAD.2017.8203791
   Mao JC, 2017, DES AUT TEST EUROPE, P1396, DOI 10.23919/DATE.2017.7927211
   Min CH, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P394, DOI 10.1145/3287624.3287642
   Plyer A, 2016, J REAL-TIME IMAGE PR, V11, P713, DOI 10.1007/s11554-014-0423-0
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren MY, 2018, PROC CVPR IEEE, P8711, DOI 10.1109/CVPR.2018.00908
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Sellent A., 2012, Optical flow estimation versus motion estimation
   Song LH, 2019, INT S HIGH PERF COMP, P56, DOI 10.1109/HPCA.2019.00027
   Sun YP, 2015, ADV DIFFER EQU-NY, P1, DOI 10.1186/s13662-015-0433-7
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tourapis HYC, 2003, 2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL III, PROCEEDINGS, P517
   Vaswani A, 2017, ADV NEUR IN, V30
   Wen W, 2016, ADV NEUR IN, V29
   Xu MW, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P129, DOI 10.1145/3241539.3241563
   Zhu XZ, 2018, PROC CVPR IEEE, P7210, DOI 10.1109/CVPR.2018.00753
   Zhu XZ, 2017, PROC CVPR IEEE, P4141, DOI 10.1109/CVPR.2017.441
   Zhu YH, 2018, CONF PROC INT SYMP C, P547, DOI 10.1109/ISCA.2018.00052
   Zoph B., 2017, P 5 INT C LEARN REPR
NR 48
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2022
VL 21
IS 3
AR 33
DI 10.1145/3484946
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A7CR
UT WOS:000827414100013
DA 2024-07-18
ER

PT J
AU Shin, D
   Jang, H
   Oh, K
   Lee, JW
AF Shin, Dongsuk
   Jang, Hakbeom
   Oh, Kiseok
   Lee, Jae W.
TI An Energy-Efficient DRAM Cache Architecture for Mobile Platforms With
   PCM-Based Main Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DRAM cache; phase change memory (PCM); hybrid memory system
ID PHASE-CHANGE MEMORY
AB A long battery life is a first-class design objective for mobile devices, and main memory accounts for a major portion of total energy consumption. Moreover, the energy consumption from memory is expected to increase further with ever-growing demands for bandwidth and capacity. A hybrid memory system with both DRAM and PCM can be an attractive solution to provide additional capacity and reduce standby energy. Although providing much greater density than DRAM, PCM has longer access latency and limited write endurance to make it challenging to architect it for main memory.
   To address this challenge, this article introduces CAMP, a novel DRAM cache architecture for mobile platforms with PCM-based main memory. A DRAM cache in this environment is required to filter most of the writes to PCM to increase its lifetime, and deliver highest efficiency even for a relatively small-sized DRAM cache that mobile platforms can afford. To address this CAMP divides DRAM space into two regions: a page cache for exploiting spatial locality in a bandwidth-efficient manner and a dirty block buffer for maximally filtering writes. CAMP improves the performance and energy-delay-product by 29.2% and 45.2%, respectively, over the baseline PCM-oblivious DRAM cache, while increasing PCM lifetime by 2.7x. And CAMP also improves the performance and energy-delay-product by 29.3% and 41.5%, respectively, over the state-of-the-art design with dirty block buffer, while increasing PCM lifetime by 2.5x.
C1 [Shin, Dongsuk; Jang, Hakbeom] Sungkyunkwan Univ, 2066 Seobu Ro, Suwon 16419, Gyeonggido, South Korea.
   [Shin, Dongsuk; Jang, Hakbeom; Oh, Kiseok] Samsung Elect, 1-1 Samsungjeonja Ro, Hwaseong Si 18448, Gyeonggi Do, South Korea.
   [Oh, Kiseok; Lee, Jae W.] Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea.
C3 Sungkyunkwan University (SKKU); Samsung; Seoul National University (SNU)
RP Lee, JW (corresponding author), Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea.
EM dsshin23@skku.edu; hakbeom@skku.edu; mrl5ks@snu.ac.kr; jaewlee@snu.ac.kr
RI Lee, Jae-Won/AAY-1647-2020; Lee, Jaewon/IQR-8432-2023
FU Samsung Electronics (Memory Business); National Research Foundation of
   Korea (NRF) - Korea Government (MSIT) [NRF-2020R1A2C3010663]
FX This research was supported by a research grant from Samsung Electronics
   (Memory Business), the National Research Foundation of Korea (NRF) grant
   funded by the Korea Government (MSIT) (NRF-2020R1A2C3010663).
CR Ahn J, 2016, IEEE T COMPUT, V65, P940, DOI 10.1109/TC.2015.2435772
   ANANDTECH, 2019, INT SHAR NEW OPT 3D
   [Anonymous], 2015, PROC IEEE NON VOLATI, DOI DOI 10.1109/NVMSA.2015.7304363
   Asadi S, 2017, ASIA S PACIF DES AUT, P188, DOI 10.1109/ASPDAC.2017.7858318
   Cha S, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3338505
   Chang HS, 2015, ICCAD-IEEE ACM INT, P22, DOI 10.1109/ICCAD.2015.7372545
   Chang YM, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2905364
   Dhiman G, 2009, DES AUT CON, P664
   Dong X., 2010, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC '10, IEEE Computer Society, Washington, DC, USA, P1
   Farbeh H, 2016, IEEE T COMPUT, V65, P3661, DOI 10.1109/TC.2016.2557326
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Ghaemi SG, 2019, J SUPERCOMPUT, V75, P3945, DOI 10.1007/s11227-019-02758-0
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Gulur N, 2014, INT SYMP MICROARCH, P38, DOI 10.1109/MICRO.2014.36
   Hennessy John L., 2014, COMPUTER ORG DESIGN, V5th, P455
   Huang CC, 2014, INT CONFER PARA, P51, DOI 10.1145/2628071.2628089
   Intel, 2015, Intel and Micron Produce Breakthrough Memory Technology
   Jang H., 2016, P 2016 IEEE INT S HI, DOI [10.1109/HPCA.2016.7446068, DOI 10.1109/HPCA.2016.7446068]
   JEDEC, 2014, WID I O 2 WIDEIO2 JE
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Jevdjic Djordje., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P404, DOI [10.1145/2508148.2485957, DOI 10.1145/2508148.2485957]
   Jung Ho Ahn, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P74
   Jung-Sik Kim, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P496, DOI 10.1109/ISSCC.2011.5746413
   Kawahara T, 2011, IEEE DES TEST COMPUT, V28, P52, DOI 10.1109/MDT.2010.97
   Khouzani HA, 2015, ASIA S PACIF DES AUT, P508, DOI 10.1109/ASPDAC.2015.7059057
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee DU, 2014, ISSCC DIG TECH PAP I, V57, P432, DOI 10.1109/ISSCC.2014.6757501
   Lee HG, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P381, DOI 10.1109/ICCD.2011.6081427
   Lee Y, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P211, DOI 10.1145/2749469.2750383
   Loh GH, 2011, INT SYMP MICROARCH, P454
   Mirhoseini A, 2012, DES AUT CON, P68
   Park H., 2015, P 2015 IFIP IEEE INT, DOI [10.1109/VLSISoC.2015.7314437, DOI 10.1109/VLSISOC.2015.7314437]
   Park H, 2011, DES AUT CON, P59
   Pawlowski J. T., 2011, P HOT CHIPS S, DOI [10.1109/HOTCHIPS.2011.7477494, DOI 10.1109/HOTCHIPS.2011.7477494]
   Pourshirazi B., 2017, P INT S MEM SYST, DOI [10.1145/3132402.3132445, DOI 10.1145/3132402.3132445]
   Qureshi MK, 2012, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.2012.30
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos Luiz E, 2011, P INT C SUP, P85
   Samsung, 2010, 4GB DDP LPDDR2 S4 SD
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Sim J, 2012, INT SYMP MICROARCH, P247, DOI 10.1109/MICRO.2012.31
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Wang J, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2579671
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yoon SK, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3190856
   ZDNET, 2019, GETT READ NVRAM INT
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 48
TC 4
Z9 5
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 7
DI 10.1145/3451995
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400002
DA 2024-07-18
ER

PT J
AU Bae, K
   Ölveczky, PC
AF Bae, Kyungmin
   Olveczky, Peter Csaba
TI MSYNC: A Generalized Formal Design Pattern for Virtually Synchronous
   Multirate Cyber-physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Virtual synchrony; synchronizers; time-triggered architecture; PALS
ID TIME; VERIFICATION
AB TTA and PALS are two prominent formal design patterns-with different strengths andweaknesses-for virtually synchronous distributed cyber-physical systems (CPSs). They greatly simplify the design and verification of such systems by allowing us to design and verify their underlying synchronous designs. In this paper we introduce and verify MSYNC as a formal design (and verification) pattern/synchronizer for hierarchical multirate CPSs that generalizes, and combines the advantages of, both TTA and (single-rate and multirate) PALS. We also define an extension of TTA to multirate CPSs as a special case. We show that MSYNC outperforms both TTA and PALS in terms of allowing shorter periods, and illustrate the MSYNC design and verification approach with a case study on a fault-tolerant distributed control system for turning an airplane.
C1 [Bae, Kyungmin] Pohang Univ Sci & Technol, Dept Comp Sci & Engn, 77 Cheongam Ro, Pohang 37673, Gyeongbuk, South Korea.
   [Olveczky, Peter Csaba] Univ Oslo, Dept Informat, Postboks 1080 Blindern, N-0316 Oslo, Norway.
C3 Pohang University of Science & Technology (POSTECH); University of Oslo
RP Bae, K (corresponding author), Pohang Univ Sci & Technol, Dept Comp Sci & Engn, 77 Cheongam Ro, Pohang 37673, Gyeongbuk, South Korea.
EM kmbae@postech.ac.kr; peterol@ifi.uio.no
RI Ölveczky, Peter C/B-1797-2008
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [2021R1A5A1021944, 2019R1C1C1002386]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grants funded by the Korea government (MSIT) (No. 2021R1A5A1021944
   and No. 2019R1C1C1002386).
CR Al-Nayeem A, 2012, ACM IEEE INT CONF CY, P65, DOI 10.1109/ICCPS.2012.15
   Al-Nayeem A, 2009, REAL TIM SYST SYMP P, P161, DOI 10.1109/RTSS.2009.50
   [Anonymous], 2007, LECT NOTES COMPUTER
   [Anonymous], 2001, LNCS, DOI DOI 10.1007/3-540-45416-021
   [Anonymous], 1996, LNCS
   Arney D, 2007, 2007 JOINT WORKSHOP ON HIGH CONFIDENCE MEDICAL DEVICES, SOFTWARE AND SYSTEMS AND MEDICAL DEVICE PLUG-AND PLAY INTEROPERABILITY, P23, DOI 10.1109/HCMDSS-MDPnP.2007.36
   AWERBUCH B, 1985, J ACM, V32, P804, DOI 10.1145/4221.4227
   Bae K, 2016, HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P145, DOI 10.1145/2883817.2883849
   Bae K, 2015, SCI COMPUT PROGRAM, V103, P13, DOI 10.1016/j.scico.2014.09.011
   Bae K, 2014, SCI COMPUT PROGRAM, V91, P3, DOI 10.1016/j.scico.2013.09.010
   Baudart G, 2016, PROCEEDINGS OF THE 2016 16TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2016), P9, DOI 10.1109/FMCAD.2016.7886655
   Baudart G, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2932189
   Benveniste A, 2010, EMSOFT 10, P189
   Desai A, 2015, LECT NOTES COMPUT SC, V9207, P429, DOI 10.1007/978-3-319-21668-3_25
   Girault A, 2002, LECT NOTES COMPUT SC, V2491, P266
   Kim C., 2010, P 1 ACMIEEE ICCPS, P149, DOI DOI 10.1145/1795194.1795215
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   LAMPORT L, 1985, J ACM, V32, P52, DOI 10.1145/2455.2457
   Leen G, 1999, COMPUT CONTROL ENG J, V10, P257, DOI 10.1049/cce:19990604
   Meseguer J, 2012, THEOR COMPUT SCI, V451, P1, DOI 10.1016/j.tcs.2012.05.040
   Miller SP, 2009, IEEEAAIA DIGIT AVION, P23
   Obermaisser R., 2018, TIME TRIGGERED COMMU
   Pike L, 2006, IEEE T SOFTWARE ENG, V32, P347, DOI 10.1109/TSE.2006.41
   Rushby J, 1999, IEEE T SOFTWARE ENG, V25, P651, DOI 10.1109/32.815324
   Steiner W, 2011, IEEEAAIA DIGIT AVION
   Steiner W, 2009, 2009 8TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, P319, DOI 10.1109/NCA.2009.28
   Tripakis S, 2008, IEEE T COMPUT, V57, P1300, DOI 10.1109/TC.2008.81
NR 27
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 105
DI 10.1145/3477036
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600056
DA 2024-07-18
ER

PT J
AU Kukkala, VK
   Thiruloga, SV
   Pasricha, S
AF Kukkala, Vipin Kumar
   Thiruloga, Sooryaa Vignesh
   Pasricha, Sudeep
TI <i>LATTE</i>: LSTM Self-Attention based Anomaly Detection in Embedded
   Automotive Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Anomaly detection; automotive networks; machine learning; recurrent
   neural networks; cyber-physical systems
AB Modern vehicles can be thought of as complex distributed embedded systems that run a variety of automotive applications with real-time constraints. Recent advances in the automotive industry towards greater autonomy are driving vehicles to be increasingly connected with various external systems (e.g., roadside beacons, other vehicles), which makes emerging vehicles highly vulnerable to cyber-attacks. Additionally, the increased complexity of automotive applications and the in-vehicle networks results in poor attack visibility, which makes detecting such attacks particularly challenging in automotive systems. In this work, we present a novel anomaly detection framework called LATTE to detect cyber-attacks in Controller Area Network (CAN) based networks within automotive platforms. Our proposed LATTE framework uses a stacked Long Short Term Memory (LSTM) predictor network with novel attention mechanisms to learn the normal operating behavior at design time. Subsequently, a novel detection scheme (also trained at design time) is used to detect various cyber-attacks (as anomalies) at runtime. We evaluate our proposed LATTE framework under different automotive attack scenarios and present a detailed comparison with the best-known prior works in this area, to demonstrate the potential of our approach.
C1 [Kukkala, Vipin Kumar; Thiruloga, Sooryaa Vignesh; Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
C3 Colorado State University
RP Kukkala, VK (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
EM vipin.kukkala@colostate.edu; sooryaa@colostate.edu; sudeep@colostate.edu
RI Kukkala, Vipin Kumar/AAQ-2572-2021; Pasricha, Sudeep/AAJ-9463-2020
OI Pasricha, Sudeep/0000-0002-0846-0066
CR Acharya S, 2020, IEEE T SMART GRID, V11, P5099, DOI 10.1109/TSG.2020.2994177
   [Anonymous], 1997, NEURAL COMPUT
   Bahdanau D., 2016, 3 INT C LEARN REPR I, VVolume 1049, P0473
   BENGIO Y, 1994, IEEE T NEURAL NETWOR, V5, P157, DOI 10.1109/72.279181
   Braeckel P., 2011, ADV COMPUTERS
   Breunig MM, 2000, SIGMOD REC, V29, P93, DOI 10.1145/335191.335388
   Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
   Dastres R., INT J INFORM SCI COM, V2021
   Durrwang J., 2018, SAE
   Elsworth S., 2020, TIME SERIES FORECAST
   Ezeme MO, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P225, DOI 10.1109/RTCSA.2018.00035
   Francillon A., 2011, P NETWORK DISTRIBUTE
   Hanselmann M, 2020, IEEE ACCESS, V8, P58194, DOI 10.1109/ACCESS.2020.2982544
   Hasan M, 2020, IEEE T INTELL VEHICL, V5, P693, DOI 10.1109/TIV.2020.2987430
   Hoppe T, 2009, J INF ASSUR SECUR, V4, P226
   Izosimov V, 2016, DES AUT TEST EUROPE, P818
   Jing R, 2019, J PHYS CONF SER, V1207, DOI 10.1088/1742-6596/1207/1/012008
   Kang MJ, 2016, IEEE VTS VEH TECHNOL, DOI 10.1109/VTCSpring.2016.7504089
   Keen Lab, 2017, EXPT SECURITY ASSESS
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Kukkala VK, 2020, IEEE T COMPUT AID D, V39, P3698, DOI 10.1109/TCAD.2020.3012749
   Kukkala VK, 2020, IEEE T VEH TECHNOL, V69, P9017, DOI 10.1109/TVT.2020.2999533
   Kukkala VK, 2018, IEEE CONSUM ELECTR M, V7, P18, DOI 10.1109/MCE.2018.2828440
   Larson Ulf E., 2008, 2008 IEEE Intelligent Vehicles Symposium (IV), P220, DOI 10.1109/IVS.2008.4621263
   Luong M.-T., 2015, P 2015 C EMPIRICAL M, DOI DOI 10.18653/V1/D15-1166
   Marchetti M, 2017, IEEE INT VEH SYM, P1577, DOI 10.1109/IVS.2017.7995934
   Müter M, 2011, IEEE INT VEH SYM, P1110, DOI 10.1109/IVS.2011.5940552
   Muralimanohar N., 2014, CACTI 60 TOOL MODEL
   Petit J., 2015, BLACK HAT EUR, V11, P2015
   Raiyn J, 2014, INT J SECUR APPL, V8, P247, DOI 10.14257/ijsia.2014.8.1.23
   Renub Research, 2018, RES MARKETS MARKET R, V2018
   Song HM, 2020, VEH COMMUN, V21, DOI 10.1016/j.vehcom.2019.100198
   Sood E., 2020, INTERPRETING ATTENTI
   Stabili D., 2017, PROC AEIT
   Studnia I., 2015, PROC IEEE PRISDC
   Taylor A, 2016, PROCEEDINGS OF 3RD IEEE/ACM INTERNATIONAL CONFERENCE ON DATA SCIENCE AND ADVANCED ANALYTICS, (DSAA 2016), P130, DOI 10.1109/DSAA.2016.20
   Taylor A, 2015, 2015 WORLD CONGRESS ON INDUSTRIAL CONTROL SYSTEMS SECURITY (WCICSS), P45, DOI 10.1109/WCICSS.2015.7420322
   Valasek C., 2015, BLACK HAT US
   Verdult R., 2013, P USENIX SECURITY S, P703
   Vergura S, 2020, ENERGIES, V13, DOI 10.3390/en13153992
   Waszecki P., IEEE TCAD
   Weber M., 2018, PROC ESCAR
   Weber M., 2018, 9 EUR C EMB REAL TIM
   Yoon M., 2015, IEEE ACM EDAC DAC
NR 44
TC 12
Z9 12
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 67
DI 10.1145/3476998
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600018
DA 2024-07-18
ER

PT J
AU Rabe, R
   Izycheva, A
   Darulova, E
AF Rabe, Robert
   Izycheva, Anastasiia
   Darulova, Eva
TI Regime Inference for Sound Floating-Point Optimizations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Software Companion (EMSOFT)
CY OCT 11-15, 2021
CL ELECTR NETWORK
DE Floating-point arithmetic; regime inference
ID ACCURACY
AB Efficient numerical programs are required for proper functioning of many systems. Today's tools offer a variety of optimizations to generate efficient floating-point implementations that are specific to a program's input domain. However, sound optimizations are of an "all or nothing" fashion with respect to this input domain-if an optimizer cannot improve a program on the specified input domain, it will conclude that no optimization is possible. In general, though, different parts of the input domain exhibit different rounding errors and thus have different optimization potential. We present the first regime inference technique for sound optimizations that automatically infers an effective subdivision of a program's input domain such that individual sub-domains can be optimized more aggressively. Our algorithm is general; we have instantiated it with mixed-precision tuning and rewriting optimizations to improve performance and accuracy, respectively. Our evaluation on a standard benchmark set shows that with our inferred regimes, we can, on average, improve performance by 65% and accuracy by 54% with respect to whole-domain optimizations.
C1 [Rabe, Robert; Izycheva, Anastasiia] Tech Univ Munich, Fak Informat, Garching, Germany.
   [Darulova, Eva] MPI SWS, Kaiserslautern, Germany.
   [Rabe, Robert; Izycheva, Anastasiia] Tech Univ Munich, Dept Informat, Boltzmannstr 3, D-85748 Garching, Germany.
   [Darulova, Eva] Max Planck Inst Software Syst MPI SWS, Paul Ehrlich Str,G 26, D-67663 Kaiserslautern, Germany.
C3 Technical University of Munich; Technical University of Munich; Max
   Planck Society
RP Rabe, R (corresponding author), Tech Univ Munich, Fak Informat, Garching, Germany.; Rabe, R (corresponding author), Tech Univ Munich, Dept Informat, Boltzmannstr 3, D-85748 Garching, Germany.
EM robert.rabe@tum.de; izycheva@in.tum.de; eva@mpi-sws.org
RI Darulova, Eva/AAV-5935-2021
OI Darulova, Eva/0000-0002-6848-3163
CR [Anonymous], 2021, ARM DEVELOPER FLOATI
   [Anonymous], 2021, EEMBC FPMARK TM FLOA
   [Anonymous], 2010, EMSOFT, DOI DOI 10.1145/1879021.1879024
   [Anonymous], 2020, GNU MPFR LIB
   [Anonymous], 2020, GCC LIBQUADMATH
   [Anonymous], 2020, TensorFloat-32 in the A100 GPU Accelerates AI Training, HPC up to 20x
   Bailey D. H., 2015, C FORTRAN 90 DOUBLE
   Bard Joachim, 2019, FORMAL METHODS FM, DOI [10.1007/978-3-030-30942-8_4, DOI 10.1007/978-3-030-30942-8_4]
   Boehm HJ, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P562, DOI 10.1145/3385412.3386037
   Chiang WF, 2017, ACM SIGPLAN NOTICES, V52, P300, DOI 10.1145/3093333.3009846
   Damouche N, 2017, LECT NOTES COMPUT SC, V10152, P63, DOI 10.1007/978-3-319-54292-8_6
   Damouche Nasrine, 2018, INT JOINT C PERV EMB, DOI [10.5220/0006915501850194, DOI 10.5220/0006915501850194]
   Darulova E, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Darulova E, 2019, LECT NOTES COMPUT SC, V11562, P174, DOI 10.1007/978-3-030-25543-5_11
   Darulova E, 2018, ACM IEEE INT CONF CY, P208, DOI 10.1109/ICCPS.2018.00028
   Darulova E, 2018, LECT NOTES COMPUT SC, V10805, P270, DOI 10.1007/978-3-319-89960-2_15
   Darulova E, 2017, ACM T PROGR LANG SYS, V39, DOI 10.1145/3014426
   Das A, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00055
   GOLDBERG D, 1991, COMPUT SURV, V23, P5, DOI 10.1145/103162.103163
   Goubault E, 2008, LECT NOTES COMPUT SC, V4916, P3
   Goubault E, 2011, LECT NOTES COMPUT SC, V6538, P232, DOI 10.1007/978-3-642-18275-4_17
   Graillat S, 2019, J COMPUT SCI-NETH, V36, DOI 10.1016/j.jocs.2019.07.004
   Gustafson John L., 2017, [Supercomputing Frontiers and Innovations, Supercomputing Frontiers and Innovations], V4, P71
   Guthaus Matthew R., 2021, IEEE 4 ANNUALWORKSHO
   Izycheva A, 2019, LECT NOTES COMPUT SC, V11781, P294, DOI 10.1007/978-3-030-31784-3_17
   Kotipalli PV, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P160, DOI 10.1145/3330345.3330360
   Kupriianova O, 2014, CONF REC ASILOMAR C, P1271, DOI 10.1109/ACSSC.2014.7094664
   Lam MO, 2018, INT J HIGH PERFORM C, V32, P231, DOI 10.1177/1094342016652462
   Lee W, 2016, ACM SIGPLAN NOTICES, V51, P70, DOI [10.1145/2908080.2908107, 10.1145/2980983.2908107]
   Menon Harshitha, 2018, SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. Proceedings, P614, DOI 10.1109/SC.2018.00051
   Mine A., 2012, ATX WING, P55
   Misailovic S, 2014, ACM SIGPLAN NOTICES, V49, P309, DOI [10.1145/10.1145/2660193.2660231, 10.1145/2714064.2660231]
   Moscato M, 2017, LECT NOTES COMPUT SC, V10488, P213, DOI 10.1007/978-3-319-66266-4_14
   Ho NM, 2017, ASIA S PACIF DES AUT, P63, DOI 10.1109/ASPDAC.2017.7858297
   Panchekha P, 2015, ACM SIGPLAN NOTICES, V50, P1, DOI 10.1145/2737924.2737959
   RemyGarcia Claude Michel, 2020, PRINCIPLES PRACTICE, DOI [10.1007/978-3-030-58475-7_37, DOI 10.1007/978-3-030-58475-7_37]
   Rubio-González C, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503296
   Schkufza E, 2014, ACM SIGPLAN NOTICES, V49, P53, DOI [10.1145/2666356.2594302, 10.1145/2594291.2594302]
   Seetharam K, 2013, 2013 IEEE 19TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2013), P232, DOI 10.1109/PRDC.2013.44
   Solovyev A, 2019, ACM T PROGR LANG SYS, V41, DOI 10.1145/3230733
   Solovyev A, 2015, LECT NOTES COMPUT SC, V9109, P532, DOI 10.1007/978-3-319-19249-9_33
   Tagliavini G, 2018, DES AUT TEST EUROPE, P1051, DOI 10.23919/DATE.2018.8342167
   Wang X, 2019, PROC INT CONF SOFTW, P1131, DOI 10.1109/ICSE.2019.00116
   WHITLEY D, 1989, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON GENETIC ALGORITHMS, P116
   Yi X, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290369
   Zuras D., 2008, 7542008 IEEE, V754-2008, P1, DOI [DOI 10.1109/IEEESTD.2008.4610935, DOI 10.1109/IEEESTD.2008.5976968]
NR 46
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 81
DI 10.1145/3477012
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600032
DA 2024-07-18
ER

PT J
AU Zhang, XY
   Wu, YW
   Zhou, PP
   Tang, XL
   Hu, JT
AF Zhang, Xinyi
   Wu, Yawen
   Zhou, Peipei
   Tang, Xulong
   Hu, Jingtong
TI Algorithm-hardware Co-design of Attention Mechanism on FPGA Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Co-design; algorithm; hardware; attention; transformer; FPGA; tops
AB Multi-head self-attention (attention mechanism) has been employed in a variety of fields such as machine translation, language modeling, and image processing due to its superiority in feature extraction and sequential data analysis. This is benefited from a large number of parameters and sophisticated model architecture behind the attention mechanism. To efficiently deploy attention mechanism on resource-constrained devices, existing works propose to reduce the model size by building a customized smaller model or compressing a big standard model. A customized smaller model is usually optimized for the specific task and needs effort in model parameters exploration. Model compression reduces model size without hurting the model architecture robustness, which can be efficiently applied to different tasks. The compressed weights in the model are usually regularly shaped (e.g. rectangle) but the dimension sizes vary (e.g. differs in rectangle height and width). Such compressed attention mechanism can be efficiently deployed on CPU/GPU platforms as their memory and computing resources can be flexibly assigned with demand. However, for Field Programmable Gate Arrays (FPGAs), the data buffer allocation and computing kernel are fixed at run time to achieve maximum energy efficiency. After compression, weights are much smaller and different in size, which leads to inefficient utilization of FPGA on-chip buffer. Moreover, the different weight heights and widths may lead to inefficient FPGA computing kernel execution. Due to the large number of weights in the attention mechanism, building a unique buffer and computing kernel for each compressed weight on FPGA is not feasible. In this work, we jointly consider the compression impact on buffer allocation and the required computing kernel during the attention mechanism compressing. A novel structural pruning method with memory footprint awareness is proposed and the associated accelerator on FPGA is designed. The experimental results show that our work can compress Transformer (an attention mechanism based model) by 95x. The developed accelerator can fully utilize the FPGA resource, processing the sparse attention mechanism with the run-time throughput performance of 1.87 Tops in ZCU102 FPGA.
C1 [Zhang, Xinyi; Wu, Yawen; Zhou, Peipei; Hu, Jingtong] Univ Pittsburgh, Swanson Sch Engn Elect & Comp Engn, Pittsburgh, PA 15260 USA.
   [Tang, Xulong] Univ Pittsburgh, Sch Comp & Informat, Comp Sci, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Zhang, XY (corresponding author), Univ Pittsburgh, Swanson Sch Engn Elect & Comp Engn, Pittsburgh, PA 15260 USA.
EM xinyizhang@pitt.edu; yawen.wu@pitt.edu; peipei.zhou@pitt.edu;
   xulongtang@pitt.edu; jthu@pitt.edu
RI Zhang, Xinyi/ADO-0487-2022; Wu, Yawen/HKF-7274-2023; Zhou,
   Peipei/ABZ-3578-2022
OI Zhang, Xinyi/0000-0002-9307-1654; Zhou, Peipei/0000-0002-0493-1844
FU National Science Foundation [NSF IIS-2027546]
FX This work is partially supported by National Science Foundation under
   Grant Numbers NSF IIS-2027546.
CR Anwar S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3005348
   Ba J. L., 2016, LAYER NORMALIZATION, DOI DOI 10.48550/ARXIV.1607.06450
   Brown T., 2020, P ADV NEUR INF PROC, V33, P1877
   Carion Nicolas, 2020, EUR C COMP VIS ECCV, DOI DOI 10.1007/978-3-030-58452-8_13
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Cheong Robin, 2019, TRANSFORMERS ZIP COM
   Devlin J., 2018, BERT PRE TRAINING DE
   Frankle J., 2018, ARXIV180303635
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Jiang WW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358192
   Jiang WW, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317757
   Li B., 2020, P ACMIEEE INT S LOW, P175, DOI [10.1145/3370748.3406567, DOI 10.1145/3370748.3406567]
   Lu Siyuan, 2020, ARXIV PREPRINT ARXIV
   Malach E, 2020, P MACHINE LEARNING R, P6682
   Morcos Ari S., 2019, ARXIV PREPRINT ARXIV
   Pantho Md Jubaer Hossain, 1955, SENSORS-BASEL, V21, P6
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang HB, 2020, IEEE MULTIMEDIA, V27, P112, DOI 10.1109/MMUL.2020.2999464
   Wu YW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218526
   Wu Zhuofeng, 2020, ARXIV201215466
   Xilinx, 2017, WP486 XIL
   Xilinx, 2019, WP508 XIL
   You H., 2019, ARXIV190911957
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang XY, 2020, PR IEEE COMP DESIGN, P469, DOI 10.1109/ICCD50377.2020.00086
NR 27
TC 18
Z9 19
U1 7
U2 28
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 71
DI 10.1145/3477002
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600022
DA 2024-07-18
ER

PT J
AU Modekurthy, VP
   Saifullah, A
   Madria, S
AF Modekurthy, Venkata P.
   Saifullah, Abusayeed
   Madria, Sanjay
TI A Distributed Real-time Scheduling System for Industrial Wireless
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE WirelessHART; real-time networking; distributed scheduling
AB The concept of Industry 4.0 introduces the unification of industrial Internet-of-Things (IoT), cyber physical systems, and data-driven business modeling to improve production efficiency of the factories. To ensure high production efficiency, Industry 4.0 requires industrial IoT to be adaptable, scalable, real-time, and reliable. Recent successful industrial wireless standards such as WirelessHART appeared as a feasible approach for such industrial IoT. For reliable and real-time communication in highly unreliable environments, they adopt a high degree of redundancy. While a high degree of redundancy is crucial to real-time control, it causes a huge waste of energy, bandwidth, and time under a centralized approach and are therefore less suitable for scalability and handling network dynamics. To address these challenges, we propose DistributedHART-a distributed real-time scheduling system for WirelessHART networks. The essence of our approach is to adopt local (node-level) scheduling through a time window allocation among the nodes that allows each node to schedule its transmissions using a real-time scheduling policy locally and online. Distributed! IART obviates the need of creating and disseminating a central global schedule in our approach, thereby significantly reducing resource usage and enhancing the scalability. To our knowledge, it is the first distributed real-time multi-channel scheduler for WirelessHART. We have implemented DistributedHART and experimented on a 130-node testbed. Our testbed experiments as well as simulations show at least 85% less energy consumption in DistributedHART compared to existing centralized approach while ensuring similar schedulability.
C1 [Modekurthy, Venkata P.] Univ Nevada, 4247 SEB,4505 S Maryland Pkwy, Las Vegas, NV 89154 USA.
   [Saifullah, Abusayeed] Wayne State Univ, 5057 Woodward Ave,Suite 14110-2, Detroit, MI 48202 USA.
   [Madria, Sanjay] Missouri Univ Sci & Technol, 325A Comp Sci Bldg,500 W 15th St Rolla, Rolla, MO 65409 USA.
C3 Nevada System of Higher Education (NSHE); University of Nevada Las
   Vegas; Wayne State University; University of Missouri System; Missouri
   University of Science & Technology
RP Modekurthy, VP (corresponding author), Univ Nevada, 4247 SEB,4505 S Maryland Pkwy, Las Vegas, NV 89154 USA.; Saifullah, A (corresponding author), Wayne State Univ, 5057 Woodward Ave,Suite 14110-2, Detroit, MI 48202 USA.
EM prashant.modekurthy@unlv.edu; saifullah@wayne.edu; madrias@mst.edu
OI Modekurthy, Venkata Prashant/0000-0002-1283-6134
FU NSF [CAREER-1846126, CNS-2006467, CNS-1461914]
FX This work was supported by NSF through grants CAREER-1846126,
   CNS-2006467, and CNS-1461914.
CR Agrawal K., 2019, RTSS
   [Anonymous], 2015, EWSN
   Brummet R., 2018, ICII
   Cheng X., 2019, IOTDI
   Dezfouli B., 2016, IEEE INFOCOM SER
   Dezfouli B, 2014, ACM T SENSOR NETWORK, V11, DOI 10.1145/2629352
   Duquennoy S, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P337, DOI 10.1145/2809695.2809714
   Embedded Systems Lab, 2019, TESTB TESTB
   FieldComm Group, 2007, WIRELESSHART
   Ghosh A., 2009, MASS
   Gu Y, 2009, REAL TIM SYST SYMP P, P127, DOI 10.1109/RTSS.2009.12
   He T, 2007, REAL-TIME SYST, V37, P261, DOI 10.1007/s11241-007-9025-2
   Jin X., 2017, T IND ELECT T IND ELECT, V64, P8
   Levis Philip., 2003, SENSYS
   Li B., 2015, ICCPS
   Lu C., 2017, IEEE INFOCOM SER, P1
   Lu J., 2008, SENSYS
   Maroti M., 2018, SENSYS
   Modekurthy V. P., 2018, ICII
   Modekurthy V. P., 2018, ICDCN
   Modekurthy V. P., 2019, ICII, P170
   Modekurthy VP, 2019, IEEE REAL TIME, P216, DOI 10.1109/RTAS.2019.00026
   Palattella M. R., 2014, INTERNET THINGS
   Reed B., 1999, J COMBINAT THEOR B J COMBINAT THEOR B, V76, P2
   Rhee I., 2009, T MOB COMPUT, V8, P10
   Saifullah A., 2015, T COMPUT, V64, P5
   Saifullah A., 2014, IEEE T PARALL DISTR, V25, P9
   Saifullah A., 2010, RTSS
   Saifullah A, 2015, REAL TIM SYST SYMP P, P165, DOI 10.1109/RTSS.2015.23
   Saifullah A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584652
   Saifullah A, 2011, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2011.10
   Saifullah Abusayeed., 2011, ECRTS
   Shi J., 2019, IEEE ACM T NETW, V27, P4
   Shi J., 2018, ICDCS
   Sisinni E, 2018, IEEE T IND INFORM, V14, P4724, DOI 10.1109/TII.2018.2852491
   Terraneo F., 2018, RTSS
   Texas Instruments, 2016, CC2420 RF TRANSC CC2420 RF TRANSC
   TinyOS, 2005, TINYOS COMM FOR TINYOS COMM FOR
   Wang XD, 2009, LECT NOTES COMPUT SC, V5432, P33
   Whitehouse K, 2005, SECOND IEEE WORKSHOP ON EMBEDDED NETWORKED SENSORS, P45, DOI 10.1109/EMNETS.2005.1469098
   Wu C., 2018, IOTDI
   Wu C., 2016, IOTDI
   Zhang T., 2018, T MOB COMPUT, V18, P11
   Zhang T., 2017, RTAS
   Zhang TY, 2018, IEEE REAL TIME, P1, DOI 10.1109/RTAS.2018.00007
   Zhou G., 2005, INFOCOM
   Zimmerling M, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3012005
NR 47
TC 0
Z9 0
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 46
DI 10.1145/3464429
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100009
OA Bronze
DA 2024-07-18
ER

PT J
AU Jackson, R
   Gresl, J
   Lawrence, R
AF Jackson, Riley
   Gresl, Jonathan
   Lawrence, Ramon
TI Efficient External Sorting for Memory-Constrained Embedded Devices with
   Flash Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Sorting; Arduino; embedded; performance; Internet of Things
AB Embedded devices are ubiquitous in areas of industrial and environmental monitoring, health and safety, and consumer appliances. A common use case is data collection, processing, and performing actions based on data analysis. Although many Internet of Things (IoT) applications use the embedded device simply for data collection, there are benefits to having more data processing done closer to data collection to reduce network transmissions and power usage and provide faster response. This work implements and evaluates algorithms for sorting data on embedded devices with specific focus on the smallest memory devices. In devices with less than 4 KB of available RAM, the standard external merge sort algorithm has limited application as it requires a minimum of three memory buffers and is not flash-aware. The contribution is a memory-optimized external sorting algorithm called no output buffer sort (NOBsort) that reduces the minimum memory required for sorting, has excellent performance for sorted or near-sorted data, and sorts on external memory such as SD cards or raw flash chips. When sorting large datasets, no output buffer sort reduces I/O and execution time by between 20% to 35% compared to standard external merge sort.
C1 [Jackson, Riley; Gresl, Jonathan; Lawrence, Ramon] Univ British Columbia, 3187 Univ Way, Kelowna, BC V1V 1V7, Canada.
C3 University of British Columbia
RP Jackson, R (corresponding author), Univ British Columbia, 3187 Univ Way, Kelowna, BC V1V 1V7, Canada.
EM jamesryjack@gmail.com; jgresl@hotmail.com; ramon.lawrence@ubc.ca
FU NSERC
FX The authors would like to thank NSERC for supporting this research.
CR Andreou Panayiotis, 2009, DAT MAN SENS NETW DM, P1
   [Anonymous], 2020, NXP LPC8N04 SPECIFIC
   [Anonymous], 2020, MICROCHIP ATTINY1634
   [Anonymous], 2020, MICROCHIP ATMEGA2560
   [Anonymous], 2020, MICROCHIP PIC SPECIF
   [Anonymous], 2020, MICROCHIP AT89LP3240
   [Anonymous], 2020, MICROCHIP ATTINY48 S
   [Anonymous], 2020, TEXAS INSTRUMENTS MS
   [Anonymous], 2020, MICROCHIP ATSAMD21 S
   Cossentine T., 2013, INT J DATABASE MANAG, V5, P1, DOI 10.5121/ijdms.2013.5101
   Cossentine T, 2010, PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL DATABASE ENGINEERING & APPLICATIONS SYMPOSIUM (IDEAS '10), P105, DOI 10.1145/1866480.1866496
   GOETZ MA, 1963, COMMUN ACM, V6, P201, DOI 10.1145/366552.366556
   Graefe G, 2006, ACM COMPUT SURV, V38, DOI 10.1145/1132960.1132964
   Harmouch H, 2017, PROC VLDB ENDOW, V11, P499, DOI 10.1145/3164135.3164145
   Jackson Riley, 2019, 2019 IEEE CAN C EL C, P1, DOI [10.1109/CCECE.2019.8861811, DOI 10.1109/CCECE.2019.8861811]
   Laga A, 2017, IEEE T COMPUT, V66, P1689, DOI 10.1109/TC.2017.2706678
   Lee J, 2016, IEEE T COMPUT, V65, P1518, DOI 10.1109/TC.2015.2451631
   Liu Y, 2011, COMPUT J, V54, P1882, DOI 10.1093/comjnl/bxr051
   Madden SR, 2005, ACM T DATABASE SYST, V30, P122, DOI 10.1145/1061318.1061322
   Park H, 2009, J SYST SOFTWARE, V82, P1298, DOI 10.1016/j.jss.2009.02.028
   Penson W., 2016, P IEEE CAN C EL COMP, P1, DOI 10.1109/CCECE.2016.7726822
   Wu CH, 2015, ACM T STORAGE, V11, DOI 10.1145/2665067
NR 22
TC 2
Z9 2
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 29
DI 10.1145/3446976
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400003
DA 2024-07-18
ER

PT J
AU Li, KQ
AF Li, Keqin
TI Heuristic Computation Offloading Algorithms for Mobile Users in Fog
   Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Computation offloading; energy consumption; execution time; fog
   computing; heuristic algorithm; mobile edge computing; mobile user;
   performance evaluation
AB The investigation in this article makes the following important contributions to combinatorial optimization of computation offloading in fog computing. First, we rigorously define the two problems of optimal computation offloading with energy constraint and optimal computation offloading with time constraint. We do this in such a way that between execution time and energy consumption, we can fix one and minimize the other. We prove that our optimization problems are NP-hard, even for very special cases. Second, we develop a unique and effective approach for solving the proposed combinatorial optimization problems, namely, a two-stage method. In the first stage, we generate a computation offloading strategy. In the second stage, we decide the computation speed and the communication speeds. This method is applicable to both optimization problems. Third, we use a simple yet efficient greedy method to produce a computation offloading strategy by taking all aspects into consideration, including the properties of the communication channels, the power consumption models of computation and communication, the tasks already assigned and allocated, and the characteristics of the current task being considered. Fourth, we experimentally evaluate the performance of our heuristic algorithms. We observe that while various heuristics do exhibit noticeably different performance, there can be a single and simple heuristic that can perform very well. Furthermore, the method of compound algorithm can be applied to obtain slightly improved performance. Fifth, we emphasize that our problems and algorithms can be easily extended to study combined performance and cost optimization (such as cost-performance ratio and weighted cost-performance sum optimization) and to accommodate more realistic and complicated fog computing environments (such as preloaded mobile edge servers and multiple users) with little extra effort. To the best of our knowledge, there has been no similar study in the existing fog computing literature.
C1 [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
   [Li, Keqin] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
C3 State University of New York (SUNY) System; SUNY New Paltz; Hunan
   University
RP Li, KQ (corresponding author), SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.; Li, KQ (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
EM lik@newpaltz.edu
FU National Natural Science Foundation of China [61876061]; Key Program of
   National Natural Science Foundation of China [61432005]; National Key
   Research and Development Program of China [2018YFB1003401]
FX The research was supported in part by the National Natural Science
   Foundation of China under Grant No. 61876061, the Key Program of
   National Natural Science Foundation of China under Grant No. 61432005,
   and the National Key Research and Development Program of China under
   Grant No. 2018YFB1003401.
CR Bhattacharya A, 2017, J NETW COMPUT APPL, V78, P97, DOI 10.1016/j.jnca.2016.10.023
   Burden R.L., 1981, NUMERICAL ANAL, V3rd
   Cao JW, 2014, IEEE T COMPUT, V63, P45, DOI 10.1109/TC.2013.122
   Chen WW, 2019, IEEE T SERV COMPUT, V12, P726, DOI 10.1109/TSC.2018.2826544
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Haque MR, 2017, 2017 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), P36, DOI 10.1109/COMAPP.2017.8079751
   He Y, 2017, IEEE COMMUN MAG, V55, P31, DOI 10.1109/MCOM.2017.1700246
   Hu JY, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3398038
   Kao YH, 2017, IEEE T MOBILE COMPUT, V16, P3056, DOI 10.1109/TMC.2017.2679712
   Khan MA, 2015, J NETW COMPUT APPL, V56, P28, DOI 10.1016/j.jnca.2015.05.018
   Kumar K, 2013, MOBILE NETW APPL, V18, P129, DOI 10.1007/s11036-012-0368-0
   Lee J, 2020, J STAT COMPUT SIM, V90, P1496, DOI 10.1080/00949655.2020.1732379
   Li K., 2019, IEEE T PARALL DISTR, DOI 10.1109/TPDS.2019.2921761
   Li K., 2018, IEEE Trans. Sustain. Comput, DOI [DOI 10.1109/TSUSC.2018.2868655, 10.21767/2573-4466.100001]
   Li K., 2019, Income distribution of PPP mode in transportation infrastructure construction, DOI [10.1109/TMC.2019.2921713, DOI 10.1007/978-981-15-5660-91]
   Li KG, 2019, IEEE UNDERWATER TECH, DOI 10.1109/ut.2019.8734319
   Li KQ, 2019, IEEE ACCESS, V7, P69960, DOI 10.1109/ACCESS.2019.2919106
   Li KQ, 2012, IEEE T COMPUT, V61, P1668, DOI 10.1109/TC.2012.120
   Lin WW, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3406208
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mao Y., 2017, P IEEE WIRELESS COMM
   Mao YY, 2016, IEEE GLOB COMM CONF, DOI 10.1109/GLOCOM.2016.7842160
   Mao YY, 2016, IEEE J SEL AREA COMM, V34, P3590, DOI 10.1109/JSAC.2016.2611964
   Mitsis G, 2019, FUTURE INTERNET, V11, DOI 10.3390/fi11050118
   Shah-Mansouri H, 2017, IEEE T WIREL COMMUN, V16, P5218, DOI 10.1109/TWC.2017.2707084
   Shiraz M, 2015, J NETW COMPUT APPL, V47, P47, DOI 10.1016/j.jnca.2014.08.011
   Singhal C, 2017, ADV WIREL TECHNOL TE, P1, DOI 10.4018/978-1-5225-2023-8
   Stewart J., 1991, MULTIVARIABLE CALCUL, V2nd
   Tong Y, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), P35, DOI 10.1109/ICDSP.2016.7868510
   Tran T. X., 2017, ARXIV170500704V1
   Xie G., 2019, Scheduling Parallel Applications onHeterogeneous Distributed Systems
   Xu YM, 2015, IEEE T PARALL DISTR, V26, P3208, DOI 10.1109/TPDS.2014.2385698
   Zhang K, 2016, IEEE ACCESS, V4, P5896, DOI 10.1109/ACCESS.2016.2597169
NR 33
TC 24
Z9 24
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2021
VL 20
IS 2
AR 11
DI 10.1145/3426852
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RA0HJ
UT WOS:000631100100003
DA 2024-07-18
ER

PT J
AU Nejatollahi, H
   Valencia, F
   Banik, S
   Regazzoni, F
   Cammarota, R
   Dutt, N
AF Nejatollahi, Hamid
   Valencia, Felipe
   Banik, Subhadeep
   Regazzoni, Francesco
   Cammarota, Rosario
   Dutt, Nikil
TI Synthesis of Flexible Accelerators for Early Adoption of Ring-LWE
   Post-quantum Cryptography
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Public key cryptography; post-quantum cryptography lattice-based
   cryptography; ideal lattices; domain specific acceleration; cache
   architecture
AB The advent of the quantum computer makes current public-key infrastructure insecure. Cryptography community is addressing this problem by designing, efficiently implementing, and evaluating novel public-key algorithms capable of withstanding quantum computational power. Governmental agencies, such as NIST, are promoting standardization of quantum-resistant algorithms that is expected to run for 7 years. Several modern applications must maintain permanent data secrecy; therefore, they ultimately require the use of quantum-resistant algorithms. Because algorithms are still under scrutiny for eventual standardization, the deployment of the hardware implementation of quantum-resistant algorithms is still in early stages.
   In this article, we propose a methodology to design programmable hardware accelerators for lattice-based algorithms, and we use the proposed methodology to implement flexible and energy efficient post-quantum cache-based accelerators for NewHope, Kyber, Dilithium, Key Consensus from Lattice (KCL), and R.EMBLEM submissions to the NIST standardization contest.
   To the best of our knowledge, we propose the first efficient domain-specific, programmable cache-based accelerators for lattice-based algorithms. We design a single accelerator for a common kernel among various schemes with different kernel sizes, i.e., loop count, and data types. This is in contrast to the traditional approach of designing one special purpose accelerators for each scheme.
   We validate our methodology by integrating our accelerators into an HLS-based SoC infrastructure based on the X86 processor and evaluate overall performance. Our experiments demonstrate the suitability of the approach and allow us to collect insightful information about the performance bottlenecks and the energy efficiency of the explored algorithms. Our results provide guidelines for hardware designers, highlighting the optimization points to address for achieving the highest energy minimization and performance increase. At the same time, our proposed design allows us to specify and execute new variants of lattice-based schemes with superior energy efficiency compared to the main application processor without changing the hardware acceleration platform. For example, we manage to reduce the energy consumption up to 2.1x and energy-delay product (EDP) up to 5.2x and improve the speedup up to 2.5x.
C1 [Nejatollahi, Hamid; Dutt, Nikil] Univ Calif Irvine, Irvine, CA 92697 USA.
   [Valencia, Felipe; Regazzoni, Francesco] ALaRI, Lugano, Switzerland.
   [Banik, Subhadeep] Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
   [Cammarota, Rosario] Intel AI Res, San Diego, CA USA.
C3 University of California System; University of California Irvine;
   Universita della Svizzera Italiana; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne
RP Nejatollahi, H (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM hne-jatol@uci.edu; valena@usi.ch; subhadeep.banik@epfl.ch;
   regazzoni@alari.ch; rosario.cammarota@intel.com; dutt@ics.uci.edu
RI Banik, Subhadeep/D-6384-2017; Banik, Subhadeep/ABF-5008-2020
OI Banik, Subhadeep/0000-0001-6310-0154; Banik,
   Subhadeep/0000-0001-6310-0154; Valencia, Felipe/0000-0001-6884-9340;
   Regazzoni, Francesco/0000-0001-6385-0780
FU Swiss National Science Foundation [P1TIP2_181305, PZ00P2_179921];
   European Union Horizon 2020 research and innovation programme under
   SAFEcrypto project [644729]; H2020 - Industrial Leadership [644729]
   Funding Source: H2020 - Industrial Leadership; Swiss National Science
   Foundation (SNF) [P1TIP2_181305, PZ00P2_179921] Funding Source: Swiss
   National Science Foundation (SNF)
FX This work was supported in part with a gift from Qualcomm Technology
   Inc., Swiss National Science Foundation project No P1TIP2_181305 and
   European Union Horizon 2020 research and innovation programme under
   SAFEcrypto project (grant agreement No 644729). Additionally, Subhadeep
   Banik was supported by Swiss National Science Foundation project No
   PZ00P2_179921.
CR Albrecht M. R., 2018, 2018425 CRYPT EPRINT
   Alkim E., 2016, Cryptology ePrint Archive, Report 2016/1157
   [Anonymous], 1982, International Journal of Theoretical Physics
   [Anonymous], 2017, NEW HOP
   [Anonymous], 2017, TECHNICAL REPORT
   [Anonymous], 2015, SHA 3 STANDARD PERMU
   [Anonymous], 2011, SYMM KEY ENCR WORKSH
   Ansarmohammadi S. A., 2015, P 2015 18 CSI INT S
   Avanzi R., 2017, CRYSTALS KYBER
   Bai T., 2014, P IEEE ACIS INT C SO
   Banerjee U., 2019, IACR T CRYPTOGR HARD
   Basu K, 2019, Paper 2019/047
   Binkert N., 2011, SIGARCH
   Cooley J. W., 1965, MATH COMP
   Doomun M. R., 2007, P INT C CENTR AS INT
   Ducas Leo, 2017, TECHNICAL REPORT
   Fujisaki E., 2013, J CRYPTOL
   Gentleman W. M., 1966, P ANN C AM FED INF P
   Guneysu T., 2017, P INT S QUAL EL DES
   Kuo P- C., 2017, IACR EPRINT, V690, P2017
   Langlois Adeline, 2012, WORST CASE AVERAGE C
   Lyubashevsky V., 2010, P INT C THEOR APPL C
   Lyubashevsky V., 2009, P ANN INT C THEOR AP
   Naehrig Michael., 2020, FrodoKEM
   Nejatollahi H., 2019, EXPLORING ENERGY EFF
   Nejatollahi H., 2017, P CODES 17
   Nejatollahi H., 2019, P IEEE INT C COMP DE
   Nejatollahi H., 2018, 2018608 CRYPT EPRINT
   Nejatollahi H, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3292548
   NTTCorporation, 2008, PSEC KEM SPEC
   Olson J., 2017, ARXIV170605413
   Regev O., 2005, LATTICES LEARNING ER
   Shao S., 2016, P IEEE ACM INT S MIC
   Shor P., 1997, P ANN INT SICOMP C S
   Targhi E. E., 2016, THEORY CRYPTOGRAPHY
   Toldinas J, 2011, ELEKTRON ELEKTROTECH, V108, P11
   Wander A. S., 2005, PROCEEDINGS OF THE I
   Zhao Y., 2017, TECHNICAL REPORT
NR 38
TC 9
Z9 10
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 11
DI 10.1145/3378164
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800003
OA Bronze
DA 2024-07-18
ER

PT J
AU Lang, C
   Stilkerich, I
AF Lang, Clemens
   Stilkerich, Isabella
TI Design and Implementation of an Escape Analysis in the Context of
   Safety-Critical Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Escape analysis; KESO; JVM; memory management; regional memory
AB The use of a managed, type-safe language such as Standard ML, Ada Ravenscar, or Java in hard real-time and embedded systems offers productivity, safety, and dependability benefits at a reasonable cost. Static software systems, that is systems in which all relevant resource entities such as threads and their priorities, for instance, and the entire source code are known ahead of time, are particularly interesting for the deployment in safety-critical embedded systems: Code verification is rather maintainable in contrast to dynamic systems. Additionally, static analyses can incorporate information from all software and system layers to assist compilers in emitting code that is well suited to an application on a particular hardware device. It was shown in the past that a program composed in type-safe Java in combination with a static system setup can be as efficient as one that is written in C [30], which is still the most widely used language in the embedded domain. Escape analysis (EA) is one of several static-analysis techniques. It supports, for instance, runtime efficiency by enabling automated stack allocation of objects. In addition, Stilkerich et al. [27, 28] have argued that EA enables further applications in safety-critical embedded systems such as the computation of memory classes stated in the Real-Time Specification for Java (RTSJ) [6]. EA can be applied to any programming language but the quality of its results greatly benefits from the properties of a type-safe language. Notably, embedded multicore devices can positively be affected by the use of EA. Thus, we explore an ahead-of-time (AOT) escape analysis in the context of the KESO JVM featuring a Java AOT compiler targeting (deeply) embedded (hard) real-time systems.
C1 [Lang, Clemens] Friedrich Alexander Univ Erlangen Nuremberg, Dept Comp Sci Distributed Syst & Operating Syst 4, Martensstr 1, D-91058 Erlangen, Germany.
   [Stilkerich, Isabella] Schaeffler Technol AG & Co KG, Ind Str 1-3, D-91074 Herzogenaurach, Germany.
C3 University of Erlangen Nuremberg
RP Lang, C (corresponding author), Friedrich Alexander Univ Erlangen Nuremberg, Dept Comp Sci Distributed Syst & Operating Syst 4, Martensstr 1, D-91058 Erlangen, Germany.
EM clemens.lang@fau.de; isabella@stilkerich.eu
FU German Federal Ministry for Education and Research [01IS16025]; German
   Research Foundation (DFG) within the AORTA project [SCHR 603/9-1]
FX This work was funded within the project ARAMiS II by the German Federal
   Ministry for Education and Research withthe funding ID 01IS16025 and by
   the German Research Foundation (DFG) within the AORTA project with the
   funding ID SCHR 603/9-1. The responsibility for the content remains with
   the authors.
CR [Anonymous], 2006, Proceedings of the 2006 Workshop on Memory System Performance and Correctness, MSPC'06, DOI DOI 10.1145/1178597.1178599
   [Anonymous], 1992, Programming Language Design and Implementation (PLDI), DOI DOI 10.1145/143103.143137
   [Anonymous], 2002, P 3 INT S MEM MAN BE, DOI [DOI 10.1145/512429.512439, 10.1145/512429.512439]
   [Anonymous], 2014, P 12 INT WORKSH JAV, DOI DOI 10.1145/2661020.2661031
   AUTOSAR, 2010, TECHNICAL REPORT
   Blanchet B, 2003, ACM T PROGR LANG SYS, V25, P713, DOI 10.1145/945885.945886
   Blanchet B, 1999, ACM SIGPLAN NOTICES, V34, P20, DOI 10.1145/320385.320387
   Blanchet B., 1998, Conference Record of POPL '98: 25th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P25, DOI 10.1145/268946.268949
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   CARR S, 1994, SIGPLAN NOTICES, V29, P252
   Chatterjee R., 1999, Conference Record of POPL '99. 26th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages, P133, DOI 10.1145/292540.292554
   Choi JD, 2003, ACM T PROGR LANG SYS, V25, P876, DOI 10.1145/945885.945892
   Choi JD, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/320385.320386
   CHOI JD, 1993, P 20 ACM SIGPLAN SIG, P232, DOI DOI 10.1145/158511.158639
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   EMAMI M, 1994, SIGPLAN NOTICES, V29, P242, DOI 10.1145/773473.178264
   Gay David, 1998, TECHNICAL REPORT
   Ghiya R, 1996, INT J PARALLEL PROG, V24, P547
   GOLDBERG B, 1990, LECT NOTES COMPUT SC, V432, P152
   Jim T, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P275
   Kalibera Tomas., 2009, Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems, P41, DOI DOI 10.1145/1620405.1620412
   Lang C. N., 2012, THESIS
   Lang Clemens, 2014, THESIS
   Lee KW, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P180
   PARK YG, 1992, SIGPLAN NOTICES, V27, P116, DOI 10.1145/143103.143125
   Stadler Lukas, 2014, P ANN IEEE ACM INT S, P165, DOI DOI 10.1145/2544137.2544157
   Steensgaard B., 1996, Conference Record of POPL '96: The 23rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P32, DOI 10.1145/237721.237727
   Stilkerich I, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3035542
   Stilkerich I, 2015, ACM SIGPLAN NOTICES, V50, DOI 10.1145/2670529.2754961
   Stilkerich M, 2012, CONCURR COMP-PRACT E, V24, P789, DOI 10.1002/cpe.1755
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   WILSON RP, 1995, SIGPLAN NOTICES, V30, P1, DOI 10.1145/223428.207111
NR 32
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 6
DI 10.1145/3372133
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500006
DA 2024-07-18
ER

PT J
AU Marco, VS
   Taylor, B
   Wang, Z
   Elkhatib, Y
AF Marco, Vicent Sanz
   Taylor, Ben
   Wang, Zheng
   Elkhatib, Yehia
TI Optimizing Deep Learning Inference on Embedded Systems Through Adaptive
   Model Selection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep learning; adaptive computing; embedded systems
AB Deep neural networks (DNNs) are becoming a key enabling technique for many application domains. However, on-device inference on battery-powered, resource-constrained embedding systems is often infeasible due to prohibitively long inferencing time and resource requirements of many DNNs. Offloading computation into the cloud is often unacceptable due to privacy concerns, high latency, or the lack of connectivity. Although compression algorithms often succeed in reducing inferencing times, they come at the cost of reduced accuracy.
   This article presents a new, alternative approach to enable efficient execution of DNNs on embedded devices. Our approach dynamically determines which DNN to use for a given input by considering the desired accuracy and inference time. It employs machine learning to develop a low-cost predictive model to quickly select a pre-trained DNN to use for a given input and the optimization constraint. We achieve this first by offline training a predictive model and then using the learned model to select a DNN model to use for new, unseen inputs. We apply our approach to two representative DNN domains: image classification and machine translation. We evaluate our approach on a Jetson TX2 embedded deep learning platform and consider a range of influential DNN models including convolutional and recurrent neural networks. For image classification, we achieve a 1.8x reduction in inference time with a 7.52% improvement in accuracy over the most capable single DNN model. For machine translation, we achieve a 1.34x reduction in inference time over the most capable single model with little impact on the quality of translation.
C1 [Marco, Vicent Sanz] Osaka Univ, Osaka, Japan.
   [Taylor, Ben; Elkhatib, Yehia] Univ Lancaster, Lancaster, England.
   [Wang, Zheng] Univ Leeds, Leeds, W Yorkshire, England.
C3 Osaka University; Lancaster University; University of Leeds
RP Wang, Z (corresponding author), Univ Leeds, Leeds, W Yorkshire, England.
EM v.sanzmarco@cmc.osaka-u.ac.jp; b.d.taylor@lancaster.ac.uk;
   z.wang5@leeds.ac.uk; y.elkhatib@lancaster.ac.uk
RI Wang, Zheng/AAP-8818-2020; Marco, Vicent Sanz/AAS-2548-2020; Elkhatib,
   Yehia/G-9800-2013
OI Wang, Zheng/0000-0001-6157-0662; Taylor, Ben/0000-0003-1089-6886;
   Elkhatib, Yehia/0000-0003-4639-436X
FU UK EPSRC [EP/M015734/1, EP/M01567X/1]; EPSRC [EP/M01567X/1] Funding
   Source: UKRI
FX This work was partly supported by the UK EPSRC under grants EP/M015734/1
   (Dionasys) and EP/M01567X/1 (SANDeRs).
CR Allaire J.J., 2016, TensorFlow for R
   Amodei Dario, 2016, P ICML 16
   [Anonymous], 2017, ARXIV170906599
   [Anonymous], 2017, Neural machine translation (seq2seq) tutorial
   [Anonymous], 2016, P IEEE INT S CIRC SY
   [Anonymous], 2016, ARXIV160305279
   [Anonymous], 2017, Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications
   [Anonymous], 2016, Fast bayesian optimization of machine learning hyperparameters on large datasets
   [Anonymous], 2017, ARXIV170704610
   Bai Jiawang, 2019, ARXIV190305965
   Bengio Y., 2014, TECHNICAL REPORT
   Bhattacharya Sourav, 2016, P SENSYS 16
   Chen DL, 2020, INT J PARALLEL PROG, V48, P80, DOI 10.1007/s10766-019-00646-x
   Chen Shizhao, 2018, P HPCC 18
   Chen Wenlin, 2015, P ICML 15
   Cummins Chris, 2017, P CGO 17
   Cummins Chris, 2017, P PACT 17
   Delimitrou Christina, 2014, P ASPLOS 14
   Donahue Jeff, 2014, P ICML 14
   Elkhatib Y, 2017, IEEE INTERNET COMPUT, V21, P8, DOI 10.1109/MIC.2017.35
   Elkhatib Y, 2015, COMM COM INF SC, V514, P1, DOI 10.1007/978-3-319-25043-4_1
   Emani Murali Krishna, 2015, P PLDI 15
   Emani Murali Krishna, 2013, P CGO 13
   EMNLP, 2015, 10 WORKSH STAT MACH
   Georgiev Petko, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3131895
   Grewe Dominik, 2013, P LCPC 13
   Grewe Dominik, 2011, P HIPEAC 11
   Han S., 2015, ARXIV151000149
   Han Song, 2016, P ISCA 16
   Han Song, 2015, P NIPS 15
   Hassaballah M, 2016, STUD COMPUT INTELL, V630, P11, DOI 10.1007/978-3-319-28854-3_2
   He Kaiming, 2016, P ECCV 16
   He Kaiming, 2016, P CVPR 16
   Huynh Loc N., 2017, P MOBISYS 17
   Ioffe Sergey, 2015, P ICML 15
   Jacob Benoit, 2018, P CVPR 18
   Joulin Armand, 2017, P EACL 17
   Kang Yiping, 2017, P ASPLOS 17
   Khoo Anthony, 2006, P ALTA 06 WORKSH
   Kim Y., 2014, P 2014 C EMPIRICAL M
   Lane ND, 2018, COMPUTER, V51, P13
   Lin Tsung-Yi, 2014, P ECCV 14
   Lui Marco, 2012, P ALTA 12 WORKSH
   Magdy Walid, 2017, P ASONAM 17
   Marco Vicent Sanz, 2017, P MIDDL 17
   Marco Vicent Sanz, 2017, P MIDDL 17
   Motamedi M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126555
   OBoyle Michael F. P., 2013, P CGO 13
   Ogilvie William F., 2017, P CGO 17
   Ogilvie William F., 2014, P LCPC 14
   Oskouei Seyyed Salar Latifi, 2016, P MM 16
   Ossia Seyed Ali, 2017, ARXIV170302952
   Parkhi Omkar M., 2015, P BMVC 15
   Rallapalli Swati, 2016, TECHNICAL REPORT
   Ravi Sujith, 2015, ARXIV170800630
   Ren J, 2017, IEEE INFOCOM SER
   Ren Jie, 2018, P CONEXT 18
   Rodriguez Sandra Servia, 2017, ARXIV170300380
   Russakovsky Olga, 2015, P IJCV 15
   Samreen Faiza, 2019, ARXIV190502448
   Samreen Faiza, 2016, P NOMS 16
   Saunders Danielle, 2018, ARXIV180500456
   Shafer G, 2008, J MACH LEARN RES, V9, P371
   Silberman Nathan, 2013, TENSORFLOW SLIM IMAG
   Song Mingcong, 2017, P HPCA 17
   Stahlberg Felix, 2018, ARXIV180809465
   Sun Yi, 2014, P NIPS 14
   Taylor B, 2018, ACM SIGPLAN NOTICES, V53, P31, DOI [10.1145/3299710.3211336, 10.1145/3211332.3211336]
   Taylor Ben, 2017, P LCTES 17
   Teerapittayanon Surat, 2017, P ICDCS 17
   Tournavitis Georgios, 2009, P PLDI 09
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang Z, 2018, P IEEE, V106, P1879, DOI 10.1109/JPROC.2018.2817118
   Wang Z, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2677036
   Wang Z, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2512436
   Wang Zheng, 2010, P PACT 10
   Wang Zheng, 2014, ACM T ARCHITECTURE C, V11, P1
   Wang Zheng, 2009, P PPOPP 09
   Wu Yonghui, 2016, P C ASS MACH TRANSL
   Zhang Jie, 2018, P MOBICOM 18
   Zhang Peng, 2018, P IPDPS 18
NR 81
TC 33
Z9 35
U1 3
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 2
DI 10.1145/3371154
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500002
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Castro-Godínez, J
   Shafique, M
   Henkel, J
AF Castro-Godinez, Jorge
   Shafique, Muhammad
   Henkel, Joerg
TI ECAx: Balancing Error Correction Costs in Approximate Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Approximate computing
AB Approximate computing has emerged as a design paradigm amenable to error-tolerant applications. It enables trading the quality of results for efficiency improvement in terms of delay, power, and energy consumption under user-provided tolerable quality degradation. Approximate accelerators have been proposed to expedite frequently executing code sections of error-resilient applications while meeting a defined quality level. However, these accelerators may produce unacceptable errors at run time if the input data changes or dynamic adjustments are made for a defined output quality constraint. State-of-the-art approaches in approximate computing address this issue by correctly re-computing those accelerator invocations that produce unacceptable errors; this is achieved by using the host processor or an alternate exact accelerator, which is activated on-demand. Nevertheless, such approaches can nullify the benefits of approximate computing, especially when input data variations are high at run time and errors due to approximations are above a tolerable threshold. As a robust and general solution to this problem, we propose ECAx, a novel methodology to explore low-overhead error correction in approximate accelerators by selectively correcting most significant errors, in terms of their magnitude, without losing the gains of approximations. We particularly consider the case of approximate accelerators built with approximate functional units such as approximate adders. Our novel methodology reduces the required exact re-computations on the host processor, achieving up to 20% performance gain compared to state-of-the-art approaches.
C1 [Castro-Godinez, Jorge; Henkel, Joerg] KIT, CES, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
   [Shafique, Muhammad] Vienna Univ Technol TU Wien, Comp Architecture & Robust Energy Efficient, Treitlstr 3, A-1040 Vienna, Austria.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Technische
   Universitat Wien
RP Castro-Godínez, J (corresponding author), KIT, CES, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
EM jorge.castro-godinez@kit.edu; muhammad.shafique@tuwien.ac.at;
   henkel@kit.edu
RI Khan, Muhammad/JVN-8626-2024; Sadiq, Muhammad/HMP-3877-2023;
   Castro-Godínez, Jorge/AAP-8111-2020
OI Khan, Muhammad/0000-0002-1463-3031; Castro-Godínez,
   Jorge/0000-0003-4808-4904; Shafique, Muhammad/0000-0002-2607-8135
FU Costa Rica Institute of Technology
FX The authors thank Michael Kaser for his support in exploring error
   correction at different granularity levels. This work was partially
   supported by the Costa Rica Institute of Technology.
CR [Anonymous], 2012, COMPUTER ARCHITECTUR
   Ayub MK, 2017, DES AUT CON, DOI 10.1145/3061639.3062319
   Baek W, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P198, DOI 10.1145/1806596.1806620
   Bhardwaj K, 2015, INT SYM QUAL ELECT, P263
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Castro-Godínez J, 2018, DES AUT TEST EUROPE, P1027, DOI 10.23919/DATE.2018.8342163
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Cong J, 2014, DES AUT CON, DOI 10.1145/2593069.2596667
   Del Barrio AA, 2013, DES AUT TEST EUROPE, P188
   Dutt S, 2016, I CONF VLSI DESIGN, P134, DOI 10.1109/VLSID.2016.101
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Gillani GA, 2018, IEEE ACCESS, V6, P49112, DOI 10.1109/ACCESS.2018.2868036
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Kahng AB, 2012, DES AUT CON, P820
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   Li CF, 2015, DES AUT CON, DOI 10.1145/2744769.2744863
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Mahajan D, 2016, CONF PROC INT SYMP C, P66, DOI 10.1109/ISCA.2016.16
   Mahdiani H. R., 2010, IEEE Transactions on Circuits and Systems I: Regular Papers, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Mazahir S, 2018, IEEE DES TEST, V35, P65, DOI 10.1109/MDAT.2017.2772874
   Mazahir S, 2017, IEEE T COMPUT, V66, P515, DOI 10.1109/TC.2016.2605382
   Mazahir S, 2016, DES AUT CON, DOI 10.1145/2897937.2897981
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Shafie-khah M., 2016, Transmission and Distri-bution Conference and Exposition (TD), P1
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Theis TN, 2017, COMPUT SCI ENG, V19, P41, DOI 10.1109/MCSE.2017.29
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Wang T, 2016, I SYMPOS LOW POWER E, P156, DOI 10.1145/2934583.2934608
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Xu SY, 2017, IEEE T VLSI SYST, V25, P3077, DOI 10.1109/TVLSI.2017.2735299
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Zhu N, 2009, PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), P400
NR 32
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 48
DI 10.1145/3358179
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700004
DA 2024-07-18
ER

PT J
AU Zhou, L
   Su, CH
   Hu, Z
   Lee, S
   Seo, H
AF Zhou, Lu
   Su, Chunhua
   Hu, Zhi
   Lee, Sokjoon
   Seo, Hwajeong
TI Lightweight Implementations of NIST P-256 and SM2 ECC on 8-bit
   Resource-Constraint Embedded Device
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Elliptic curve cryptography; SM2; NIST; software implementation; 8-bit
   AVR microcontroller
ID ELLIPTIC CURVE CRYPTOGRAPHY; EFFICIENT IMPLEMENTATION
AB Elliptic Curve Cryptography (ECC) now is one of the most important approach to instantiate asymmetric encryption and signature schemes, which has been extensively exploited to protect the security of cyber-physical systems. With the advent of the Internet of Things (IoT), a great deal of constrained devices may require software implementations of ECC operations. Under this circumstances, the SM2, a set of public key cryptographic algorithms based on elliptic curves published by Chinese Commercial Cryptography Administration Office, was standardized at ISO in 2017 to enhance the cyber-security. However, few research works on the implementation of SM2 for constrained devices have been conducted. In this work, we fill this gap and propose our efficient, secure, and compact implementation of scalar multiplication on a 256-bit elliptic curve recommended by the SM2, as well as a comparison implementation of scalar multiplication on the same bit-length elliptic curve recommended by NIST. We re-design some existent techniques to fit the low-end IoT platform, namely 8-bit AVR processors, and our implementations evaluated on the desired platform show that the SM2 algorithms have competitive efficiency and security with NIST, which would work well to secure the IoT world.
C1 [Zhou, Lu; Su, Chunhua] Univ Aizu, Div Comp Sci, Aizu Wakamatsu, Japan.
   [Hu, Zhi] Cent South Univ, Sch Math & Stat, Changsha 410083, Hunan, Peoples R China.
   [Lee, Sokjoon] Elect & Telecommun Res Inst, Syst Secur Res Grp, Daejeon 34129, South Korea.
   [Seo, Hwajeong] Hansung Univ, IT Convergence Div, Seoul, South Korea.
C3 University of Aizu; Central South University; Electronics &
   Telecommunications Research Institute - Korea (ETRI); Hansung University
RP Hu, Z (corresponding author), Cent South Univ, Sch Math & Stat, Changsha 410083, Hunan, Peoples R China.
EM sduzhoulu@gmail.com; chsu@u-aizu.ac.jp; huzhi_math@csu.edu.cn;
   junny@etri.re.kr; hwajeong84@gmail.com
RI seo, hwajeong/AAG-9052-2019
OI Lee, Sokjoon/0000-0002-4632-8322
FU Japan Society for the Promotion of Science KAKENHI [18H03240, 18K11298];
   Natural Science Foundation of China [61602526]; Hunan Provincial Natural
   Science Foundation of China [2019JJ50827]; Institute for Information
   AMP; communications Technology Promotion (IITP) - Korea government
   (MSIT) [B0717-16-0097, 2018-0-00264]; National Research Foundation of
   Korea (NRF) - Korea government (MSIT) [NRF-2017R1C1B5075742]
FX Lu Zhou and Chunhua Su were supported by the Japan Society for the
   Promotion of Science KAKENHI (B) 18H03240 and (C) 18K11298. Zhi Hu was
   supported by the Natural Science Foundation of China under Grant No.
   61602526 and Hunan Provincial Natural Science Foundation of China under
   Grant No. 2019JJ50827. Sokjoon Lee was supported by Institute for
   Information & communications Technology Promotion (IITP) grant funded by
   the Korea government (MSIT) (No. B0717-16-0097, Development of V2X
   Service Integrated Security Technology for Autonomous Driving Vehicle).
   Hwajeong Seo was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT) (No.
   NRF-2017R1C1B5075742) and Institute for Information & communications
   Technology Promotion (IITP) grant funded by the Korea government (MSIT)
   (No. 2018-0-00264, Research on Blockchain Security Technology for IoT
   Services).
CR [Anonymous], SAFECURVES CHOOSING
   [Anonymous], IACR CRYPTOLOGY EPRI
   [Anonymous], 2011, IACR CRYPTOLOGY EPRI
   [Anonymous], FED INF PROC STAND P
   [Anonymous], 2016, AVR INSTR SET MAN
   [Anonymous], 2010, MOBILE LIGHTWEIGHT W, DOI [10.1007/978, DOI 10.1007/978]
   [Anonymous], 329182016 GBT
   [Anonymous], P WORKSH SEC INT THI
   [Anonymous], CORR9939 CACR U WAT
   Aranha DF, 2010, ADV MATH COMMUN, V4, P169, DOI 10.3934/amc.2010.4.169
   Bernstein DJ, 2008, LECT NOTES COMPUT SC, V5023, P389
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   Chinese Encryption Administration, 2010, SM2 ELL CURV PUBL KE
   Coron JS, 1999, LECT NOTES COMPUT SC, V1717, P292
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Hutter M, 2015, J CRYPTOGR ENG, V5, P201, DOI 10.1007/s13389-015-0093-2
   Hutter M, 2011, LECT NOTES COMPUT SC, V6917, P459, DOI 10.1007/978-3-642-23951-9_30
   Hwajeong Seo, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P227, DOI 10.1007/978-3-319-03515-4_15
   Hwajeong Seo, 2012, Information Security Applications. 13th International Workshop, WISA 2012. Revised Selected Papers, P55, DOI 10.1007/978-3-642-35416-8_5
   Koblitz N, 2000, DESIGN CODE CRYPTOGR, V19, P173, DOI 10.1023/A:1008354106356
   Lederer C, 2009, LECT NOTES COMPUT SC, V5746, P112, DOI 10.1007/978-3-642-03944-7_9
   Lee Y, 2013, J SYST SOFTWARE, V86, P60, DOI 10.1016/j.jss.2012.06.074
   Liu Z, 2017, IEEE T DEPEND SECURE, V14, P237, DOI 10.1109/TDSC.2016.2577022
   Liu Z, 2017, IEEE T COMPUT, V66, P773, DOI 10.1109/TC.2016.2623609
   Liu Z, 2016, IEEE T INF FOREN SEC, V11, P1385, DOI 10.1109/TIFS.2015.2491261
   Longa P, 2008, LECT NOTES COMPUT SC, V4939, P229, DOI 10.1007/978-3-540-78440-1_14
   Mangard S, 2008, POWER ANAL ATTACKS R
   Meloni N, 2007, LECT NOTES COMPUT SC, V4547, P189
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Oswald E, 2002, LECT NOTES COMPUT SC, V2523, P82
   Sakai Y, 2005, LECT NOTES COMPUT SC, V3783, P169
   Scott M., 2007, 2007299 IACR CRYPT E, V2007, P299
   Stebila D, 2006, LECT NOTES COMPUT SC, V4249, P354
   Szczechowiak P, 2008, LECT NOTES COMPUT SC, V4913, P305
   Uhsadel L, 2007, LECT NOTES COMPUT SC, V4572, P73, DOI 10.1007/978-3-540-73275-4_6
   Walter CD, 2004, LECT NOTES COMPUT SC, V3156, P191
   Walter CD, 2001, LECT NOTES COMPUT SC, V2020, P192
   Wang Z, 2016, REV RECENT CLIN TRIA, V11, P2, DOI 10.2174/1574887110666150916142703
   Wenger Erich, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P244, DOI 10.1007/978-3-319-03515-4_16
   Woodbury AD, 2000, INT FED INFO PROC, V52, P71
   Zhang YD, 2011, ADV MATER RES-SWITZ, V186, P459, DOI 10.4028/www.scientific.net/AMR.186.459
NR 42
TC 9
Z9 13
U1 0
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 23
DI 10.1145/3236010
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200006
DA 2024-07-18
ER

PT J
AU Attie, PC
   Al Bab, KD
   Sakr, M
AF Attie, Paul C.
   Al Bab, Kinan Dak
   Sakr, Mouhammad
TI Model and Program Repair via SAT Solving
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Model repair; program repair; model checking; temporal logic
ID TIME TEMPORAL LOGIC; CONCURRENT SYSTEMS; CHECKING; VERIFICATION
AB We consider the subtractive model repair problem: given a finite Kripke structure M and a CTL formula., determine if M contains a substructure M' that satisfies eta. Thus, M can be "repaired" to satisfy eta by deleting some transitions and states. We map an instance < M, eta > of model repair to a Boolean formula repair (M, eta) such that < M, eta > has a solution iff repair (M, eta) is satisfiable. Furthermore, a satisfying assignment determines which states and transitions must be removed from M to yield a model M' of eta. Thus, we can use any SAT solver to repair Kripke structures. Using a complete SAT solver yields a complete algorithm: it always finds a repair if one exists. We also show that CTL model repair is NP-complete. We extend the basic repair method in three directions: (1) the use of abstraction mappings, that is, repair a structure abstracted from M and then concretize the resulting repair to obtain a repair of M, (2) repair concurrent Kripke structures and concurrent programs: we use the pairwise method of Attie and Emerson to represent and repair the behavior of a concurrent program, as a set of "concurrent Kripke structures", with only a quadratic increase in the size of the repair formula, and (3) repair hierarchical Kripke structures: we use a CTL formula to summarize the behavior of each "box," and CTL deduction to relate the box formula with the overall specification.
C1 [Attie, Paul C.] Amer Univ Beirut, Dept Comp Sci, Beirut, Lebanon.
   [Al Bab, Kinan Dak; Sakr, Mouhammad] Amer Univ Beirut, Beirut, Lebanon.
   [Al Bab, Kinan Dak] Boston Univ, Dept Comp Sci, 111 Cummington St, Boston, MA 02215 USA.
   [Sakr, Mouhammad] Univ Saarland, Dept Comp Sci, Saarbrucken, Germany.
C3 American University of Beirut; American University of Beirut; Boston
   University; Saarland University
RP Attie, PC (corresponding author), Amer Univ Beirut, Dept Comp Sci, Beirut, Lebanon.
EM paul.attie@aub.edu.lb; babman@bu.edu; sakr@react.uni-saarland.de
RI Dak Albab, Kinan/JCE-2505-2023
OI Attie, Paul/0000-0003-1989-0974; Sakr, Mouhammad/0000-0002-5160-0327;
   Dak Albab, Kinan/0000-0002-3383-9975
CR Alur R, 2002, J ACM, V49, P672, DOI 10.1145/585265.585270
   Alur R, 2001, ACM T PROGR LANG SYS, V23, P273, DOI 10.1145/503502.503503
   [Anonymous], 2010, Journal on Satisfiability, Boolean Modeling and Computation, DOI DOI 10.3233/SAT190075
   [Anonymous], HDB THEORETICAL COMP
   Attie P. C., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P111, DOI 10.1145/248052.248070
   Attie PC, 2016, FORM METHOD SYST DES, V48, P94, DOI 10.1007/s10703-016-0252-9
   Attie PC, 2016, THEOR COMPUT SCI, V619, P1, DOI 10.1016/j.tcs.2015.11.032
   Attie PC, 2001, ACM T PROGR LANG SYS, V23, P187, DOI 10.1145/383043.383044
   Attie PC, 1998, ACM T PROGR LANG SYS, V20, P51, DOI 10.1145/271510.271519
   Attie PC, 1999, LECT NOTES COMPUT SC, V1664, P130
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   BROWNE MC, 1988, THEOR COMPUT SCI, V59, P115, DOI 10.1016/0304-3975(88)90098-9
   Buccafurri F, 1999, ARTIF INTELL, V112, P57, DOI 10.1016/S0004-3702(99)00039-9
   Carrillo M., 2009, INT J PURE APPL MATH, V52, P401
   Chatzieleftheriou George, 2012, NASA Formal Methods. Proceedings of the 4th International Symposium, NFM 2012, P341, DOI 10.1007/978-3-642-28891-3_32
   Clarke E, 2003, LECT NOTES COMPUT SC, V2772, P208
   Clarke EM, 2009, COMMUN ACM, V52, P75, DOI 10.1145/1592761.1592781
   CLARKE EM, 1994, ACM T PROGR LANG SYS, V16, P1512, DOI 10.1145/186025.186051
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   CLARKE EM, 1995, DES AUT CON, P427
   Dijkstra E. W., 1976, A Discipline of Pro-gramming
   EMERSON EA, 1982, SCI COMPUT PROGRAM, V2, P241, DOI 10.1016/0167-6423(83)90017-5
   Fekete A, 1999, THEOR COMPUT SCI, V220, P113, DOI 10.1016/S0304-3975(98)00239-4
   Graf S, 1997, LECT NOTES COMPUT SC, V1254, P72
   GRUMBERG O, 1994, ACM T PROGR LANG SYS, V16, P843, DOI 10.1145/177492.177725
   Hojati R., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P41
   Jobstmann B, 2005, LECT NOTES COMPUT SC, V3576, P226
   LADIN R, 1992, ACM T COMPUT SYST, V10, P360, DOI 10.1145/138873.138877
   Shoham S, 2003, LECT NOTES COMPUT SC, V2725, P275
   Staber S, 2005, LECT NOTES COMPUT SC, V3725, P35
   STIRLING C, 1991, THEOR COMPUT SCI, V89, P161, DOI 10.1016/0304-3975(90)90110-4
   Zhang Y, 2008, J ARTIF INTELL RES, V31, P113, DOI 10.1613/jair.2420
NR 32
TC 0
Z9 0
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 32
DI 10.1145/3147426
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500004
DA 2024-07-18
ER

PT J
AU Lee, G
   Cetin, E
   Diessel, O
AF Lee, Ganghee
   Cetin, Ediz
   Diessel, Oliver
TI Fault Recovery Time Analysis for Coarse-Grained Reconfigurable
   Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Coarse-grained reconfigurable architecture; triple modular redundancy
AB Coarse-grained reconfigurable architectures (CGRAs) have drawn increasing attention due to their performance and flexibility advantages. Typically, CGRAs incorporate many processing elements in the form of an array, which is suitable for implementing spatial redundancy, as used in the design of fault-tolerant systems. This article introduces a recovery time model for transient faults in CGRAs. The proposed fault-tolerant CGRAs are based on triple modular redundancy and coding techniques for error detection and correction. To evaluate the model, several kernels from space computing are mapped onto the suggested architecture. We demonstrate the tradeoff between recovery time, performance, and area. In addition, the average execution time of an application including recovery time is evaluated using area-based error-rate estimates in harsh radiation environments. The results show that task partitioning is important for bounding the recovery time of applications that have long execution times. It is also shown that error-correcting code (ECC) is of limited practical value for tasks with long execution times in high radiation environments, or when the degree of task partitioning is high.
C1 [Lee, Ganghee; Diessel, Oliver] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
   [Cetin, Ediz] Macquarie Univ, Sch Engn, Sydney, NSW 2109, Australia.
C3 University of New South Wales Sydney; Macquarie University
RP Lee, G (corresponding author), Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
EM ganghee.lee@unsw.edu.au; ediz.cetin@mq.edu.au; o.diessel@unsw.edu.au
OI Diessel, Oliver/0000-0003-0725-5957; Cetin, Ediz/0000-0002-9313-3034
FU Australian Research Council [LP140100328, DP150103866]; Australian
   Research Council [LP140100328] Funding Source: Australian Research
   Council
FX This research was supported in part by the Australian Research Council's
   Linkage (LP140100328) and Discovery (DP150103866) Projects funding
   schemes.
CR Alnajjar D, 2013, IEEE T VLSI SYST, V21, P2165, DOI 10.1109/TVLSI.2012.2228015
   Anghel L., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P591, DOI 10.1109/DATE.2000.840845
   [Anonymous], 2015, 2015 NASAESA C ADAPT
   Azeem MM, 2011, IEEE INT SYMP DESIGN, P441, DOI 10.1109/DDECS.2011.5783133
   Cetin E., 2016, FPGAs and Parallel Architectures for Aerospace Applications: Soft Errors and Fault-Tolerant Design, P33, DOI [10.1007/978-3-319-14352-1_3, DOI 10.1007/978-3-319-14352-1_3]
   Cetin E, 2013, I C FIELD PROG LOGIC
   Cheatham JA, 2006, ACM T DES AUTOMAT EL, V11, P501, DOI 10.1145/1142155.1142167
   Cieslewski G., 2008, 1 WORKSH FAULT TOL S
   Deutsch L. J., 1982, 42 TDA JET PROP LAB, V42, P68
   HAMMING RW, 1950, BELL SYST TECH J, V29, P147, DOI 10.1002/j.1538-7305.1950.tb00463.x
   Han K, 2014, IEEE T DEPEND SECURE, V11, P392, DOI 10.1109/TDSC.2013.54
   Hartenstein R, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P564, DOI 10.1109/ASPDAC.2001.913368
   Heidel DF, 2008, IEEE T NUCL SCI, V55, P3394, DOI 10.1109/TNS.2008.2005499
   Yoon JS, 2013, INT SOC DESIGN CONF, P219
   Kim Y, 2011, DESIGN OF LOW-POWER COARSE-GRAINED RECONFIGURABLE ARCHITECTURES, P1
   Konoura H, 2014, IEICE T FUND ELECTR, VE97A, P2518, DOI 10.1587/transfun.E97.A.2518
   Lee G, 2011, IEEE T COMPUT AID D, V30, P637, DOI 10.1109/TCAD.2010.2098571
   Lovelly T.M., 2014, 2014 IEEE AER C, P1
   Mathstar, 2007, ARR FAM FPOA ARCH GU
   Naseer Riaz, 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), P586, DOI 10.1109/ICECS.2008.4674921
   Ostler PS, 2009, IEEE T NUCL SCI, V56, P3519, DOI 10.1109/TNS.2009.2033381
   Quinn H, 2005, ANN IEEE SYM FIELD P, P193
   Rakosi ZE, 2009, I C FIELD PROG LOGIC, P578, DOI 10.1109/FPL.2009.5272428
   Williams J, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1862648.1862649
   Xilinx, 1997, GAT COUNT CAP METR F
   Xilinx, 2014, RAD HARD SPAC GRAD V
NR 26
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 42
DI 10.1145/3140944
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500014
OA Green Published
DA 2024-07-18
ER

PT J
AU Gomez, A
   Sigrist, L
   Schalch, T
   Benini, L
   Thiele, L
AF Gomez, Andres
   Sigrist, Lukas
   Schalch, Thomas
   Benini, Luca
   Thiele, Lothar
TI Efficient, Long-Term Logging of Rich Data Sensors Using Transient Sensor
   Nodes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; energy efficiency; low power design
ID ENERGY
AB While energy harvesting is generally seen to be the key to power cyber-physical systems in a low-cost, long-term, efficient manner, it has generally required large energy storage devices to mitigate the effects of the source's variability. The emerging class of transiently powered systems embrace this variability by performing computation in proportion to the energy harvested, thereby minimizing the obtrusive and expensive storage element. By using an efficient Energy Management Unit (EMU), small bursts of energy can be buffered in an optimally sized capacitor and used to supply generic loads, even when the average harvested power is only a fraction of that required for sustained system operation. Dynamic Energy Burst Scaling (DEBS) can be used by the load to dynamically configure the EMU to supply small bursts of energy at its optimal power point, independent from the harvester's operating point. Parameters like the maximum burst size, the solar panel's area, as well as the use of energy-efficient Non-Volatile Memory Hierarchy (NVMH) can have a significant impact on the transient system's characteristics such as the wake-up time and the amount of work that can be done per unit of energy. Experimental data from a solar-powered, long-term autonomous image acquisition application show that, regardless of its configuration, the EMU can supply energy bursts to a 43.4mW load with efficiencies of up to 79.7% and can work with input power levels as low as 140 mu W. When the EMU is configured to use DEBS and NVMH, the total energy cost of acquiring, processing and storing an image can be reduced by 77.8%, at the price of increasing the energy buffer size by 65%.
C1 [Gomez, Andres; Sigrist, Lukas; Schalch, Thomas; Benini, Luca; Thiele, Lothar] Swiss Fed Inst Technol, Dept Informat Technol & Elect Engn, CH-8092 Zurich, Switzerland.
   [Benini, Luca] Univ Bologna, Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Bologna
RP Gomez, A (corresponding author), Swiss Fed Inst Technol, Dept Informat Technol & Elect Engn, CH-8092 Zurich, Switzerland.
EM gomeza@ethz.ch; sigristl@ethz.ch; tschalch@ethz.ch; lbenini@ethz.ch;
   thiele@ethz.ch
OI Sigrist, Lukas/0000-0002-4983-8889; BENINI, LUCA/0000-0001-8068-3806
FU Swiss National Science Foundation [157048]
FX This work is supported by the Swiss National Science Foundation under
   grant 157048: Transient Computing Systems.
CR Ahmed KZ, 2016, IEEE T POWER ELECTR, V31, P1322, DOI 10.1109/TPEL.2015.2423666
   [Anonymous], P AS S PAC DES AUT C
   [Anonymous], THESIS
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Brunelli D., 2008, P DATE C
   Dallago E, 2016, IEEE T POWER ELECTR, V31, P2273, DOI 10.1109/TPEL.2015.2431439
   Dallago E, 2015, IEEE T POWER ELECTR, V30, P1411, DOI 10.1109/TPEL.2014.2322521
   Gomez Andres, 2016, P DES AUT TEST EUR C
   Gomez Andres, 2015, P DES AUT TEST EUR C
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Lu Chao, 2010, P DES AUT TEST EUR C
   Magno M., 2012, P DES AUT TEST EUR C
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1226, DOI 10.1109/TPDS.2015.2426179
   Naderiparizi Saman, 2015, P IEEE INT C RFID
   Narrative, 2016, NARRATIVE CLIP
   Salajegheh M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465793
   Texas Instruments, 2015, TEXAS INSTRUMENTS E
   Thielen M, 2017, ENERG CONVERS MANAGE, V131, P44, DOI 10.1016/j.enconman.2016.11.005
   Torres L, 2013, IEEE INT SYMP CIRC S, P101, DOI 10.1109/ISCAS.2013.6571792
   Wang Cong, 2014, P AS S PAC DES AUT C
   Wang YP, 2016, COLD REG SCI TECHNOL, V126, P10, DOI 10.1016/j.coldregions.2016.02.013
   Yakovlev Alexandre, 2011, P DES AUT TEST EUR C
   Younghyun Kim, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P307
   Zhang Pengyu, 2013, P 14 USENIX C HOT TO
NR 27
TC 12
Z9 13
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2018
VL 17
IS 1
SI SI
AR 4
DI 10.1145/3047499
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT6WI
UT WOS:000423294100004
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Egilmez, B
   Schuchhardt, M
   Memik, G
   Ayoub, R
   Soundararajan, N
   Kishinevsky, M
AF Egilmez, Begum
   Schuchhardt, Matthew
   Memik, Gokhan
   Ayoub, Raid
   Soundararajan, Niranjan
   Kishinevsky, Michael
TI User-aware Frame Rate Management in Android Smartphones
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Smartphone; frame rate; Frames Per Second (FPS); power consumption;
   personalized systems; android
AB Frame rate has a direct impact on the energy consumption of smartphones: the higher the frame rate, the higher the power consumption. Hence, reducing display refreshes will reduce the power consumption. However, it is risky to manipulate frame rate drastically as it can deteriorate user satisfaction with the device. In this work, we introduce a screen management system that controls the frame rate on smartphone displays based on a model that detects user dissatisfaction due to display refreshes. This approach is based on understanding when higher frame rates are necessary, and providing lower frame rates - thus, saving power-if the lower rate is predicted not to cause user dissatisfaction. According to the results of our first user survey with 20 participants, individuals show highly varying requirements: while some users require high frame rates for the highest satisfaction, others are equally satisfied with lower frame rates. Based on this observation, we develop a system that predicts user dissatisfaction on the runtime and either increases or decreases the maximum frame rate setting. For user dissatisfaction predictions, we have compared two different approaches: (1) static model, which uses dissatisfaction characteristics of a fixed group of people, and (2) user-specific model, which is learning only from the specific user. Our second set of experiments with 20 participants shows that users report 32% less dissatisfaction and 4% more dissatisfaction than the default Android system with user-specific and static systems, respectively. These experiments also show that, compared to the default scheme, our mechanisms reduce the power consumption of the phone by 7.2% and 1.8% on average with the user-specific and static models, respectively.
C1 [Egilmez, Begum; Schuchhardt, Matthew; Memik, Gokhan] Northwestern Univ, Evanston, IL 60208 USA.
   [Ayoub, Raid; Soundararajan, Niranjan; Kishinevsky, Michael] Intel Corp, Santa Clara, CA 95051 USA.
   [Egilmez, Begum; Schuchhardt, Matthew; Memik, Gokhan; Ayoub, Raid; Soundararajan, Niranjan; Kishinevsky, Michael] 2145 Sheridan Rd,Rm L359, Evanston, IL 60208 USA.
C3 Northwestern University; Intel Corporation
RP Egilmez, B (corresponding author), Northwestern Univ, Evanston, IL 60208 USA.; Egilmez, B (corresponding author), 2145 Sheridan Rd,Rm L359, Evanston, IL 60208 USA.
EM begumegilmez2019@u.northwestern.edu; shook@shookit.com;
   emik@eecs.northwestern.edu; raid.ayoub@intel.com;
   niranjan.k.soundararajan@intel.com; michael.kishinevsky@intel.com
RI Memik, Gokhan/B-7251-2009
FU Intel URO Energy Smart SoC Program grant
FX This work is supported by an Intel URO Energy Smart SoC Program grant.
   We also would like to thank the participants in our experiments.
CR [Anonymous], 2004, P 2004 C HUM FACT CO
   [Anonymous], 2010, P USENIX ANN TECH C
   APTEKER RT, 1995, IEEE MULTIMEDIA, V2, P32, DOI 10.1109/93.410510
   Claypool M., 2006, P ACM SPIE MULT COMP
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Halpern M., 2016, P IEEE INT S HIGH PE
   Han H., 2013, P 11 ACM C EMB NETW
   Kim E, 2014, IEEE T CONSUM ELECTR, V60, P517, DOI 10.1109/TCE.2014.6937338
NR 8
TC 5
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 131
DI 10.1145/3126539
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800014
DA 2024-07-18
ER

PT J
AU Raha, A
   Raghunathan, V
AF Raha, Arnab
   Raghunathan, Vijay
TI QLUT: Input-Aware Quantized Table Lookup for Energy-Efficient
   Approximate Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Approximate computing; Low-power design; Accelerators; Lookup table
AB Approximate computing has emerged as a popular design paradigm for optimizing the performance and energy consumption of error-resilient applications in domains such as machine learning, graphics, data analytics, etc. Numerous techniques for approximate computing have been proposed at different layers of the system stack, from circuits to architecture to software. In this work, we propose a new technique, called quantized table lookup, for approximating the meta-functions used in the core computational kernels of error-resilient applications. In contrast to prior work that directly approximates the functionality of the meta-functions, the proposed technique instead approximates the input data to the meta-functions by reducing/quantizing them to a much smaller set of values that we call quantized inputs. The small number of quantized inputs enables us to completely replace the energy-intensive arithmetic units in the meta-function with small and energy-efficient lookup tables (called quantized lookup tables or QLUT) that contain precomputed output values corresponding to the quantized inputs. The proposed approximation technique is not only highly generic, but also inherently quality-configurable and input-aware. Quality-configurability and input-awareness are achieved bymodulating the size of the qLUT as well as selecting the values of the quantized inputs judiciously based on the statistics of the original input data. To evaluate the proposed technique, we have implemented the dominant meta-functions of nine error-resilient application benchmarks as quantized table lookup based hardware accelerators using 45nm technology. Experimental results demonstrate average energy savings of 46% at the application-level for minimal (< 1%) loss in output quality.
C1 [Raha, Arnab; Raghunathan, Vijay] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Raha, A (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM araha@purdue.edu; vr@purdue.edu
RI Raha, Arnab/R-7462-2019; Raha, Arnab/AHC-3796-2022
OI Raha, Arnab/0000-0002-8848-1069
CR Alvarez C, 2005, IEEE T COMPUT, V54, P922, DOI 10.1109/TC.2005.119
   Amirtharajah R, 2004, IEEE J SOLID-ST CIRC, V39, P337, DOI 10.1109/JSSC.2003.821774
   [Anonymous], 2011, P DESIGN AUTOMAT TES, DOI DOI 10.1109/DATE.2011.5763154
   [Anonymous], ICCAD IEEE ACM INT
   [Anonymous], P 50 ANN DES AUT C D
   Aurangzeb, 2017, Proceedings of the International Conference on Supercomputing, p23:1, DOI [10.1145/3079079.3079107, DOI 10.1145/3079079.3079107]
   Ayinala M, 2013, CONF REC ASILOMAR C, P2167, DOI 10.1109/ACSSC.2013.6810693
   Baek W, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P198, DOI 10.1145/1806596.1806620
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Chippa V, 2011, DES AUT CON, P603
   de Dinechin F, 2005, IEEE T COMPUT, V54, P319, DOI 10.1109/TC.2005.54
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Krause PK, 2011, DES AUT TEST EUROPE, P944
   Laurenzano MA, 2016, ACM SIGPLAN NOTICES, V51, P161, DOI [10.1145/2980983.2908087, 10.1145/2908080.2908087]
   Martin D, 2001, EIGHTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOL II, PROCEEDINGS, P416, DOI 10.1109/ICCV.2001.937655
   Nguyen HT, 2000, IEEE T VLSI SYST, V8, P419, DOI 10.1109/92.863621
   Potkonjak M, 1996, IEEE T COMPUT AID D, V15, P151, DOI 10.1109/43.486662
   Raha A, 2014, I CONF VLSI DESIGN, P324, DOI 10.1109/VLSID.2014.62
   Raha A, 2017, DES AUT CON, DOI 10.1145/3061639.3062333
   Raha A, 2017, IEEE EMBED SYST LETT, V9, P21, DOI 10.1109/LES.2017.2658566
   Raha A, 2017, IEEE T VLSI SYST, V25, P462, DOI 10.1109/TVLSI.2016.2586379
   Raha A, 2016, IEEE T VLSI SYST, V24, P846, DOI 10.1109/TVLSI.2015.2424212
   Raha A, 2015, DES AUT TEST EUROPE, P665
   Ranjan Ashish., 2014, 2014 Design, Automation Test in Europe Conference Exhibition (DATE), P1, DOI DOI 10.7873/DATE.2014.377
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Shafie-khah M., 2016, Transmission and Distri-bution Conference and Exposition (TD), P1
   Shin D, 2010, DES AUT TEST EUROPE, P957
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Venkataramani Swagath, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P1, DOI 10.1145/2540708.2540710
   Voronenko Y, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1240233.1240234
NR 32
TC 12
Z9 12
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 130
DI 10.1145/3126531
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800013
DA 2024-07-18
ER

PT J
AU Vougioukas, I
   Sandberg, A
   Diestelhorst, S
   Al-Hashimi, BM
   Merrett, GV
AF Vougioukas, Ilias
   Sandberg, Andreas
   Diestelhorst, Stephan
   Al-Hashimi, Bashir M.
   Merrett, Geoff V.
TI Nucleus: Finding the Sharing Limit of Heterogeneous Cores
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE HMP; Out-of-Order; gem5; migration; heterogeneous multiprocessing;
   simulation methodology; embedded systems
ID SIMULATION
AB Heterogeneous multi-processors are designed to bridge the gap between performance and energy efficiency in modern embedded systems. This is achieved by pairing Out-of-Order (OoO) cores, yielding performance through aggressive speculation and latency masking, with In-Order (InO) cores, that preserve energy through simpler design. By leveraging migrations between them, workloads can therefore select the best setting for any given energy/delay envelope. However, migrations introduce execution overheads that can hurt performance if they happen too frequently. Finding the optimal migration frequency is critical to maximize energy savings while maintaining acceptable performance. We develop a simulation methodology that can 1) isolate the hardware effects of migrations from the software, 2) directly compare the performance of different core types, 3) quantify the performance degradation and 4) calculate the cost of migrations for each case. To showcase our methodology we run mibench, a microbenchmark suite, and show that migrations can happen as fast as every 100k instructions with little performance loss. We also show that, contrary to numerous recent studies, hypothetical designs do not need to share all of their internal components to be able to migrate at that frequency. Instead, we propose a feasible system that shares level 2 caches and a translation lookaside buffer that matches performance and efficiency. Our results show that there are phases comprising up to 10% that a migration to the OoO core leads to performance benefits without any additional energy cost when running on the InO core, and up to 6% of phases where a migration to the InO core can save energy without affecting performance. When considering a policy that focuses on improving the energy-delay product, results show that on average 66% of the phases can be migrated to deliver equal or better system operation without having to aggressively share the entire memory system or to revert to migration periods finer than 100k instructions.
C1 [Vougioukas, Ilias; Sandberg, Andreas; Diestelhorst, Stephan] ARM Res, Cambridge, England.
   [Al-Hashimi, Bashir M.; Merrett, Geoff V.] Univ Southampton, Sch Elect & Comp Sci, Elect & Software Syst Grp, Southampton SO17 1BJ, Hants, England.
   [Vougioukas, Ilias; Sandberg, Andreas; Diestelhorst, Stephan] ARM Ltd, CPC1,Capital Pk,Fulbourn Rd, Cambridge CB21 5XE, England.
C3 University of Southampton; Arm Holdings
RP Vougioukas, I (corresponding author), ARM Res, Cambridge, England.; Vougioukas, I (corresponding author), ARM Ltd, CPC1,Capital Pk,Fulbourn Rd, Cambridge CB21 5XE, England.
RI ; Vougioukas, Ilias/E-8628-2019
OI Sandberg, Andreas/0000-0001-9349-5791; Vougioukas,
   Ilias/0000-0003-1444-4326
FU Engineering and Physical Research Council (EPSRC) [EP/K034448/1]; EPSRC
   [EP/K034448/1] Funding Source: UKRI
FX This work was supported in part by the Engineering and Physical Research
   Council (EPSRC) under grant number EP/K034448/1 "PRiME: Power-efficient,
   Reliable, Many-core Embedded systems" (www.prime-project.org).
   Experimental data used available at DOI:10.5258/SOTON/D0161.
CR [Anonymous], 2005, ACM SIGARCH COMPUTER
   Bhattacharjee A, 2011, INT S HIGH PERF COMP, P62, DOI 10.1109/HPCA.2011.5749717
   Bhattacharjee A, 2009, INT CONFER PARA, P29, DOI 10.1109/PACT.2009.26
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Choi K, 2005, IEEE T COMPUT AID D, V24, P18, DOI 10.1109/TCAD.2004.839485
   Chung Hongsuk, 2013, HETEROGENEOUS MULTIP, P1
   Dennard RH, 2007, SOLID STATE ELECTRON, V51, P518, DOI 10.1016/j.sse.2007.02.004
   DeVuyst M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P261
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Eyerman S, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1952998.1952999
   Fallin C, 2014, PR IEEE COMP DESIGN, P386, DOI 10.1109/ICCD.2014.6974710
   Forbes E, 2016, PR IEEE COMP DESIGN, P1, DOI 10.1109/ICCD.2016.7753254
   Graham R.L., 1989, Concrete mathematics: a foundation for computer science, V2
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gutierrez A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P191, DOI 10.1109/SAMOS.2014.6893211
   Homayoun H, 2016, PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), P400, DOI 10.1145/2903150.2908078
   Khubaib, 2014, THESIS
   Li C., 2007, P 2007 WORKSH EXP CO
   Lukefahr A, 2014, INT CONFER PARA, P237, DOI 10.1145/2628071.2628078
   Lukefahr A, 2016, IEEE T COMPUT, V65, P535, DOI 10.1109/TC.2015.2419669
   Lukefahr A, 2012, INT SYMP MICROARCH, P317, DOI 10.1109/MICRO.2012.37
   Navada S, 2013, INT CONFER PARA, P133, DOI 10.1109/PACT.2013.6618811
   Padmanabha S, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P322, DOI 10.1145/2830772.2830791
   Rangan KK, 2009, CONF PROC INT SYMP C, P302, DOI 10.1145/1555815.1555793
   Rotenberg E, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P154, DOI 10.1109/ICCD.2013.6657038
   Rusitoru Roxana, 2015, PMBS SC
   Sandberg A, 2015, I S WORKL CHAR PROC, P183, DOI 10.1109/IISWC.2015.29
   Shelepov Daniel, 2009, Operating Systems Review, V43, P66, DOI 10.1145/1531793.1531804
   Srinivasan S, 2016, IEEE T PARALL DISTR, V27, P1057, DOI 10.1109/TPDS.2015.2430861
   Sunwoo D, 2013, I S WORKL CHAR PROC, P113, DOI 10.1109/IISWC.2013.6704677
   Tsafrir Dan, 2007, EXPCS, P13
   Villebonnet V, 2015, PARALLEL PROCESS LET, V25, DOI 10.1142/S0129626415410066
   Xie F, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P105
   Yu K, 2013, INT SOC DESIGN CONF, P208, DOI 10.1109/ISOCC.2013.6864009
NR 34
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 152
DI 10.1145/3126544
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800035
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Liang, Y
   Li, XH
AF Liang, Yun
   Li, Xiuhong
TI Efficient Kernel Management on GPUs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE General purpose graphics processing unit (GPGPU); energy-efficiency;
   kernel management
AB Graphics Processing Units (GPUs) have been widely adopted as accelerators for compute-intensive applications due to its tremendous computational power and high memory bandwidth. As the complexity of applications continues to grow, each new generation of GPUs has been equipped with advanced architectural features and more resources to sustain its performance acceleration capability. Recent GPUs have been featured with concurrent kernel execution, which is designed to improve the resource utilization by executing multiple kernels simultaneously. However, it is still a challenge to find a way to manage the resources on GPUs for concurrent kernel execution. Prior works only achieve limited performance improvement as they do not optimize the thread-level parallelism (TLP) and model the resource contention for the concurrently executing kernels.
   In this article, we design an efficient kernel management framework that optimizes the performance for concurrent kernel execution on GPUs. Our kernel management framework contains two key components: TLP modulation and cache bypassing. The TLP modulation is employed to adjust the TLP for the concurrently executing kernels. It consists of three parts: kernel categorization, static TLP modulation, and dynamic TLP modulation. The cache bypassing is proposed to mitigate the cache contention by only allowing a subset of a kernel's blocks to access the L1 data cache. Experiments indicate that our framework can improve the performance by 1.51x on average (energy-efficiency by 1.39x on average), compared with the default concurrent kernel execution framework.
C1 [Liang, Yun] Peking Univ, Off 518s, Sci Bldg 5, Beijing 100871, Peoples R China.
   [Li, Xiuhong] Peking Univ, Off 512, Sci Bldg 5, Beijing 100871, Peoples R China.
C3 Peking University; Peking University
RP Liang, Y (corresponding author), Peking Univ, Off 518s, Sci Bldg 5, Beijing 100871, Peoples R China.
EM ericlyun@pku.edu.cn; lixiuhong@pku.edu.cn
FU National Science Foundation China [61672048]
FX This work is supported by the National Science Foundation China (No.
   61672048).
CR Adriaens J. T., 2012, P 2012 IEEE 18 INT S, P1
   [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], P 2015 48 ANN IEEE A
   [Anonymous], P 42 ANN INT S COMP
   Bakhoda A., 2009, P IEEE INT S PERF AN
   Burtscher Martin, 2012, P 2012 IEEE INT S WO
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen Guoyang, 2017, P 22 ACM SIGPLAN S P
   Chen XH, 2014, INT SYMP MICROARCH, P343, DOI 10.1109/MICRO.2014.11
   Cui Zheng, 2012, P 2012 IEEE 26 INT P
   Fung W. W. L., 2007, P 40 ANN IEEE ACM IN
   Fung Wilson W. L., 2011, P 2011 IEEE 17 INT S
   Gebhart Mark, 2012, P 2012 45 ANN IEEE A
   Gregg Chris., 2012, P 4 USENIX C HOT TOP
   Hayes AB, 2014, P 28 ACM INT C SUP I
   Jablin JA, 2014, INT CONFER PARA, P163, DOI 10.1145/2628071.2628101
   Jia Wenhao., PROC 26 ACM INT C SU
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Jog Adwait, 2013, P 40 ANN INT S COMP
   Kayiran O, 2013, P 22 INT C PAR ARCH
   Lee Jaekyu, 2010, P 2010 43 ANN IEEE A
   Lee M., 2014, P 2014 IEEE 20 INT S
   Lee SY, 2014, INT CONFER PARA, P175, DOI 10.1145/2628071.2628107
   Li C, 2015, P 29 ACM INT C SUP I
   Li C, 2015, INT SYM CODE GENER, P23, DOI 10.1109/CGO.2015.7054184
   Li Xiuhong, 2016, P DES AUT TEST EUR D
   Liang Y, 2015, IEEE T COMPUT AID D, V34, P1677, DOI 10.1109/TCAD.2015.2424962
   Liang Y, 2015, IEEE T PARALL DISTR, V26, P748, DOI 10.1109/TPDS.2014.2313342
   Lin Z, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P898, DOI 10.1109/SC.2016.76
   Narasiman V, 2011, P 44 ANN IEEE ACM IN
   Pai S, 2013, ACM SIGPLAN NOTICES, V48, P407, DOI 10.1145/2499368.2451160
   Rogers Timothy G., 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P99, DOI 10.1145/2540708.2540718
   Rogers TG, 2012, INT SYMP MICROARCH, P72, DOI 10.1109/MICRO.2012.16
   Stratton John A., 2012, TECHNICAL REPORT
   Tanasic Ivan, 2014, P 41 ANN INT S COMP
   Wu Bo, 2015, P 29 ACM INT C SUP I
   Xie Xiaolong, 2013, P INT C COMP AID DES
   Xie Xiaolong, 2015, P 2015 IEEE 21 INT S
   Zhang H, 2016, DES AUT CON, DOI 10.1145/2897937.2897989
NR 39
TC 8
Z9 9
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 115
DI 10.1145/3070710
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000025
DA 2024-07-18
ER

PT J
AU Nagar, K
   Srikant, YN
AF Nagar, Kartik
   Srikant, Y. N.
TI Refining Cache Behavior Prediction Using Cache Miss Paths
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Theory; Cache analysis; worst case execution
   time estimation
AB Worst-Case Execution Time (WCET) is an important metric for programs running on real-time systems, and finding precise estimates of a program's WCET is crucial to avoid wastage of hardware resources and to improve the schedulability of task sets. Caches have a major impact on a program's execution time, and accurate estimation of a program's cache behavior can lead to significant reduction in its estimated WCET. The traditional approach to cache analysis generally targets the worst-case cache behavior of individual cache accesses and provides a safe hit-miss classification for every individual access. In this work, we show that these classifications are not sufficient to precisely capture cache behavior, since they apply to individual accesses, and often, more precise predictions can be made about groups of accesses. Further, memory accesses inside loops may show the worst-case behavior only for a subset of the iteration space. In order to predict such behavior in a scalable fashion, we use the fact that the cache behavior of an access mostly depends only on the memory accesses made in the immediate vicinity, and hence we analyze a small, fixed-size neighborhood of every access with complete precision and summarize the resulting information in the form of cache miss paths. A variety of analyses are then performed on the cache miss paths to make precise predictions about cache behavior. We also demonstrate precision issues in Abstract Interpretation-based Must and Persistence cache analysis that can be easily solved using cache miss paths. Experimental results over a wide range of benchmarks demonstrate precision improvement in WCET of multipath programs over previous approaches, and we also show how to integrate our approach with other microarchitectural analysis such as pipeline analysis.
C1 [Nagar, Kartik; Srikant, Y. N.] Indian Inst Sci, Dept Comp Sci & Automat, Bangalore, Karnataka, India.
C3 Indian Institute of Science (IISC) - Bangalore
RP Nagar, K (corresponding author), Indian Inst Sci, Dept Comp Sci & Automat, Bangalore, Karnataka, India.
EM kartik.n.nagar@gmail.com; srikant@csa.iisc.ernet.in
OI Nagar, Kartik/0000-0002-0679-226X
FU Microsoft Corporation and Microsoft Research India (under the Microsoft
   Research India PhD Fellowship Award); IMPECS Project
FX Kartik Nagar was supported by Microsoft Corporation and Microsoft
   Research India (under the Microsoft Research India PhD Fellowship Award)
   and the IMPECS Project.
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   Alt Martin, 1996, SAS
   Andalam S., 2013, P 2013 50 ACM EDAC I, P1
   Banerjee Abhijeet, 2013, RTAS
   Cerny Pavol, 2013, POPL
   Chattopadhyay S., 2011, RTSS
   Chu Duc-Hiep, 2016, RTAS
   Cullmann C, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435236
   Dalsgaard Andreas Engelbredt., 2010, WCET, V15, P113
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Gustavsson A., P 10 INT WORKSH WORS
   Huynh B. K., 2011, RTAS
   Li X., 2006, REAL-TIME SYST, V34, P3, DOI DOI 10.1007/S11241-006-9205-5
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Li Y.-T.S., 1996, RTSS
   Li Y.-T. S., 1995, RTSS
   Lv Mingsong, 2011, AUTOMATED TECHNOLOGY
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Nagar Kartik, 2015, VMCAI
   Wenzel I, 2005, QSIC 2005: FIFTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, PROCEEDINGS, P295
   Wilhelm Reinhard, 2004, VMCAI
   Wilhelm S., 2009, P 7 ACM INT C EMBEDD, P137, DOI [10.1145/1629335.1629354, DOI 10.1145/1629335.1629354]
NR 22
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 103
DI 10.1145/3035541
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000013
DA 2024-07-18
ER

PT J
AU Bandari, M
   Simon, R
   Aydin, H
AF Bandari, Maryam
   Simon, Robert
   Aydin, Hakan
TI DMS-Based Energy Optimizations for Clustered WSNs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dynamic modulation scaling; wireless sensor networks; energy management
ID WIRELESS SENSOR NETWORKS; EFFICIENCY; COMMUNICATION; MINIMIZATION;
   PROTOCOL
AB In this article, we consider clustered wireless sensor networks where the nodes harvest energy from the environment. We target performance-sensitive applications that have to collectively send their information to a cluster head by a predefined deadline. The nodes are equipped with Dynamic Modulation Scaling (DMS)-capable wireless radios. DMS provides a tuning knob, allowing us to trade off communication latency with energy consumption. We consider two optimization objectives, maximizing total energy reserves and maximizing the minimum energy level across all nodes. For both objectives, we show that optimal solutions can be obtained by solving Mixed Integer Linear Programming problems. We also develop several fast heuristics that are shown to provide approximate solutions experimentally.
C1 [Bandari, Maryam] George Mason Univ, Fairfax, VA 22030 USA.
   [Bandari, Maryam] Google Inc, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
   [Simon, Robert; Aydin, Hakan] George Mason Univ, Comp Sci Dept, Fairfax, VA 22030 USA.
C3 George Mason University; Google Incorporated; George Mason University
RP Bandari, M (corresponding author), George Mason Univ, Fairfax, VA 22030 USA.; Bandari, M (corresponding author), Google Inc, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
EM bandari.m@gmail.com; simon@gmu.edu; aydin@cs.gmu.edu
FU US National Science Foundation [CNS-1421855, CNS-1116122]
FX This work is supported by US National Science Foundation awards
   CNS-1421855 and CNS-1116122. The experiments were run on ARGO, a
   research computing cluster provided by the Office of Research Computing
   at George Mason University, VA (URL:http://orc.gmu.edu).
CR [Anonymous], 2013, P 14 ACM INT S MOBIL
   [Anonymous], 2014, LOWPOWER SUB1 GHZ RF
   [Anonymous], 2010, IEEE STANDARD LOCAL
   [Anonymous], 2002, WSNA '02
   [Anonymous], 2014, LOWCOST LOWPOWER 2 4
   Bartolini N, 2012, ACM T SENSOR NETWORK, V8, DOI 10.1145/2240092.2240098
   Cui SG, 2005, IEEE T WIREL COMMUN, V4, P2349, DOI 10.1109/TWC.2005.853882
   Ding Y, 2013, J COMMUN NETW-S KOR, V15, P87, DOI 10.1109/JCN.2013.000014
   Erol-Kantarci M, 2012, IEEE WIREL COMMUN, V19, P30, DOI 10.1109/MWC.2012.6231157
   Fateh B, 2015, IEEE T MOBILE COMPUT, V14, P86, DOI 10.1109/TMC.2013.81
   Fateh B, 2013, AD HOC NETW, V11, P1715, DOI 10.1016/j.adhoc.2013.03.009
   Glatz P. M., 2011, P 18 INT C TEL
   Gorlatova M, 2010, IEEE WIREL COMMUN, V17, P18, DOI 10.1109/MWC.2010.5675774
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Gungor VC, 2009, IEEE T IND ELECTRON, V56, P4258, DOI 10.1109/TIE.2009.2015754
   Hanzálek Z, 2010, IEEE T IND INFORM, V6, P438, DOI 10.1109/TII.2010.2050144
   Iannello F, 2012, IEEE T COMMUN, V60, P1381, DOI 10.1109/TCOMM.2012.030712.110089
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kansal Aman, 2003, P INT S LOW POW EL D, V6
   Kinoshita K., 2008, P 5 IEEE C CONS COMM
   Kumar G. Sudha Anil, 2007, P 28 IEEE INT REAL T
   Li Y, 2007, IEEE T VLSI SYST, V15, P90, DOI 10.1109/TVLSI.2007.891095
   Luo SX, 2013, IEEE T WIREL COMMUN, V12, P1196, DOI 10.1109/TWC.2013.012413.120488
   Mamalis B., 2009, RFID SENSOR NETWORKS, P324
   Medepally B, 2010, IEEE T WIREL COMMUN, V9, P3543, DOI 10.1109/TWC.2010.091510.100447
   Miao GW, 2010, IEEE T COMMUN, V58, P545, DOI 10.1109/TCOMM.2010.02.080587
   Michelusi N, 2015, IEEE T COMMUN, V63, P1355, DOI 10.1109/TCOMM.2015.2402662
   Michelusi N, 2013, IEEE INT CONF COMM, P463, DOI 10.1109/ICCW.2013.6649278
   Moser Clemens, 2008, ACM J EMERGING TECHN, V6
   Noh DK, 2009, LECT NOTES COMPUT SC, V5516, P44
   Park Myung-Gon, 2011, P IEEE INT C ADV INF
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Rault T, 2014, COMPUT NETW, V67, P104, DOI 10.1016/j.comnet.2014.03.027
   Renner Christian, 2009, P 8 GIITG KUVS FACHG
   Restuccia F, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2888398
   Schurgers Curt., 2003, ACM T EMBED COMPUT S, V2, P431
   Sensus, 2009, IC ADV SEC FLEXN INT
   Shen W, 2014, IEEE T IND INFORM, V10, P824, DOI 10.1109/TII.2013.2280081
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Thales, 2015, RAD COMM PROD
   Toscano E, 2012, IEEE T IND INFORM, V8, P337, DOI 10.1109/TII.2011.2166773
   Varshney A, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P351, DOI 10.1145/2809695.2809720
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
   Xie L., 2013, P 14 ACM INT S MOB A, P109
   Zhang B, 2013, IEEE T IND INFORM, V9, P514, DOI 10.1109/TII.2011.2174247
   Zhang F, 2005, IEEE T VEH TECHNOL, V54, P2125, DOI 10.1109/TVT.2005.858175
   Zhang Runwei, 2015, P 16 ACM INT S MOB A, P357
   Zhou Z, 2008, IEEE T VEH TECHNOL, V57, P3618, DOI 10.1109/TVT.2008.918730
NR 49
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 86
DI 10.1145/2998179
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300025
DA 2024-07-18
ER

PT J
AU Shen, J
   Cai, YJ
   Ren, Y
   Yang, X
AF Shen, Jie
   Cai, Yingjue
   Ren, Yang
   Yang, Xiao
TI A Universal Application Storage System Based on Smart Card
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Smart card; file system; java card; application protocol unit; security
AB Nowadays, electronic commerce (e-commerce) has brought facilitation to people's daily lives. Smart-card-based systems are widely used as an implementation, where smart cards act as a secure carrier for small-sized data. However, most of these systems are developed and managed by each service provider individually and repeatedly, which causes both unnecessary work and difficulties in future maintenance. Besides, advantages of smart card technology are not full-fledged for the lack of enough consideration in flexibility and security. To propose a solution, this article presents a Universal Application Storage System, including card side, terminal side, and back-end system. The card side provides a universal and secured infrastructure for data storage, where data are organized and stored in a card file system with several security mechanisms. In the terminal side, a framework for accessing various forms of secure element is presented to simplify the procedures involved in manipulating smart cards. Through this framework, the back-end system is able to establish a direct connection to the card, and performs authorized operations by exchanging commands in a secure channel. The validity of the proposed system is verified at the end of this article, illustrated by an e-coupon system.
C1 [Shen, Jie; Cai, Yingjue; Ren, Yang; Yang, Xiao] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Shen, J (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
EM sjie@uestc.edu.cn; caiyingjue@qq.com; 15928829348@163.com;
   154417412@qq.com
RI Ren, Yang/ABD-5801-2021
OI Ren, Yang/0000-0001-9831-6035
CR [Anonymous], 2012, SUMMERCON2012
   Borleteau Daniel, 2012, P ISSE 2012 SEC EL B, P149
   Bouzefrane S, 2008, LECT NOTES COMPUT SC, V5189, P228, DOI 10.1007/978-3-540-85893-5_17
   Fahim Ferdous Khan M., 2009, P 2009 33 ANN IEEE I, P421
   GlobalPlatform, 2012, GLOBALPLATFORM DEV T
   GlobalPlatform, 2003, GLOBALPLATFORM CARD
   Glushko RJ, 1999, COMMUN ACM, V42, P106, DOI 10.1145/295685.295720
   GSMA, 2007, MOB NFC TECHN GUID V
   GSMA, 2007, PAY BUY MOB BUS OPP
   *ISO IEC, 2005, 78164 ISOIEC
   Jia Xiu-ming, 2007, J LANZHOU PETROCHEMI, V1, P45
   Juntunen Antero, 2010, Proceedings 2010 Ninth International Conference on Mobile Business/2010 Ninth Global Mobility Roundtable. ICMB-GMR 2010, P82, DOI 10.1109/ICMB-GMR.2010.69
   Mantoro Teddy, 2010, P INT C INF COMM TEC, pD13
   MATSUYAMA K, 1999, P ACM C EL COMM 1999, P110
   Oracle, 2011, JAV CARD 3 PLATF RUN
   Popa M, 2009, REC ADV COMPUT ENG, P116
   Rankl Wolfgang., 2007, Smart Card Applications - Design models for using and programming smart cards
   Reveilhac M, 2009, FIRST INTERNATIONAL WORKSHOP ON NEAR FIELD COMMUNICATION, PROCEEDINGS, P75, DOI 10.1109/NFC.2009.14
   Sanchez-Silos Juan J., 2012, P 4 INT WORKSH FOC N, P45
   SDCard Alliance, 2009, ADV SEC SD CARD EB O
   Yashiro Takeshi, 2011, P 2011 4 IFIP INT C, P1
NR 21
TC 0
Z9 0
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 72
DI 10.1145/2886116
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100011
DA 2024-07-18
ER

PT J
AU Gu, XQ
   Zhu, YX
   Zhou, SY
   Wang, CJ
   Qiu, MK
   Wang, GX
AF Gu, Xiaoqi
   Zhu, Yongxin
   Zhou, Shengyan
   Wang, Chaojun
   Qiu, Meikang
   Wang, Guoxing
TI A Real-Time FPGA-Based Accelerator for ECG Analysis and Diagnosis Using
   Association-Rule Mining
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE ECG; association-rule mining; frequent itemset mining; FPGA
ID WAVELET TRANSFORM; CLASSIFICATION
AB Telemedicine provides health care services at a distance using information and communication technologies, which intends to be a solution to the challenges faced by current health care systems with growing numbers of population, increased demands from patients, and shortages in human resources. Recent advances in telemedicine, especially in wearable electrocardiogram (ECG) monitors, call for more intelligent and efficient automatic ECG analysis and diagnostic systems. We present a streaming architecture implemented on Field-Programmable Gate Arrays (FPGAs) to accelerate real-time ECG signal analysis and diagnosis in a pipelining and parallel way. Association-rule mining is employed to generate early diagnostic results by matching features of ECG with generated association rules. To improve performance of the processing, we propose a hardware-oriented data-mining algorithm named Bit_Q_Apriori. The corresponding hardware implementation indicates a good scalability and outperforms other hardware designs in terms of performance, throughput, and hardware cost.
C1 [Gu, Xiaoqi; Zhu, Yongxin; Zhou, Shengyan; Wang, Chaojun; Wang, Guoxing] Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Qiu, Meikang] Pace Univ, Dept Comp Sci, New York, NY 10038 USA.
C3 Shanghai Jiao Tong University; Pace University
RP Zhu, YX (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM zhuyongxin@sjtu.edu.cn; mqiu@pace.edu
FU Shanghai International Science and Technology Collaboration Program
   [13430710400]; China Hi-tech (863) Program [2015AA050204]; NSFC
   [61373032, 61474074]; National Research Foundation Singapore under its
   Campus for Research Excellence and Technological Enterprise (CREATE)
   program; NSF [CNS-1249223]
FX This article is sponsored in part by the Shanghai International Science
   and Technology Collaboration Program under Grant No. 13430710400, China
   Hi-tech (863) Program Grant No. 2015AA050204, NSFC Grant No.
   61373032,61474074, and the National Research Foundation Singapore under
   its Campus for Research Excellence and Technological Enterprise (CREATE)
   program. Professor Qiu is partially supported by NSF CNS-1249223.
CR Afonso VX, 1999, IEEE T BIO-MED ENG, V46, P192, DOI 10.1109/10.740882
   Agrawal R., 1993, SIGMOD Record, V22, P207, DOI 10.1145/170036.170072
   Baker ZK, 2005, ANN IEEE SYM FIELD P, P3
   Cantzos D, 2013, 2013 IEEE EUROCON, P1764
   Cvikl M, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/57286
   Cvikl M, 2010, DIGIT SIGNAL PROCESS, V20, P238, DOI 10.1016/j.dsp.2009.05.008
   de Chazal P, 2004, IEEE T BIO-MED ENG, V51, P1196, DOI 10.1109/TBME.2004.827359
   Dong J, 2012, IEEE INTELL SYST, V27, P36, DOI 10.1109/MIS.2012.4
   Han JW, 2000, SIGMOD RECORD, V29, P1
   Inan OT, 2006, IEEE T BIO-MED ENG, V53, P2507, DOI 10.1109/TBME.2006.880879
   Jabbar MA, 2012, INT CONF INTELL SYST, P628, DOI 10.1109/ISDA.2012.6416610
   Jadhav S. M., 2010, 2010 International Conference on Electronics and Information Engineering (ICEIE 2010), P228, DOI 10.1109/ICEIE.2010.5559887
   Jeon B., 2013, International Journal of Smart Home, V7, P61
   Kadambe S, 1999, IEEE T BIO-MED ENG, V46, P838, DOI 10.1109/10.771194
   LI CW, 1995, IEEE T BIO-MED ENG, V42, P21, DOI 10.1109/10.362922
   Martínez JP, 2004, IEEE T BIO-MED ENG, V51, P570, DOI 10.1109/TBME.2003.821031
   Massé F, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2485984.2485990
   Min YJ, 2013, IEEE T BIOMED CIRC S, V7, P426, DOI 10.1109/TBCAS.2012.2229463
   MIT-BIH, 2015, MIT BIH ARRHYTHMIA D
   Morales DP, 2011, SENSOR ACTUAT A-PHYS, V165, P261, DOI 10.1016/j.sna.2010.10.008
   Nambiar S. O. S., 2010, 2010 International Conference on Computer and Communication Technology (ICCCT 2010), P617, DOI 10.1109/ICCCT.2010.5640458
   Osowski S, 2001, IEEE T BIO-MED ENG, V48, P1265, DOI 10.1109/10.959322
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   Papaloukas C, 2001, MED BIOL ENG COMPUT, V39, P105, DOI 10.1007/BF02345273
   Peiró MM, 2004, LECT NOTES COMPUT SC, V3203, P954
   Srikant R., 1996, Mining sequential patterns: Generalizations and performance improvements, V25, P1, DOI [10.1007/BFb0014140, DOI 10.1145/235968.233311]
   Sun YW, 2012, COMPUT BIOL MED, V42, P751, DOI 10.1016/j.compbiomed.2012.04.007
   Thöni DW, 2009, I C FIELD PROG LOGIC, P489, DOI 10.1109/FPL.2009.5272494
   TRAHANIAS PE, 1993, IEEE T BIO-MED ENG, V40, P201, DOI 10.1109/10.212060
   Tsipouras MG, 2004, COMPUT METH PROG BIO, V74, P95, DOI [10.1016/S0169-2607(03)00079-8, 10.1016/s0169-2607(03)00079-8]
   Wen YH, 2008, IEEE T KNOWL DATA EN, V20, P784, DOI 10.1109/TKDE.2008.39
   XUE QZ, 1992, IEEE T BIO-MED ENG, V39, P317, DOI 10.1109/10.126604
   Zhou Shengyan, P 2014 IEEE 12 INT C, P208
NR 33
TC 17
Z9 18
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 25
DI 10.1145/2821508
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500006
DA 2024-07-18
ER

PT J
AU Papagiannopoulou, D
   Capodanno, G
   Moreshet, T
   Herlihy, M
   Bahar, RI
AF Papagiannopoulou, Dimitra
   Capodanno, Giuseppe
   Moreshet, Tali
   Herlihy, Maurice
   Bahar, R. Iris
TI Energy-Efficient and High-Performance Lock Speculation Hardware for
   Embedded Multicore Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Transactional memory; energy-efficiency; low-power;
   lock elision; lock removal
ID TRANSACTIONAL MEMORY; EXECUTION; DESIGN
AB Embedded systems are becoming increasingly common in everyday life and like their general-purpose counterparts, they have shifted towards shared memory multicore architectures. However, they are much more resource constrained, and as they often run on batteries, energy efficiency becomes critically important. In such systems, achieving high concurrency is a key demand for delivering satisfactory performance at low energy cost. In order to achieve this high concurrency, consistency across the shared memory hierarchy must be accomplished in a cost-effective manner in terms of performance, energy, and implementation complexity. In this article, we propose EMBEDDED-SPEC, a hardware solution for supporting transparent lock speculation, without the requirement for special supporting instructions. Using this approach, we evaluate the energy consumption and performance of a suite of benchmarks, exploring a range of contention management and retry policies. We conclude that for resource-constrained platforms, lock speculation can provide real benefits in terms of improved concurrency and energy efficiency, as long as the underlying hardware support is carefully configured.
C1 [Papagiannopoulou, Dimitra; Capodanno, Giuseppe; Bahar, R. Iris] Brown Univ, Sch Engn, Providence, RI 02912 USA.
   [Herlihy, Maurice] Brown Univ, Dept Comp Sci, Providence, RI 02912 USA.
   [Moreshet, Tali] Boston Univ, Dept Elect & Comp Engn, Boston, MA 02215 USA.
C3 Brown University; Brown University; Boston University
RP Papagiannopoulou, D (corresponding author), Brown Univ, Sch Engn, 184 Hope St, Providence, RI 02912 USA.
EM dimitra_papagiannopoulou@brown.edu; giuseppecapodanno@gmail.com;
   talim@bu.edu; maurice_herlihy@brown.edu; iris_bahar@brown.edu
RI Bahar, Ruth Iris/JCO-5572-2023
OI Bahar, Ruth Iris/0000-0001-6927-8527
FU NSF [CCF-0903384, CCF-0903295, CNS-1319495, CNS-1319095]; Semiconductor
   Research Corporation [1983.001]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [1319095, 1519576]
   Funding Source: National Science Foundation
FX This work is supported in part by NSF under Grants CCF-0903384,
   CCF-0903295, CNS-1319495, and CNS-1319095 as well the Semiconductor
   Research Corporation under grant number 1983.001.
CR Ananian C. S., 2005, P ACM IEEE INT S HIG
   Angiolini F, 2006, DES AUT TEST EUROPE, P1145
   Blundell C., 2006, IEEE Computer Architecture Letters, V5, P65, DOI 10.1109/L-CA.2006.18
   Bobba J, 2008, CONF PROC INT SYMP C, P127, DOI 10.1109/ISCA.2008.24
   Christie D, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P27
   Dice D, 2009, ACM SIGPLAN NOTICES, V44, P157, DOI 10.1145/1508284.1508263
   Efthymiou A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P136, DOI 10.1109/LPE.2002.1029577
   Ferri C., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P39
   Ferri C., 2010, P 5 INT C HIGH PERF
   Ferri C, 2010, J PARALLEL DISTR COM, V70, P1042, DOI 10.1016/j.jpdc.2010.02.003
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   Harris T., 2010, Synthesis Lectures on Computer Architecture, V5, P1
   Herlihy M., 1993, INT S COMPUTER ARCHI, DOI DOI 10.1145/165123.165164
   Intel Corporation, 2012, TRANS SYNCHR HASW
   Kanter D., 2012, ANAL HASWELLS TRANSA
   Kleen Andreas., 2014, Scaling Existing Lock-based Applications with Lock Elision
   Minh C. C., 2008, P INT S WORKL CHAR
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   Pohlack M., 2011, 6 ACM SIGGPLAN WORKS
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   Rajwar R, 2002, ACM SIGPLAN NOTICES, V37, P5, DOI 10.1145/605432.605399
   Rajwar R., 2005, P 32 ANN ACM IEEE IN
   Shriraman A, 2010, J PARALLEL DISTR COM, V70, P1068, DOI 10.1016/j.jpdc.2010.03.006
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   *STMICROELECTRONIC, 2008, NOM PLATF
   Tomic Sasa, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P145, DOI 10.1145/1669112.1669132
   Yen L, 2007, INT S HIGH PERF COMP, P261
NR 28
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 51
DI 10.1145/2700097
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800013
DA 2024-07-18
ER

PT J
AU Guimbretière, F
   Liu, SW
   Wang, H
   Manohar, R
AF Guimbretiere, Francois
   Liu, Shenwei
   Wang, Han
   Manohar, Rajit
TI An Asymmetric Dual-Processor Architecture for Low-Power Information
   Appliances
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Human Factors; Measurement; Performance; Human computer
   interface; interface design; energy consumption
ID SYSTEM
AB As users become increasingly conscious of their energy footprint either to improve battery life or to respect the environment improved energy efficiency of systems has gained in importance. This is especially important in the context of information appliances such as e-book readers that are meant to replace books, since their energy efficiency impacts how long the appliance can be used on a single charge of the battery.
   In this article, we present a new software and hardware architecture for information appliances that provides significant advantages in terms of device lifetime. The architecture combines a low-power microcontroller with a high-performance application processor, where the low-power microcontroller is used to handle simple user interactions (e.g., turning pages, inking, entering text) without waking up the main application processor. We demonstrate how this architecture is easily adapted to the traditional way of building user interfaces using a user interface markup language. We report on our initial measurements using an E Ink-based prototype. When comparing our hybrid architecture to a simpler solution we found that we can increase the battery life by a factor of 1.72 for a reading task and by a factor of 3.23 for a writing task. We conclude by presenting design guidelines aimed at optimizing the overall energy signature of information appliances.
C1 [Guimbretiere, Francois; Liu, Shenwei; Wang, Han] Cornell Univ, Ithaca, NY 14853 USA.
   [Manohar, Rajit] Cornell Univ, Comp Syst Lab, Ithaca, NY 14853 USA.
C3 Cornell University; Cornell University
RP Guimbretière, F (corresponding author), Cornell Univ, Ithaca, NY 14853 USA.
EM francois@cs.cornell.edu
FU National Science Foundation [ISS-0916217]; FXPAL; Div Of Information &
   Intelligent Systems; Direct For Computer & Info Scie & Enginr [0916217]
   Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation under grant
   ISS-0916217. Additional support was provided by FXPAL.
CR Agarwal Y., 2009, P USENIX S NETW SYST
   Amazon, 2007, AM KINDL
   [Anonymous], 1983, The Psychology of Human-Computer Interaction
   BIERMANN D, 2004, P 1 WATS C INT ARCH
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chen GY, 2004, IEEE T PARALL DISTR, V15, P795, DOI 10.1109/TPDS.2004.47
   COHEN J, 1992, PSYCHOL BULL, V112, P155, DOI 10.1037/0033-2909.112.1.155
   Dutta PK, 2005, IEEE IC CAD, P925, DOI 10.1109/ICCAD.2005.1560194
   FITTS PM, 1954, J EXP PSYCHOL, V47, P381, DOI 10.1037/h0055392
   GOVIL K, 1995, P 1 C MOB COMP NETW
   Grunwand Dirk, 2000, P 4 S OP SYST DES IM
   Harter T., 2004, Proceedings of the SIGCHI conference on Human factors in computing systems, P199, DOI DOI 10.1145/985692.985718
   Hinckley K., 2005, ACM Transactions on Computer-Human Interaction, V12, P31, DOI 10.1145/1057237.1057240
   Hohlt B, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P205
   Irex Technologies, 2006, ILIAD US MAN V2 7
   ISHIHARA T, 1998, P INT S LOW POW EL D
   Kumar R, 2004, CONF PROC INT SYMP C, P64
   Mackinlay J. D., 1990, Computer Graphics, V24, P171, DOI 10.1145/97880.97898
   Pering T., 1998, P 4 IEEE REAL TIM TE
   Priyantha Bodhi, 2010, LITTLE ROCK ENABING
   Raghunathan V, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P363
   Robertson G. G., 1989, UIST. Proceedings of the ACM SIGGRAPH Symposium on User Interface Software and Technology, P10, DOI 10.1145/73660.73662
   Rudenko A., 1998, Mobile Computing and Communications Review, V2, P19
   Saha Sonal, 2011, THESIS VIRGINIA POLY
   Sellen A.J., 2001, MYTH PAPERLESS OFFIC
   Simunic T., 2001, P 38 DES AUT C
   Sony, 2006, OP GUID PRS 500 PORT
   Vallerio KS, 2006, IEEE T MOBILE COMPUT, V5, P846, DOI 10.1109/TMC.2006.97
   Wang C, 2004, ACM SIGPLAN NOTICES, V39, P119, DOI 10.1145/996893.996857
   WEISER M, 1991, SCI AM, V265, P94, DOI 10.1038/scientificamerican0991-94
   Weste N., 2010, CMOS VLSI DESIGN CIR
   Zhong L, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P247, DOI 10.1145/1067170.1067197
   Zhong Lin, 2005, THESIS PRINCETON U
NR 33
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 98
DI 10.1145/2560538
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200025
DA 2024-07-18
ER

PT J
AU Raravi, G
   Nélis, V
AF Raravi, Gurulingesh
   Nelis, Vincent
TI Task Assignment Algorithms for Heterogeneous Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Theory; Heterogeneous multiprocessors;
   real-time scheduling
ID REAL-TIME TASKS
AB Consider the problem of assigning implicit-deadline sporadic tasks on a heterogeneous multiprocessor platform comprising a constant number (denoted by t) of distinct types of processors-such a platform is referred to as a t-type platform. We present two algorithms, LPG(IM) and LPG(NM), each providing the following guarantee. For a given t-type platform and a task set, if there exists a task assignment such that tasks can be scheduled to meet their deadlines by allowing them to migrate only between processors of the same type (intra-migrative), then: (i) LPG(IM) succeeds in finding such an assignment where the same restriction on task migration applies (intra-migrative) but given a platform in which only one processor of each type is 1 + alpha x t 1/t times faster and (ii) LPG(NM) succeeds in finding a task assignment where tasks are not allowed to migrate between processors (non-migrative) but given a platform in which every processor is 1 + alpha times faster. The parameter alpha is a property of the task set; it is the maximum of all the task utilizations that are no greater than one. To the best of our knowledge, for t-type heterogeneous multiprocessors: (i) for the problem of intra-migrative task assignment, no previous algorithm exists with a proven bound and hence our algorithm, LPG(IM), is the first of its kind and (ii) for the problem of non-migrative task assignment, our algorithm, LPG(NM), has superior performance compared to state-of-the-art.
C1 [Raravi, Gurulingesh; Nelis, Vincent] Polytech Inst Porto, P-4200465 Oporto, Portugal.
C3 Instituto Politecnico do Porto
RP Raravi, G (corresponding author), Polytech Inst Porto, Rua Doutor Roberto Frias, P-4200465 Oporto, Portugal.
EM gu-rulingesh@gmail.com
OI Nelis, Vincent/0000-0002-2955-0503
FU National Funds through FCT; ERDF through COMPETE
   [FCOMP-01-0124-FEDER-037281, FCOMP-01-0124-FEDER-020447]; FCT; EU
   ARTEMIS JU funding [ARTEMIS/0003/2012, 333053, ARTEMIS/0001/2013,
   621429]; North Portugal Regional Operational Programme (ON.2 O Novo
   Norte), under the NSRF; North Portugal Regional Operational Programme
   (ON.2 O Novo Norte), through the ERDF; National Funds through FCT
   [NORTE-07-0124-FEDER-000063]
FX This work was supported by National Funds through FCT and by ERDF
   through COMPETE, within project(s) FCOMP-01-0124-FEDER-037281 (CISTER)
   and FCOMP-01-0124-FEDER-020447 (REGAIN), by FCT and the EU ARTEMIS JU
   funding, within projects ARTEMIS/0003/2012 - JU grant no. 333053
   (CONCERTO) and ARTEMIS/0001/2013 - JU grant no. 621429 (EMC2), and also
   by the North Portugal Regional Operational Programme (ON.2 O Novo
   Norte), under the NSRF, through the ERDF, and by the National Funds
   through FCT, with the project no. NORTE-07-0124-FEDER-000063 (BEST-CASE,
   New Frontiers).
CR AMD, 2013, AMD ACC PROC UN
   Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   [Anonymous], 2013, CPLEX Optimizer
   [Anonymous], 2013, NVIDIA BRINGS KEPLER
   Apple, 2013, APPL A5X DUAL COR CP
   Baruah S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P536, DOI 10.1109/RTTAS.2004.1317301
   Baruah SK, 2004, PROC INT CONF PARAL, P467
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Correa JR, 2012, MATH OPER RES, V37, P379, DOI 10.1287/moor.1110.0520
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   HORN WA, 1974, NAV RES LOG, V21, P177, DOI 10.1002/nav.3800210113
   HOROWITZ E, 1976, J ACM, V23, P317, DOI 10.1145/321941.321951
   INTEL, 2013, BAY TRAIL MULT SOC F
   INTEL, 2013, 4 GEN COR I7 PROC
   INTEL, 2013, INT AT PROC
   Jansen K., 1999, Proceedings of the Thirty-First Annual ACM Symposium on Theory of Computing, P408, DOI 10.1145/301250.301361
   Johnson D.S., 1973, Ph.D. thesis
   KARMARKAR N, 1984, COMBINATORICA, V4, P373, DOI 10.1007/BF02579150
   LENSTRA JK, 1990, MATH PROGRAM, V46, P259, DOI 10.1007/BF01585745
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Luenberger DG, 2016, INT SER OPER RES MAN, V228, P1, DOI 10.1007/978-3-319-18842-3
   Nelissen G, 2012, EUROMICRO, P13, DOI 10.1109/ECRTS.2012.36
   Nvidia, 2013, TEGR 4 MOB SPEED LIF
   Phillips CynthiaA., 1997, STOC '97: Proceedings of the 29th annual ACM symposium on Theory of Computing, P140
   Qualcomm, 2013, SNAPDR PROC ALL IN O
   Raravi G, 2012, REAL TIM SYST SYMP P, P117, DOI 10.1109/RTSS.2012.64
   Raravi G, 2013, REAL-TIME SYST, V49, P29, DOI 10.1007/s11241-012-9161-1
   Raravi G, 2012, EUROMICRO, P34, DOI 10.1109/ECRTS.2012.21
   Samsung, 2013, EXYN 5 OCT PROC
   Texas Instruments, 2013, OMAP APPL PROC
   West D.B., 2001, INTRO GRAPH THEORY
   Wiese A, 2013, REAL-TIME SYST, V49, P219, DOI 10.1007/s11241-012-9164-y
NR 34
TC 4
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 159
DI 10.1145/2660494
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300015
DA 2024-07-18
ER

PT J
AU Razaghi, P
   Gerstlauer, A
AF Razaghi, Parisa
   Gerstlauer, Andreas
TI Host-Compiled Multicore System Simulation for Early Real-Time
   Performance Evaluation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Native simulation; abstract modeling; system-level
   design
AB With increasing complexity and software content, modern embedded platforms employ a heterogeneous mix of multicore processors along with hardware accelerators in order to provide high performance in limited power budgets. To evaluate real-time performance and other constraints, full system simulations are essential. With traditional approaches being either slow or inaccurate, so-called source-level or host-compiled simulators have recently emerged as a solution for rapid evaluation of the complete system at early design stages. In such approaches, a faster simulation is achieved by abstracting execution behavior and increasing simulation granularity. However, existing source-level simulators often focus on application behavior only while neglecting the effects of hardware/software interactions and their associated speed and accuracy trade-offs.
   In this article, we present a host-compiled simulator that emulates software execution in a full-system context. Our simulator incorporates abstract models of both real-time operating systems (RTOSs) and multicore processors to replicate timing-accurate hardware/software interactions and to enable full system cosimulation. An integrated approach for automatic timing granularity adjustment (ATGA) uses observations of the system state to automatically control the timing model and optimally navigate speed versus accuracy conditions. Results as applied to industrial-strength platforms confirm that OS-and system-level effects can significantly contribute to overall accuracy and simulation overhead. By providing careful abstractions, our models can achieve full system simulations at equivalent speeds of more than a thousand MIPS with less than 3% timing error. Coupled with the capability to easily adjust simulation parameters and configurations, this demonstrates the benefits of our simulator for early application development and design space exploration.
C1 [Razaghi, Parisa; Gerstlauer, Andreas] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Razaghi, P (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM parisa.r@utexas.edu
RI Gerstlauer, Andreas/S-7940-2019
CR [Anonymous], P AS S PAC DES AUT C
   [Anonymous], P USENIX ANN TECHN C
   [Anonymous], 2014, HCSIM 1 0
   ARM, 2014, ARM GEN INT CONTR AR
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Blake G, 2009, IEEE SIGNAL PROC MAG, V26, P26, DOI 10.1109/MSP.2009.934110
   Bouchhima A., 2009, P AS S PAC DES AUT C
   Cai L., 2003, P INT C HARDW SOFTW
   Ceng J., 2009, P INT C HARDW SOFTW
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   Gerin P., 2007, P AS S PAC DES AUT C
   Gerstlauer A., 2003, P DES AUT TEST EUR C
   Gerstlauer A., 2010, P INT S RAP SYST PRO
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Hwang Y., 2008, P DES AUT TEST EUR C
   Iqbal SMZ, 2010, IEEE COMP ARCHIT L, V9, P45, DOI 10.1109/L-CA.2010.14
   Krause M., 2008, P INT C HARDW SOFTW
   LAUZAC S, 1998, P 10 EUR WORKSH REAL
   Lin K.-L., 2010, P AS S PAC DES AUT C
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Meyerowitz T., 2008, P DES AUT TEST EUR C
   Miramond B, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/450607
   Posadas H, 2005, DES AUTOM EMBED SYST, V10, P209, DOI 10.1007/s10617-006-9725-1
   Razaghi P., 2011, P DES AUT TEST EUR C
   Razaghi P, 2013, PROCEEDINGS OF THE 2013 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN)
   Razaghi P, 2012, IEEE EMBED SYST LETT, V4, P5, DOI 10.1109/LES.2012.2186281
   Renau J., 2005, SESC Simulator
   Salimi Khaligh R., 2010, P DES AUT TEST EUR C
   Schirner G., 2008, P DES AUT TEST EUR C
   Schirner G, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698760
   Schirner G, 2008, ACM T EMBED COMPUT S, V8, DOI 10.1145/1457246.1457250
   Schnerr J., 2005, P DES AUT TEST EUR C
   Schnerr J., 2008, P DES AUT C DAC 08
   Stattelmann S., 2011, P DES AUT TEST EUR C
   Wang Z., 2012, P DES AUT TEST EUR C
NR 37
TC 8
Z9 9
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 166
DI 10.1145/2678020
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300022
DA 2024-07-18
ER

PT J
AU Hannig, F
   Lari, V
   Boppu, S
   Tanase, A
   Reiche, O
AF Hannig, Frank
   Lari, Vahid
   Boppu, Srinivas
   Tanase, Alexandru
   Reiche, Oliver
TI Invasive Tightly-Coupled Processor Arrays: A Domain-Specific
   Architecture/Compiler Co-Design Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Measurement; Performance; Processor arrays; energy
   efficiency; performance; code generation
ID PARALLEL
AB We introduce a novel class of massively parallel processor architectures called invasive Tightly-Coupled Processor Arrays (TCPAs). The presented processor class is a highly parameterizable template which can be tailored before runtime to fulfill costumers' requirements such as performance, area cost, and energy efficiency. These programmable accelerators are well suited for domain-specific computing from the areas of signal, image, and video processing as well as other streaming processing applications. To overcome future scaling issues (e.g., power consumption, reliability, resource management, as well as application parallelization and mapping), TCPAs are inherently designed in way that they support self-adaptivity and resource awareness at hardware level. Here, we follow a recently introduced resource-aware parallel computing paradigm called invasive computing where an application can dynamically claim, execute, and release the resources. Furthermore, we show how invasive computing can be used as an enabler for power management. For the first time, we present a seamless mapping flow for TCPAs, based on a domain-specific language. Moreover, we outline a complete symbolic mapping approach. Finally, we support our claims by comparing a TCPA against an ARM Mali-T604 GPU in terms of performance and energy efficiency.
C1 [Hannig, Frank; Lari, Vahid; Boppu, Srinivas; Tanase, Alexandru; Reiche, Oliver] Univ Erlangen Nurnberg, Dept Comp Sci, D-91058 Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Hannig, F (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci, Cauerstr 11, D-91058 Erlangen, Germany.
EM hannig@cs.fau.de
RI Hannig, Frank/G-5213-2014
OI Hannig, Frank/0000-0003-3663-6484; Reiche, Oliver/0000-0002-5125-4508
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre "Invasive Computing" [SFB/TR 89]; German
   Research Foundation (DFG) as part of the Research Training Group 1773
   "Heterogeneous Image Systems"
FX This work was partly supported by the German Research Foundation (DFG)
   as part of the Transregional Collaborative Research Centre "Invasive
   Computing" (SFB/TR 89) and as part of the Research Training Group 1773
   "Heterogeneous Image Systems".
CR [Anonymous], 2000, Loop Tiling for Parallelism
   [Anonymous], 1974, PROC IFIP C 74
   Baumgarte V, 2003, J SUPERCOMPUT, V26, P167, DOI 10.1023/A:1024499601571
   Boppu S., 2011, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), P392, DOI 10.1109/ReConFig.2011.91
   Bouwens F, 2008, LECT NOTES COMPUT SC, V4917, P66, DOI 10.1007/978-3-540-77560-7_6
   Butts M, 2007, IEEE MICRO, V27, P32, DOI 10.1109/MM.2007.4378781
   Certner Olivier, 2008, P C DES AUT TEST EUR, P740
   Chakrapani LN, 2005, LECT NOTES COMPUT SC, V3602, P32, DOI 10.1007/11532378_4
   Duller A, 2003, CONCUR SYST ENGN SER, V61, P125
   Dutta H, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P153
   Feautrier P, 2011, Encyclopedia of Parallel Computing, DOI DOI 10.1007/978-0-387-09766-4_502
   Fowler M., 2010, Domain-specific languages
   Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Hannig F, 2004, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2004.1342455
   Hannig Frank, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P485, DOI 10.1109/FPT.2010.5681464
   Hannig F, 2008, LECT NOTES COMPUT SC, V4943, P287, DOI 10.1007/978-3-540-78610-8_30
   Henkel J, 2012, ASIA S PACIF DES AUT, P193, DOI 10.1109/ASPDAC.2012.6164944
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Kissler D, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P105, DOI 10.1109/FPT.2006.270293
   Kissler D, 2009, J LOW POWER ELECTRON, V5, P96, DOI 10.1166/jolpe.2009.1008
   Kogge P., 2008, EXASCALE COMPUTING S
   Kupriyanov A, 2008, MORG KAUF SER SYST, P295, DOI 10.1016/B978-012374287-2.50015-X
   Lari V, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390193
   Lari V, 2011, IEEE INT CONF ASAP, P87, DOI 10.1109/ASAP.2011.6043240
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee JE, 2003, ACM SIGPLAN NOTICES, V38, P183, DOI 10.1145/780731.780758
   LENGAUER C, 1991, DISTRIB COMPUT, V5, P7, DOI 10.1007/BF02311229
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Linley Gwennup, 2011, 2 LINL GWENN
   Motomura Masato, 2002, MICR FOR OCT IN STAT
   Muchnick S., 1997, ADV COMPILER DESIGN
   Munshi Aftab., 2012, OPENCL SPECIFICATION
   Palatin P, 2006, INT SYMP MICROARCH, P247
   Rau B. R., 1994, Proceedings of the 27th annual international symposium on Microarchitecture, P63
   Sankaralingam K, 2006, INT SYMP MICROARCH, P480
   Saripalli V, 2011, IEEE J EM SEL TOP C, V1, P109, DOI 10.1109/JETCAS.2011.2158343
   Shimp Anand Lal, 2013, KRAIT CORTEX A15
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Teich J, 2013, IEEE INT CONF ASAP, P1
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   Teich J, 2008, IT-INF TECHNOL, V50, P300, DOI 10.1524/itit.2008.0499
   Thiele L., 1991, Algorithms and Parallel VLSI Architectures. Lectures and Tutorials Presented at the International Workshop, P329
   Venkataramani Girish, 2003, ACM T EMBED COMPUT S, V2, P560
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   Xue JL, 1997, PARALLEL COMPUT, V22, P1621, DOI 10.1016/S0167-8191(96)00063-4
NR 46
TC 47
Z9 47
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 133
DI 10.1145/2584660
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100016
DA 2024-07-18
ER

PT J
AU Wu, CY
   Shi, YY
   Kar, S
AF Wu, Chenye
   Shi, Yiyu
   Kar, Soummya
TI Exploring Demand Flexibility in Heterogeneous Aggregators: An LMP-Based
   Pricing Scheme
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Economics; Capacity planning; locational marginal
   price; real-time pricing; Stackelberg game; smart grid; subgame perfect
   equilibrium; wind power integration
ID ELECTRICAL SYSTEMS; SIDE; MARKET; POWER
AB With the proposed penetration of electric vehicles and advanced metering technology, the demand side is foreseen to play a major role in flexible energy consumption scheduling. On the other hand, the past several years have witnessed utility companies' growing interests to integrate more renewable energy resources. These renewable resources, for example, wind or solar, due to their intermittent nature, brought great uncertainty to the power grid system. In this article, we propose a mechanism that attempts to mitigate the grid operational uncertainty induced by renewable energies by properly exploiting demand flexibility with the help of advanced smart-metering technology. To address the challenge, we develop a novel locational marginal price (LMP)-based pricing scheme that involves active demand-side participation by casting the network objective as a two-stage Stackelberg game between the local grid operator and several aggregators. In contrast to the conventional notion that generation follows load, our game formulation provides more flexibility for the operators and tries to provide adequate incentives for the loads to follow the (stochastic renewable) generation. We use the solution concept of subgame perfect equilibrium to analyze the resulting game. Subsequently, we discuss the optimal real-time conventional capacity planning for the local grid operator to achieve the minimal mismatch between supply and demand with the wind power integration. Finally, we assess our proposed scheme with field data. The simulation results show that our proposed scheme works reasonably well in the long term, even with simple heuristics.
C1 [Wu, Chenye] Tsinghua Univ, Inst Interdisciplinary Informat Sci, Inst Theoret Comp Sci, Beijing 100084, Peoples R China.
   [Shi, Yiyu] Missouri Univ Sci & Technol, Dept Elect & Comp Engn, Rolla, MO 65409 USA.
   [Kar, Soummya] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Tsinghua University; University of Missouri System; Missouri University
   of Science & Technology; Carnegie Mellon University
RP Wu, CY (corresponding author), Tsinghua Univ, Inst Interdisciplinary Informat Sci, Inst Theoret Comp Sci, Beijing 100084, Peoples R China.
EM wucy05@mails.thu.edu.cn; yshi@mst.edu; soummyak@andrew.cmu.edu
RI Wu, Chenye/AAQ-9366-2021
OI Wu, Chenye/0000-0002-5730-916X; Kar, Soummya/0000-0002-8060-5581
FU National Basic Research Program of China [2011CBA00300, 2011CBA00301];
   National Natural Science Foundation of China [61033001, 61061130540]
FX This work was supported in part by the National Basic Research Program
   of China, Grants 2011CBA00300 and 2011CBA00301, and by the National
   Natural Science Foundation of China, Grants 61033001 and 61061130540.
CR Baughman ML, 1997, IEEE T POWER SYST, V12, P496, DOI 10.1109/59.575803
   Baughman ML, 1997, IEEE T POWER SYST, V12, P489, DOI 10.1109/59.575799
   BERGER AW, 1989, IEEE T POWER SYST, V4, P920, DOI 10.1109/59.32580
   Boyd S., 2004, CONVEX OPTIMIZATION
   CARAMANIS MC, 1987, INT J ELEC POWER, V9, P217, DOI 10.1016/0142-0615(87)90003-2
   Cvetkovic Igor, 2009, Proceedings of the 2009 IEEE Energy Conversion Congress and Exposition. ECCE 2009, P2675, DOI 10.1109/ECCE.2009.5316064
   Energy GE, 2010, NEW ENGL WIND INT ST
   He M., 2011, P IEEE INFOCOM
   Ilic MD, 2010, IEEE T SYST MAN CY A, V40, P825, DOI 10.1109/TSMCA.2010.2048026
   Kisacikoglu MC, 2010, APPL POWER ELECT CO, P458, DOI 10.1109/APEC.2010.5433629
   Mas-Colell A., 1995, MICROECONOMIC THEORY, V1
   McLaughlin David, 2010, RENEW ENERGY WORLD M
   Moura PS, 2010, APPL ENERG, V87, P2581, DOI 10.1016/j.apenergy.2010.03.019
   Neely M. J., 2010, P IEEE SMARTGRIDCOMM
   Philpott AB, 2006, IEEE T POWER SYST, V21, P488, DOI 10.1109/TPWRS.2006.873119
   Rasmusen E., 1994, Games and Information: An Introduction to Game Theory
   Rassenti SJ, 2003, P NATL ACAD SCI USA, V100, P2998, DOI 10.1073/pnas.0437942100
   ROSEN JB, 1965, ECONOMETRICA, V33, P520, DOI 10.2307/1911749
   Schweppe F., 1988, SPOT PRICING ELECT, DOI DOI 10.1007/978-1-4613-1683-1
   SIDDIQI SN, 1995, IEEE T POWER SYST, V10, P1211, DOI 10.1109/59.466535
   Strbac G, 1996, IEE P-GENER TRANSM D, V143, P232, DOI 10.1049/ip-gtd:19960290
   Weber J. D., 1999, 1999 IEEE Power Engineering Society Summer Meeting. Conference Proceedings (Cat. No. 99CH36364), P682, DOI 10.1109/PESS.1999.787399
   Wu C., 2012, P IEEE INN SMART GRI
   Wu CY, 2012, INT CONF SMART GRID, P67, DOI 10.1109/SmartGridComm.2012.6485961
   Wu CY, 2011, IEEE GLOBE WORK, P1199, DOI 10.1109/GLOCOMW.2011.6162371
NR 25
TC 2
Z9 2
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 57
DI 10.1145/2544375.2544377
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800002
DA 2024-07-18
ER

PT J
AU Vyas, S
   Gupte, A
   Gill, CD
   Cytron, RK
   Zambreno, J
   Jones, PH
AF Vyas, Sudhanshu
   Gupte, Adwait
   Gill, Christopher D.
   Cytron, Ron K.
   Zambreno, Joseph
   Jones, Phillip H.
TI Hardware Architectural Support for Control Systems and Sensor Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Control systems; real-time
   systems; sensor processing; application-specific processor;
   reconfigurable hardware
ID IMPLEMENTATION
AB The field of modern control theory and the systems used to implement these controls have shown rapid development over the last 50 years. It was often the case that those developing control algorithms could assume the computing medium was solely dedicated to the task of controlling a plant, for example, the control algorithm being implemented in software on a dedicated Digital Signal Processor (DSP), or implemented in hardware using a simple dedicated Programmable Logic Device (PLD). As time progressed, the drive to place more system functionality in a single component (reducing power, cost, and increasing reliability) has made this assumption less often true. Thus, it has been pointed out by some experts in the field of control theory (e. g., Astrom) that those developing control algorithms must take into account the effects of running their algorithms on systems that will be shared with other tasks. One aspect of the work presented in this article is a hardware architecture that allows control developers to maintain this simplifying assumption. We focus specifically on the Proportional-Integral-Derivative (PID) controller. An on-chip coprocessor has been implemented that can scale to support servicing hundreds of plants, while maintaining microsecond-level response times, tight deterministic control loop timing, and allowing the main processor to service noncontrol tasks.
   In order to control a plant, the controller needs information about the plant's state. Typically this information is obtained from sensors with which the plant has been instrumented. There are a number of common computations that may be performed on this sensor data before being presented to the controller (e. g., averaging and thresholding). Thus in addition to supporting PID algorithms, we have developed a Sensor Processing Unit (SPU) that off-loads these common sensor processing tasks from the main processor.
   We have prototyped our ideas using Field Programmable Gate Array (FPGA) technology. Through our experimental results, we show our PID execution unit gives orders of magnitude improvement in response time when servicingmany plants, as compared to a standard general software implementation. We also show that the SPU scales much better than a general software implementation. In addition, these execution units allow the simplifying assumption of dedicated computing medium to hold for control algorithm development.
C1 [Vyas, Sudhanshu; Gupte, Adwait; Zambreno, Joseph; Jones, Phillip H.] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
   [Gill, Christopher D.; Cytron, Ron K.] Washington Univ, Dept Comp Sci & Engn, St Louis, MO 63130 USA.
C3 Iowa State University; Washington University (WUSTL)
RP Jones, PH (corresponding author), Iowa State Univ, Dept Elect & Comp Engn, 2229 Lincoln Way, Ames, IA 50011 USA.
EM phjones@iastate.edu
OI Cytron, Ron/0009-0009-5915-602X
FU National Science Foundation [CNS-1060337]
FX This work is supported by the National Science Foundation under grant
   no. CNS-1060337.
CR [Anonymous], P 7 IFAC S ADV CONTR
   Carvalho BB, 2010, FUSION ENG DES, V85, P298, DOI 10.1016/j.fusengdes.2010.02.002
   Cervin A., 2004, P 10 INT C REAL TIM
   Chan YF, 2004, IEEE DECIS CONTR P, P4885, DOI 10.1109/CDC.2004.1429572
   Chan YF, 2007, IEEE T IND ELECTRON, V54, P1898, DOI 10.1109/TIE.2007.898283
   Economakos Christoforos, 2008, 2008 IEEE International Symposium on Industrial Electronics (ISIE 2008), P1908, DOI 10.1109/ISIE.2008.4677262
   Frantz G, 2000, IEEE MICRO, V20, P52, DOI 10.1109/40.888703
   GANERIWAL S, 2003, P ACM C EMB NETW SEN
   Goebel K, 2008, IEEE SYST J, V2, P189, DOI 10.1109/JSYST.2008.925262
   Gonçalves B, 2010, ENERG CONVERS MANAGE, V51, P1751, DOI 10.1016/j.enconman.2010.02.004
   Gu L., 2005, P 3 INT C EMBEDDED N, P205, DOI DOI 10.1145/1098918.1098941
   Gupte A, 2009, IEEE INT CONF EMBED, P85, DOI 10.1109/RTCSA.2009.16
   GUTHAUS MR, 2001, P 4 IEEE ANN WORKSH
   Gwaltney D. A., 2002, IMPLEMENTATION ADAPT
   Hellerstein JM, 2003, LECT NOTES COMPUT SC, V2634, P63
   HENRIKSSON D, 2005, LUTFD2TFRT7612SE ISR
   Intel Inc, 2006, INT CENTR MOB TECHN
   Intel Inc, 2010, INT AT PROC Z5XX SER
   Isaksson A, 2002, IEE P-CONTR THEOR AP, V149, P1, DOI 10.1049/ip-cta:20020319
   Jeffery SR, 2006, LECT NOTES COMPUT SC, V3968, P83
   Liu KB, 2008, MOBILE NETW APPL, V13, P212, DOI 10.1007/s11036-008-0052-6
   Mic D, 2008, OPTIM 2008: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL III, P107
   Minorsky N., 1922, J AM SOC NAVAL ENG, V34, P280, DOI [10.1111/j.1559-3584.1922.tb04958.x, DOI 10.1111/J.1559-3584.1922.TB04958.X]
   Nakamura M., 2006, P C LOC COMP NETW
   National Instruments, 2011, PACS IND CONTR FUT C
   Nekoogar Farzad., 1998, Digital Control Using Digital Signal Processing, V1st
   O'Dwyer A, 2003, P AMER CONTR CONF, P1494
   Ogata K, 2002, Modern control engineering
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P481, DOI 10.1109/RTSS.2008.43
   Penaflor B., 2006, P 5 IAEA TECHN M CON
   Petrov M., 2002, P INT SYST C
   Samet L., 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196), P291, DOI 10.1109/ICECS.1998.813324
   Sartori F., 2009, P 23 IEEE NPSS S FUS, P1
   Suh YS, 2007, SENSORS-BASEL, V7, P537, DOI 10.3390/s7040437
   TANG KS, 2001, IEEE T CIRCUITS-I, V48, P4
   Torngren M, 1998, REAL-TIME SYST, V14, P219, DOI 10.1023/A:1007964222989
   Visioli A, 2001, IEE P-CONTR THEOR AP, V148, P1, DOI 10.1049/ip-cta:20010232
   Wittenmark Bjrn., 2003, Computer control: An overview
   Zhao W, 2005, 2005 12TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS, P70
   Zhou X., 2006, P DES AUT C
NR 40
TC 5
Z9 6
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 16
DI 10.1145/2514641.2514643
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300002
DA 2024-07-18
ER

PT J
AU Hsieh, AC
   Hwang, TT
AF Hsieh, Ang-Chih
   Hwang, Tingting
TI Thermal-Aware Memory Mapping in 3D Designs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; System in package (SIP); thermal management; memory
   mapping
AB DRAM is usually used as main memory for program execution. The thermal behavior of a memory block in a 3D SIP is affected not only by the power behavior but also the heat dissipating ability of that block. The power behavior of a block is related to the applications run on the system, while the heat dissipating ability is determined by the number of tier and the position the block locates. Therefore, a thermal-aware memory allocator should consider the following two points. First, the allocator should consider not only the power behavior of a logic block but also the physical location during memory mapping and second, the changing temperature of a physical block during execution of programs. In this article, we will propose a memory mapping algorithm taking into consideration these two points. Our technique can be classified as static thermal management to be applied to embedded software designs. Experiments show that for single-core systems, our method can reduce the temperature of memory system by 17.1 degrees C, as compared to a straightforward mapping in the best case, and 13.3 degrees C on average. For systems with four cores, the temperature reductions are 9.9 degrees C and 11.6 degrees C on average when L1 cache of each core is set to 4KB and 8KB, respectively.
C1 [Hsieh, Ang-Chih; Hwang, Tingting] Natl Tsing Hua Univ, Hsinchu, Taiwan.
C3 National Tsing Hua University
RP Hsieh, AC (corresponding author), Natl Tsing Hua Univ, Hsinchu, Taiwan.
EM achsieh@cs.nthu.edu.tw
FU National Science Council of Taiwan [NSC 98-2220-E-007-014]
FX This work was supported by National Science Council of Taiwan under
   grant NSC 98-2220-E-007-014.
CR [Anonymous], 1342 U WISC MAD CS D
   [Anonymous], 2008, H264AVC JM CODEC
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   HUANGRY W., 2005, P WORKSH DUPL DEC DE
   HYNIX, 2003, HY5DU12822D HYNIX
   Kim YI, 2004, 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, P667, DOI 10.1109/RELPHY.2004.1315442
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li YM, 2005, INT S HIGH PERF COMP, P71
   Low YL, 1998, IEEE T COMPON PACK B, V21, P298, DOI 10.1109/96.704941
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Mutyam M, 2006, ACM SIGPLAN NOTICES, V41, P163, DOI 10.1145/1134650.1134674
   PANCESCU A., 2007, SOFTPEDIA HYNIX STOR
   Puttaswamy K., 2006, PROC GLSVLSI, P19, DOI DOI 10.1145/1127908.1127915
   Sankaranarayanan K., 2005, J INSTRUCTION LEVEL, V7
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   Tai K. L., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P191, DOI 10.1109/ASPDAC.2000.835095
   TAI KL, 1995, P SOC PHOTO-OPT INS, V2575, P466
   Tsai YF, 2005, PR IEEE COMP DESIGN, P519
   Wang M, 2001, 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, P843, DOI 10.1109/ICASIC.2001.982696
   Wang M., 2001, Solid-State Circuits Conference, P385
   Wang M. X., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P205, DOI 10.1109/ASPDAC.2000.835097
NR 21
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 4
DI 10.1145/2512457
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900004
OA Bronze
DA 2024-07-18
ER

PT J
AU Sem-Jacobsen, FO
   Rodrigo, S
   Strano, A
   Skeie, T
   Bertozzi, D
   Gilabert, F
AF Sem-Jacobsen, Frank Olaf
   Rodrigo, Samuel
   Strano, Alessandro
   Skeie, Tor
   Bertozzi, Davide
   Gilabert, Francisco
TI Enabling Power Efficiency through Dynamic Rerouting On-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Management; Power management; networks-on-chip;
   dynamic rerouting; logic-based routing
ID FAULT-TOLERANT; TURN MODEL; RECONFIGURATION; PROTOCOL; SHUTDOWN; MESH
AB Networks-on-chip (NoCs) are key components in many-core chip designs. Dynamic power-awareness is a new challenge present in NoCs that must be efficiently handled by the routing functionality as it introduces irregularities in the commonly used 2-D meshes. In this article, we propose a logic-based routing algorithm, iFDOR, oriented towards dynamic powering down one region within every application partition on the chip through dynamic rerouting, with low implementation costs. Results show that we can successfully shutdown an arbitrary rectangular region within an application partition without significant impact on network performance.
C1 [Strano, Alessandro; Bertozzi, Davide] Univ Ferrara, I-44100 Ferrara, Italy.
   [Skeie, Tor] Univ Oslo, N-0316 Oslo, Norway.
   [Gilabert, Francisco] Univ Politecn Valencia, Valencia, Spain.
C3 University of Ferrara; University of Oslo; Universitat Politecnica de
   Valencia
EM davide.bertozzi@unife.it
FU NaNoC [248972]; European Commission
FX This work was supported by the project NaNoC (grant agreement no.
   248972) which is funded by the European Commission within the Research
   Programme FP7.
CR Agarwal N, 2009, INT S HIGH PERF COMP, P67, DOI 10.1109/HPCA.2009.4798238
   ALAGHI A., 2008, P E W DES TEST C
   AZIMI M., 2007, INTEL TECH J, V11, P03
   BERTOZZI D., 2004, IEEE CIRCUITS SYST M
   Bogdan P, 2007, VLSI DES, DOI 10.1155/2007/95348
   Boppana R. V., 1994, Proceedings Supercomputing '94 (Cat. No.94CH34819), P693, DOI 10.1109/SUPERC.1994.344335
   BOPPANA RV, 1995, IEEE T COMPUT, V44, P848, DOI 10.1109/12.392844
   CAMACHO J, 2011, POWER EFFICIENT NETW
   Casado R, 2001, IEEE T PARALL DISTR, V12, P115, DOI 10.1109/71.910868
   CASADO R., 2008, P EUR PAR PROC, P1
   Chalasani S, 1997, IEEE T COMPUT, V46, P616, DOI 10.1109/12.589238
   Chen XN, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Duato J., 1994, Proceedings 1994 International Conference on Parallel and Distributed Systems (Cat. No.94TH06817), P600, DOI 10.1109/ICPADS.1994.590404
   Fick D, 2009, DES AUT TEST EUROPE, P21
   GHIRIBALDI A., 2011, P IEEE IFIP 19 INT C
   Gilabert F., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P165, DOI 10.1109/NOCS.2010.25
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   Gómez ME, 2006, IEEE T COMPUT, V55, P400, DOI 10.1109/TC.2006.46
   Hale Kyle C., 2009, Proceedings of the 2009 2nd International Workshop on Network on Chip Architectures (NoCArc 2009), P57, DOI 10.1145/1645213.1645227
   HONARMAND N., 2007, P IEEE E W DES TEST, P411
   INTEL, 2010, REAL WORLD TECHN INT
   KIM H., 2011, P INT WORKSH NETW CH
   Kim SP, 1997, PARALLEL COMPUT, V23, P1937, DOI 10.1016/S0167-8191(97)00093-8
   Lee JG, 2010, IEICE T FUND ELECTR, VE93A, P1215, DOI 10.1587/transfun.E93.A.1215
   Lee SE, 2009, INTEGRATION, V42, P479, DOI 10.1016/j.vlsi.2009.01.002
   Li F, 2007, ACM SIGPLAN NOTICES, V42, P394, DOI 10.1145/1273442.1250779
   Link GM, 2005, DES AUT TEST EUROPE, P648, DOI 10.1109/DATE.2005.176
   Lotfi-Kamran P, 2010, J SYST ARCHITECT, V56, P256, DOI 10.1016/j.sysarc.2010.05.002
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   Martin MMK, 2000, ACM SIGPLAN NOTICES, V35, P25, DOI 10.1145/384264.378998
   MATSUTANI H, 2010, P 4 ACM IEEE INT S N, P61
   Matsutani H, 2008, ASIA S PACIF DES AUT, P519
   Mello A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P178
   NIKITOVIC M, 2007, ADAPTIVE SHUTDOWN SC
   NILSSON E., 2003, P C DES AUT TEST EUR
   Pinkston TM, 2003, IEEE T PARALL DISTR, V14, P780, DOI 10.1109/TPDS.2003.1225057
   Pirretti M, 2004, IEEE COMP SOC ANN, P46, DOI 10.1109/ISVLSI.2004.1339507
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Rodrigo S., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P25, DOI 10.1109/NOCS.2010.12
   RODRIGO S., 2010, THESIS U POLITECNICA
   Seiculescu C, 2009, DES AUT CON, P822
   Sem-Jacobsen F., 2011, INT WORKSH INT NETW, P11
   Shang L, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P91, DOI 10.1109/HPCA.2003.1183527
   SKEIE T., 2009, P INT S SYST ON CHIP
   SOLHEIM A. G., 2009, P INT EUR C PAR PROC
   Stensgaard Mikkel B., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P55, DOI 10.1109/NOCS.2008.4492725
   Wang PH, 2009, IEEE COMPUT ARCHIT L, V8, P9, DOI 10.1109/L-CA.2009.1
   Wu J, 2003, IEEE T COMPUT, V52, P1154, DOI 10.1109/TC.2003.1228511
NR 49
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 111
DI 10.1145/2485984.2485999
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900014
DA 2024-07-18
ER

PT J
AU Valtazanos, A
   Arvind, DK
   Ramamoorthy, S
AF Valtazanos, Aris
   Arvind, D. K.
   Ramamoorthy, Subramanian
TI Latent Space Segmentation for Mobile Gait Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Wireless sensor networks; motion
   segmentation; gait analysis
ID RECOGNITION
AB An unsupervised learning algorithm is presented for segmentation and evaluation of motion data from the on-body Orient wireless motion capture system for mobile gait analysis. The algorithm is model-free and operates on the latent space of the motion, by first aggregating all the sensor data into a single vector, and then modeling them on a low-dimensional manifold to perform segmentation. The proposed approach is contrasted to a basic, model-based algorithm, which operates directly on the joint angles computed by the Orient sensor devices. The latent space algorithm is shown to be capable of retrieving qualitative features of the motion even in the face of noisy or incomplete sensor readings.
C1 [Valtazanos, Aris; Arvind, D. K.; Ramamoorthy, Subramanian] Univ Edinburgh, Edinburgh EH8 9YL, Midlothian, Scotland.
C3 University of Edinburgh
RP Valtazanos, A (corresponding author), Univ Edinburgh, Edinburgh EH8 9YL, Midlothian, Scotland.
EM a.valtazanos@sms.ed.ac.uk
FU Research Consortium in Speckled Computing; Scottish Funding Council as
   part of the Strategic Research Development Programme [R32329]; UK
   Engineering and Physical Sciences Research Council (EPSRC) as part of
   the Basic Technology Programme [C523881]
FX A. Valtazanos is supported by a doctoral studentship from the Research
   Consortium in Speckled Computing, which is funded by the Scottish
   Funding Council as part of the Strategic Research Development Programme
   (R32329), and the UK Engineering and Physical Sciences Research Council
   (EPSRC) as part of the Basic Technology Programme (C523881).
CR Albu AB, 2008, PATTERN RECOGN, V41, P6, DOI 10.1016/j.patcog.2007.03.013
   [Anonymous], 2003, ADV NEURAL INF PROCE
   [Anonymous], BODYNETS 09
   [Anonymous], 2003, ADV NEURAL INFORM PR
   Bishop C.M., 2006, J ELECTRON IMAGING, V16, P049901, DOI DOI 10.1117/1.2819119
   BLAKE A, 1995, ARTIF INTELL, V78, P179, DOI 10.1016/0004-3702(95)00032-1
   CHEN J., 2005, P 27 ANN C IEEE ENG
   Guenterberg E, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P339, DOI 10.1109/P3644.44
   Guenterberg E, 2009, LECT NOTES COMPUT SC, V5516, P145, DOI 10.1007/978-3-642-02085-8_11
   Jean F, 2005, 2nd Canadian Conference on Computer and Robot Vision, Proceedings, P144, DOI 10.1109/CRV.2005.24
   Laptev I., 2005, P INT C COMP VIS
   Lei YK, 2010, LECT NOTES ARTIF INT, V6216, P173
   Lv F, 2006, LECT NOTES COMPUT SC, V3954, P359
   MacDorman KF, 2004, INT C PATT RECOG, P537, DOI 10.1109/ICPR.2004.1333828
   Miyazaki S, 1997, IEEE T BIO-MED ENG, V44, P753, DOI 10.1109/10.605434
   QUIRION S, 2005, P 13 INT C CENTR EUR, P145
   RABINER LR, 1989, P IEEE, V77, P257, DOI 10.1109/5.18626
   Roweis ST, 2000, SCIENCE, V290, P2323, DOI 10.1126/science.290.5500.2323
   RUI Y, 2000, P IEEE C COMP VIS PA
   Sabatini AM, 2005, IEEE T BIO-MED ENG, V52, P486, DOI 10.1109/TBME.2004.840727
   Tenenbaum JB, 2000, SCIENCE, V290, P2319, DOI 10.1126/science.290.5500.2319
   Thangali A., 2005, IEEE WORKSHOPS APPL, V2, P176
   Valtazanos A., 2010, WIRELESS HLTH, P145
   van Der Maaten L., 2009, 2009005 TICCTR TILB
   Wang J., 2006, ADV NEURAL INFORM PR, P1441
   YANG A.Y., 2008, P CVPR WORKSH HUM CO
   Young A.D., 2007, P 4 WORKSHOP EMBEDDE, P53
NR 27
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 101
DI 10.1145/2485984.2485989
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900004
DA 2024-07-18
ER

PT J
AU Lai, CF
   Chen, M
   Qiu, MK
   Vasilakos, AV
   Park, JH
AF Lai, Chin-Feng
   Chen, Min
   Qiu, Meikang
   Vasilakos, Athanasios V.
   Park, Jong Hyuk
TI A RF4CE-Based Remote Controller with Interactive Graphical User
   Interface Applied to Home Automation System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; RF4CE-based remote controller; interactive graphical user
   interface; home automation system
AB With the increase in commercial electronic equipment and its complicated control interfaces, how to design an effective and user-friendly control interface has become a topic for many researchers. This research introduces two-directional communication of an interactive graphical user interface on a universal remote control (URC). It is different from current URCs where users must often spend huge amounts of time setting the command codes and encoding each device. With the increase in the number of appliances that the controller needs to manage and the complicated and numerous control buttons, using such controllers often causes difficulties for users. This research employs a cross-platform with integration theories, so when a user wants to connect an appliance, both the appliance end and the controller end will build a two-directional connection through pairing over Radio Frequency for Consumer Electronics (RF4CE). After connection, the system will automatically set the communication protocol between the controller and the device. The appliance will automatically transmit its current state and service in the form of bundles to the controller, then the controller will project it onto an LCD screen. The controller can also show the number of appliances connected to the current position of the user, allowing the user to use one controller to control all home appliances with ease, achieving a simplified and instinctive control interface to build the integrated control environment for commercial appliances.
C1 [Lai, Chin-Feng] Natl Ilan Univ, Inst Comp Sci & Informat Engn, Ilan 260, Taiwan.
   [Chen, Min] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Hubei, Peoples R China.
   [Qiu, Meikang] Univ Kentucky, Lexington, KY 40506 USA.
   [Vasilakos, Athanasios V.] Kuwait Univ, Dept Comp Sci, Kuwait, Kuwait.
   [Park, Jong Hyuk] Seoul Natl Univ Sci & Technol, Dept Comp Sci & Engn, Seoul, South Korea.
C3 National Ilan University; Huazhong University of Science & Technology;
   University of Kentucky; Kuwait University; Seoul National University of
   Science & Technology
RP Park, JH (corresponding author), Seoul Natl Univ Sci & Technol, Dept Comp Sci & Engn, Seoul, South Korea.
EM cinfon@ieee.org; minchen@ieee.org; mqiu@engr.uky.edu;
   vasilako@ath.forthnet.gr; jonghyukpark1@hotmail.com
RI Lai, Chin-Feng/IAP-5353-2023; Chen, Min/N-9350-2015; vasilakos,
   athanasios/J-2824-2017
OI Chen, Min/0000-0002-0960-4447; Vasilakos,
   Athanasios/0000-0003-1902-9877; Lai, Chin-Feng/0000-0001-7138-0272
FU MKE (The Ministry of Knowledge Economy), Korea, under the ITRC
   (Information Technology Research Center) support program
   [NIPA-2011-C1090-1131-0004]; NSF [CNS-1249223]; University of Kentucky
   Start-Up Fund
FX This research was supported by the MKE (The Ministry of Knowledge
   Economy), Korea, under the ITRC (Information Technology Research Center)
   support program supervised by the NIPA (National IT Industry Promotion
   Agency) (NIPA-2011-C1090-1131-0004), and was supported in part by the
   NSF CNS-1249223 and the University of Kentucky Start-Up Fund.
CR Anders P., 2009, P 3 INT C SENS TECHN, P105
   Chen O., 2008, P IEEE INT WORKSH ME, P1
   Coleman B, 2009, IEEE PERVAS COMPUT, V8, P16, DOI 10.1109/MPRV.2009.60
   Egan D, 2005, COMPUT CONTROL ENG, V16, P14, DOI 10.1049/cce:20050203
   Erdem H, 2009, IEEE T CONSUM ELECTR, V55, P2184, DOI 10.1109/TCE.2009.5373786
   Hsien C. H., 2009, IEEE T CONSUM ELECTR, V55, P172
   Hua JF, 2009, J POWER SOURCES, V186, P478, DOI 10.1016/j.jpowsour.2008.10.013
   Jia R. C. C., 2004, P IEEE INT C NETW SE, P399
   Jinsoo H., 2010, IEEE T CONSUM ELECTR, V55, P264
   Koo B, 2011, INT J COMMUN SYST, V24, P1340, DOI 10.1002/dac.1223
   Laehyun K., 2010, P INT C CONS EL, P209
   Sandnes FE, 2010, J UNIVERS COMPUT SCI, V16, P1311
   Sreedharan S., 2007, Proceedings of the 19th Australasian conference on Computer-Human Interaction: Entertaining User Interfaces (OZCHI '07), P227
   Wan K. P., 2007, IEEE T CONSUM ELECTR, V53, P172
   Xing J., 2009, P INT S INT UB COMP, P319
   Youngjae K., 2006, P 8 INT C ADV COMM T, P1521
   Yu LY, 2010, IEEE T VIS COMPUT GR, V16, P1613, DOI 10.1109/TVCG.2010.157
   Zaletelj J., 2007, P 8 INT WORKSH IM AN, V41
   Zheng L., 2006, SICEICASE, P1067
NR 19
TC 9
Z9 9
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 30
DI 10.1145/2423636.2423648
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400012
DA 2024-07-18
ER

PT J
AU Kim, S
   Kwon, K
   Kim, C
   Jang, C
   Lee, J
   Min, SL
AF Kim, Seungkyun
   Kwon, Kiwon
   Kim, Chihun
   Jang, Choonki
   Lee, Jaejin
   Min, Sang Lyul
TI Demand Paging Techniques for Flash Memory Using Compiler Post-Pass
   Optimizations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Management; Measurement; Performance; Design;
   Experimentation; Compilers; link-time optimization; post-pass
   optimization; demand paging; virtual memory; flash memory; binary
   optimization
AB In this article, we propose an application-specific demand paging mechanism for low-end embedded systems that have flash memory as secondary storage. These systems are not equipped with virtual memory. A small memory space called an execution buffer is used to page the code of an application. An application-specific page manager manages the buffer. The page manager is automatically generated by a compiler post-pass optimizer and combined with the application image. The post-pass optimizer analyzes the executable image and transforms function call/return instructions into calls to the page manager. As a result, each function in the code can be loaded into the memory on demand at runtime. To minimize the overhead incurred by the demand paging technique, code clustering algorithms are also presented. We evaluate our techniques with ten embedded applications, and our approach can reduce the code memory size by on average 39.5% with less than 10% performance degradation and on average 14% more energy consumption. Our demand paging technique provides embedded system designers with a trade-off control mechanism between the cost, performance, and energy efficiency in designing embedded systems. Embedded system designers can choose the code memory size depending on their cost, energy, and performance requirements.
C1 [Kim, Seungkyun; Lee, Jaejin; Min, Sang Lyul] Seoul Natl Univ, Sch Comp Sci & Engn, Seoul 151744, South Korea.
   [Kim, Chihun] Nexon Co, Seoul 135917, South Korea.
C3 Seoul National University (SNU)
RP Kim, S (corresponding author), Seoul Natl Univ, Sch Comp Sci & Engn, Seoul 151744, South Korea.
EM jlee@cse.snu.ac.kr
FU Creative Research Initiatives: Center for Many-core Programming
   [2009-0081569]; National Research Foundation (NRF) [2011-0016460];
   Korean government (Ministry of Education, Science and Technology); Brain
   Korea 21 Project
FX This work was supported in part by grants 2009-0081569 (Creative
   Research Initiatives: Center for Many-core Programming) and 2011-0016460
   from the National Research Foundation (NRF) funded by the Korean
   government (Ministry of Education, Science and Technology). This work
   was also supported in part by Brain Korea 21 Project. ICT at Seoul
   National University provided research facilities for this study.
CR [Anonymous], INT TECHN ROADM SEM
   Appel A.W., 2002, MODERN COMPILER IMPL, V2nd
   *ARM, 2008, ELF ARM ARCH ABI REL
   *ARM, 2007, ARM7TDMIS
   *ARM LTD, 2001, ARM DEV SUIT VERS 1
   ARUN K, 2007, SIMPLIFYING FLASH CO
   *ATM, 2009, AT91SAM 32 BIT ARM B
   AVISSAR O, 2002, ACM T EMBED COMPUT S, V1, P6
   CYTRON R, 1986, IBM J RES DEV, V30, P603, DOI 10.1147/rd.306.0603
   DEBUS B, 2004, P 2004 ACM SIGPLAN S, P211
   Egger B., 2006, International Conference On Embedded Software, P321
   Egger B., 2006, INT C COMPILERS ARCH, P223
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   GUTHAUS MR, 1998, P 4 ANN WORKSH WORKL
   Jain P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P119, DOI 10.1109/ICCAD.2001.968607
   KIM B, 2004, P 20 NONV SEM WORKSH
   LEE C, 1997, P 30 INT S MICR
   *M SYST, 2003, 91SR012048L M SYST
   *MOS TECHN INC, 2007, UNL NEXT GEN FLASH M
   *NXP, 2009, LPC2364 LPC2366 LPC2
   Panda P.R., 1999, MEMORY ISSUES EMBEDD
   PARK C, 2003, P 1 IEEE ACM IFIP IN
   PARK C, 2004, P ACM C EMB SOFTW EM
   PARK C, 2004, P INT S LOW POW EL D
   Park JH, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P873
   *SAMS EL CO LTD, 2007, SAMS K9F2G08R0A NAND
   Silberschatz A., 2003, APPL OPERATING SYSTE
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   THOZIYOOR H, 2008, P INT S COMP ARCH IS
   Thoziyoor S., 2008, HPL200820
   Tomiyama H., 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P410, DOI 10.1145/268424.268469
   Verma M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1264, DOI 10.1109/DATE.2004.1269069
NR 32
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043664
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300002
DA 2024-07-18
ER

PT J
AU Liu, X
   Abdelzaher, T
AF Liu, Xue
   Abdelzaher, Tarek
TI Nonutilization Bounds and Feasible Regions for Arbitrary Fixed-Priority
   Policies
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Experimentation; Real-time scheduling;
   real-time systems; schedulability analysis; utilization bounds;
   aperiodic tasks
ID ALGORITHMS; TASKS
AB Prior research on schedulability bounds focused primarily on bounding utilization as a means to meet deadline constraints. Nontrivial bounds were found for a handful of scheduling policies in which utilization is directly related to the ability of the policy to meet deadlines. Examples include rate-monotonic, deadline-monotonic, and EDF scheduling. For most other scheduling policies, however, utilization is not correlated with schedulability. For example, shortest-job-first can miss deadlines at an arbitrarily low utilization. This raises the question of whether or not some other nonutilization-based metric might be more indicative of schedulability in those cases. This article answers the above question positively by extending the notion of schedulability bounds, in a uniform manner, to arbitrary (fixed) priorities and nonutilization metrics. We present a simple function that generates the schedulability metric to be bounded from the definition of a fixed-priority scheduling policy, and derive a nontrivial schedulability bound on that metric for aperiodic tasks. It is shown that the generated metrics and bounds are valid in that no deadline misses occur when these bounds are not violated. This result allows efficient real-time admission control to be performed in systems with arbitrary fixed-priority scheduling policies. As an example, we illustrate applying schedulability bounds for admission control to shortest-job-first and velocity-monotonic scheduling. While the proposed nonutilization bounds and feasible regions are derived for fixed-priority scheduling policies, the authors are investigating extensions of the results to dynamic-priority scheduling.
C1 [Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ H3A 2A7, Canada.
   [Abdelzaher, Tarek] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 McGill University; University of Illinois System; University of Illinois
   Urbana-Champaign
RP Liu, X (corresponding author), McGill Univ, Sch Comp Sci, Montreal, PQ H3A 2A7, Canada.
EM xueliu@cs.mcgill.ca; zaher@cs.uiuc.edu
FU NSERC [341823-07]; MURI [N00014-01-1-0567]; NSF [CCR-0208769,
   CSR-0553419, CNS 05-53420]
FX This research was supported in part by NSERC Discovery grant 341823-07,
   MURI grant N00014-01-1-0567, and NSF grants CCR-0208769, CSR-0553419,
   and CNS 05-53420.
CR ABDELZAHER T, 2004, P INT C DISTR COMP S
   ABDELZAHER T, 2003, P 15 EUR C REAL TIM
   Abdelzaher TF, 2004, IEEE T COMPUT, V53, P334, DOI 10.1109/TC.2004.1261839
   ANDERSSON B, 2005, P REAL TIM EMB TECHN
   [Anonymous], P IEEE REAL TIM TECH
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   BINI E, 2001, P 13 EUR C REAL TIM
   CACCAMO M, 2001, P IEEE REAL TIM TECH
   CHEN X, 1999, P IEEE WORKSH INT AP
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Han CCJ, 1998, REAL TIM SYST SYMP P, P104, DOI 10.1109/REAL.1998.739735
   JEFFAY K, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P212, DOI 10.1109/REAL.1993.393497
   KUO TW, 1991, P IEEE REAL TIM SYST
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   LIU X, 2006, P 12 IEEE REAL TIM E
   LIU X, 2005, P 13 ANN M IEEE INT
   Lu C, 2002, P 8 IEEE REAL TIM EM
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Pandya M, 1998, IEEE T COMPUT, V47, P1102, DOI 10.1109/12.729793
   Park DW, 1996, J SYST SOFTWARE, V33, P57, DOI 10.1016/0164-1212(95)00105-0
   SHIH WK, 1993, IEEE T SOFTWARE ENG, V19, P1171, DOI 10.1109/32.249662
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   THUEL SR, 1994, REAL TIM SYST SYMP P, P22, DOI 10.1109/REAL.1994.342733
   WU J, 2005, P REAL TIM EMB TECHN
NR 27
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 31
DI 10.1145/1952522.1952524
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800002
DA 2024-07-18
ER

PT J
AU Razavi, N
   Behjati, R
   Sabouri, H
   Khamespanah, E
   Shali, A
   Sirjani, M
AF Razavi, Niloofar
   Behjati, Razieh
   Sabouri, Hamideh
   Khamespanah, Ehsan
   Shali, Amin
   Sirjani, Marjan
TI Sysfier: Actor-Based Formal Verification of SystemC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Verification; SystemC verification; hardware/software
   co-verification; actor model; model checking; abstraction methods
ID MODULAR VERIFICATION; DESIGNS; REBECA; MODELS
AB SystemC is a system-level modeling language that can be used effectively for hardware/software co-design. Since a major goal of SystemC is to enable verification at higher levels of abstraction, the tendency is now directing to introducing formal verification approaches for SystemC. In this article, we propose an approach for formal verification of SystemC designs, and provide the semantics of SystemC using Labeled Transition Systems (LTS) for this purpose. An actor-based language, Rebeca, is used as an intermediate language. SystemC designs are mapped to Rebeca models and then Rebeca verification toolset is used to verify LTL and CTL properties. To tackle the state-space explosion, Rebeca model checkers offer some reduction policies that make them appropriate for SystemC verification. The approach also benefits from the modular verification and program slicing techniques applied on Rebeca models. To show the applicability of our approach, we verified a single-cycle MIPS design and two hardware/software co-designs. The results show that our approach can effectively be used both in hardware and hardware/software co-verification.
C1 [Razavi, Niloofar; Behjati, Razieh; Sabouri, Hamideh; Khamespanah, Ehsan; Shali, Amin; Sirjani, Marjan] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran.
   [Sirjani, Marjan] Reykjavik Univ, Sch Comp Sci, Reykjavik, Iceland.
C3 University of Tehran; Reykjavik University
RP Razavi, N (corresponding author), Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran.
OI Behjati, Razieh/0000-0003-3302-2751
FU Hi-Tech Industries Center
FX The research of the authors is supported by a grant from Hi-Tech
   Industries Center.
CR BEHJATI R, 2008, P 8 INT C APPL CONC
   BLACK D, 2004, SYSTEMC GROUND SPRIN
   Chaki S, 2003, PROC INT CONF SOFTW, P385, DOI 10.1109/ICSE.2003.1201217
   Cortés LA, 2000, PROC INT SYMP SYST, P149, DOI 10.1109/ISSS.2000.874042
   Drechsler R, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P337, DOI 10.1109/DSD.2002.1115387
   Emerson E. A., 1990, Handbook of Theoretical Computer Science, VB, P995, DOI [10.1016/b978-0-444-88074-1.50021-4, DOI 10.1016/B978-0-444-88074-1.50021-4]
   *FZI MICR SYST DES, 2006, KASCPAR
   GAWANMEH A, 2004, P FOR SPEC DES LANG, P19
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Grosse D, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P245
   Habibi A, 2006, IEEE T VLSI SYST, V14, P57, DOI 10.1109/TVLSI.2005.863187
   Habibi A, 2005, ELECTRON NOTES THEOR, V131, P39, DOI 10.1016/j.entcs.2005.01.021
   HOJJAT H, 2008, P 8 INT C APPL CONC
   JAGHOORI M, 2007, SENR0704
   JAGHOORI MM, 2006, P ACM S APPL COMP SA, P1810
   JAGHOORI MM, 2005, P 2 INT C DISTR COMP, P494
   Kroening D, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P101, DOI 10.1109/MEMCOD.2005.1487900
   Kundu S, 2008, DES AUT CON, P936
   MOY M, 2002, DES AUTOM EMBED SYST, V10, P73
   Mueller W, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P64, DOI 10.1109/DATE.2001.915002
   Müller W, 2003, SYSTEM C: METHODOLOGIES AND APPLICATIONS, P97
   *OP SYSTEMC IN, 2005, 1666 IEEE OP SYSTEMC
   Patel HD, 2007, DES AUT CON, P29, DOI 10.1109/DAC.2007.375047
   PNUELI A, 1979, P INT S SEM CONC COM, P1
   RAZAVI N, 2007, P INT S FUND SOFTW E, P113
   Razavi N, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P113, DOI 10.1109/MEMCOD.2006.1695912
   SABOURI H, 2008, P 5 INT WORKSH FORM
   SALEM A, 2003, P C DES AUT TEST EUR
   Savoiu N, 2005, Third ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P131, DOI 10.1109/MEMCOD.2005.1487903
   Sirjani M, 2005, J UNIVERS COMPUT SCI, V11, P1695
   Sirjani M, 2005, J UNIVERS COMPUT SCI, V11, P1054
   Sirjani M, 2004, FUND INFORM, V63, P385
   Somenzi F., 2000, P 12 INT C COMP AID, V1855, P248, DOI DOI 10.1007/10722167
   TRAULSEN C, 2007, P 14 WORKSH MOD CHEC
   Vardi MY, 2007, DES AUT CON, P188, DOI 10.1109/DAC.2007.375150
   Weiser Mark., 1981, Proceedings of the 5th International Conference on Software Engineering, P439
   SYMON SYSTEMC MODEL
NR 37
TC 10
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 19
DI 10.1145/1880050.1880055
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500005
DA 2024-07-18
ER

PT J
AU Wiggers, MH
   Bekooij, MJG
   Smit, GJM
AF Wiggers, Maarten H.
   Bekooij, Marco J. G.
   Smit, Gerard J. M.
TI Buffer Capacity Computation for Throughput-Constrained Modal Task Graphs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Performance; Dataflow; data-dependent inter-task
   synchronization; multiprocessor
AB Increasingly, stream-processing applications include complex control structures to better adapt to changing conditions in their environment. This adaptivity often results in task execution rates that are dependent on the processed stream. Current approaches to compute buffer capacities that are sufficient to satisfy a throughput constraint have limited applicability in case of data-dependent task execution rates.
   In this article, we present a dataflow model that allows tasks to have loops with an unbounded number of iterations. For instances of this dataflow model, we present efficient checks on their validity. Furthermore, we present an efficient algorithm to compute buffer capacities that are sufficient to satisfy a throughput constraint.
   This allows to guarantee satisfaction of a throughput constraint over different modes of a stream processing application, such as the synchronization and synchronized modes of a digital radio receiver.
C1 [Wiggers, Maarten H.] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
   [Wiggers, Maarten H.; Smit, Gerard J. M.] Univ Twente, Enschede, Netherlands.
C3 Eindhoven University of Technology; University of Twente
RP Wiggers, MH (corresponding author), Eindhoven Univ Technol, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM m.h.wiggers@tue.nl
CR Bauer C, 2002, J SYMB COMPUT, V33, P1, DOI 10.1006/jsco.2001.0494
   Bertsimas D., 1997, INTRO LINEAR OPTIMIZ, V6
   Bhattacharya B, 2002, LECT NOTES COMPUT SC, V2268, P1
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Buck J.T., 1993, Ph. D. Dissertation
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   GAO GR, 1992, P INT C AC SPEECH SI
   Girault A, 1999, IEEE T COMPUT AID D, V18, P742, DOI 10.1109/43.766725
   HAID W, 2007, P INT C HARDW SOFTW
   Jersak M, 2005, INT J EMBED SYST, V1, P33, DOI 10.1504/IJES.2005.008807
   LEE EA, 1991, IEEE T PARALL DISTR, V2, P223, DOI 10.1109/71.89067
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   MAXIAGUINE A, 2004, P INT C HARDW SOFTW
   Moreira OM, 2007, EURASIP J ADV SIG PR, DOI 10.1155/2007/83710
   NEUENDORFFER S, 2004, P INT C FORM METH MO
   PANKERT M, 1994, P INT C AC SPEECH SI
   SEN M, 2005, P INT C AC SPEECH SI
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   WAUTERS P, 1996, P WORKSH PAR DISTR P
   WIGGERS MH, 2008, P REAL TIM EMB TECHN
   WIGGERS MH, 2007, P REAL TIM EMB TECHN
   WIGGERS MH, 2007, P DES AUT C
   WIGGERS MH, 2007, P INT WORKSH SOFTW C
NR 25
TC 9
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 17
DI 10.1145/1880050.1880053
PG 59
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500003
DA 2024-07-18
ER

PT J
AU Coronato, A
   De Pietro, G
AF Coronato, Antonio
   De Pietro, Giuseppe
TI Formal Specification of Wireless and Pervasive Healthcare Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Theory; Reliability; Formal specification; wireless and
   pervasive healthcare applications; methodologies and tools
ID 10-COMMANDMENTS
AB Wireless and pervasive healthcare applications typically present critical requirements from the point of view of functional correctness, reliability, availability, security, and safety. In contrast to the case of classic safety critical applications, the behavior of wireless and pervasive applications is affected by the movements and location of users and resources.
   This article presents a methodology to formally express requirements in safety critical wireless and pervasive healthcare applications in order to achieve a higher degree of dependability. In particular, it will be shown how it is possible to formalize and constrict mobility characteristics by combining, and in some cases extending, several formal methods. The article also describes a rigorous specification process. Finally, it concludes with a case study of a real safety critical pervasive healthcare application that is going to be deployed in a city hospital.
C1 [Coronato, Antonio; De Pietro, Giuseppe] ICAR CNR, Rome, Italy.
C3 Consiglio Nazionale delle Ricerche (CNR); Istituto di Calcolo e Reti ad
   Alte Prestazioni (ICAR-CNR)
RP Coronato, A (corresponding author), ICAR CNR, Rome, Italy.
EM coronato.a@na.icar.cnr.it
RI De Pietro, Giuseppe/AAZ-1151-2020; de pietro, giuseppe/L-6139-2019;
   Coronato, Antonio/R-6386-2016; Coronato, Antonio/D-3445-2012; Coronato,
   Antonio/B-5235-2015; de pietro, giuseppe/K-3074-2012
OI de pietro, giuseppe/0000-0002-4675-5957; Coronato,
   Antonio/0000-0001-8177-032X; Coronato, Antonio/0000-0001-8177-032X; 
CR [Anonymous], ACM UBIQUITY
   BERRY DM, 2003, IEEE T SOFTWARE ENG, V29, P6
   BOWEN JP, 1995, COMPUTER, V28, P56, DOI 10.1109/2.375178
   Bowen JP, 2006, COMPUTER, V39, P40, DOI 10.1109/MC.2006.35
   BOWEN JP, 1992, FORMAL METHODS SOFTW
   CAMPBELL R, 2008, P INT C PERV COMP PE
   Cardelli L, 2000, THEOR COMPUT SCI, V240, P177, DOI 10.1016/S0304-3975(99)00231-5
   CARDELLI L, 2000, P 27 ACM S PRINC PRO
   Charatonik W, 2003, THEOR COMPUT SCI, V308, P277, DOI 10.1016/S0304-3975(02)00832-0
   Evermann J, 2005, IEEE T SOFTWARE ENG, V31, P21, DOI 10.1109/TSE.2005.15
   Guarino N, 1995, INT J HUM-COMPUT ST, V43, P625, DOI 10.1006/ijhc.1995.1066
   HEITMEYER C, 2004, FORMAL METHODS REAL
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   Karlsson D, 2007, DES AUTOM EMBED SYST, V11, P49, DOI 10.1007/s10617-006-9723-3
   Lee RG, 2007, IEEE T INF TECHNOL B, V11, P507, DOI 10.1109/TITB.2006.888701
   MEYER B, 1992, IEEE COMPUT, V25, P10
   MILNER R, 1998, P JOINT INT C S LOG
   Roman M., 2002, IEEE Pervasive Computing, V1, P74, DOI 10.1109/MPRV.2002.1158281
   Sobel AEK, 2002, IEEE T SOFTWARE ENG, V28, P308, DOI 10.1109/32.991322
   SOBEL AEK, 2003, IEEE T SOFTWARE ENG, V29, P6
NR 20
TC 24
Z9 26
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 12
DI 10.1145/1814539.1814551
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900012
DA 2024-07-18
ER

PT J
AU Reshadi, M
   Mishra, P
   Dutt, N
AF Reshadi, Mehrdad
   Mishra, Prabhat
   Dutt, Nikil
TI Hybrid-Compiled Simulation: An Efficient Technique for Instruction-Set
   Architecture Simulation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Compiled simulation; interpretive simulation;
   instruction set architecture; partial evaluation
AB Instruction-set simulators are critical tools for the exploration and validation of new processor architectures. Due to the increasing complexity of architectures and time-to-market pressure, performance is the most important feature of an instruction-set simulator. Interpretive simulators are flexible but slow, whereas compiled simulators deliver speed at the cost of flexibility and compilation overhead. This article presents a hybrid instruction-set-compiled simulation (HISCS) technique for generation of fast instruction-set simulators that combines the benefit of both compiled and interpretive simulation. This article makes two important contributions: (i) it improves the interpretive simulation performance by applying compiled simulation at the instruction level using a novel template-customization technique to generate optimized decoded instructions during compile time; and (ii) it reduces the compile-time overhead by combining the benefits of both static and dynamic-compiled simulation. Our experimental results using two contemporary processors (ARM7 and SPARC) demonstrate an order-of-magnitude reduction in compilation time as well as a 70% performance improvement, on average, over the best-known published result in instruction-set simulation.
C1 [Reshadi, Mehrdad; Dutt, Nikil] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
   [Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
C3 University of California System; University of California Irvine; State
   University System of Florida; University of Florida
RP Reshadi, M (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM reshadi@cecs.uci.edu; prabhat@cise.ufl.edu; dutt@cecs.uci.edu
OI Mishra, Prabhat/0000-0003-3653-6221
FU NSF [CCR-0203813, CCR-0205712]
FX This work was partially supported by NSF grants CCR-0203813 and
   CCR-0205712.
CR AMICEL R, 2002, P WORKSH INT COMP CO
   *ARM7, ARM7 US MAN
   BELL JR, 1973, COMMUN ACM, V16, P370, DOI 10.1145/362248.362270
   Braun G, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P57, DOI 10.1109/ISSS.2001.957913
   Burtscher M, 2004, INT SYMP MICROARCH, P55
   Cmelik B., 1994, Performance Evaluation Review, V22, P128, DOI 10.1145/183019.183032
   ENGEL F, 1999, P INT WORKSH HARDW S, P126
   Futamura Y., 1971, Systems, Compurters, Controls, V25, P45
   HADJIYIANNIS G, 1997, P DES AUT C DAC 97
   HALAMBI A, 1999, P DES AUT TEST EUR D
   HARTOOG MR, 1997, P DES AUT C DAC 97
   LEUPERS R, 1999, P AS S PAC DES AUT C
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   Onder S, 1998, 1998 INTERNATIONAL CONFERENCE ON COMPUTER LANGUAGES, PROCEEDINGS, P80, DOI 10.1109/ICCL.1998.674159
   Pees S., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P669, DOI 10.1109/DATE.2000.840858
   Qin W, 2003, DES AUT CON, P764, DOI 10.1109/DAC.2003.1219122
   Ramsey N, 1997, ACM T PROGR LANG SYS, V19, P492, DOI 10.1145/256167.256225
   Reshadi M, 2003, PR IEEE COMP DESIGN, P151, DOI 10.1109/ICCD.2003.1240888
   Reshadi M, 2003, DES AUT CON, P758
   Reshadi Mehrdad., 2006, ACM T EMBED COMPUT S, V5, P431
   Schnarr E., 1998, SIGPLAN Notices, V33, P283, DOI 10.1145/291006.291063
   SCHNARR E, 2001, P ACM SIGPLAN C PROG, P321
   *SPARC, SPARC VERS INSTR SET
   Witchel E., 1996, Proceedings of the 1996 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS '96, P68, DOI DOI 10.1145/233013.233025
   Zhu J., 1999, P DES AUT TEST EUR D
NR 26
TC 15
Z9 15
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 20
DI 10.1145/1509288.1509292
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500004
DA 2024-07-18
ER

PT J
AU Manolache, S
   Eles, P
   Peng, Z
AF Manolache, Sorin
   Eles, Petru
   Peng, Zebo
TI Task mapping and priority assignment for soft real-time applications
   under deadline miss ratio constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE performance; theory; schedulability analysis; soft real-time systems;
   stochastic task execution times; mapping; priority assignment
ID PERFORMANCE
AB Both analysis and design optimisation of real-time systems has predominantly concentrated on considering hard real-time constraints. For a large class of applications, however, this is both unrealistic and leads to unnecessarily expensive implementations. This paper addresses the problem of task priority assignment and task mapping in the context of multiprocessor applications with stochastic execution times and in the presence of constraints on the percentage of missed deadlines. We propose a design space exploration strategy together with a fast method for system performance analysis. Experiments emphasize the efficiency of the proposed analysis method and optimisation heuristic in generating high-quality implementations of soft real-time systems with stochastic task execution times and constraints on deadline miss ratios.
C1 [Manolache, Sorin; Eles, Petru; Peng, Zebo] Linkoping Univ, S-58183 Linkoping, Sweden.
C3 Linkoping University
RP Manolache, S (corresponding author), Linkoping Univ, S-58183 Linkoping, Sweden.
CR ABENI I, 1999, P 11 EUR C REAL TIM, P242
   Alippi C, 2003, IEEE T COMPUT AID D, V22, P1457, DOI 10.1109/TCAD.2003.818304
   [Anonymous], 2003, THESIS U SOUTHAMPTON
   [Anonymous], 1964, Communication nets: Stochastic message flow and delay
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Audsley N.C., 1991, P 8 IEEE WORKSHOP RE, P133
   AUDSLEY NC, 1993, COMPUT SYST SCI ENG, V8, P80
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bini E, 2001, EUROMICRO, P59, DOI 10.1109/EMRTS.2001.934000
   Blazewicz J., 1976, MODELING PERFORMANCE
   *BOSCH, 1991, CANN SPEC
   BROSTER I, 2002, P 23 REAL TIM SYST S
   Burns A, 2003, LECT NOTES COMPUT SC, V2855, P1
   Burns A., 1999, P 7 INT WORK C DEP C, P339
   Buttazzo G., 1997, HARD REAL TIME COMPU
   Cardoso RS, 2005, IEEE INT SYMP CIRC S, P428, DOI 10.1109/ISCAS.2005.1464616
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   ELES P, 1997, J DESIGN AUTOMATION, V2, P5
   GARDNER M, 1999, ANAL STOCHASTIC FIXE, P44
   Gardner M, 1999, THESIS U ILLINOIS UR
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Gautama H., 2000, Proceedings Second International Workshop on Software and Performance. WOSP2000, P216, DOI 10.1145/350391.350435
   GAUTAMA H, 1998, 163834044199806 DELF
   Glover F., 1990, ORSA Journal on Computing, V2, P4, DOI [10.1287/ijoc.1.3.190, 10.1287/ijoc.2.1.4]
   HAJJI O, 2002, IEEE T SYST MAN CYB, V7, P6
   HARBOUR MG, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P116, DOI 10.1109/REAL.1991.160365
   Hu XBS, 2001, IEEE T VLSI SYST, V9, P833, DOI 10.1109/92.974897
   HUA S, 2003, P 14 IEEE INT WORKSH
   Hughes CJ, 2001, ACM COMP AR, P254, DOI 10.1109/ISCA.2001.937454
   Kalavade A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P257, DOI 10.1109/DAC.1998.724478
   Kim J, 1996, IEEE T COMPUT, V45, P572, DOI 10.1109/12.509908
   KRISHNAMACHARI B, 2000, P 52 VEH TECHN C, V4, P1632
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Lehoczky JP, 1997, REAL TIM SYST SYMP P, P58, DOI 10.1109/REAL.1997.641269
   Lehoczky JP, 1996, REAL TIM SYST SYMP P, P186, DOI 10.1109/REAL.1996.563715
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LI YA, 1997, P HET COMP WORKSH
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Manolache S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P562
   Manolache S, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P699, DOI 10.1109/ICCAD.2002.1167608
   Manolache S, 2001, EUROMICRO, P19, DOI 10.1109/EMRTS.2001.933991
   Manolache S., 2004, ACM T EMBED COMPUT S, V3, P706, DOI DOI 10.1145/1027794.1027797
   Mouly M., 1992, GSM SYSTEM MOBILE CO
   NG JK, 2002, P 8 INT C REAL TIM C, P233
   Nissanke N, 2002, COMPUT CONTROL ENG J, V13, P171, DOI 10.1049/cce:20020403
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Pierre S, 2002, IEEE T SYST MAN CY B, V32, P351, DOI 10.1109/TSMCB.2002.999810
   SPURI M, 1994, IEEE T COMPUT, V43, P1407, DOI 10.1109/12.338100
   Sun J, 1997, IEEE T SOFTWARE ENG, V23, P603, DOI 10.1109/32.637144
   SUN J, 1995, P WORKSH PAR DISTR R, P91
   SUN J, 1997, THESIS U ILLINOIS UR
   TIA TS, 1995, P IEEE REAL TIM TECH, V164
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TRAFERRO S, 1999, IEEE T COMPUT AID D, V3, P411
   van Gemund AJC, 2003, IEEE T PARALL DISTR, V14, P154, DOI 10.1109/TPDS.2003.1178879
   VANGEMUND AJC, 1996, THESIS DELFT U TECHN
   Wild T, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P376, DOI 10.1109/ICVD.2003.1183165
   Zhou T, 1999, HARDW SOFTW CODES, P90, DOI 10.1109/HSC.1999.777399
NR 59
TC 30
Z9 33
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 19
DI 10.1145/1331331.1331343
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhuo, JL
   Chakrabarti, C
AF Zhuo, Jianli
   Chakrabarti, Chaitali
TI Energy-efficient dynamic task scheduling algorithms for DVS systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE algorithms; dynamic task scheduling; energy minimization; optimal
   scaling factor; DVS system; real time
AB Dynamic voltage scaling (DVS) is a well-known low-power design technique that reduces the processor energy by slowing down the DVS processor and stretching the task execution time. However, in a DVS system consisting of a DVS processor and multiple devices, slowing down the processor increases the device energy consumption and thereby the system-level energy consumption. In this paper, we first use system-level energy consideration to derive the "optimal" scaling factor by which a task should be scaled if there are no deadline constraints. Next, we develop dynamic task-scheduling algorithms that make use of dynamic processor utilization and optimal scaling factor to determine the speed setting of a task. We present algorithm duEDF, which reduces the CPU energy consumption and algorithm duSYS and its reduced preemption version, duSYS PC, which reduce the system-level energy. Experimental results on the video-phone task set show that when the CPU power is dominant, algorithm duEDF results in up to 45% energy savings compared to the non-DVS case. When the CPU power and device power are comparable, algorithms duSYS and duSYS PC achieve up to 25% energy saving compared to CPU energy-efficient algorithm duEDF, and up to 12% energy saving over the non-DVS scheduling algorithm. However, if the device power is large compared to the CPU power, then we show that a DVS scheme does not result in lowest energy. Finally, a comparison of the performance of algorithms duSYS and duSYS PC show that preemption control has minimal effect on system-level energy reduction.
C1 [Zhuo, Jianli; Chakrabarti, Chaitali] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Zhuo, JL (corresponding author), Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA.
EM jianli.zhuo@gmail.com; chaitali@asu.edu
CR Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Choi Y, 2005, DES AUT CON, P895, DOI 10.1109/DAC.2005.193942
   CHOI Y, 2004, P IEEE INT S LOW POW, P387
   Gruian F, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P46, DOI 10.1109/LPE.2001.945370
   *INT CORP, 2004, INT PXA270 PROC EL M
   Irani S, 2003, SIAM PROC S, P37
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Jejurikar R., 2004, P IEEE DES AUT C DAC
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Kim W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P396
   Kim W, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P219, DOI 10.1109/RTTAS.2002.1137397
   Kim WS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P788
   Krishna C.M., 1997, REAL-TIME SYST
   KRISHNA CM, 2000, P IEEE REAL TIM EMB, P165
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   Rao R, 2005, DES AUT CON, P901
   Seo J, 2004, DES AUT CON, P87
   Shin D, 2001, DES AUT CON, P438, DOI 10.1109/DAC.2001.935549
   Shin DK, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P271, DOI 10.1109/LPE.2001.945415
   Shin Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P365, DOI 10.1109/ICCAD.2000.896499
   SHIN Y, 1999, P DES AUT C, P134
   *TEX INSTR INC, 2004, OMAP5912 MULT PROC P
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhai B, 2004, DES AUT CON, P868, DOI 10.1145/996566.996798
   Zhuo JL, 2005, DES AUT CON, P628, DOI 10.1109/DAC.2005.193887
NR 27
TC 61
Z9 66
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 17
DI 10.1145/1331331.1331341
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800010
DA 2024-07-18
ER

PT J
AU Panainte, EM
   Bertels, K
   Vassiliadis, S
AF Panainte, Elena Moscu
   Bertels, Koen
   Vassiliadis, Stamatis
TI The molen compiler for reconfigurable processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; languages; performance; instruction scheduling;
   reconfigurable computing; FPGA
AB In this paper, we describe the compiler developed to target the Molen reconfigurable processor and programming paradigm. The compiler automatically generates optimized binary code for C applications, based on pragma annotation of the code executed on the reconfigurable hardware. For the IBM PowerPC 405 processor included in the Virtex II Pro platform FPGA, we implemented code generation, register, and stack frame allocation following the PowerPC EABI (embedded application binary interface). The PowerPC backend has been extended to generate the appropriate instructions for the reconfigurable hardware and data transfer, taking into account the information of the specific hardware implementations and system. Starting with an annotated C application, a complete design flow has been integrated to generate the executable bitstream for the reconfigurable processor. The flexible design of the proposed infrastructure allows to consider the special features of the reconfigurable architectures. In order to hide the reconfiguration latencies, we implemented an instruction-scheduling algorithm for the dynamic hardware configuration instructions. The algorithm schedules, in advance, the hardware configuration instructions, taking into account the conflicts for the reconfigurable hardware resources (FPGA area) between the hardware operations. To verify the Molen compiler, we used the multimedia video frame M-JPEG encoder of which the extended discrete cosine transform (DCT*) function was mapped on the FPGA. We obtained an overall speedup of 2.5 (about 84% efficiency over the maximal theoretical speedup of 2.96). The performance efficiency is achieved using automatically generated nonoptimized DCT* hardware implementation. The instruction-scheduling algorithm has been tested for DCT, quantization, and VLC operations. Based on simulation results, we determine that, while a simple scheduling produces a significant performance decrease, our proposed scheduling contributes for up to 16x M-JPEG encoder speedup.
C1 [Panainte, Elena Moscu; Bertels, Koen; Vassiliadis, Stamatis] Deflt Univ Technol, Delft, Netherlands.
C3 Delft University of Technology
RP Panainte, EM (corresponding author), Deflt Univ Technol, Delft, Netherlands.
EM E.Panainte@ewi.tudelft.nl
RI Bertels, Koen/ABG-3443-2020
OI Bertels, Koen/0000-0001-9310-4885
CR BLOGET B, 2004, LECT NOTES COMPUTER, V3203, P801
   BOLOTSKI M, 1994, ACM SIGDA S FPGAS BE, P1
   Bondalapati K., 1999, IPPSSPDP WORKSHOPS, P570
   CAI Q, 2003, ACM CGO SAN FRANC CA, P91
   CAMPI F, 2003, P PAR DISTR PROC S N, P171
   Gokhale MB, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P126, DOI 10.1109/FPGA.1998.707890
   Kastrup Bernardo., 1999, P IEEE S FPGAS CUSTO, P92
   Kienhuis B., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P13, DOI 10.1109/HSC.2000.843699
   Kuzmanov G, 2003, LECT NOTES COMPUT SC, V2778, P81
   Lee MH, 2000, J VLSI SIG PROC SYST, V24, P147, DOI 10.1023/A:1008189221436
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Panainte EM, 2004, LECT NOTES COMPUT SC, V3133, P284
   Panainte EM, 2004, LECT NOTES COMPUT SC, V3203, P434
   Panainte EM, 2003, LECT NOTES COMPUT SC, V2778, P900
   PILLAI L, 2003, APPL NOTE VIRTEX 2 S
   PILLAI L, 2002, APPL NOTE VIRTEX 2 S
   ROSA AL, 2003, P DATE 2003 MUN GERM, P570
   Sima M, 2002, LECT NOTES COMPUT SC, V2438, P79
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   TANG X, 2000, LNCS, V1896, P29
   Vassiliadis S., 2001, LNCS, V2147, P275
   VASSILIADIS S, 2003, P 3 INT WORKSH SYST, P1
   YE ZA, 2000, ACM SIGDA S FPGAS MO, P95
   Zissulescu C, 2003, LECT NOTES COMPUT SC, V2778, P911
NR 24
TC 26
Z9 26
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 6
DI 10.1145/1210268.1210274
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314SV
UT WOS:000256830000006
DA 2024-07-18
ER

PT J
AU Crenshaw, TL
   Hoke, S
   Tirumala, A
   Caccamo, M
AF Crenshaw, Tanya L.
   Hoke, Spencer
   Tirumala, Ajay
   Caccamo, Marco
TI Robust implicit EDF: A wireless MAC protocol for collaborative real-time
   systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE reliability; earliest deadline first; medium-access control; real time;
   wireless
ID SENSE MULTIPLE-ACCESS; SERVICE; QUALITY
AB Advances in wireless technology have brought us closer to extensive deployment of distributed real-time embedded systems connected through a wireless channel. The medium-access control ( MAC) layer protocol is critical in providing a real-time guarantee. We have devised a real-time wireless MAC protocol, robust implicit earliest deadline first, or RI-EDF. Packets are transmitted according to EDF scheduling rules, offering a protocol that implicitly avoids contention. In the event of a packet loss or a node failure, every node has the opportunity to recover the schedule based on a static recovery priority, offering a protocol that is robust with no central point of failure. We demonstrate in simulations that RI-EDF provides better goodput and lower packet loss than existing protocols like 802.11 PCF and EDCF. In our implementation and distributed control test-bed, we show that RI-EDF provides better throughput than the TinyOS MAC-layer protocol. Overall, RI-EDF provides predictable temporal behavior with minimal impact on node failures, packet losses, and noise in the channel.
C1 [Crenshaw, Tanya L.; Hoke, Spencer; Tirumala, Ajay; Caccamo, Marco] Thomas Siebel Ctr Comp Sci, Urbana, IL 61801 USA.
RP Crenshaw, TL (corresponding author), Thomas Siebel Ctr Comp Sci, 201 N Goodwin Ave, Urbana, IL 61801 USA.
CR [Anonymous], J ACM
   Baker K. A., 1991, Ecological Economics, V3, P1, DOI 10.1016/0921-8009(91)90045-G
   BAO L, 2001, P 7 ANN INT C MOB CO, P210
   BENVENISTE M, 2001, 8021101131R1 IEEE ED
   Bharghavan V., 1994, Computer Communication Review, V24, P212, DOI 10.1145/190809.190334
   Buttazzo G., 1997, HARD REAL TIME COMPU
   CACCAMO M, 2002, P IEEE REAL TIM SYST
   CRENSHAW TL, 2005, P 17 EUR C REAL TIM
   CUNNINGHAM R, 2002, P WORKSH PRINC MOB C
   FACCHINETTI T, 2004, P 25 IEEE INT REAL T
   HOKE S, 2004, WIRELESS DISTRIBUTED
   JURDZINSKKI T, 2002, P 21 ANN S PRINC DIS
   Lee D., 2002, P IEEE AER C, V3
   Lindgren A, 2003, MOBILE NETW APPL, V8, P223, DOI 10.1023/A:1023389530496
   Lindgren A., 2001, P 26 ANN IEEE C LOC
   Liu J., 2000, Real-Time Systems
   Malpani N., 2000, P 4 INT WORKSH DISCR
   MONKS JP, 2001, P 20 IEEE C COMP COM
   Sobrinho JL, 1999, IEEE J SEL AREA COMM, V17, P1353, DOI 10.1109/49.779919
   TOBAGI FA, 1975, IEEE T COMMUN, V23, P1417, DOI 10.1109/TCOM.1975.1092767
   YANG X, 2002, ACM INT S MOB AD HOC
NR 21
TC 16
Z9 16
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 28
DI 10.1145/1274858.1274866
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LD
UT WOS:000256880600008
DA 2024-07-18
ER

PT J
AU Juang, TH
   Schlaak, C
   Dubach, C
AF Juang, Tzung-Han
   Schlaak, Christof
   Dubach, Christophe
TI Let Coarse-Grained Resources Be Shared: Mapping Entire Neural Networks
   on FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE High-level synthesis; neural networks; functional IRs; rewrite rules
ID LANGUAGE; COMPILER
AB Traditional HLS (High-Level Synthesis) provides rapid prototyping of hardware accelerators without coding with HDLs (Hardware Description Languages). However, such an approach does not well support allocating large applications like entire deep neural networks on a single FPGA (Field Programmable Gate Array) device. The approach leads to designs that are inefficient or do not fit into FPGAs due to resource constraints. This work proposes to shrink generated designs by coarse-grained resource control based on function sharing in functional IRs (Intermediate Representations). The proposed compiler passes and rewrite system aim at producing valid design points and removing redundant hardware. Such optimizations make fitting entire neural networks on FPGAs feasible and produce competitive performance compared to running specialized kernels for each layer.
C1 [Juang, Tzung-Han] McGill Univ, Montreal, PQ, Canada.
   [Schlaak, Christof] Univ Edinburgh, Edinburgh, Midlothian, Scotland.
   [Dubach, Christophe] McGill Univ & Mila, Montreal, PQ, Canada.
C3 McGill University; University of Edinburgh
RP Juang, TH (corresponding author), McGill Univ, Montreal, PQ, Canada.
EM tzung-han.juang@mail.mcgill.ca; christof.schlaak@ed.ac.uk;
   christophe.dubach@mcgill.ca
OI Juang, Tzung-Han/0000-0003-1629-8617
FU Microsoft Research through its PhD Scholarship Programme; Facebook
   Research Award; Natural Sciences and Engineering Research Council of
   Canada (NSERC) Discovery Grants Program [RGPIN-2020-05889]; Canada CIFAR
   AI Chairs Program
FX We thank Ayan Chakraborty for implementing the onboard RAM VHDL
   templates for the Intel Arria 10 FPGA. This work was partially supported
   by Microsoft Research through its PhD Scholarship Programme, and by a
   Facebook Research Award. We also acknowledge the support of the Natural
   Sciences and Engineering Research Council of Canada (NSERC) Discovery
   Grants Program [grant RGPIN-2020-05889], and the Canada CIFAR AI Chairs
   Program.
CR [Anonymous], 2019 ACM SIGDA INT S, P242, DOI [10.1145/3289602.3293910, DOI 10.1145/3289602.3293910]
   Baaij Christiaan, 2015, PhD Thesis, DOI [10.3990/1.9789036538039, DOI 10.3990/1.9789036538039]
   Bachrach J, 2012, DES AUT CON, P1212
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Chaitin G. J., 1982, SIGPLAN Notices, V17, P98, DOI 10.1145/872726.806984
   Cong J, 2017, DES AUT CON, DOI 10.1145/3061639.3062208
   Durst D, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P408, DOI 10.1145/3385412.3385983
   Hsiao H, 2018, DES AUT TEST EUROPE, P25, DOI 10.23919/DATE.2018.8341974
   Huang QJ, 2020, Arxiv, DOI arXiv:2003.00671
   Jo G, 2020, ANN I S COM, P295, DOI 10.1109/ISCA45697.2020.00034
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Kristien M, 2019, ARRAY '2019: PROCEEDINGS OF THE 6TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON LIBRARIES, LANGUAGES AND COMPILERS FOR ARRAY PROGRAMMING, P35, DOI 10.1145/3315454.3329957
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Li Huyuan, 2017, Ph.D. Dissertation
   Liu HY, 2013, DES AUT CON
   Membarth R, 2016, IEEE T PARALL DISTR, V27, P210, DOI 10.1109/TPDS.2015.2394802
   Montgomerie-Corcoran A, 2022, I C FIELD PROG LOGIC, P418, DOI 10.1109/FPL57034.2022.00069
   Nigam R, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P393, DOI 10.1145/3385412.3385974
   Özkan MA, 2020, IEEE T COMPUT AID D, V39, P3202, DOI 10.1109/TCAD.2020.3012172
   Piccolboni L, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126566
   Prabhakar R, 2016, ACM SIGPLAN NOTICES, V51, P651, DOI 10.1145/2954679.2872415
   Schlaak Christof, 2022, LCTES 2022: Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, P61, DOI 10.1145/3519941.3535069
   Schlaak C, 2022, ACM T ARCHIT CODE OP, V19, DOI 10.1145/3501768
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Venieris SI, 2016, ANN IEEE SYM FIELD P, P40, DOI 10.1109/FCCM.2016.22
   Xu K, 2021, J REAL-TIME IMAGE PR, V18, P481, DOI 10.1007/s11554-020-00977-w
   Ye HC, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1355, DOI 10.1145/3489517.3530631
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhihong Bai, 2019, 2019 IEEE 5th International Conference on Computer and Communications (ICCC), P277, DOI 10.1109/ICCC47050.2019.9064413
NR 29
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 114
DI 10.1145/3609109
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300017
DA 2024-07-18
ER

PT J
AU Ponzina, F
   Rios, M
   Levisse, A
   Ansaloni, G
   Atienza, D
AF Ponzina, Flavio
   Rios, Marco
   Levisse, Alexandre
   Ansaloni, Giovanni
   Atienza, David
TI Overflow-free Compute Memories for Edge AI Acceleration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE In-memory computing; near-memory computing; edge machine learning;
   quantization; convolutional neural networks
ID IN-MEMORY
AB Compute memories are memory arrays augmented with dedicated logic to support arithmetic. They support the efficient execution of data-centric computing patterns, such as those characterizing Artificial Intelligence (AI) algorithms. These architectures can provide computing capabilities as part of the memory array structures (In-Memory Computing, IMC) or at their immediate periphery (Near-Memory Computing, NMC). By bringing the processing elements inside (or very close to) storage, compute memories minimize the cost of data access. Moreover, highly parallel (and, hence, high-performance) computations are enabled by exploiting the regular structure of memory arrays. However, the regular layout of memory elements also constrains the data range of inputs and outputs, since the bitwidths of operands and results stored at each address cannot be freely varied. Addressing this challenge, we herein propose a HW/SW co-design methodology combining careful per-layer quantization and inter-layer scaling with lightweight hardware support for overflow-free computation of dot-vector operations. We demonstrate their use to implement the convolutional and fully connected layers of AI models. We embody our strategy in two implementations, based on IMC and NMC, respectively. Experimental results highlight that an area overhead of only 10.5% (for IMC) and 12.9% (for NMC) is required when interfacing with a 2KB subarray. Furthermore, inferences on benchmark CNNs show negligible accuracy degradation due to quantization for equivalent floating-point implementations.
C1 [Ponzina, Flavio; Rios, Marco; Levisse, Alexandre; Ansaloni, Giovanni; Atienza, David] Ecole Polytech Fed Lausanne EPFL, STI IEM, Embedded Syst Lab, ELG 130 Stn 11, CH-1015 Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne
RP Ponzina, F (corresponding author), Ecole Polytech Fed Lausanne EPFL, STI IEM, Embedded Syst Lab, ELG 130 Stn 11, CH-1015 Lausanne, Switzerland.
EM flavio.ponzina@epfl.ch; marco.rios@epfl.ch; alexandre.levisse@epfl.ch;
   giovanni.ansaloni@epfl.ch; david.atienza@epfl.ch
RI Alonso, David Atienza/F-3964-2011; Ponzina, Flavio/KFB-3676-2024
OI Alonso, David Atienza/0000-0001-9536-4947; Levisse,
   Alexandre/0000-0002-8984-9793; Ansaloni, Giovanni/0000-0002-8940-3775;
   Ponzina, Flavio/0000-0002-9662-498X
FU ECH2020 WiPLASH [863337]; EC H2020 FVLLMONTI [101016776]; ACCESS - AI
   Chip Center for Emerging Smart Systems - InnoHK funding, Hong Kong SAR
FX Thiswork has been supported by the ECH2020 WiPLASH (Ga. No. 863337), the
   EC H2020 FVLLMONTI (Ga. No. 101016776), and the ACCESS - AI Chip Center
   for Emerging Smart Systems, sponsored by InnoHK funding, Hong Kong SAR.
CR Baller SP, 2021, INT CONF CLOUD ENG, P20, DOI 10.1109/IC2E52221.2021.00016
   Burr GW, 2017, ADV PHYS-X, V2, P89, DOI 10.1080/23746149.2016.1259585
   Choi K, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3539224
   Coelho CN Jr, 2021, NAT MACH INTELL, V3, P675, DOI 10.1038/s42256-021-00356-5
   Farmahini-Farahani A, 2015, INT S HIGH PERF COMP, P283, DOI 10.1109/HPCA.2015.7056040
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gomez-Luna J, 2022, IEEE ACCESS, V10, P52565, DOI 10.1109/ACCESS.2022.3174101
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Hubara I, 2016, ADV NEUR IN, V29
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Kamruzzaman M. M., 2021, 2021 IEEE GLOBECOM W, P1
   Kim S., 2021, P MACHINE LEARNING R, P5506
   Klein J, 2023, IEEE T COMPUT, V72, P1985, DOI 10.1109/TC.2022.3230285
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Kwon YC, 2021, ISSCC DIG TECH PAP I, V64, P350, DOI 10.1109/ISSCC42613.2021.9365862
   Lee K, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218567
   McEnroe P, 2022, IEEE INTERNET THINGS, V9, P15435, DOI 10.1109/JIOT.2022.3176400
   Ponzina F, 2022, MICROMACHINES-BASEL, V13, DOI 10.3390/mi13071143
   Ponzina F, 2021, IEEE COMP SOC ANN, P164, DOI 10.1109/ISVLSI51109.2021.00039
   Ramanathan AK, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P88, DOI 10.1109/MICRO50266.2020.00020
   Reagen B, 2018, DES AUT CON, DOI 10.1145/3195970.3195997
   Reuther A, 2021, IEEE HIGH PERF EXTR, DOI 10.1109/HPEC49654.2021.9622867
   Rios M., 2023, IEEE Transactions on Emerging Topics in Computing, V01, P1
   Rios M, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P249, DOI 10.1145/3526241.3530351
   Rios M, 2019, IEEE INT CONF VLSI, P34, DOI [10.1109/VLSI-SoC.2019.8920317, 10.1109/vlsi-soc.2019.8920317]
   Sebastian A, 2020, NAT NANOTECHNOL, V15, P529, DOI 10.1038/s41565-020-0655-z
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Siegl P, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P295, DOI 10.1145/2989081.2989087
   Simon WA, 2020, IEEE T COMPUT, V69, P1349, DOI 10.1109/TC.2020.2972528
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Srinivasa S, 2021, INT SYM QUAL ELECT, P547, DOI 10.1109/ISQED51717.2021.9424263
   Sukumar SR, 2021, PROCEEDINGS OF PEHC 2021: WORKSHOP ON PROGRAMMING ENVIRONMENTS FOR HETEROGENEOUS COMPUTING, P34, DOI 10.1109/PEHC54839.2021.00010
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Trusov AV, 2021, IEEE ACCESS, V9, P168162, DOI 10.1109/ACCESS.2021.3135690
   Verma Naveen, 2019, IEEE Solid-State Circuits Magazine, V11, P43, DOI 10.1109/MSSC.2019.2922889
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Xia QF, 2019, NAT MATER, V18, P309, DOI 10.1038/s41563-019-0291-x
   Xie SN, 2017, PROC CVPR IEEE, P5987, DOI 10.1109/CVPR.2017.634
   Yang CC, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3569939
   Yoo T., 2019, I SYMPOS LOW POWER E, P2019, DOI DOI 10.1109/islped.2019.8824826
   Zhang YQ, 2018, IEEE J SOLID-ST CIRC, V53, P995, DOI 10.1109/JSSC.2017.2776302
   Zhang ZX, 2019, IEEE ASIAN SOLID STA, P217, DOI [10.1109/a-sscc47793.2019.9056933, 10.1109/A-SSCC47793.2019.9056933]
NR 44
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609387
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300024
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Shen, YX
   Schreuders, L
   Pathania, A
   Pimentel, AD
AF Shen, Yixian
   Schreuders, Leo
   Pathania, Anuj
   Pimentel, Andy D.
TI Thermal Management for 3D-Stacked Systems via Unified Core-Memory Power
   Regulation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Low power design; resource-constrained edge computing; embedded systems;
   3D-stacked processors; AI for systems; chiplet-on-chiplet stacking
ID DARK SILICON; STACKED DRAM; REDUCTION
AB 3D-stacked processor-memory systems stack memory (DRAM banks) directly on top of logic (CPU cores) using chiplet-on-chiplet packaging technology to provide the next-level computing performance in embedded platforms. Stacking, however, severely increases the system's power density without any accompanying increase in the heat dissipation capacity. Consequently, 3D-stacked processor-memory systems suffer more severe thermal issues than their non-stacked counterparts. Nevertheless, 3D-stacked processor-memory systems do inherit power (thermal) management knobs from their non-stacked predecessors - namely Dynamic Voltage and Frequency Scaling (DVFS) for cores and Low Power Mode (LPM) for memory banks. In the context of 3D-stacked processor-memory systems, DVFS and LPM are performance- and power-wise deeply intertwined. Their non-unified independent use on 3D-stacked processor-memory systems results in suboptimal thermal management. The unified use of DVFS and LPM for thermal management for 3D-stacked processor-memory systems remains unexplored. The lack of implementation of LPM in thermal simulators for 3D-stacked processor-memory systems hinders real-world representative evaluation for a unified approach. We extend the state-of-the-art interval thermal simulator for 3D-stacked processor-memory systems CoMeT with an LPM power management knob for memory banks. We also propose a learning-based thermal management technique for 3D-stacked processor-memory systems that employ DVFS and LPM in a unified manner. Detailed interval thermal simulations with the extended CoMeT framework show a 10.15% average response time improvement with the PARSEC and SPLASH-2 benchmark suites, along with widely-used Deep Neural Network (DNN) workloads against a state-of-the-art thermal management technique for 2.5D processor-memory systems (ported directly to 3D-stacked processor-memory systems) that also proposes unified use of DVFS and LPM.
C1 [Shen, Yixian; Schreuders, Leo; Pathania, Anuj; Pimentel, Andy D.] Univ Amsterdam, Sci Pk 900, NL-1098 XH Amsterdam, Netherlands.
C3 University of Amsterdam
RP Shen, YX (corresponding author), Univ Amsterdam, Sci Pk 900, NL-1098 XH Amsterdam, Netherlands.
EM y.shen@uva.nl; leoschreuders@hotmail.com; a.pathania@uva.nl;
   a.d.pimentel@uva.nl
OI Pimentel, Andy/0000-0002-2043-4469; Shen, Yixian/0000-0001-8447-872X
CR Beigi MV, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P415, DOI 10.1145/2989081.2989085
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carlson T. E., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and AnalysisSC '11, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
   Chen K, 2012, DES AUT TEST EUROPE, P33
   Chen YJ, 2016, APPL COMPUT REV, V16, P26, DOI 10.1145/2924715.2924718
   Chen Yi-Jung, 2015, P 2015 C RES AD CONV, P430
   Chen Y, 2021, Arxiv, DOI arXiv:1909.02291
   Cheng YQ, 2013, IEEE T VLSI SYST, V21, P239, DOI 10.1109/TVLSI.2011.2182067
   Coskun AK, 2008, ASIA S PACIF DES AUT, P452
   Eyerman S, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1952998.1952999
   Fan EG, 2000, PHYS LETT A, V277, P212, DOI 10.1016/S0375-9601(00)00725-8
   Haj-Yahya J, 2020, ANN I S COM, P227, DOI 10.1109/ISCA45697.2020.00029
   Hajkazemi MH, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3106233
   Hameed F, 2011, DES AUT TEST EUROPE, P299
   Hamerly G, 2004, ADV NEUR IN, V16, P281
   Hsieh AC, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2512457
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Iranfar A, 2020, DES AUT TEST EUROPE, P418, DOI 10.23919/DATE48585.2020.9116510
   Kanduri A, 2018, IEEE T COMPUT, V67, P1062, DOI 10.1109/TC.2018.2805683
   Kang Kyungsu, 2011, 2011 12 INT S QUAL E, P1
   Kim YG, 2019, I SYMPOS LOW POWER E
   Kingma D. P., 2014, arXiv
   Kumar SS, 2017, IEEE T VLSI SYST, V25, P1549, DOI 10.1109/TVLSI.2016.2642587
   Li J, 2023, IEEE T COMPUT, V72, P586, DOI 10.1109/TC.2022.3158476
   Liao CH, 2015, DES AUT TEST EUROPE, P351
   Liu W, 2013, IEEE T COMPUT AID D, V32, P406, DOI 10.1109/TCAD.2012.2228267
   Lo WH, 2016, DES AUT TEST EUROPE, P1084
   Loi GL, 2006, DES AUT CON, P991, DOI 10.1109/DAC.2006.229426
   Lu T, 2016, I SYMPOS LOW POWER E, P82, DOI 10.1145/2934583.2934589
   Lu YC, 2016, IEEE T COMPUT, V65, P187, DOI 10.1109/TC.2015.2409847
   Masson W, 2016, AAAI CONF ARTIF INTE, P1934
   Meng J, 2012, DES AUT TEST EUROPE, P611
   Meng J, 2012, DES AUT CON, P648
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Namin AH, 2009, IEEE INT SYMP CIRC S, P2117, DOI 10.1109/ISCAS.2009.5118213
   Niknam Sobhan, 2023, P IEEE COMP SOC ANN
   Noltsis M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3343030
   Pandey S, 2022, IEEE T COMPUT AID D, V41, P3602, DOI 10.1109/TCAD.2022.3197698
   Rapp M, 2021, IEEE T COMPUT, V70, P1691, DOI 10.1109/TC.2020.3023022
   Schaul T, 2016, Arxiv, DOI arXiv:1511.05952
   Schubert E, 2017, ACM T DATABASE SYST, V42, DOI 10.1145/3068335
   Shen LL, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9020346
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Siddhu L, 2022, ACM T ARCHIT CODE OP, V19, DOI 10.1145/3532185
   Siddhu L, 2022, DES AUT TEST EUROPE, P1377, DOI 10.23919/DATE54114.2022.9774743
   Siddhu L, 2019, DES AUT TEST EUROPE, P272, DOI [10.23919/date.2019.8715091, 10.23919/DATE.2019.8715091]
   Siddhu Lokesh, 2020, ACM Transactions on Design Automation of Electronic Systems, V26, P1
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhou XY, 2010, IEEE T PARALL DISTR, V21, P60, DOI 10.1109/TPDS.2009.27
NR 50
TC 0
Z9 0
U1 10
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608040
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300023
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, YT
   Li, SY
   Zheng, QL
   Chang, A
   Li, H
   Chen, YR
AF Wang, Yitu
   Li, Shiyu
   Zheng, Qilin
   Chang, Andrew
   Li, Hai
   Chen, Yiran
TI EMS-I: An Efficient Memory System Design with Specialized Caching
   Mechanism for Recommendation Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Recommendation system; compute express link
AB Recommendation systems have been widely embedded into many Internet services. For example, Meta's deep learning recommendation model (DLRM) shows high prefictive accuracy of click-through rate in processing large-scale embedding tables. The SparseLengthSum (SLS) kernel of the DLRM dominates the inference time of the DLRM due to intensive irregular memory accesses to the embedding vectors. Some prior works directly adopt near data processing (NDP) solutions to obtain higher memory bandwidth to accelerate SLS. However, their inferior memory hierarchy induces low performance-cost ratio and fails to fully exploit the data locality. Although some software-managed cache policies were proposed to improve the cache hit rate, the incurred cache miss penalty is unacceptable considering the high overheads of executing the corresponding programs and the communication between the host and the accelerator. To address the issues aforementioned, we propose EMS-I, an efficient memory system design that integrates Solide State Drive (SSD) into the memory hierarchy using Compute Express Link (CXL) for recommendation system inference. We specialize the caching mechanism according to the characteristics of various DLRM workloads and propose a novel prefetching mechanism to further improve the performance. In addition, we delicately design the inference kernel and develop a customized mapping scheme for SLS operation, considering the multi-level parallelism in SLS and the data locality within a batch of queries. Compared to the state-of-the-art NDP solutions, EMS-I achieves up to 10.9x speedup over RecSSD and the performance comparable to RecNMP with 72% energy savings. EMS-I also saves up to 8.7x and 6.6 x memory cost w.r.t. RecSSD and RecNMP, respectively.
C1 [Wang, Yitu; Li, Shiyu; Zheng, Qilin; Li, Hai; Chen, Yiran] Duke Univ, Durham, NC 27707 USA.
   [Chang, Andrew] Samsung Semicond Inc, San Jose, CA 95134 USA.
C3 Duke University; Samsung Electronics; Samsung Semiconductor (SSI)
RP Wang, YT (corresponding author), Duke Univ, Durham, NC 27707 USA.
EM yitu.wang@duke.edu; shiyu.li@duke.edu; qilin.zheng@duke.edu;
   andrew.c1@samsung.com; hai.li@duke.edu; yiran.chen@duke.edu
RI Li, Shiyu/AAW-5102-2020; Wang, Siying/KHX-1894-2024; Zhang,
   Zhipeng/KHY-2239-2024; Li, Shiyu/KHE-1376-2024; Chen, Yiran/L-4812-2017;
   Li, Hai/L-8558-2017
OI Li, Shiyu/0000-0002-1990-7150; Chen, Yiran/0000-0002-1486-8412; ,
   Yitu/0009-0004-0212-6704; Li, Hai/0000-0003-3228-6544
FU National Science Foundation [CNS-1822085]; National Science Foundation
   IUCRC memberships from Samsung
FX This work was supported by National Science Foundation under grant
   CNS-1822085 and the National Science Foundation IUCRC memberships from
   Samsung and other companies.
CR Amazon Personalize, 2023, ABOUT US
   [Anonymous], 2023, About us
   [Anonymous], 2021, Facebook DLRM Dataset
   Ardestani E. K., 2022, ICDCS
   Arya S, 1998, J ACM, V45, P891, DOI 10.1145/293347.293348
   Babenko A, 2016, PROC CVPR IEEE, P2055, DOI 10.1109/CVPR.2016.226
   Balasubramanian K, 2021, 15TH ACM CONFERENCE ON RECOMMENDER SYSTEMS (RECSYS 2021), P263, DOI 10.1145/3460231.3474246
   computeexpresslink, 2022, CXL 3.0 Specification
   corpustexmex.irisa, 2022, sift-1b
   Criteo Kaggle Dataset, 2020, ABOUT US
   DRAM Market Price, 2023, ABOUT US
   github, 2021, spacev-1b
   Gupta U, 2020, ANN I S COM, P982, DOI 10.1109/ISCA45697.2020.00084
   HBM Market Price, 2023, ABOUT US
   Hwang R, 2020, ANN I S COM, P968, DOI 10.1109/ISCA45697.2020.00083
   Jung Myoungsoo, 2017, IEEE Computer Architecture Letters, V2017
   Kaggle, 2023, About us
   Ke L, 2022, IEEE MICRO, V42, P116, DOI 10.1109/MM.2021.3097700
   Ke L, 2020, ANN I S COM, P790, DOI 10.1109/ISCA45697.2020.00070
   Kim JH, 2023, IEEE T COMPUT, V72, P278, DOI 10.1109/TC.2022.3155956
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Kwon Y, 2021, INT S HIGH PERF COMP, P235, DOI 10.1109/HPCA51647.2021.00029
   Kwon Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P740, DOI 10.1145/3352460.3358284
   Li HC, 2022, Arxiv, DOI arXiv:2203.00241
   Lowe-Power J, 2020, Arxiv, DOI arXiv:2007.03152
   Malkov YA, 2020, IEEE T PATTERN ANAL, V42, P824, DOI 10.1109/TPAMI.2018.2889473
   Mark Wilkening Gupta, 2021, ASPLOS
   Mudigere D, 2022, Arxiv, DOI arXiv:2104.05158
   Naumov Maxim, 2019, arXiv
   Pennington J., 2014, P 2014 C EMP METH NA, P1532
   samsung, 2018, PM983 Product Brief
   Soltaniyeh M., 2022, ICPE
   SSD Market Price, 2023, ABOUT US
   Sun X, 2022, INT S HIGH PERF COMP, P1056, DOI 10.1109/HPCA53966.2022.00081
   torchrec, 2022, ABOUT US
   Walter FE, 2008, AUTON AGENT MULTI-AG, V16, P57, DOI 10.1007/s10458-007-9021-x
   Xiao H, 2017, Arxiv, DOI [arXiv:1708.07747, DOI 10.48550/ARXIV.1708.07747]
   Xilinx VU57P HBM, 2023, ABOUT US
   YituWang Zhenhua Zhu, 2021, 2021 IEEE ACM INT C, P1
   Zhou Xiangmin, 2015, ICMD
NR 40
TC 0
Z9 0
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 100
DI 10.1145/3609384
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300003
DA 2024-07-18
ER

PT J
AU Zhao, HR
   Qi, NN
   Dehbi, L
   Zeng, X
   Yang, ZF
AF Zhao, Hanrui
   Qi, Niuniu
   Dehbi, Lydia
   Zeng, Xia
   Yang, Zhengfeng
TI Formal Synthesis of Neural Barrier Certificates for Continuous Systems
   via Counterexample Guided Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Formal verification; barrier certificate; continuous dynamical systems;
   counterexample guidance
ID HYBRID SYSTEMS; SAFETY VERIFICATION; INVARIANTS; SUM
AB This paper presents a novel approach to safety verification based on neural barrier certificates synthesis for continuous dynamical systems. We construct the synthesis framework as an inductive loop between a Learner and a Verifier based on barrier certificate learning and counterexample guidance. Compared with the counterexample-guided verification method based on the SMT solver, we design and learn neural barrier functions with special structure, and use the special form to convert the counterexample generation into a polynomial optimization problem for obtaining the optimal counterexample. In the verification phase, the task of identifying the real barrier certificate can be tackled by solving the Linear Matrix Inequalities (LMI) feasibility problem, which is efficient and makes the proposed method formally sound. The experimental results demonstrate that our approach is more effective and practical than the traditional SOS-based barrier certificates synthesis and the state-of-the-art neural barrier certificates learning approach.
C1 [Zhao, Hanrui; Qi, Niuniu; Dehbi, Lydia; Yang, Zhengfeng] East China Normal Univ, Shanghai 200062, Peoples R China.
   [Zeng, Xia] Southwest Univ, Chongqing 400715, Peoples R China.
C3 East China Normal University; Southwest University - China
RP Yang, ZF (corresponding author), East China Normal Univ, Shanghai 200062, Peoples R China.
EM hrzhao@stu.ecnu.edu.cn; Jnait@stu.ecnu.edu.cn;
   dehbilydia@sei.ecnu.edu.cn; xzeng0712@swu.edu.cn; zfyang@sei.ecnu.edu.cn
FU National Key Research and Development Project, China [2022YFA1005101];
   National Natural Science Foundation of China [12171159, 61972385,
   62272397]; Shanghai Trusted Industry Internet Software Collaborative
   Innovation Center; "Digital Silk Road" Shanghai International Joint Lab
   of Trustworthy Intelligent Software [22510750100]
FX We gratefully acknowledge the support from the National Key Research and
   Development Project, China under Grant 2022YFA1005101, the National
   Natural Science Foundation of China under Grants No. 12171159, 61972385,
   62272397, Shanghai Trusted Industry Internet Software Collaborative
   Innovation Center, and "Digital Silk Road" Shanghai International Joint
   Lab of Trustworthy Intelligent Software under Grant No. 22510750100.
CR Abate A, 2021, HSCC2021: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS-IOT WEEK), DOI 10.1145/3447928.3456646
   Andersen E., 2000, HIGH PERFORMANCE OPT, V33, P197, DOI [DOI 10.1007/978-1-4757-3216-0_8, DOI 10.1007/978-1-4757-3216-08]
   Barrett Clark, 2021, Handbook of Satisfiability, V2nd
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Chrysos GG, 2020, PROC CVPR IEEE, P7323, DOI 10.1109/CVPR42600.2020.00735
   Cohen N., 2016, C LEARNING THEORY, V49, P698
   Collins G. E., 1975, Automata Theory and Formal Language 2nd GI Conference, P134
   Ding XH, 2021, PROC CVPR IEEE, P13728, DOI 10.1109/CVPR46437.2021.01352
   Dutta S, 2018, LECT NOTES COMPUT SC, V10811, P121, DOI 10.1007/978-3-319-77935-5_9
   Ferragut A, 2015, ACTA APPL MATH, V139, P167, DOI 10.1007/s10440-014-9974-0
   Franzle M., 2007, J. Satisf. Boolean Model. Comput., V1, P209
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Gao SC, 2019, LECT NOTES COMPUT SC, V11562, P137, DOI 10.1007/978-3-030-25543-5_9
   Gao Sicun, 2016, Quadcopter model.
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Klipp E, 2005, SYSTEMS BIOLOGY IN PRACTICE: CONCEPTS, IMPLEMENTATION AND APPLICATION, P1, DOI 10.1002/3527603603
   Li CY, 2022, Arxiv, DOI [arXiv:2209.02976, 10.48550/arXiv.2209.02976]
   Llibre J, 2007, J MATH ANAL APPL, V336, P1203, DOI 10.1016/j.jmaa.2007.03.049
   Lofb J., 2004, P CACSD C, P284, DOI DOI 10.1109/CACSD.2004.1393890
   Papachristodoulou A, 2005, LECT NOTES CONTR INF, V312, P23
   Parrilo P.A., 2000, Ph. D. Dissertation
   Peruffo A., 2021, LNCS, P370
   Platzer A, 2008, LECT NOTES COMPUT SC, V5123, P176
   Prajna S, 2004, LECT NOTES COMPUT SC, V2993, P477
   Prajna S, 2007, IEEE T AUTOMAT CONTR, V52, P1415, DOI 10.1109/TAC.2007.902736
   Prajna Stephen, 2004, SOSTOOLS: sum of squares optimization toolbox for matlab
   PUTINAR M, 1993, INDIANA U MATH J, V42, P969, DOI 10.1512/iumj.1993.42.42045
   Ratschan S, 2017, LECT NOTES COMPUT SC, V10419, P303, DOI 10.1007/978-3-319-65765-3_17
   Ratschan S, 2010, SIAM J CONTROL OPTIM, V48, P4377, DOI 10.1137/090749955
   Ratschan S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210276
   Ratschan Stefan, 2006, 2006 IEEE INT C COMP, P1
   Rebiha R, 2015, THEOR COMPUT SCI, V594, P180, DOI 10.1016/j.tcs.2015.06.018
   Scherer C, 2011, ELECTR ENG HANDB SER
   Sicun Gao, 2012, Automated Reasoning. Proceedings 6th International Joint Conference, IJCAR 2012, P286, DOI 10.1007/978-3-642-31365-3_23
   Singh G, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290354
   Singh G, 2018, ADV NEUR IN, V31
   Sloth C, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P15
   SOGOKON A., 2016, EPiC Series in Computing, V43, P42
   Sogokon A, 2018, LECT NOTES COMPUT SC, V10951, P418, DOI 10.1007/978-3-319-95582-7_25
   Solar-Lezama A, 2006, ACM SIGPLAN NOTICES, V41, P404, DOI 10.1145/1168917.1168907
   Tjeng V, 2019, ICLR
   Tjeng V, 2019, Arxiv, DOI arXiv:1711.07356
   Topcu U, 2008, AUTOMATICA, V44, P2669, DOI 10.1016/j.automatica.2008.03.010
   Wang SQ, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1599
   Wong E, 2018, PR MACH LEARN RES, V80
   Wu YQ, 2022, IEEE GEOSCI REMOTE S, V19, DOI 10.1109/LGRS.2022.3225151
   Yang ZF, 2021, LECT NOTES COMPUT SC, V12759, P467, DOI 10.1007/978-3-030-81685-8_22
   Yuhong Zheng, 2021, 2021 6th International Conference on Automation, Control and Robotics Engineering (CACRE), P461, DOI 10.1109/CACRE52464.2021.9501337
   Zeng X, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968484
   Zhao HJ, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC2020) (PART OF CPS-IOT WEEK), DOI 10.1145/3365365.3382222
   Zhu H, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P686, DOI 10.1145/3314221.3314638
NR 53
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 146
DI 10.1145/3609125
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300049
DA 2024-07-18
ER

PT J
AU Caronti, L
   Akhunov, K
   Nardello, M
   Yildirim, KS
   Brunelli, D
AF Caronti, Luca
   Akhunov, Khakim
   Nardello, Matteo
   Yildirim, Kasim Sinan
   Brunelli, Davide
TI Fine-grained Hardware Acceleration for Efficient Batteryless
   Intermittent Inference on the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Intermittent computing; convolutional neural networks; edge computing;
   energy harvesting; hardware accelerator; checkpointing
AB Backing up the intermediate results of hardware-accelerated deep inference is crucial to ensure the progress of execution on batteryless computing platforms. However, hardware accelerators in low-power AI platforms only support the one-shot atomic execution of one neural network inference without any backups. This article introduces a new toolchain for MAX78000, which is a brand-new microcontroller with a hardware-based convolutional neural network (CNN) accelerator. Our toolchain converts any MAX78000-compatible neural network into an intermittently executable form. The toolchain enables finer checkpoint granularity on the MAX78000 CNN accelerator, allowing for backups of any intermediate neural network layer output. Based on the layer-by-layer CNN execution, we propose a new backup technique that performs only necessary (urgent) checkpoints. The method involves the batteryless system switching to ultra-low-power mode while charging, saving intermediate results only when input power is lower than ultra-low-power mode energy consumption. By avoiding unnecessary memory transfer, the proposed solution increases the inference throughput by 1.9x for simulation and by 1.2x for real-world setup compared to the coarse-grained baseline execution.
C1 [Caronti, Luca; Akhunov, Khakim; Nardello, Matteo; Yildirim, Kasim Sinan; Brunelli, Davide] Univ Trento, Via Sommarive 9, I-38123 Trento, TN, Italy.
C3 University of Trento
RP Caronti, L (corresponding author), Univ Trento, Via Sommarive 9, I-38123 Trento, TN, Italy.
EM luca.caronti@unitn.it; khakim.akhunov@unitn.it;
   matteo.nardello@unitn.it; kasimsinan.yildirim@unitn.it;
   davide.brunelli@unitn.it
RI Yildirim, Kasim Sinan/D-5056-2018; Akhunov, Khakim/KLY-3168-2024
OI Yildirim, Kasim Sinan/0000-0002-9528-6923; Akhunov,
   Khakim/0000-0001-9585-6722
FU iNEST (interconnected NordEst innovation Ecosystem) PNRR project
   (Mission 4.2, Investment 1.5) Spoke 3 "Green and digital transition for
   advanced manufacturing technology" - European Commission under the
   NextGeneration EU programme [ECS00000043]
FX This work was partially supported by iNEST (interconnected NordEst
   innovation Ecosystem, Project ID: ECS00000043) PNRR project (Mission
   4.2, Investment 1.5) Spoke 3 "Green and digital transition for advanced
   manufacturing technology", funded by the European Commission under the
   NextGeneration EU programme.
CR Ahn J, 2023, IEEE INTERNET THINGS, V10, P9928, DOI 10.1109/JIOT.2023.3234905
   Akhunov Khakim, 2022, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V6, P1
   Albanese A, 2023, IEEE SENS J, V23, P1575, DOI 10.1109/JSEN.2022.3225227
   Bakar A, 2022, PROCEEDINGS OF THE TWENTIETH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, SENSYS 2022, P207, DOI 10.1145/3560905.3568561
   Bakar A, 2021, PROC ACM INTERACT MO, V5, DOI 10.1145/3478077
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Benmeziane H., 2021, arXiv, DOI DOI 10.24963/IJCAI.2021/592
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Cai Han, 2019, INT C LEARN REPR
   Choi J, 2022, IEEE REAL TIME, P40, DOI 10.1109/RTAS54340.2022.00012
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Deng SG, 2020, IEEE INTERNET THINGS, V7, P7457, DOI 10.1109/JIOT.2020.2984887
   Desai H, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3510850
   Durmaz Ç, 2022, IEEE INTERNET THINGS, V9, P20869, DOI 10.1109/JIOT.2022.3176587
   Gobieski G, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P670, DOI 10.1145/3352460.3358277
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gorlatova Maria, 2022, IEEE Dataport, DOI [10.15783/C77P47, DOI 10.15783/C77P47]
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Jia TY, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P1097, DOI 10.1109/MICRO50266.2020.00091
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kortbeek V, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P85, DOI 10.1145/3373376.3378476
   Lee S., 2019, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V3, P1
   Lee S, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P138, DOI 10.1145/3356250.3360030
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Marco VS, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3371154
   Maxim Integrated, 2023, Artificial Intelligence Microcontroller with Ultra-Low-Power Convolutional Neural Network Accelerator
   Maxim Integrated, 2023, Maxim Integrated AI Development
   Mirhoseini A, 2013, INT CONF PERVAS COMP, P216, DOI 10.1109/PerCom.2013.6526735
   Montanari Alessandro, 2023, P 20 ACM C EMB NETW, P934
   Nardello M, 2019, PROCEEDINGS OF THE 7TH INTERNATIONAL WORKSHOP ON ENERGY HARVESTING & ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS'19), P8, DOI 10.1145/3362053.3363491
   Philip SS, 2023, IEEE T COMPUT AID D, V42, P82, DOI 10.1109/TCAD.2022.3169108
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Resch S, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3520130
   Rodriguez Arreola A., 2015, Proceedings of the 3rd International Workshop on Energy Harvesting Energy Neutral Sensing Systems, P3
   Ruffini S, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3517812
   Sandhu MM, 2021, IEEE INTERNET THINGS, V8, P13825, DOI 10.1109/JIOT.2021.3086186
   Syntiant, 2022, Syntiant's tiny machine learning development board
   Texas Instruments, 2023, MSP430FR5969 LaunchPad Development Kit
   Texas Instruments, 2023, FRAM FAQs
   Yildirim KS, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P41, DOI 10.1145/3274783.3274837
   Yildiz E, 2022, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2022, P339
   Zhang XY, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3371392
   Zhang XY, 2018, IEEE COMP SOC ANN, P238, DOI 10.1109/ISVLSI.2018.00052
NR 47
TC 2
Z9 2
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 82
DI 10.1145/3608475
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500004
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Schneider, K
   Bhagyanath, A
AF Schneider, Klaus
   Bhagyanath, Anoop
TI Consistency Constraints for Mapping Dataflow Graphs to Hybrid
   Dataflow/von Neumann Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dataflow graphs; code generation; exposed datapath architectures; linear
   graph layouts; queue layouts
ID DIRECTED ACYCLIC GRAPHS; QUEUE LAYOUTS; LANGUAGE; SIGNAL; STACK;
   PROCESSORS; MACHINES
AB Dataflow process networks (DPNs) provide a convenient model of computation that is often used to model system behavior in model-based designs. With fixed sets of nodes, they are also used as dataflow graphs as an intermediate program representation by compilers to uncover instruction-level parallelism of sequential programs. Many recent processor architectures, which are still von Neumann architectures, also use dataflow computing to increase their exploitation of instruction-level parallelism by exposing their datapaths so that the compiler can take care of the allocation of processing units (PUs), the execution schedules of instructions on the PUs, and the communication of intermediate values between PUs. If the communication paths are buffered, these architectures can be abstracted into a DPN architecture whose PUs and interconnection network are DPN nodes.
   In this article, we introduce a DPN abstraction of hybrid dataflow/von Neumann architectures and consider the mapping of the nodes of a given dataflow graph to the PUs of such a DPN architecture such that there are no conflicts due to the mapping of different nodes to the same PU. We express the allocation and scheduling constraints in terms of propositional logic for the original dataflow graph and for a modified version of the dataflow graph that simplifies the constraints by introducing levels using copy nodes, such that all nodes receive inputs only from nodes of the previous level. We also formulate equisatisfiable SMT constraints using integer variables to reason directly about the parallel runtime. On this basis, we further present alternative SAT constraints that explicitly encode concurrency, and discuss variants of the constraints for a better understanding of the same.
C1 [Schneider, Klaus; Bhagyanath, Anoop] RPTU Kaiserslautern Landau, Dept Comp Sci, Gottlieb Daimler Str, D-67663 Kaiserslautern, Germany.
RP Schneider, K (corresponding author), RPTU Kaiserslautern Landau, Dept Comp Sci, Gottlieb Daimler Str, D-67663 Kaiserslautern, Germany.
EM klaus.schneider@rptu.de; anoop.bhagyanath@rptu.de
OI Schneider, Klaus/0000-0002-1305-7132
CR ACKERMAN WB, 1982, COMPUTER, V15, P15, DOI 10.1109/MC.1982.1653938
   AGERWALA T, 1982, COMPUTER, V15, P10
   Anapalli Sukumar Reddy, 2009, Proceedings of the 2009 International Conference on Parallel and Distributed Processing Techniques and Applications. PDPTA 2009, P302
   Anders Markus, 2018, 2018 18th International Conference on Application of Concurrency to System Design (ACSD). Proceedings, P115, DOI 10.1109/ACSD.2018.00020
   [Anonymous], 1974, PROC IFIP C 74
   ARVIND, 1988, INT J SUPERCOMPUT AP, V2, P10, DOI 10.1177/109434208800200303
   Arvind D.E., 1988, P C CONPAR 88 BRIT C, P541
   BACKUS J, 1978, COMMUN ACM, V21, P613, DOI 10.1145/359576.359579
   Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   BENVENISTE A, 1991, SCI COMPUT PROGRAM, V16, P103, DOI 10.1016/0167-6423(91)90001-E
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Bhagyanath Anoop, 2022, 2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), P18, DOI 10.1109/MCSoC57363.2022.00013
   Bhagyanath A., 2023, P COMP ARCH PLATF CO
   Bhagyanath A., 2020, Ph. D. Dissertation
   Bhagyanath A., 2016, P METH BESCHR MOD VE, P77
   Bhagyanath A, 2017, INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), P1, DOI 10.1109/SAMOS.2017.8344605
   Bhagyanath A, 2017, INT CONF APPL CONCUR, P106, DOI 10.1109/ACSD.2017.20
   Bhagyanath A, 2016, 2016 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P143, DOI 10.1109/MEMCOD.2016.7797759
   Bhattacharyya S.S., 2013, Handbook of Signal Processing Systems, P905
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Blake G, 2009, IEEE SIGNAL PROC MAG, V26, P26, DOI 10.1109/MSP.2009.934110
   BRANDENBURG FJ, 1988, THEOR COMPUT SCI, V58, P69, DOI 10.1016/0304-3975(88)90019-9
   Buck J., 1995, Advanced Topics in Dataflow Computing and Multithreading, P267
   Buck J.T., 1993, Ph. D. Dissertation
   BUCK JT, 1994, CONF REC ASILOMAR C, P508, DOI 10.1109/ACSSC.1994.471505
   BUEHRER R, 1987, IEEE T COMPUT, V36, P1515, DOI 10.1109/TC.1987.5009501
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   CHERUBINI A, 1991, THEOR COMPUT SCI, V85, P171, DOI 10.1016/0304-3975(91)90053-5
   Chimani M., 2015, ACM Journal of Experimental Algorithmics, V20, P1
   Corporaal H., 1994, Proceedings. Fourth Great Lakes Symposium on VLSI. Design Automation of High Performance VLSI Systems GLSV '94 (Cat. No.94TH0603-1), P130, DOI 10.1109/GLSV.1994.289981
   Corporaal H, 1999, J SYST ARCHITECT, V45, P949, DOI 10.1016/S1383-7621(98)00046-0
   Corporaal H, 2000, INT J PARALLEL PROG, V28, P401, DOI 10.1023/A:1007511206083
   Dahlem M, 2018, THEOR PRACT LOG PROG, V18, P438, DOI 10.1017/S1471068418000170
   Davies A. L., 1978, Proceedings of the 5th Annual Symposium on Computer Architecture, P210, DOI 10.1145/800094.803050
   Dennis J. B., 1974, Programming Symposium, P362
   Dennis J. B., 1975, 2nd Annual Symposium on Computer Architecture, P126
   DENNIS JB, 1980, COMPUTER, V13, P48, DOI 10.1109/MC.1980.1653418
   Dujmovic V, 2022, COMBINATORICA, V42, P151, DOI 10.1007/s00493-021-4585-7
   ENGELS M, 1994, CONF REC ASILOMAR C, P503, DOI 10.1109/ACSSC.1994.471504
   GAJSKI DD, 1982, COMPUTER, V15, P58, DOI 10.1109/MC.1982.1653942
   GARG A, 1995, ORDER, V12, P109, DOI 10.1007/BF01108622
   Gatzka S, 2005, J SUPERCOMPUT, V32, P163, DOI 10.1007/s11227-005-0290-3
   GAUTIER T, 1987, LECT NOTES COMPUT SC, V274, P257
   Govindaraju V, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.51
   Grafe V. G., 1989, 16th Annual International Symposium on Computer Architecture (Cat. No.89CH2705-2), P36, DOI 10.1109/ISCA.1989.714522
   GURD JR, 1985, COMMUN ACM, V28, P34, DOI 10.1145/2465.2468
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Heath LS, 1997, SIAM J DISCRETE MATH, V10, P599, DOI 10.1137/S0895480193252380
   Heath LS, 1999, SIAM J COMPUT, V28, P1588, DOI 10.1137/S0097539795291550
   Heath LS, 1999, SIAM J COMPUT, V28, P1510, DOI 10.1137/S0097539795280287
   HEATH LS, 1992, SIAM J COMPUT, V21, P927, DOI 10.1137/0221055
   HEATH LS, 1992, SIAM J DISCRETE MATH, V5, P398, DOI 10.1137/0405031
   Heath LS, 1996, LECT NOTES COMPUT SC, V1027, P300, DOI 10.1007/BFb0021813
   HERATH J, 1988, IEEE T SOFTWARE ENG, V14, P1805, DOI 10.1109/32.9065
   Hoogerbrugge J., 1994, Compiler Construction. 5th International Conference, CC'94. Proceedings, P435
   Iannucci R. A., 1988, 15th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No.88CH2545-2), P131, DOI 10.1109/ISCA.1988.5222
   Jääskeläinen P, 2018, IEEE SYM PARA DISTR, P83, DOI 10.1109/IPDPSW.2018.00022
   Johnston WM, 2004, ACM COMPUT SURV, V36, P1, DOI 10.1145/1013208.1013209
   Jünger M, 1998, LECT NOTES COMPUT SC, V1547, P224
   Kahn Gilles, 1977, Information Processing, P993
   KARP RM, 1966, SIAM J APPL MATH, V14, P1390, DOI 10.1137/0114108
   LEE EA, 1991, IEEE T PARALL DISTR, V2, P223, DOI 10.1109/71.89067
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Milner R., 1977, Theoretical Computer Science, V4, P1, DOI 10.1016/0304-3975(77)90053-6
   Milutinovic V, 2017, COMPUT COMMUN NETW S, P1, DOI 10.1007/978-3-319-66125-4
   Milutinovic V, 2015, COMPUT COMMUN NETW S, P1, DOI 10.1007/978-3-319-16229-4
   Nikhil R. S., 1989, 16th Annual International Symposium on Computer Architecture (Cat. No.89CH2705-2), P262, DOI 10.1109/ISCA.1989.714561
   Papadopoulos G. M., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P82, DOI 10.1109/ISCA.1990.134511
   Pemmaraju S.V., 1992, Ph. D. Dissertation
   Plotkin G. D., 1977, Theoretical Computer Science, V5, P223, DOI 10.1016/0304-3975(77)90044-5
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Roob J., 2023, P METH BESCHR MOD VE, P1
   RUMBAUGH J, 1977, IEEE T COMPUT, V26, P138, DOI 10.1109/TC.1977.5009292
   Sankaralingam Karthikeyan, 2004, ACM Transactions on Architecture and Code Optimization (TACO), V1, P62
   Sazonov V. Y., 1975, LNCS, V37, P312
   Sazonov V.Y., 1976, LNCS, V45, P517
   Sazonov V.Y., 1976, Algebra and Logic, V15, P192
   Schneider Klaus, 2022, LCTES 2022: Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, P133, DOI 10.1145/3519941.3535076
   Schneider K., 2022, P METH BESCHR MOD VE, P45
   Schneider K, 2022, 2021 19TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P66, DOI 10.1145/3487212.3487343
   Sharp J.A., 1992, Data flow computing: theory and practice
   Swanson S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P291
   Swanson S., 2006, Ph. D. Dissertation
   Swanson S, 2007, ACM T COMPUT SYST, V25, P1, DOI 10.1145/1233307.1233308
   Szpilrajn E., 1930, Fundamenta Mathematicae, V16, P386
   Taylor M.B., 1999, Master's thesis
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Trakhtenbrot M. B., 1976, Theoretical Computer Science, V2, P228, DOI 10.1016/0304-3975(76)90034-7
   Trakhtenbrot M. B., 1975, Mathematical Foundations of Computer Science 1975, P411
   Trakhtenbrot M. B., 1976, LNCS, V45, P137
   TRAUB KR, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P150, DOI 10.1109/ICCD.1991.139869
   Ungerer T., 1993, Datenflussrechner
   VEEN AH, 1986, COMPUT SURV, V18, P365, DOI 10.1145/27633.28055
   VOLLMAR R, 1970, COMPUTING, V5, P57, DOI 10.1007/BF02234250
   von Neumann J., 1993, IEEE Annals of the History of Computing, V15, P27, DOI 10.1109/85.238389
   von Neumann J., 1945, First Draft of a Report on the EDVAC
   Waingold E, 1997, COMPUTER, V30, P86, DOI 10.1109/2.612254
   WATSON I, 1982, COMPUTER, V15, P51, DOI 10.1109/MC.1982.1653941
   Yazdanpanah F, 2014, IEEE T PARALL DISTR, V25, P1489, DOI 10.1109/TPDS.2013.125
   Yuba T., 1987, Proceedings 1987 Fall Joint Computer Conference - Exploring Technology: Today and Tomorrow (Cat. No.87CH2468-7), P578
   Zyuban V, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P305, DOI 10.1109/LPE.1998.708207
NR 106
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 81
DI 10.1145/3607869
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500003
DA 2024-07-18
ER

PT J
AU Tuli, S
   Li, CH
   Sharma, R
   Jha, NK
AF Tuli, Shikhar
   Li, Chia-Hao
   Sharma, Ritvik
   Jha, Niraj K.
TI CODEBench: A Neural Architecture and Hardware Accelerator Co-Design
   Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Active learning; application-specific integrated circuits;
   hardware-software co-design; machine learning; Neural Architecture
   Search; neural network accelerators
ID SPACE EXPLORATION; OPTIMIZATION; PERFORMANCE; NETWORKS; MODEL
AB Recently, automated co-design of machine learning (ML) models and accelerator architectures has attracted significant attention from both the industry and academia. However, most co-design frameworks either explore a limited search space or employ suboptimal exploration techniques for simultaneous design decision investigations of the ML model and the accelerator. Furthermore, training the ML model and simulating the accelerator performance is computationally expensive. To address these limitations, this work proposes a novel neural architecture and hardware accelerator co-design framework, called CODEBench. It comprises two new benchmarking sub-frameworks, CNNBench and AccelBench, which explore expanded design spaces of convolutional neural networks (CNNs) and CNN accelerators. CNNBench leverages an advanced search technique, Bayesian Optimization using Second-order Gradients and Heteroscedastic Surrogate Model for Neural Architecture Search, to efficiently train a neural heteroscedastic surrogate model to converge to an optimal CNN architecture by employing second-order gradients. AccelBench performs cycle-accurate simulations for diverse accelerator architectures in a vast design space. With the proposed co-design method, called Bayesian Optimization using Second-order Gradients and Heteroscedastic Surrogate Model for Co-Design of CNNs and Accelerators, our best CNN-accelerator pair achieves 1.4% higher accuracy on the CIFAR-10 dataset compared to the state-of-the-art pair while enabling 59.1% lower latency and 60.8% lower energy consumption. On the ImageNet dataset, it achieves 3.7% higher Top1 accuracy at 43.8% lower latency and 11.2% lower energy consumption. CODEBench outperforms the state-of-the-art framework, i.e., Auto-NBA, by achieving 1.5% higher accuracy and 34.7x higher throughput while enabling 11.0x lower energy-delay product and 4.0x lower chip area on CIFAR-10.
C1 [Tuli, Shikhar; Li, Chia-Hao; Sharma, Ritvik; Jha, Niraj K.] Princeton Univ, Dept Elect & Comp Engn, Princeton, NJ 08544 USA.
C3 Princeton University
RP Tuli, S (corresponding author), Princeton Univ, Dept Elect & Comp Engn, Princeton, NJ 08544 USA.
EM stuli@princeton.edu; chli@princeton.edu; rsharma3@stanford.edu;
   jha@princeton.edu
RI Jha, Nandan Kumar/AAX-9516-2020
OI Li, Chia-Hao/0000-0001-9557-6050; Tuli, Shikhar/0000-0002-9230-5877
FU NSF [CCF-1811109]
FX This work was supported by NSF Grant No. CCF-1811109.
CR Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Abu-Aisheh Zeina, 2015, 4th International Conference on Pattern Recognition Applications and Methods (ICPRAM 2015). Proceedings, P271
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Benmeziane H., 2021, IJCAI 21, P4322, DOI 10.24963/ijcai.2021/592
   Cai H, 2019, P INT C LEARNING REP
   Cai H, 2018, AAAI CONF ARTIF INTE, P2787
   Cai Han, 2020, P INT C LEARN REPR
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng HP, 2021, AAAI CONF ARTIF INTE, V35, P7090
   Choi J, 2018, Arxiv, DOI [arXiv:1805.06085, DOI 10.48550/ARXIV.1805.06085, 10.48550/arXiv.1805.06085]
   Choi K, 2021, DES AUT CON, P337, DOI 10.1109/DAC18074.2021.9586121
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Dai XL, 2019, IEEE T COMPUT, V68, P1487, DOI 10.1109/TC.2019.2914438
   Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Dang DC, 2021, AAAI CONF ARTIF INTE, V35, P12275
   Elsken T., 2019, P INT C LEARNING REP
   Elsken T, 2019, J MACH LEARN RES, V20
   Fu YG, 2021, PR MACH LEARN RES, V139
   Gal Y, 2016, PR MACH LEARN RES, V48
   Github, 2022, CHAIDNNV2 HLS BAS DN
   Guler A, 2018, IEEE T VLSI SYST, V26, P1868, DOI 10.1109/TVLSI.2018.2832607
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Khan A, 2020, ARTIF INTELL REV, V53, P5455, DOI 10.1007/s10462-020-09825-6
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li C., 2021, P INT C LEARNING REP
   Li L, 2020, P MACHINE LEARNING S
   Li Yuhong, 2020, 2020 57 ACMIEEE DESI, P1
   Lin, 2020, ADV NEURAL INFORM PR, V33, P11711, DOI DOI 10.48550/ARXIV.2007.10319
   Lin M, 2014, Arxiv, DOI [arXiv:1312.4400, DOI 10.48550/ARXIV.1312.4400]
   Lin YJ, 2021, DES AUT CON, P1051, DOI 10.1109/DAC18074.2021.9586250
   Liu H., 2018, PROC INT C LEARN REP
   Loshchilov I., 2019, DECOUPLED WEIGHT DEC
   Narain S, 2022, IEEE T COMPUT AID D, V41, P2970, DOI 10.1109/TCAD.2021.3118963
   Nvdla, 2022, NVIDIA DEEP LEARN AC
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Ramachandran P, 2017, Arxiv, DOI arXiv:1710.05941
   Reagen B, 2017, I SYMPOS LOW POWER E
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Schor D., 2018, Hot chips 30: Nvidia xavier soc
   Shafaei A, 2014, IEEE COMP SOC ANN, P291, DOI 10.1109/ISVLSI.2014.94
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Siems Julien, 2022, P INT C LEARNING REP
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Snoek J., 2012, Advances in Neural Information Processing Systems, V25, DOI DOI 10.48550/ARXIV.1206.2944
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Stillmaker A, 2017, INTEGRATION, V58, P74, DOI 10.1016/j.vlsi.2017.02.002
   Sun HB, 2022, DES AUT TEST EUROPE, P867, DOI 10.23919/DATE54114.2022.9774605
   Synopsys, 2022, SYN DES COMP
   Sze V., 2020, EFFICIENT PROCESSING
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tan MX, 2019, PR MACH LEARN RES, V97
   Tuli S., 2022, ARXIV
   Tuli Shikhar, 2020, P INT C NEUR SYST
   Tuli S, 2022, IEEE T PARALL DISTR, V33, P101, DOI 10.1109/TPDS.2021.3087349
   Vaidya M, 2022, INT SYM CODE GENER, P325, DOI 10.1109/CGO53902.2022.9741281
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang H, 2016, ADV NEUR IN, V29
   White C, 2021, AAAI CONF ARTIF INTE, V35, P10293
   White Colin, 2020, arXiv
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Wu YN, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942149
   Xia WH, 2022, IEEE T EMERG TOP COM, V10, P962, DOI 10.1109/TETC.2021.3056031
   Xu K., 2018, 7 INT C LEARNING REP
   Xuefei Ning, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12358), P189, DOI 10.1007/978-3-030-58601-0_12
   Yang L, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218676
   Yao ZW, 2021, AAAI CONF ARTIF INTE, V35, P10665
   Ying C., 2019, P INT C MACH LEARN, P7105
   Ying CS, 2018, Arxiv, DOI arXiv:1811.06992
   Yu Y, 2022, IEEE T EMERG TOP COM, V10, P237, DOI 10.1109/TETC.2020.3003328
   Yu Y, 2021, IEEE T COMPUT, V70, P45, DOI 10.1109/TC.2020.2983694
   Yu Y, 2018, IEEE T NANOTECHNOL, V17, P620, DOI 10.1109/TNANO.2017.2731871
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang MH, 2019, ADV NEUR IN, V32
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zhou XD, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1109/MICRO.2018.00011
   Zhou Yanqi, 2021, NAHAS NEURAL ARCHITE
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 92
TC 2
Z9 2
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 51
DI 10.1145/3575798
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400012
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, HL
   Zhang, XQ
   Huang, K
   Koushanfar, F
AF Chen, Huili
   Zhang, Xinqiao
   Huang, Ke
   Koushanfar, Farinaz
TI AdaTest: Reinforcement Learning and Adaptive Sampling for On-chip
   Hardware Trojan Detection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware trojan detection; logic testing; software/hardware co-design
ID THREAT
AB This paper proposes AdaTest, a novel adaptive test pattern generation framework for efficient and reliable Hardware Trojan (HT) detection. HT is a backdoor attack that tampers with the design of victim integrated circuits (ICs). AdaTest improves the existing HT detection techniques in terms of scalability and accuracy of detecting smaller Trojans in the presence of noise and variations. To achieve high trigger coverage, AdaTest leverages Reinforcement Learning (RL) to produce a diverse set of test inputs. Particularly, we progressively generate test vectors with high `reward' values in an iterative manner. In each iteration, the test set is evaluated and adaptively expanded as needed. Furthermore, AdaTest integrates adaptive sampling to prioritize test samples that provide more information for HT detection, thus reducing the number of samples while improving the samples' quality for faster exploration.
   We develop AdaTest with a Software/Hardware co-design principle and provide an optimized on-chip architecture solution. AdaTest's architecture minimizes the hardware overhead in two ways: (i) Deploying circuit emulation on programmable hardware to accelerate reward evaluation of the test input; (ii) Pipelining each computation stage in AdaTest by automatically constructing auxiliary circuit for test input generation, reward evaluation, and adaptive sampling. We evaluate AdaTest's performance on various HT benchmarks and compare it with two prior works that use logic testing for HT detection. Experimental results show that AdaTest engenders up to two orders of test generation speedup and two orders of test set size reduction compared to the prior works while achieving the same level or higher Trojan detection rate.
C1 [Chen, Huili; Koushanfar, Farinaz] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Zhang, Xinqiao] San Diego State Univ, 9500 Gilman Dr, San Diego, CA 92093 USA.
   [Huang, Ke] San Diego State Univ, 5500 Campanile Dr, San Diego, CA 92182 USA.
C3 University of California System; University of California San Diego;
   California State University System; San Diego State University;
   California State University System; San Diego State University
RP Chen, HL (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM huc044@ucsd.edu; x5zhang@ucsd.edu; khuang@sdsu.edu; farinaz@ucsd.edu
RI Zhang, Xinqiao/AAE-5719-2021
OI Chen, Huili/0000-0001-5828-2942; Koushanfar,
   Farinaz/0000-0003-0798-3794; ZHANG, XINQIAO/0000-0002-2785-2321
FU National Science Foundation (NSF) Trust-Hub [CNS-2016737]; NSF TILOS
   [CCF-2112665]
FX This work was supported in part by National Science Foundation (NSF)
   Trust-Hub under award number CNS-2016737, and NSF TILOS under award
   number CCF-2112665.
CR AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   [Anonymous], 2017, PYCOSAT 0 6 3
   [Anonymous], 2023, ACM T EMBED COMPUT S, V22
   Arora R, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P784, DOI 10.1109/ICVD.2004.1261028
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Brglez Franc, 2006, ISCAS89 BENCHMARK NE
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Chen SL, 2009, IEEE SYST J, V3, P398, DOI 10.1109/JSYST.2009.2032440
   CHEN TC, 1978, INT J COMPUT INF SCI, V7, P295, DOI 10.1007/BF00991635
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Colombier B, 2014, IET COMPUT DIGIT TEC, V8, P274, DOI 10.1049/iet-cdt.2014.0028
   El Massad M, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23218
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Fyrbiak M, 2017, 2017 IEEE 2ND INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), P88, DOI 10.1109/IVSW.2017.8031550
   Goldstein L. H., 1980, Proceedings of the 17th Design Automation Conference, P190, DOI 10.1145/800139.804528
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Kaelbling LP, 1996, J ARTIF INTELL RES, V4, P237, DOI 10.1613/jair.301
   Karri R, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P325, DOI 10.1007/978-1-4419-8080-9_14
   Li H, 2016, INTEGRATION, V55, P426, DOI 10.1016/j.vlsi.2016.01.004
   Li M, 2019, IEEE T COMPUT AID D, V38, P1399, DOI 10.1109/TCAD.2017.2750088
   Lin L, 2009, LECT NOTES COMPUT SC, V5747, P382
   Liu Y, 2014, DES AUT CON
   Liu Y, 2015, INT TEST CONF P
   Manikas Theodore W., 2012, MCNC benchmark netlists for floorplanning and Placement
   Meade T, 2016, ASIA S PACIF DES AUT, P655, DOI 10.1109/ASPDAC.2016.7428086
   Mnih V, 2013, ARXIV
   Moein S, 2015, 2015 TENTH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), P351, DOI 10.1109/ICCES.2015.7393074
   Nourian MA, 2018, J ELECTRON TEST, V34, P461, DOI 10.1007/s10836-018-5739-4
   Pan ZX, 2021, ASIA S PACIF DES AUT, P408, DOI 10.1145/3394885.3431595
   Parashar Angshuman, 2013, ACM SIGARCH COMPUTER, V41, P142
   Pardo F, 2018, PR MACH LEARN RES, V80
   Saha S, 2015, LECT NOTES COMPUT SC, V9293, P577, DOI 10.1007/978-3-662-48324-4_29
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Samimi Seyyed Mohammad Saleh, 2014, TESTABILITY MEASUREM
   Shakya B., 2019, IACR T CRYPTOGRAPHIC, P86
   Shamsi K, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P161, DOI 10.1109/HST.2019.8741035
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Tan B., 2020, ARXIV
   Tehranipoor M, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P1, DOI 10.1007/978-1-4419-8080-9
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Torrance R, 2009, LECT NOTES COMPUT SC, V5747, P363
   Wang XX, 2008, INT SYM DEFEC FAU TO, P87, DOI 10.1109/DFT.2008.61
   Wenchao Li, 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P83, DOI 10.1109/HST.2012.6224325
   Wiering M, 2012, ADAPT LEARN OPTIM, V12, P1, DOI 10.1007/978-3-642-27645-3
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xie Y, 2019, IEEE T COMPUT AID D, V38, P199, DOI 10.1109/TCAD.2018.2801220
   Yasin M, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967012
   Yasin M, 2016, IEEE T COMPUT AID D, V35, P1411, DOI 10.1109/TCAD.2015.2511144
   Yasin Muhammad, 2017, 2017 IFIPIEEE INT C, P1
   Yuan Zeying, 2015, THESIS VIRGINIA TECH
   Zhang J, 2015, IEEE T COMPUT AID D, V34, P1148, DOI 10.1109/TCAD.2015.2422836
NR 51
TC 5
Z9 5
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 37
DI 10.1145/3544015
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600018
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Sarwar, M
   Ray, R
   Banerjee, A
AF Sarwar, Mir
   Ray, Rajarshi
   Banerjee, Ansuman
TI A Contrastive Plan Explanation Framework for Hybrid System Models
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Artificial intelligence planning; explainable planning; hybrid automata;
   bounded reachability
ID FF
AB In artificial intelligence planning, having an explanation of a plan given by a planner is often desirable. The ability to explain various aspects of a synthesized plan to an end user not only brings in trust on the planner but also reveals insights of the planning domain and the planning process. Contrastive questions such as "Why action A instead of action B?" can be answered with a contrastive explanation that compares properties of the original plan containing A against the contrastive plan containing B. In this article, we explore a set of contrastive questions that a user of a planning tool may raise and propose a re-model and re-plan framework to provide explanations to such questions. Earlier work has reported this framework on planning instances for discrete problem domains described in the Planning Domain Definition Language (PDDL) and its variants. In this article, we propose an extension for planning instances described by PDDL+ for hybrid systems that portray a mix of discrete-continuous dynamics. Specifically, given a mixed discrete-continuous system model in PDDL+ and a plan describing the set of desirable actions on the same to achieve a destined goal, we present a framework that can integrate contrastive questions in PDDL+ and synthesize alternate plans. We present a detailed case study on our approach and propose a comparison metric to compare the original plan with the alternate ones.
C1 [Sarwar, Mir; Ray, Rajarshi] Indian Assoc Cultivat Sci, Sch Math & Computat Sci, Kolkata, India.
   [Banerjee, Ansuman] Indian Stat Inst, Adv Comp & Microelectron Unit, Kolkata, India.
C3 Department of Science & Technology (India); Indian Association for the
   Cultivation of Science (IACS) - Jadavpur; Indian Statistical Institute;
   Indian Statistical Institute Kolkata
RP Sarwar, M (corresponding author), Indian Assoc Cultivat Sci, Sch Math & Computat Sci, Kolkata, India.
EM mcsss2275@iacs.res.in; rajarshi.ray@iacs.res.in; ansuman@isical.ac.in
OI Md Sajid Sarwar, Mir/0000-0003-0029-9252
FU Science and Engineering Research Board (SERB) project [IMP/2018/000523]
FX M. Sarwar and R. Ray were supported by the Science and Engineering
   Research Board (SERB) project with File No. IMP/2018/000523.
CR Alur R., 1993, Hybrid Systems, P209
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   [Anonymous], 2002, P 6 INT C ARTIFICIAL
   Bonet B, 2000, LECT NOTES ARTIF INT, V1809, P360
   Cashmore M, 2020, J ARTIF INTELL RES, V67, P235
   Cashmore Michael, 2019, P 2 ICAPS WORKSHOP E
   Chakraborti T, 2018, Arxiv, DOI arXiv:1811.09722
   Chakraborti T, 2017, PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P156
   Chen Pin-Yu, ADV NEURAL INFORM PR, V31, P592
   Della Penna G., 2009, INT C AUT PLANN SCHE, P106
   Della Penna G, 2012, APPL INTELL, V36, P932, DOI 10.1007/s10489-011-0306-z
   Dhurandhar A, 2019, Arxiv, DOI arXiv:1906.00117
   Eifler R, 2020, AAAI CONF ARTIF INTE, V34, P9818
   Eriksson S., 2020, Proceedings of the 30th International Conference on Automated Planning and Scheduling (ICAPS), P90
   Eriksson S, 2017, P I C AUTOMAT PLAN S, P88
   FIKES RE, 1971, ARTIF INTELL, V2, P189, DOI 10.1016/0004-3702(71)90010-5
   Fox M, 2017, Arxiv, DOI arXiv:1709.10256
   Fox M, 2006, J ARTIF INTELL RES, V27, P235, DOI 10.1613/jair.2044
   Gao SC, 2012, IEEE S LOG, P305, DOI 10.1109/LICS.2012.41
   Gao Sicun, 2014, ABS14047171 CORR
   GitHub, KCL PLANN SMTPLAN
   Gobelbecker M., 2010, Proceedings of the 20th International Conference on Automated Planning and Scheduling, ICAPS 2010, Toronto, Ontario, Canada, May 12-16, 2010, P81
   Helmert M, 2006, J ARTIF INTELL RES, V26, P191, DOI 10.1613/jair.1705
   Hoffmann J, 2001, J ARTIF INTELL RES, V14, P253, DOI 10.1613/jair.855
   Hoffmann J, 2001, AI MAG, V22, P57
   Hoffmann J, 2019, LECT NOTES COMPUT SC, V11810, P277, DOI 10.1007/978-3-030-31423-1_9
   Kautz Henry, 2006, SATPLAN PLANNING SAT
   Krarup B., 2019, MODEL BASED CONTRAST
   Krarup Benjamin, 2021, ABS210315575 CORR
   Kwok C., 1998, Pddl-the planning domain definition language
   Lim BY, 2009, CHI2009: PROCEEDINGS OF THE 27TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, VOLS 1-4, P2119
   Miller T, 2020, Arxiv, DOI arXiv:1811.03163
   PEDNAULT EPD, 1989, S REPR REAS, P324
   Percassi F., 2021, Proceedings of the 31st International Conference on Automated Planning and Scheduling, ICAPS 2021, P252
   Piotrowski W, 2016, AAAI CONF ARTIF INTE, P4254
   Sarwar MMS, 2020, 2020 18TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P1, DOI 10.1109/MEMOCODE51338.2020.9315040
   Scala E, 2016, FRONT ARTIF INTEL AP, V285, P655, DOI 10.3233/978-1-61499-672-9-655
   Shin JA, 2005, ARTIF INTELL, V166, P194, DOI 10.1016/j.artint.2005.04.001
   Sicun Gao, 2012, Automated Reasoning. Proceedings 6th International Joint Conference, IJCAR 2012, P286, DOI 10.1007/978-3-642-31365-3_23
   Smith DE, 1998, FIFTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-98) AND TENTH CONFERENCE ON INNOVATIVE APPLICATIONS OF ARTIFICAL INTELLIGENCE (IAAI-98) - PROCEEDINGS, P889
   Smith DE., 2012, AAAI", DOI DOI 10.1609/AAAI.V26I1.8449
   Sreedharan S, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P1422
NR 42
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2023
VL 22
IS 2
AR 22
DI 10.1145/3561532
PG 51
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9B6WT
UT WOS:000934876600003
DA 2024-07-18
ER

PT J
AU Chen, WM
   Kuo, TW
   Hsiu, PC
AF Chen, Wei-Ming
   Kuo, Tei-Wei
   Hsiu, Pi-Cheng
TI Heterogeneity-aware Multicore Synchronization for Intermittent Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Hardware/Software Codesign and System
   Synthesis (CODES plus ISSS)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Multicore synchronization; task concurrency; data consistency;
   batteryless devices; intermittent computing
ID MODEL
AB Intermittent systems enable batteryless devices to operate through energy harvesting by leveraging the complementary characteristics of volatile (VM) and non-volatile memory (NVM). Unfortunately, alternate and frequent accesses to heterogeneous memories for accumulative execution across power cycles can significantly hinder computation progress. The progress impediment is mainly due to more CPU time being wasted for slow NVM accesses than for fast VM accesses.
   This paper explores how to leverage heterogeneous cores to mitigate the progress impediment caused by heterogeneous memories. In particular, a delegable and adaptive synchronization protocol is proposed to allow memory accesses to be delegated between cores and to dynamically adapt to diverse memory access latency. Moreover, our design guarantees task serializability across multiple cores and maintains data consistency despite frequent power failures. We integrated our design into FreeRTOS running on a Cypress device featuring heterogeneous dual cores and hybrid memories. Experimental results show that, compared to recent approaches that assume single-core intermittent systems, our design can improve computation progress at least 1.8x and even up to 33.9x by leveraging core heterogeneity.
C1 [Chen, Wei-Ming; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.
   [Chen, Wei-Ming; Kuo, Tei-Wei; Hsiu, Pi-Cheng] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Kuo, Tei-Wei] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
   [Hsiu, Pi-Cheng] Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan University; City University of
   Hong Kong; National Taiwan University
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.; Hsiu, PC (corresponding author), Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei, Taiwan.
EM d04922006@csie.ntu.edu.tw; ktw@ntu.edu.tw; pchsiu@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/GSJ-1102-2022
OI KUO, TEI-WEI/0000-0003-1974-0394
FU Ministry of Science and Technology, Taiwan [MOST 110-2222-E-001003-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology, Taiwan, under grant MOST 110-2222-E-001003-MY3.
CR Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Berthou G, 2019, IEEE T COMPUT, V68, P1390, DOI 10.1109/TC.2018.2889080
   Chabbi Milind, 2016, ACM SIGPLAN Notices, V51, P1, DOI 10.1145/3016078.2851166
   Chabbi M, 2015, ACM SIGPLAN NOTICES, V50, P215, DOI [10.1145/2688500.2688503, 10.1145/2858788.2688503]
   Chen W.-M., 2019, P IEEE ACM ICCAD, P1
   Chen W.-M., 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC), P1
   Chen WM, 2020, IEEE T COMPUT AID D, V39, P4399, DOI 10.1109/TCAD.2020.2977078
   Choi J, 2019, IEEE REAL TIME, P331, DOI 10.1109/RTAS.2019.00035
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   de Winkel Jasper, 2020, PROF ACM IMWUT, V3
   Ghodsi Z, 2017, ICCAD-IEEE ACM INT, P376, DOI 10.1109/ICCAD.2017.8203802
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gray Jim, 1992, T PROCESSING CONCEPT, V1st, P661
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131699
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kang CK, 2018, I SYMPOS LOW POWER E, P164, DOI 10.1145/3218603.3218633
   Kansakar P, 2020, IEEE T EMERG TOP COM, V8, P973, DOI 10.1109/TETC.2018.2817923
   KUNG HT, 1981, ACM T DATABASE SYST, V6, P213, DOI 10.1145/319566.319567
   Li Q., 2015, P IEEE ACM DAC, P1, DOI DOI 10.1109/VTCSPRING.2015.7146155
   LIM BH, 1994, SIGPLAN NOTICES, V29, P25, DOI 10.1145/195470.195490
   Lin YC, 2019, I SYMPOS LOW POWER E, DOI 10.1109/islped.2019.8824923
   Liu SR, 2020, IEEE T COMPUT AID D, V39, P3711, DOI 10.1109/TCAD.2020.3012214
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Maeng Kiwan., 2018, USENIX Symposium on Operating Systems Design and Implementation (OSDI), P129
   Mendis HR, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358190
   Nayar ShreeK., 2015, COMPUTATIONAL PHOTOG, P1, DOI DOI 10.1109/ICCPHOT.2015.7168377
   Ransford B., 2014, P WORKSH MEM SYST PE, P1, DOI DOI 10.1145/2618128.2618136
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Raynal M., 1986, ALGORITHMS MUTUAL EX
   Ren JL, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P672, DOI 10.1145/2830772.2830802
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Samie F, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2974004
   Talla Vamsi, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3090090
   Xie M., 2016, Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, page, P22
   Xie MM, 2015, DES AUT CON, DOI 10.1145/2744769.2744842
   Xie MM, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3182170
   Xu T, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967034
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
   Yongpan Liu, 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1145/2744769.2747910
   Zhang Dingtian, 2020, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V3
   Zhao MY, 2017, IEEE T COMPUT AID D, V36, P1804, DOI 10.1109/TCAD.2017.2666606
NR 46
TC 7
Z9 8
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 61
DI 10.1145/3476992
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600012
DA 2024-07-18
ER

PT J
AU Bruns, F
   Yarza, I
   Ittershagen, P
   Grüttner, K
AF Bruns, Friederike
   Yarza, Irune
   Ittershagen, Philipp
   Gruettner, Kim
TI Time Measurement and Control Blocks for Bare-Metal C plus plus
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Time measurement; time control blocks; timing annotations; real-time
   bare-metal application
AB Precisely timed execution of resource constrained bare-metal applications is difficult, because the embedded software developer usually has to implement and check the timeliness of the executed application through manual interaction with timers or counters. In the scope of this work, we propose a combined timing specification and concept for time annotation and control blocks in C++. Our proposed blocks can be used to measure and profile software block execution time. Furthermore, it can be used to control and enforce the software time behavior at runtime. After the application of these time blocks, a trace-based verification against the block-based timing specification can be performed to obtain evidence on the correct implementation and usage of the time blocks on the target platform. We have implemented our time block concept in a C++ library and tested it on an ARM Cortex A9 bare-metal platform. The combined usage of timing specification and our time block library has been successfully evaluated on a critical flight-control software for a multi-rotor system.
C1 [Bruns, Friederike] Carl von Ossietzky Univ Oldenburg, Oldenburg, Germany.
   [Yarza, Irune] Ikerlan Technol Res Ctr, Arrasate Mondragon, Spain.
   [Ittershagen, Philipp; Gruettner, Kim] OFFIS eV, Oldenburg, Germany.
C3 Carl von Ossietzky Universitat Oldenburg
RP Bruns, F (corresponding author), Carl von Ossietzky Univ Oldenburg, Oldenburg, Germany.
EM friederike.bruns@uol.de; iyarza@ikerlan.es;
   philipp.ittershagen@offis.de; kim.gruettner@offis.de
OI Yarza, Irune/0000-0002-3607-7443
FU German Ministry of Education and Research (BMBF) [01IS17032L]
FX This work is part of the SAFE4I project and was funded by the German
   Ministry of Education and Research (BMBF) under grant agreement no.
   01IS17032L.
CR Abdellatif T, 2013, MATH STRUCT COMP SCI, V23, P882, DOI 10.1017/S096012951200028X
   Bjorn Bauchle, 2014, STD CHRONO TYPESAFE
   Bode Eckard, 2017, FAT SCHRIFTENREIHE 3
   Bode Eckard, 2019, FAT SCHRIFTENREIHE
   Bruns F, 2019, PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL)
   Bui D, 2011, DES AUT CON, P274
   Cordovilla Mikel, 2011, P INT C REAL TIM NET
   Didier K, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3328799
   Falk H, 2010, REAL-TIME SYST, V46, P251, DOI 10.1007/s11241-010-9101-x
   GeeksforGeeks, 2017, CHRONO C
   GEHANI N, 1991, REAL-TIME SYST, V3, P377, DOI 10.1007/BF00365999
   Henzinger TA, 2000, NATO ADV SCI I F-COM, V170, P265
   Henzinger TA, 2007, ACM T PROGR LANG SYS, V29, DOI 10.1145/1286821.1286824
   Henzinger Thomas A., 2001, LNCS, V2211, P166
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kormanyos Christopher, 2013, REAL TIME C EFFICIEN, P1, DOI [10.1007/978-3-642-34688-0, DOI 10.1007/978-3-642-34688-0]
   Lee EA, 2017, REAL TIM SYST SYMP P, P1, DOI 10.1109/RTSS.2017.00041
   Lemerre M, 2010, ELECTRON PROC THEOR, P83, DOI 10.4204/EPTCS.38.9
   McDougall John, 2014, BARE METAL SYSTEM RU
   Michael Gonzalez Harbour, 2006, PROGR REAL TIM SYST
   Natarajan S, 2018, IEEE REAL TIME, P227, DOI 10.1109/RTAS.2018.00031
   SAFEPOWER Consortium, 2017, FIN CROSS DOM PUBL D
   Schabel Matthias C., 2020, BOOST UNITS LIB
   Weinstein Ira, 1992, P EMB SYST C
   Zamorano J., 2001, Reliable Software Technologies - Ada-Europea 2001. 6th Ada-Europe International Conference on Reliable Software Technologies. Proceedings (Lecture Notes in Computer Science Vol.2043), P317
   Zamorano J, 2004, LECT NOTES COMPUT SC, V3063, P132
NR 26
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 34
DI 10.1145/3434401
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400008
DA 2024-07-18
ER

PT J
AU Lohstroh, M
   Menard, C
   Bateni, S
   Lee, EA
AF Lohstroh, Marten
   Menard, Christian
   Bateni, Soroush
   Lee, Edward A.
TI Toward a Lingua Franca for Deterministic Concurrent Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Polyglot; coordination language; concurrency; determinism
ID PROGRAMMING LANGUAGE; TIME; SEMANTICS; DESIGN
AB Many programming languages and programming frameworks focus on parallel and distributed computing. Several frameworks are based on actors, which provide a more disciplined model for concurrency than threads. The interactions between actors, however, if not constrained, admit nondeterminism. As a consequence, actor programs may exhibit unintended behaviors and are less amenable to rigorous testing. We show that nondeterminism can be handled in a number of ways, surveying dataflow dialects, process networks, synchronous-reactive models, and discrete-event models. These existing approaches, however, tend to require centralized control, pose challenges to modular system design, or introduce a single point of failure. We describe "reactors," a new coordination model that combines ideas from several of these approaches to enable determinism while preserving much of the style of actors. Reactors promote modularity and allow for distributed execution. By using a logical model of time that can be associated with physical time, reactors also provide control over timing. Reactors also expose parallelism that can be exploited on multicore machines and in distributed configurations without compromising determinacy.
C1 [Lohstroh, Marten; Lee, Edward A.] Univ Calif Berkeley, 545Q Cory Hall, Berkeley, CA 94720 USA.
   [Menard, Christian] Tech Univ Dresden, Chair Compiler Construct, Georg Schumann Str 11, D-01069 Dresden, Germany.
   [Bateni, Soroush] Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75080 USA.
C3 University of California System; University of California Berkeley;
   Technische Universitat Dresden; University of Texas System; University
   of Texas Dallas
RP Lohstroh, M (corresponding author), Univ Calif Berkeley, 545Q Cory Hall, Berkeley, CA 94720 USA.
EM marten@berkeley.edu; christian.menard@tu-dresden.de;
   soroush@utdallas.edu; eal@berkeley.edu
RI Lee, Edward/AAU-4604-2021; Menard, Christian/AAL-1555-2021
OI Lee, Edward/0000-0002-5663-0584; Menard, Christian/0000-0002-7134-8384;
   Lohstroh, Marten/0000-0001-8833-4117
FU National Science Foundation (NSF) [CNS-1836601]; Denso; Siemens; Toyota
FX Thework in this articlewas supported in part by the National Science
   Foundation (NSF), award #CNS-1836601 (Reconciling Safety with the
   Internet) and the iCyPhy (Industrial Cyber-Physical Systems) research
   center, supported by Denso, Siemens, and Toyota.
CR Agha G. A., 1997, Journal of Functional Programming, V7, P1, DOI 10.1017/S095679689700261X
   Aguado Joaquin, 2018, Programming Languages and Systems. 27th European Symposium on Programming, ESOP 2018, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018. Proceedings: LNCS 10801, P86, DOI 10.1007/978-3-319-89884-1_4
   Andre Charles, 1996, 9552 RR U SOPH ANT
   [Anonymous], 2017, ABS171205889 CORR
   [Anonymous], 1999, Creating Computer Simulation Systems: an Introduction to the High Level Architecture
   [Anonymous], 1974, PROC IFIP C 74
   Armstrong Joe, 1996, Concurrent Programming in Erlang
   Baker H. G.  Jr., 1977, SIGPLAN Notices, V12, P55, DOI 10.1145/872734.806932
   BENVENISTE A, 1990, IEEE T AUTOMAT CONTR, V35, P535, DOI 10.1109/9.53519
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry Gerard, 2001, LNCS, V2144
   Bourke Timothy, 2009, SYNCHRON, V09481
   BOUSSINOT F, 1991, SOFTWARE PRACT EXPER, V21, P401, DOI 10.1002/spe.4380210406
   Boussinot F, 1996, IEEE T SOFTWARE ENG, V22, P256, DOI 10.1109/32.491649
   Buttazzo G., 2005, S COMP SCI
   Cassandras Christos., 1993, Discrete Event Systems: Modeling and Performance Analysis
   Cataldo Adam, 2006, P WORKSH DISCR EV SY
   CHANDY KM, 1979, IEEE T SOFTWARE ENG, V5, P440, DOI 10.1109/TSE.1979.230182
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   De Boer F, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3122848
   Dennis Jack B., 1974, Report MAC TM61
   Desai A, 2013, ACM SIGPLAN NOTICES, V48, P321, DOI 10.1145/2499370.2462184
   Edwards SA, 2003, SCI COMPUT PROGRAM, V48, P21, DOI 10.1016/S0167-6423(02)00096-5
   Edwards SA, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232938
   Eysholdt M., 2010, P ACM INT C COMPANIO, P307, DOI DOI 10.1145/1869542.1869625
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Haller P, 2009, THEOR COMPUT SCI, V410, P202, DOI 10.1016/j.tcs.2008.09.019
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   HEWITT C, 1977, ARTIF INTELL, V8, P323, DOI 10.1016/0004-3702(77)90033-9
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   Kahn Gilles, 1977, Information Processing, P993
   Koopman P., 2014, Presentation
   Lee E.A., 2007, Proceedings of the 7th ACM - IEEE international conference on Embedded software. EMSOFT '07, P114
   Lee E. A., 2017, INTRO EMBEDDED SYSTE, V2nd
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Lee EA, 1999, ANN SOFTW ENG, V7, P25, DOI 10.1023/A:1018998524196
   Lee EA, 2017, REAL TIM SYST SYMP P, P1, DOI 10.1109/RTSS.2017.00041
   Lee Edward A, 2014, 219D EECS
   Lee EdwardA., 2009, SEMANTICS COMPUTER S
   Lee EdwardAshford., 2017, PLATO NERD CREATIVE
   Liu XJ, 2006, LECT NOTES COMPUT SC, V4137, P1
   Liu XJ, 2008, THEOR COMPUT SCI, V409, P110, DOI 10.1016/j.tcs.2008.08.044
   Lohstroh M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323469
   Lohstroh Marten, 2019, P 8 INT WORKSH MOD B, V11971
   Lohstroh Marten, 2020, PhD Thesis
   MALER O, 1992, LECT NOTES COMPUT SC, V600, P447, DOI 10.1007/BFb0032003
   Mandel Louis, 2015, P INT S PRINC PRACT
   Manna Z., 1993, Hybrid Systems, P4
   Matsikoudis Eleftherios, 2013, Fundamentals of Computation Theory. 19th International Symposium, FCT 2013. Proceedings: LNCS 8070, P248, DOI 10.1007/978-3-642-40164-0_24
   Matsikoudis E, 2015, THEOR COMPUT SCI, V574, P39, DOI 10.1016/j.tcs.2015.01.036
   Menard Christian, 2020, P DES AUT TEST EUR C
   Naggar WA, 1999, PARALLEL COMPUT, V25, P1907, DOI 10.1016/S0167-8191(99)00070-8
   NASA Engineering and Safety Center, 2011, TECHNICAL ASSESSMENT
   PriessCrampe S, 1996, ABH MATH SEM HAMBURG, V66, P55, DOI 10.1007/BF02940794
   Prokopec A, 2018, LECT NOTES COMPUT SC, V10789, P125, DOI 10.1007/978-3-030-00302-9_5
   Prokopec Aleksandar., 2015, 2015 ACM INT S NEW I, P171, DOI DOI 10.1145/2814228.2814245
   REED GM, 1988, LECT NOTES COMPUT SC, V298, P331
   Roestenburg R., 2016, Akka in Action
   Schneider C, 2013, S VIS LANG HUM CEN C, P75, DOI 10.1109/VLHCC.2013.6645246
   Schoeberl M, 2018, REAL-TIME SYST, V54, P389, DOI 10.1007/s11241-018-9300-4
   Schulz-Rosengarten A, 2020, LECT NOTES ELECTR EN, V611, P1, DOI 10.1007/978-3-030-31585-6_1
   Seshia SA, 2018, PROCEEDINGS OF THE 2018 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P1
   Sha L., 2009, Tech. rep.
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   von Hanxleden R, 2014, ACM SIGPLAN NOTICES, V49, P372, DOI [10.1145/2666356.2594310, 10.1145/2594291.2594310]
   von Hanxleden Reinhard, 2009, 0910 CHRIST ALBR U K
   Von Hanxleden Reinhard., 2017, 2017 FORUM SPECIFICA, P1
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yates R. K., 1993, P 4 INT C CONC THEOR, V715
   Zeigler B. P., 1976, Theory of Modeling and Simulation
   Zeigler BP., 2000, Theory of Modeling and Simulation
   Zhao Y, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P259
   Zhou Y, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347382
NR 74
TC 31
Z9 33
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 36
DI 10.1145/3448128
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400010
OA Bronze
DA 2024-07-18
ER

PT J
AU Leon, V
   Lentaris, G
   Petrongonas, E
   Soudris, D
   Furano, G
   Tavoularis, A
   Moloney, D
AF Leon, Vasileios
   Lentaris, George
   Petrongonas, Evangelos
   Soudris, Dimitrios
   Furano, Gianluca
   Tavoularis, Antonis
   Moloney, David
TI Improving Performance-Power-Programmability in Space Avionics with Edge
   Devices: VBN on Myriad2 SoC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Space avionics architecture; mixed-criticality; visual-based navigation;
   computer vision; satellite pose tracking; heterogeneous multi-core SoC;
   SW development framework
ID NEURAL-NETWORKS
AB The advent of powerful edge devices and AI algorithms has already revolutionized many terrestrial applications; however, for both technical and historical reasons, the space industry is still striving to adopt these key enabling technologies in new mission concepts. In this context, the current work evaluates an heterogeneous multi-core system-on-chip processor for use on-board future spacecraft to support novel, computationally demanding digital signal processors and AI functionalities. Given the importance of low power consumption in satellites, we consider the Intel Movidius Myriad2 system-on-chip and focus on SW development and performance aspects. We design a methodology and framework to accommodate efficient partitioning, mapping, parallelization, code optimization, and tuning of complex algorithms. Furthermore, we propose an avionics architecture combining this commercial off-the-shelf chip with a field programmable gate array device to facilitate, among others, interfacing with traditional space instruments via SpaceWire transcoding. We prototype our architecture in the lab targeting vision-based navigation tasks. We implement a representative computer vision pipeline to track the 6D pose of ENVISAT using megapixel images during hypothetical spacecraft proximity operations. Overall, we achieve 2.6 to 4.9 FPS with only 0.8 to 1.1 W on Myriad2, i.e., 10-fold acceleration versus modern rad-hard processors. Based on the results, we assess various benefits of utilizing Myriad2 instead of conventional field programmable gate arrays and CPUs.
C1 [Leon, Vasileios; Lentaris, George; Petrongonas, Evangelos; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, Microprocessors & Digital Syst Lab, Heroon Polytecniou 9, Zografos 15780, Greece.
   [Furano, Gianluca; Tavoularis, Antonis] European Space Agcy, Data Syst Div, European Space Res & Technol Ctr ESTEC, Keplerlaan 1, NL-2200 AG Noordwijk, Netherlands.
   [Moloney, David] Intel Corp, Intel R&D Ireland Ltd, Collinstown Ind Pk, Leixlip W23 CX68, Kildare, Ireland.
C3 National Technical University of Athens; European Space Agency; Intel
   Corporation
RP Leon, V (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, Microprocessors & Digital Syst Lab, Heroon Polytecniou 9, Zografos 15780, Greece.
EM vleon@microlab.ntua.gr; glentaris@microlab.ntua.gr;
   vpetrog@microlab.ntua.gr; dsoudris@microlab.ntua.gr;
   gianluca.furano@esa.int; antonios.tavoularis@esa.int;
   david.moloney@intel.com
RI Soudris, Dimitrios/I-5252-2014
FU European Space Agency via the activity Demonstration of Visual Based
   Navigation Algorithms on Myriad2 Processor (LEOTOME)
   [4000126083/18/NL/FE]
FX This work was partially supported by the European Space Agency via the
   activity Demonstration of Visual Based Navigation Algorithms on Myriad2
   Processor (LEOTOME) under #4000126083/18/NL/FE.
CR [Anonymous], 2014, IFAC Proc., DOI DOI 10.3182/20140824-6-ZA-1003.02004
   Barry B, 2015, IEEE MICRO, V35, P56, DOI 10.1109/MM.2015.10
   Biasielli M, 2019, DES AUT TEST EUROPE, P704, DOI [10.23919/date.2019.8714945, 10.23919/DATE.2019.8714945]
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   Canziani A, 2017, IEEE INT SYMP CIRC S, P224
   Chabot T., 2017, 10 INT ESA C GNC SYS, P1
   Deniz O, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17051173
   Diamantopoulos D., 2012, Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2012), P174, DOI 10.1109/AHS.2012.6268647
   Edun A, 2019, DES AUT TEST EUROPE, P1685, DOI [10.23919/date.2019.8714804, 10.23919/DATE.2019.8714804]
   Esposito S, 2017, IEEE METROL AEROSPAC, P479, DOI 10.1109/MetroAeroSpace.2017.7999621
   European Cooperation for Space Data Standardization, 2019, ECSSEST5012C
   European Cooperation for Space Standardization, 2010, ECSSST5053C
   European Cooperation for Space Standardization, 2010, ECSSST5052C
   Furano G., 2018, Dependable Multicore Architectures at Nanoscale, P253
   Furano G., 2020, INT SYM DEFEC FAU TO, P1
   Gaisler Cobham, 2020, GR HPCB FMC M2 MEZZA
   Gudic M, 2016, RESPONSIBLE MANAGEMENT EDUCATION AND THE CHALLENGE OF POVERTY: A TEACHING PERSPECTIVE, P1
   Hausmann G., 2013, P EUR C SPAC DEBR AP, V723, P1
   Hochstetler J, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P341, DOI 10.1109/SEC.2018.00038
   Huang YZ, 2016, 2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), P647, DOI 10.1109/FSKD.2016.7603250
   Iturbe X, 2015, IEEE INT CONF VLSI, P134, DOI 10.1109/VLSI-SoC.2015.7314405
   Jin MX, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567659
   Kosmidis L, 2019, 2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P399, DOI 10.1109/DSD.2019.00064
   Lentaris G, 2020, IEEE T CIRC SYST VID, V30, P1188, DOI 10.1109/TCSVT.2019.2900802
   Lentaris G, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3312743
   Lentaris G, 2018, J AEROSP INFORM SYST, V15, P178, DOI 10.2514/1.I010555
   Lentaris G, 2016, IEEE T CIRC SYST VID, V26, P1563, DOI 10.1109/TCSVT.2015.2452781
   Lourakis M, 2017, IEEE INT C INT ROBOT, P3791, DOI 10.1109/IROS.2017.8206228
   Marantos C, 2018, 2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST)
   Moloney D, 2014, IEEE HOT CHIP SYMP
   Munera A, 2020, DES AUT TEST EUROPE, P903, DOI 10.23919/DATE48585.2020.9116230
   Opromolla R, 2017, PROG AEROSP SCI, V93, P53, DOI 10.1016/j.paerosci.2017.07.001
   Parkes J, 2015, EDUC POVERTY INT DEV, P1
   Peng JQ, 2017, IEEE ACCESS, V5, P22344, DOI 10.1109/ACCESS.2017.2759798
   Pérez A, 2020, IEEE ACCESS, V8, P59891, DOI 10.1109/ACCESS.2020.2983308
   Puglia L, 2016, IEEE HOT CHIPS S HCS, P1
   Rudolph D., 2014, PROC 28 ANN AIAAUSU
   Shan Y, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584659
   Solihin Y., 2015, Fundamentals of parallel multicore architecture, V1st
   STAR-Dundee, 2020, SPACEWIRE EGSE DEV S
   STAR-Dundee, 2020, SPACEWIRE IP COR
   Tavoularis Antonis, 2016, P INT SPAC C SPACEWI, P1, DOI [10.1109/SPACEWIRE.2016.7771642, DOI 10.1109/SPACEWIRE.2016.7771642]
   Torres-Huitzil C, 2017, IEEE ACCESS, V5, P17322, DOI 10.1109/ACCESS.2017.2742698
   Tsimpourlas F, 2018, IEEE T COMPUT AID D, V37, P2212, DOI 10.1109/TCAD.2018.2857280
   Ttofis C, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2629699
   Ubotica, 2020, UB0100 CUBESAT BOARD
   Xiao Y, 2017, ICCAD-IEEE ACM INT, P217, DOI 10.1109/ICCAD.2017.8203781
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xu XQ, 2017, DES AUT CON, DOI 10.1145/3061639.3062214
   Xygkis A, 2018, DES AUT CON, DOI 10.1145/3195970.3196041
NR 50
TC 14
Z9 14
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 22
DI 10.1145/3440885
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500006
DA 2024-07-18
ER

PT J
AU Seo, H
   Sanal, P
   Azarderakhsh, R
AF Seo, Hwajeong
   Sanal, Pakize
   Azarderakhsh, Reza
TI SIKE in 32-bit ARM Processors Based on Redundant Number System for NIST
   Level-II
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Post quantum cryptography; software implementation; SIDH; ARM; parallel
   computation
AB We present an optimized implementation of the post-quantum Supersingular Isogeny Key Encapsulation (SIKE) for 32-bit ARMv7-A processors supporting NEON engine (i.e., SIMD instruction). Unlike previous SIKE implementations, finite field arithmetic is efficiently implemented in a redundant representation, which avoids carry propagation and pipeline stall. Furthermore, we adopted several state-of-the-art engineering techniques as well as hand-crafted assembly implementation for high performance. Optimized implementations are ported to Microsoft SIKE library written in "a non-redundant representation" and evaluated in high-end 32-bit ARMv7-A processors, such as ARM Cortex-A5, A7, and A15. A full key-exchange execution of SIKEp503 is performed in about 109 million cycles on ARM Cortex-A15 processors (i.e., 54.5 ms@2.0 GHz), which is about 1.58x faster than previous state-of-the-art work presented in CHES'18.
C1 [Seo, Hwajeong] Hansung Univ, Coll IT Engn, Seoul, South Korea.
   [Sanal, Pakize; Azarderakhsh, Reza] Florida Atlantic Univ, Dept Comp Elect Engn & Comp Sci, Boca Raton, FL 33431 USA.
C3 Hansung University; State University System of Florida; Florida Atlantic
   University
RP Seo, H (corresponding author), Hansung Univ, Coll IT Engn, Seoul, South Korea.
EM hwajeong84@gmail.com; psanal2018@fau.edu; razarderakhsh@fau.edu
OI seo, hwajeong/0000-0003-0069-9061
FU Institute for Information & communications Technology Planning &
   Evaluation (IITP) - Korea government (MSIT) [2019-0-00033]; National
   Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF-2020R1F1A1048478]; NSF [CNS-1801341, NIST60NANB16D246]
FX This work was partly supported by Institute for Information &
   communications Technology Planning & Evaluation (IITP) grant funded by
   the Korea government (MSIT) (< Q|Crypton >, No. 2019-0-00033, Study on
   Quantum Security Evaluation of Cryptography based on Computational
   Quantum Complexity) and this work was partly supported by the National
   Research Foundation of Korea (NRF) grant funded by the Korea government
   (MSIT) (No. NRF-2020R1F1A1048478). The work of Reza Azarderakhsh is
   supported in part by NSF CNS-1801341 and NIST60NANB16D246.
CR Azarderakhsh Reza, 2019, P WORLD C INF SEC AP
   Azarderakhsh Reza, 2020, IACR CRYPTOL IEEE T
   Bernstein DJ, 2014, LECT NOTES COMPUT SC, V8731, P316, DOI 10.1007/978-3-662-44709-3_18
   Bernstein DJ, 2012, LECT NOTES COMPUT SC, V7428, P320, DOI 10.1007/978-3-642-33027-8_19
   Bernstein DJ, 2009, LECT NOTES COMPUT SC, V5677, P317, DOI 10.1007/978-3-642-03356-8_19
   Bos JW, 2014, LECT NOTES COMPUT SC, V8282, P471, DOI 10.1007/978-3-662-43414-7_24
   Costello C, 2016, LECT NOTES COMPUT SC, V9814, P572, DOI 10.1007/978-3-662-53018-4_21
   Galbraith SD, 2016, LECT NOTES COMPUT SC, V10031, P63, DOI 10.1007/978-3-662-53887-6_3
   Hofheinz D, 2017, LECT NOTES COMPUT SC, V10677, P341, DOI 10.1007/978-3-319-70500-2_12
   Jalali A, 2019, IEEE T DEPEND SECURE, V16, P902, DOI 10.1109/TDSC.2017.2723891
   Jalali A, 2018, LECT NOTES COMPUT SC, V11348, P37, DOI 10.1007/978-3-030-05072-6_3
   Jao D, 2011, LECT NOTES COMPUT SC, V7071, P19, DOI 10.1007/978-3-642-25405-5_2
   Koppermann P., 2018, IACR Cryptol. ePrint Arch, V2018, P932
   Koziel B, 2020, IEEE T CIRCUITS-I, V67, P4842, DOI 10.1109/TCSI.2020.2992747
   Koziel B, 2016, LECT NOTES COMPUT SC, V10052, P88, DOI 10.1007/978-3-319-48965-0_6
   Liu WQ, 2020, IEEE T COMPUT AID D, V39, P3118, DOI 10.1109/TCAD.2019.2960330
   Liu WQ, 2019, IEEE T COMPUT, V68, P1249, DOI 10.1109/TC.2019.2899847
   Longa Patrick, 2016, P INT C SEL AR CRYPT, P501, DOI 10.1007/978-3-319-69453-5_27
   Martins Paulo, 2014, 2014 IEEE 26th International Symposium on Computer Architecture and High-Performance Computing Workshops (SBAC-PADW), P48, DOI 10.1109/SBAC-PADW.2014.10
   Martins Paulo, 2015, P WORKSH CRYPT SEC C, P19
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   Naehrig Michael, SIDH LIB
   nist, Post-quantum cryptography | CSRC | selected algorithms: Public-key encryption and key-establishment algorithms
   Pabbuleti KC, 2013, IEEE HIGH PERF EXTR
   Park Taehwan, 2015, P ANN INT C INF SEC, P169
   Seo H., 2014, P INT C INF SEC CRYP, P328
   Seo H., 2018, IACR T CRYPTOGR HARD, V2018, P1
   Seo H, 2019, LECT NOTES COMPUT SC, V11829, P39, DOI 10.1007/978-3-030-31578-8_3
   Seo H, 2016, SECUR COMMUN NETW, V9, P5401, DOI 10.1002/sec.1706
NR 29
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 19
DI 10.1145/3439733
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500003
DA 2024-07-18
ER

PT J
AU Smeets, H
   Ceriotti, M
   Marrón, PJ
AF Smeets, Hugues
   Ceriotti, Matteo
   Marron, Pedro Jose
TI Adapting Recursive Sinusoidal Software Oscillators for Low-power
   Fixed-point Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IoT; intermediate euler; sine; cosine; fourier transform; wavelet
   transform
ID ERROR ANALYSIS
AB The growing field of the Internet of Things relies at the bottom on components with very scarce computing resources that currently do not allow complex processing of sensed data. Any computation involving Fast Fourier Transforms (FFT), Wavelet Transforms (WT), or simple sines and cosines is considered impractical on low-end devices due to the lack of floating point and math libraries. This article presents new techniques that make it possible to use these functions also on severely constrained target platforms.
   Current literature abounds with schemes to compute sine and cosine functions, with focus on speed, hardware footprint, software size, target type, or precision. Even so, there is no practical exploration of the design space available for embedded devices with limited resources, in particular when only integer operations are possible. We select an efficient set of recursive sine and cosine generators and measure the frequency, amplitude, and phase error over a wide parameter range. We show that their simplicity allows them to be implemented on the most bare targets with good precision, reducing power consumption and size while being the fastest on integer-only processors. We also introduce specially tailored FFT and WT algorithms and show that they are usable in practice while having an extremely small code footprint, good precision, and high speed.
C1 [Smeets, Hugues; Ceriotti, Matteo; Marron, Pedro Jose] Univ Duisburg Essen, Networked Embedded Syst, Schutzenbahn 70,Bldg SA, D-45157 Essen, Germany.
C3 University of Duisburg Essen
RP Smeets, H (corresponding author), Univ Duisburg Essen, Networked Embedded Syst, Schutzenbahn 70,Bldg SA, D-45157 Essen, Germany.
EM hugues.smeets@uni-due.de; matteo.ceriotti@uni-due.de;
   pjmarron@uni-due.de
OI Marron, Pedro Jose/0000-0001-7233-2547
CR ABUELHAIJA AI, 1986, IEEE T CIRCUITS SYST, V33, P373, DOI 10.1109/TCS.1986.1085932
   Al-Ibrahim M. M., 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P689, DOI 10.1109/ISCAS.2001.921164
   AlIbrahim MM, 1997, IEE P-CIRC DEV SYST, V144, P185, DOI 10.1049/ip-cds:19971004
   Baughman David L., 2012, THESIS
   Bhattacharya S, 2015, IEEE T MOBILE COMPUT, V14, P430, DOI 10.1109/TMC.2014.2318712
   Bonde A, 2018, HOTMOBILE'18: PROCEEDINGS OF THE 19TH INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS & APPLICATIONS, P37, DOI 10.1145/3177102.3177110
   ChaN, 2005, FIXED POINT FFT ROUT
   CHANG G, 1994, ISSCC DIG TECH PAP I, V37, P32, DOI 10.1109/ISSCC.1994.344740
   Chih JC, 2001, P IEEE INT FREQ CONT, P824, DOI 10.1109/FREQ.2001.956389
   Cieslinski JL, 2015, APPL MATH COMPUT, V271, P68, DOI 10.1016/j.amc.2015.08.104
   COCHRAN WT, 1967, PR INST ELECTR ELECT, V55, P1664, DOI 10.1109/PROC.1967.5957
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   De Caro D, 2004, IEEE T CIRCUITS-II, V51, P337, DOI 10.1109/TCSII.2004.829553
   Dongarra J, 2000, COMPUT SCI ENG, V2, P22, DOI 10.1109/MCISE.2000.814652
   El-Badawy AA, 2016, J CONTROL SCI ENG, V2016, DOI 10.1155/2016/7324540
   Elsts Atis., 2018, Proceedings of the 2018 International Conference on Embedded Wireless Systems and Networks, EWSN'18, page, P163
   Fanucci L, 2001, P IEEE INT FREQ CONT, P806, DOI 10.1109/FREQ.2001.956385
   Franchetti F, 2005, P IEEE, V93, P409, DOI 10.1109/JPROC.2004.840491
   Frigo M., 2012, FFTW: Fastest Fourier transform in the west, pascl
   Gartner, 2016, MARK SHAR AN MICR RE
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   Herve Idda, 2005, CRYPTAGE SON TRAITEM, V879, P99
   Hubbard B.B., 1998, The World According to Wavelets: The Story of a Mathematical Technique in the Making, V2nd
   Johnson S.G., 2008, Implementing FFTs in Practice
   Joshi M, 2007, OPT COMMUN, V279, P35, DOI 10.1016/j.optcom.2007.07.012
   Lederman G, 2017, MECH SYST SIGNAL PR, V87, P1, DOI 10.1016/j.ymssp.2016.06.041
   Littell TR, 1997, SIAM J NUMER ANAL, V34, P1792, DOI 10.1137/S0036142995287094
   Mahajan Sanjoy, 2009, DISCRETE TIME SIGNAL
   Microchip Technology, 2017, COOL TUK FFT 16 BIT
   Milenkovic A, 2006, COMPUT COMMUN, V29, P2521, DOI 10.1016/j.comcom.2006.02.011
   Miluzzo E, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P337
   Miyata M., 1988, 1988 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.88CH2458-8), P2213, DOI 10.1109/ISCAS.1988.15384
   Morelli M, 2014, LECT NOTES COMPUT SC, V8810, P49, DOI 10.1007/978-3-319-11900-7_5
   Murphy E., 2004, ANALOG DIALOGUE, V38, P1
   Niiranen J., 1999, 6th International Conference of Electromechanics, V1, P71, DOI [10.13140/2.1.4663.0080, DOI 10.13140/2.1.4663.0080]
   Noh HY, 2011, J STRUCT ENG, V137, P1215, DOI 10.1061/(ASCE)ST.1943-541X.0000385
   Omelyan IP, 2002, COMPUT PHYS COMMUN, V146, P188, DOI 10.1016/S0010-4655(02)00451-4
   Orsino A, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16060836
   Palomäki KI, 2000, CONF REC ASILOMAR C, P1639, DOI 10.1109/ACSSC.2000.911267
   Pan SJ, 2015, 16TH INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS (HOTMOBILE' 15), P81, DOI 10.1145/2699343.2699364
   Presti Laura Lo, 1994, P IEEE INT C AC SPEE, V3
   RADER CM, 1968, PR INST ELECTR ELECT, V56, P1107, DOI 10.1109/PROC.1968.6477
   RAMOS GU, 1971, MATH COMPUT, V25, P757, DOI 10.2307/2004342
   Rodriguez Victor H., 2018, WIRELESS COMMUN MOBI, V2018
   Rotariu Cristian, 2010, B I POLITEHNIC DIN I, VLVI, P73
   Spitzer John, 2003, P SIGGRAPH COURS INT
   SUNDERLAND DA, 1984, IEEE J SOLID-ST CIRC, V19, P497, DOI 10.1109/JSSC.1984.1052173
   Turner CS, 2003, IEEE SIGNAL PROC MAG, V20, P103, DOI 10.1109/MSP.2003.1203213
   Wang CC, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P65, DOI 10.1109/ICECS.2002.1045334
   Zervas Nikos, 2014, INTERRUPT LATENCY DE
   Zhou B., 2009, International Journal of Reconfigurable Computing, V2009, P1
NR 51
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2020
VL 19
IS 3
AR 17
DI 10.1145/3378559
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MN
UT WOS:000582627100003
DA 2024-07-18
ER

PT J
AU Kindt, PH
   Yunge, D
   Diemer, R
   Chakraborty, S
AF Kindt, Philipp H.
   Yunge, Daniel
   Diemer, Robert
   Chakraborty, Samarjit
TI Energy Modeling for the Bluetooth Low Energy Protocol
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Bluetooth; bluetooth low energy; MANETs; energy modelling; sensor
   networks; energy model; wireless communication; wireless networks
ID NEIGHBOR DISCOVERY
AB Bluetooth Low Energy (BLE) is a wireless protocol optimized for low-power communication. To design energy-efficient devices, the protocol provides a number of parameters that need to be optimized within an energy, latency, and throughput design space. Therefore, an energy model that can predict the energy consumption of a BLE-based wireless device for different parameter value settings is needed. As BLE differs from the well-known Bluetooth Basic Rate (BR) significantly, models for Bluetooth BR cannot be easily applied to the BLE protocol. In past years, there have been a couple of proposals on energy models for BLE. However, none of them can model all the operating modes of the protocol. This article presents an energy model of the BLE protocol, which allows the computation of a device's power consumption in all possible operating modes. To the best of our knowledge, our proposed model is not only one of the most accurate ones known so far (because it accounts for all protocol parameters), but it is also the only one that models all the operating modes of BLE. Based on this model, guidelines for system designers are presented that help choose the right parameters for optimizing the energy consumption. The model is publicly available as a software library for download.
C1 [Kindt, Philipp H.] Tech Univ Munich TUM, Munich, Germany.
   [Yunge, Daniel] Ponticifia Univ Catolica Valparaiso, Sch Elect Engn, Av Brasil 2147, Valparaiso 2362804, Chile.
   [Diemer, Robert] ASC GmbH, Ledererstr 10, D-85276 Pfaffenhofen, Germany.
   [Chakraborty, Samarjit] Univ North Carolina Chapel Hill UNC, Chapel Hill, NC USA.
   [Kindt, Philipp H.] Tech Univ Munich, Chair Real Time Comp Syst, Arcisstr 21, D-80333 Munich, Germany.
   [Chakraborty, Samarjit] Univ N Carolina, Dept Comp Sci, 201 S Columbia St, Chapel Hill, NC 27599 USA.
C3 Technical University of Munich; Technical University of Munich;
   University of North Carolina; University of North Carolina Chapel Hill
RP Kindt, PH (corresponding author), Tech Univ Munich TUM, Munich, Germany.
EM philipp.kindt@tum.de; daniel.yunge@pucv.cl; r.diemer@asc-sensors.de;
   samarjit@cs.unc.edu
RI Chakraborty, Samarjit/AAU-9569-2020; Kindt, Philipp
   Heinrich/V-1105-2019; Yunge, Daniel/JXM-5807-2024
OI Chakraborty, Samarjit/0000-0002-0503-6235; Kindt, Philipp
   Heinrich/0000-0002-6962-5987; Yunge, Daniel/0000-0001-7149-2768
CR Agadakos I., 2017, P INT C MOB SYST APP
   [Anonymous], 2012, P IEEE WIR COMM NETW
   Auguste D., 2015, THESIS
   Bluetooth SIG, 2010, SPEC BLUET SYST 4 0, V0
   Cho K, 2016, COMPUT COMMUN, V81, P72, DOI 10.1016/j.comcom.2015.10.008
   Cho K, 2015, SENSORS-BASEL, V15, P59, DOI 10.3390/s150100059
   Del Campo A, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17040792
   Ekström MC, 2012, IEEE T INSTRUM MEAS, V61, P609, DOI 10.1109/TIM.2011.2172997
   Gomez C, 2012, SENSORS-BASEL, V12, P11734, DOI 10.3390/s120911734
   Gomez C, 2011, IEEE COMMUN LETT, V15, P1187, DOI 10.1109/LCOMM.2011.092011.111314
   Jeon Wha Sook, 2017, IEEE T VEH TECHNOL, V66, P2
   Kamath S., 2012, AN092
   Kindt P., 2014, C IMPLEMENTATION BLE
   Kindt P., 2015, P IEEE INT C COMP CO
   Kindt P. H., 2014, ABS14032919 CORR
   Kindt PH, 2018, IEEE T MOBILE COMPUT, V17, P617, DOI 10.1109/TMC.2017.2737008
   Liendo A., 2018, P IEEE INT C COMM IC
   Liu J., 2012, P IEEE GLOB COMM C G
   Liu J, 2012, IEEE COMMUN LETT, V16, P1439, DOI 10.1109/LCOMM.2012.073112.120877
   Mackensen E., 2012, P IEEE INT S WIR SYS
   MacKinnon E, 2012, BOST STUD PHILOS SCI, V289, P1, DOI 10.1007/978-94-007-2369-6
   Samie F., 2018, P DES AUT TEST EUR C
   Schrader R., 2016, P INT S WIR SYST C I
   Schurgers C., 2002, IEEE Transactions on Mobile Computing, V1, P70, DOI 10.1109/TMC.2002.1011060
   Silicon Labs, 2015, BLE112 DAT SHEET VER
   Texas Instruments, 2014, CC2540F128 CC2540F26
   Texas Instruments, 2010, SMARTRF PACK SNIFF U
   Yates R., 2005, PROBABILITY STOCHAST
NR 28
TC 12
Z9 14
U1 2
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 13
DI 10.1145/3379339
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800005
DA 2024-07-18
ER

PT J
AU Lizarraga, A
   Sprinkle, J
   Lysecky, R
AF Lizarraga, Adrian
   Sprinkle, Jonathan
   Lysecky, Roman
TI Automated Model-Based Optimization of Data-Adaptable Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Software modeling; dynamic data-driven systems; dynamic optimization;
   design space exploration; fuzzy logic-based optimization rules
ID FRAMEWORK
AB Dynamic data-driven applications such as object tracking, surveillance, and other sensing and decision applications are largely dependent on the characteristics of the data streams on which they operate. The underlying models and algorithms of data-driven applications must continually adapt at runtime to changes in data quality and availability to meet both functional and designer-specified performance requirements. Given the dynamic nature of these applications, point solutions produced by traditional design tools cannot be expected to perform adequately across varying execution scenarios. Additionally, the increasing diversity and interdependence of application requirements complicates the design and optimization process. To assist designers of data-driven applications, we present a modeling and optimization framework that enables developers to model an application's data sources, tasks, and exchanged data tokens; specify application requirements through high-level design metrics and fuzzy logic-based optimization rules; and define an estimation framework to automatically optimize the application at runtime. We demonstrate the modeling and optimization process via an example application for video-based vehicle tracking and collision avoidance. We analyze the benefits of runtime optimization by comparing the performance of static point solutions to dynamic solutions over five distinct execution scenarios, showing improvements of up to 74% for dynamic over static configurations. Further, we show the benefits of using fuzzy logic-based rules over traditional weighted functions for the specification and evaluation of competing high-level metrics in optimization.
C1 [Lizarraga, Adrian; Sprinkle, Jonathan; Lysecky, Roman] Univ Arizona, Dept Elect & Engn, 1230 East Speedway Blvd, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Lizarraga, A (corresponding author), Univ Arizona, Dept Elect & Engn, 1230 East Speedway Blvd, Tucson, AZ 85721 USA.
EM adrianlm@email.arizona.edu; sprinkle@ece.arizona.edu;
   rlysecky@ece.arizona.edu
OI Sprinkle, Jonathan/0000-0003-4176-1212
FU Air Force Office of Scientific Research [FA9550-15-1-0143]
FX This work was supported by the Air Force Office of Scientific Research
   under grant FA9550-15-1-0143.
CR Adler R, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880056
   Allaire D, 2012, PROCEDIA COMPUT SCI, V9, P1206, DOI 10.1016/j.procs.2012.04.130
   Baghwar VL, 2004, IEEE T VEH TECHNOL, V53, P1573, DOI 10.1109/TVT.2004.833625
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Bazilevs Y, 2012, PROCEDIA COMPUT SCI, V9, P1149, DOI 10.1016/j.procs.2012.04.124
   Bencomo N., 2010, 2010 32nd International Conference on Software Engineering (ICSE), P199, DOI 10.1145/1810295.1810329
   Benezeth Y, 2010, J ELECTRON IMAGING, V19, DOI 10.1117/1.3456695
   Bhadani R., 2018, P INT WORKSH SAF CON, P269
   Blair G, 2009, COMPUTER, V42, P22, DOI 10.1109/MC.2009.326
   Chintalacheruvu N., 2012, Journal of Transportation Technologies, V2, P305, DOI DOI 10.4236/JTTS.2012.24033
   de Lemos R., 2013, Lecture Notes in Computer Science, V7475, P1, DOI DOI 10.1007/978-3-642-35813-5_1
   Desjardins C, 2011, IEEE T INTELL TRANSP, V12, P1248, DOI 10.1109/TITS.2011.2157145
   Farrell J, 2010, PROC SPIE, V7537, DOI 10.1117/12.839149
   Frew EW, 2013, PROCEDIA COMPUT SCI, V18, P2008, DOI 10.1016/j.procs.2013.05.370
   Gedeoglu Y., 2004, THESIS
   Jiménez F, 2012, SENSORS-BASEL, V12, P16498, DOI 10.3390/s121216498
   Kehtarnavaz N, 1998, IEEE T VEH TECHNOL, V47, P694, DOI 10.1109/25.669106
   Khaleghi AM, 2013, EXPERT SYST APPL, V40, P7168, DOI 10.1016/j.eswa.2013.07.039
   Lamiroy B., 2011, P IAPR INT WORKSH GR
   Lizarraga A., 2016, P IEEE COMP SOFTW AP
   Lizarraga A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539047
   Lysecky R., 2013, P AS C SIGN SYST COM
   Madey GR, 2012, PROCEDIA COMPUT SCI, V9, P1177, DOI 10.1016/j.procs.2012.04.127
   Mansurov N., 2014, WHY DOWNSAMPLING IMA
   Mathelin M., 1993, P IEEE INT C FUZZ SY
   McCune RR, 2013, PROCEDIA COMPUT SCI, V18, P2537, DOI 10.1016/j.procs.2013.05.436
   Miksik O, 2012, INT C PATT RECOG, P2681
   Neema S, 2005, Proceedings of the IEEE SoutheastCon 2004, P302, DOI 10.1109/SECON.2005.1423263
   Neema S., LECT NOTES COMPUTER, V2855, P290
   Pananurak Worrawut, 2008, 2008 IEEE International Conference on Robotics and Biomimetics, P1794, DOI 10.1109/ROBIO.2009.4913274
   Parks Donovan H., 2008, 2008 IEEE Fifth International Conference on Advanced Video and Signal Based Surveillance, P192, DOI 10.1109/AVSS.2008.19
   Patra A, 2012, PROCEDIA COMPUT SCI, V9, P1090, DOI 10.1016/j.procs.2012.04.118
   Peng L., 2013, J INTELLIGENT ROBOTI, V74, P421
   Qing Lin, 2010, Proceedings Second International Conference on Computer Research and Development (ICCRD 2010), P725, DOI 10.1109/ICCRD.2010.166
   Ruiz A, 2015, 2015 IEEE 26TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING (ISSRE), P161, DOI 10.1109/ISSRE.2015.7381810
   Russell S., 2016, Artificial intelligence a modern approach
   Sandoval N, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P342, DOI 10.1109/FPT.2013.6718382
   Sprinkle J., 2016, P INT C AUT INFR MAN
   Vanderbilt University, 2005, GME 5 US MAN
   Vodacek A, 2012, PROCEDIA COMPUT SCI, V9, P1159, DOI 10.1016/j.procs.2012.04.125
   Yilmaz A, 2006, ACM COMPUT SURV, V38, DOI 10.1145/1177352.1177355
   Zhou SY, 2010, IEEE INT VEH SYM, P59, DOI 10.1109/IVS.2010.5548087
NR 42
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2020
VL 19
IS 1
AR 8
DI 10.1145/3372142
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NR3OE
UT WOS:000571471500008
DA 2024-07-18
ER

PT J
AU Kim, J
   Lee, J
   Ko, H
   Oh, D
   Han, S
   Jeong, G
   Oh, H
AF Kim, Jihye
   Lee, Jiwon
   Ko, Hankyung
   Oh, Donghwan
   Han, Semin
   Jeong, Gwonho
   Oh, Hyunok
TI AuthCropper: Authenticated Image Cropper for Privacy Preserving
   Surveillance Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Privacy; authentication; forward-secure signature; video
ID DIGITAL SIGNATURE; WATERMARKING
AB As surveillance systems are popular, the privacy of the recorded video becomes more important. On the other hand, the authenticity of video images should be guaranteed when used as evidence in court. It is challenging to satisfy both (personal) privacy and authenticity of a video simultaneously, since the privacy requires modifications (e.g., partial deletions) of an original video image while the authenticity does not allow any modifications of the original image. This paper proposes a novel method to convert an encryption scheme to support partial decryption with a constant number of keys and construct a privacy-aware authentication scheme by combining with a signature scheme. The security of our proposed scheme is implied by the security of the underlying encryption and signature schemes. Experimental results show that the proposed scheme can handle the UHD video stream with more than 17 fps on a real embedded system, which validates the practicality of the proposed scheme.
C1 [Kim, Jihye] Kookmin Univ, Seoul, South Korea.
   [Lee, Jiwon; Ko, Hankyung; Oh, Donghwan; Han, Semin; Jeong, Gwonho; Oh, Hyunok] Hanyang Univ, Seoul, South Korea.
C3 Kookmin University; Hanyang University
RP Kim, J (corresponding author), Kookmin Univ, Seoul, South Korea.
EM jihyek@kookmin.ac.kr; jiwonlee@hanyang.ac.kr; hankyungko@hanyang.ac.kr;
   donghwanoh@hanyang.ac.kr; saemin2700@hanyang.ac.kr;
   jkho1229@hanyang.ac.kr; hoh@hanyang.ac.kr
RI Oh, Hyunok/AAY-6953-2020; Ko, Hankyung/X-9230-2019
OI Oh, Hyunok/0000-0002-9044-7441; Ko, Hankyung/0000-0001-9430-1768; Han,
   Semin/0000-0002-6239-9542; -Oh, Donghwan/0009-0001-2728-9460
FU Institute for Information & communications Technology Promotion (IITP)
   grant - Korea government (MSIT) [2016-6-00599, 2017-0-00661]; Basic
   Science Research Program through the National Research Foundation of
   Korea (NRF) - Ministry of Education [2017R1A2B4009903,
   2016R1D1A1B03934545]; Basic Research Laboratory Program through the
   National Research Foundation of Korea (NRF) - Ministry of Science, ICT &
   Future Planning (MSIP) [2017R1A4A1015498]; Hanyang University; Samsung
   Electronics Co. Ltd.
FX This work was supported by Institute for Information & communications
   Technology Promotion (IITP) grant funded by the Korea government (MSIT)
   (No. 2016-6-00599, A Study on Functional Signature and Its Applications
   and No. 2017-0-00661, Prevention of video image privacy infringement and
   authentication technique), by Basic Science Research Program through the
   National Research Foundation of Korea (NRF) funded by the Ministry of
   Education (No. 2017R1A2B4009903 and No. 2016R1D1A1B03934545), by Basic
   Research Laboratory Program through the National Research Foundation of
   Korea (NRF) funded by the Ministry of Science, ICT & Future Planning
   (MSIP) (No. 2017R1A4A1015498), and by a Semiconductor Industry
   Collaborative Project between Hanyang University and Samsung Electronics
   Co. Ltd. Hyunok Oh is a corresponding author.
CR Abdalla M, 2000, LECT NOTES COMPUT SC, V1976, P116
   Ateniese G, 2005, LECT NOTES COMPUT SC, V3679, P159
   Bellare M., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P431
   Bitansky N., 2012, P 3 INN THEOR COMP S, DOI 10.1145/ 2090236.2090263
   Brzuska C, 2010, LECT NOTES COMPUT SC, V6123, P87, DOI 10.1007/978-3-642-13708-2_6
   Cutcher Nicola, 2010, CCTV POLICE ABUSE PO
   Itkis G., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P332
   Johnson Rob, 2011, FINANCIAL CRYPTOGRAP, P141
   Kalva H, 2006, IEEE MULTIMEDIA, V13, P86, DOI 10.1109/MMUL.2006.93
   Kim J, 2017, INT CONF UBIQ ROBOT, P529
   Kim J, 2017, WORLD ENVIRONMENTAL AND WATER RESOURCES CONGRESS 2017: WATER, WASTEWATER, AND STORMWATER; URBAN WATERSHED MANAGEMENT; AND MUNICIPAL WATER INFRASTRUCTURE, P179
   Lin CY, 2000, PROC SPIE, V3971, P140, DOI 10.1117/12.384968
   Lo SW, 2015, LECT NOTES COMPUT SC, V9326, P366, DOI 10.1007/978-3-319-24174-6_19
   Lu CS, 2003, IEEE T MULTIMEDIA, V5, P161, DOI 10.1109/TMM.2003.811621
   Moulin P, 2001, SIGNAL PROCESS, V81, P1121, DOI 10.1016/S0165-1684(01)00037-8
   Naveh A, 2016, P IEEE S SECUR PRIV, P255, DOI 10.1109/SP.2016.23
   Rey C., 2002, EURASIP Journal on Applied Signal Processing, V2002, P613, DOI 10.1155/S1110865702204047
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Sun R, 2002, 2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, P1592, DOI 10.1109/ICOSP.2002.1180102
   Venkatesan R, 2000, 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P664, DOI 10.1109/ICIP.2000.899541
NR 20
TC 2
Z9 2
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 62
DI 10.1145/3358195
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700018
DA 2024-07-18
ER

PT J
AU Siddhu, L
   Panda, PR
AF Siddhu, Lokesh
   Panda, Preeti Ranjan
TI PredictNcool: Leakage Aware Thermal Management for 3D Memories Using a
   Lightweight Temperature Predictor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE 3D memories; thermal management; energy efficiency
AB Recent research on mitigating thermal problems in 3D memories has covered reactive strategies that reduce memory power consumption, and thereby, performance, when the memory temperature reaches the maximum operating limit. Such techniques could benefit from temperature prediction and avoid unnecessary invocations and state transitions of the thermal management strategy. We develop an accurate steady state temperature predictor for thermal management of 3D memories. We utilize the symmetries in the floor-plan, along with other design insights, to reduce the predictor's model parameters, making it lightweight and suitable for runtime thermal management. Using the temperature prediction, we introduce PredictNcool, a proactive thermal management strategy to reduce application runtime and memory energy. We compare PredictNcool with two recent thermal management strategies and our experiments show that the proposed optimization results in performance improvements of 28% and 5%, and memory subsystem energy reductions of 38% and 12% (on average).
C1 [Siddhu, Lokesh; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi
RP Siddhu, L (corresponding author), Indian Inst Technol Delhi, Dept Comp Sci & Engn, Delhi 110016, India.
EM siddhulokesh@cse.iitd.ac.in; panda@cse.iitd.ac.in
RI Siddhu, Lokesh/AAJ-1606-2020
FU MeitY
FX We are grateful to Rajesh Kedia of IIT Delhi for his reviews and
   valuable suggestions on this work. His detailed feedback helped improve
   the write-up of various sections (especially, the motivation). We would
   also like to thank Hameedah Sultan of IIT Delhi for her useful
   suggestions and help in validating HotSpot using Icepak. Further, we
   would like to acknowledge the efforts of the anonymous reviewers and
   their valuable comments. We thank MeitY for providing financial
   assistance to Lokesh Siddhu under the Visvesvaraya Ph.D. fellowship.
CR Adegbija T, 2018, COMPUTERS, V7, DOI 10.3390/computers7010003
   Ayoub R., 2010, ISLPED
   Ayoub R., 2010, GLSVLSI
   Bogdan P., 2016, CASES
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Calvo D., 2011, JOLPE
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chen K, 2012, DES AUT TEST EUROPE, P33
   Cochran R., 2013, TODAES
   Coskun A., 2008, ISLPED
   Cuesta D., 2010, GLSVLSI
   Dev K., 2013, ISLPED
   Fourmigue A., 2014, DATE
   Hajkazemi M. H., 2017, JETCS            SEP
   Hameed F., 2011, DATE
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Homayoun H., 2010, HIPEAC
   Huang H., 2005, ISLPED
   Jeddeloh J., 2012, 2012 S VLSI TECHN VL, P87
   Juan D., 2012, ASPDAC
   Juan D., 2014, TODAES
   Kumar P., 2010, ISCAS
   Lee D., 2018, TODAES
   Liao C. H., 2015, DATE 15
   Liu W., 2018, TC
   Lo W., 2016, DATE
   Loi G. L., 2006, DAC
   Lu Y., 2016, TC
   Meng J., 2012, DAC
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Siddhu L., 2019, DATE
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Sironi Filippo, 2013, PACT
   Thakkar I. G., 2018, TMSCS
   Xydis S., 2013, DATE
   Ye Y., 2014, TCAD
   Zapater M., 2013, DATE
   Zhang K., 2018, TPDS
   Zhang Runjie, 2015, Tech. Rep
   Zhao Z., 2017, TCAD
   Zheng J., 2016, TVLSI
NR 41
TC 5
Z9 5
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 64
DI 10.1145/3358208
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700020
DA 2024-07-18
ER

PT J
AU Su, F
   Liu, YP
   Sheng, X
   Lee, HG
   Chang, N
   Yang, HZ
AF Su, Fang
   Liu, Yongpan
   Sheng, Xiao
   Lee, Hyung Gyu
   Chang, Newilson
   Yang, Huazhong
TI A Task Failure Rate Aware Dual-Channel Solar Power System for
   Nonvolatile Sensor Nodes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; dual-channel power system; energy efficiency;
   nonvolatile processor
ID POINT TRACKING
AB In line with the rapid development of the Internet of Things (IoT), the maintenance of on-board batteries for a trillion sensor nodes has become prohibitive both in time and costs. Energy harvesting is a promising solution to this problem. However, conventional energy-harvesting systems with storage suffer from low efficiency because of conversion loss and storage leakage. Direct supply systems without energy buffer provide higher efficiency, but fail to satisfy quality of service (QoS) due to mismatches between input power and workloads. Recently, a novel dual-channel photovoltaic power system has paved the way to achieve both high energy efficiency and QoS guarantee. This article focuses on the design-time and run-time co-optimization of the dual-channel solar power system. At the design stage, we develop a task failure rate estimation framework to balance design costs and failure rate. At run-time, we propose a task failure rate aware QoS tuning algorithm to further enhance energy efficiency. Through the experiments on both a simulation platform and a prototype board, this study demonstrates a 27% task failure rate reduction compared with conventional architectures with identical design costs. And the proposed online QoS tuning algorithm brings up to 30% improvement in energy efficiency with nearly zero failure rate penalty.
C1 [Su, Fang; Liu, Yongpan; Sheng, Xiao; Yang, Huazhong] Tsinghua Univ, 30 Shuangqing Rd, Beijing, Peoples R China.
   [Lee, Hyung Gyu] Daegu Univ, Gyongsan, Gyeongbuk, South Korea.
   [Chang, Newilson] Korea Adv Inst Sci & Technol, Daejeon, South Korea.
C3 Tsinghua University; Daegu University; Korea Advanced Institute of
   Science & Technology (KAIST)
RP Su, F (corresponding author), Tsinghua Univ, 30 Shuangqing Rd, Beijing, Peoples R China.
EM ypliu@tsinghua.edu.cn; hglee@daegu.ac.kr; naehyuck@cad4x.kaist.ac.kr;
   yanghz@tsinghua.edu.cn
RI liu, yongpan/J-4493-2012; Wang, Fei/KEH-6292-2024
FU National Natural Science Foundation of China (NSFC) [61674094,
   61720106013]; Beijing Innovation Center for Future Chip; Beijing
   National Research Center for Information Science and Technology
FX This work is supported by National Natural Science Foundation of China
   (NSFC) under Grant 61674094, 61720106013, and Beijing Innovation Center
   for Future Chip, and Beijing National Research Center for Information
   Science and Technology.
CR [Anonymous], 2013, IEEE INT SOLID STATE
   [Anonymous], 2014, P 2014 INT C HARDWAR
   [Anonymous], P 2014 IEEE NONV MEM
   Christmann JF, 2012, DES AUT CON, P1049
   Esram T, 2007, IEEE T ENERGY CONVER, V22, P439, DOI 10.1109/TEC.2006.874230
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Li DX, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P162
   Liu SB, 2009, DES AUT CON, P782
   Liu SF, 2010, UNDERST COMPLEX SYST, P325
   Liu W, 2012, ASIA S PACIF DES AUT, P389, DOI 10.1109/ASPDAC.2012.6164979
   Liu Y., 2016, EVID-BASED COMPL ALT, P6230825, DOI [DOI 10.1007/S10291-016-0529-X, DOI 10.1155/2016/6230825]
   Mohaqeqi M, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2536747.2536758
   Moser C, 2009, I SYMPOS LOW POWER E, P413
   NREL, 2012, IRR MET DAT US 2011
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   Su Fang, 2017, IEEE T CIRCUITS SYST, V64, P3
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
   Wang C, 2014, ASIA S PACIF DES AUT, P379, DOI 10.1109/ASPDAC.2014.6742919
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
   Zhang D., 2015, INT J AEROSPACE ENG, V2015, P1
NR 21
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2019
VL 18
IS 4
AR 33
DI 10.1145/3320270
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PY
UT WOS:000496744100005
DA 2024-07-18
ER

PT J
AU Xie, XF
   Du, DY
   Li, Q
   Liang, Y
   Tang, WT
   Ong, ZL
   Lu, M
   Huynh, PH
   Goh, RSM
AF Xie, Xinfeng
   Du, Dayou
   Li, Qian
   Liang, Yun
   Tang, Wai Teng
   Ong, Zhong Liang
   Lu, Mian
   Huynh Phung Huynh
   Goh, Rick Siow Mong
TI Exploiting Sparsity to Accelerate Fully Connected Layers of CNN-Based
   Applications on Mobile SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural networks; sparse matrix multiplication; sparse
   matrix-vector multiplication; matrix tiling; sparse matrix compression;
   mobile GPU
ID MATRIX-VECTOR PRODUCT; NEURAL-NETWORKS; MULTIPLICATION
AB Convolutional neural networks (CNNs) are widely employed in many image recognition applications. With the proliferation of embedded and mobile devices, such applications are becoming commonplace on mobile devices. Network pruning is a commonly used strategy to reduce the memory and storage footprints of CNNs on mobile devices. In this article, we propose customized versions of the sparse matrix multiplication algorithm to speed up inference on mobile devices and make it more energy efficient. Specifically, we propose a Block Compressed Sparse Column algorithm and a bit-representation-based algorithm (BitsGEMM) that exploit sparsity to accelerate the fully connected layers of a network on the NVIDIA Jetson TK1 platform. We evaluate the proposed algorithms using real-world object classification and object detection applications. Experiments show that performance speedups can be achieved over the original baseline implementation using cuBLAS. On object detection CNNs, an average speedup of 1.82x is obtained over baseline cuBLAS in the fully connected layer of the VGG model, whereas on classification CNNs, an average speedup of 1.51x is achieved for the fully connected layer of the pruned-VGG model. Energy consumption reduction of 43-46% is also observed due to decreased computational and memory bandwidth demands.
C1 [Xie, Xinfeng; Du, Dayou; Li, Qian; Liang, Yun] Peking Univ, Sch EECS, Room 408,Sci Bldg 5, Beijing 100871, Peoples R China.
   [Tang, Wai Teng; Ong, Zhong Liang; Huynh Phung Huynh; Goh, Rick Siow Mong] ASTAR, Inst High Performance Comp, 1 Fusionopolis,16-16 Connexis, Singapore 138632, Singapore.
   [Lu, Mian] Huawei Singapore Res Ctr, Singapore, Singapore.
C3 Peking University; Agency for Science Technology & Research (A*STAR);
   A*STAR - Institute of High Performance Computing (IHPC); Huawei
   Technologies
RP Xie, XF (corresponding author), Peking Univ, Sch EECS, Room 408,Sci Bldg 5, Beijing 100871, Peoples R China.
EM xinfeng@umail.ucsb.edu; dudayou1901@163.com; liqian.cs@gmail.com;
   ericlyun@pku.edu.cn; tangwt@ihpc.a-star.edu.sg;
   ongzl@ihpc.a-star.edu.sg; Lumian@huawei.com; huynhph@ihpc.a-star.edu.sg;
   gohsm@ihpc.a-star.edu.sg
RI Li, Qian/AAD-1230-2022; Xie, Xinfeng/ABC-6494-2021
OI Xie, Xinfeng/0000-0001-7285-6682
FU Natural Science Foundation of China [61672048]; National Research
   Foundation of Singapore [A1687b0033]
FX This work was supported by the Natural Science Foundation of China (No.
   61672048) and the National Research Foundation of Singapore (No.
   A1687b0033). The first and second author made equal contributions to
   this work.
CR [Anonymous], 2012, 5 ANN WORKSHOP GEN P
   [Anonymous], P C ADV NEUR INF PRO
   [Anonymous], 2013, Proceedings of the 27th international ACM conference on International conference on supercomputing, DOI DOI 10.1145/2464996.2465013
   [Anonymous], RC24704 IBM TJ WATS
   [Anonymous], 2000, THESIS
   [Anonymous], P 20 ACM SIGPLAN S P
   [Anonymous], 2015, CORR
   [Anonymous], 2012, ARXIV12115590
   [Anonymous], P C ADV NEUR INF PRO
   [Anonymous], P BIGLEARN NEUR INF
   [Anonymous], 2014, P 22 ACM INT C MULTI
   [Anonymous], PROC CVPR IEEE
   [Anonymous], P 54 ANN DES AUT C 2
   [Anonymous], P PASCAL VIS OBJ CLA
   [Anonymous], 2016, P 21 ACM SIGPLAN S P
   [Anonymous], DIGITS INT DEEP LEAR
   [Anonymous], 2014, CORR
   Anwar S., 2015, CoRR
   Augasta MG, 2013, OPEN COMPUT SCI, V3, P105, DOI 10.2478/s13537-013-0109-x
   Ballard G., 2016, ACM Trans. Parallel Comput., V3, p18:1, DOI DOI 10.1145/3015144
   Bell N, 2009, STUDENTS GUIDE TO THE MA TESOL, P1
   Buluc Aydin, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P503, DOI 10.1109/ICPP.2008.45
   Cadambi S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P273, DOI 10.1145/1854273.1854309
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen WL, 2015, PR MACH LEARN RES, V37, P2285
   Coates A, 2013, PROC INT C MACH LEAR, P1337
   Eun-Jin Im, 2001, Computational Science - ICCS 2001. International Conference. Proceedings, Part I (Lecture Notes in Computer Science Vol.2073), P127
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Greathouse JL, 2014, INT CONF HIGH PERFOR, P769, DOI 10.1109/SC.2014.68
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Kaiming He, 2015, 2015 IEEE International Conference on Computer Vision (ICCV). Proceedings, P1026, DOI 10.1109/ICCV.2015.123
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lu LQ, 2017, ANN IEEE SYM FIELD P, P101, DOI 10.1109/FCCM.2017.64
   Mellor-Crummey J, 2004, INT J HIGH PERFORM C, V18, P225, DOI 10.1177/1094342004038951
   Nagasaka Y, 2016, PROCEDIA COMPUT SCI, V80, P131, DOI 10.1016/j.procs.2016.05.304
   Nere A., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P906, DOI 10.1109/IPDPS.2011.88
   Qingcheng Xiao, 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), DOI 10.1145/3061639.3062244
   Rajovic N, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503281
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Saule E, 2014, LECT NOTES COMPUT SC, V8384, P559, DOI 10.1007/978-3-642-55224-3_52
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Tang WT, 2015, INT SYM CODE GENER, P136, DOI 10.1109/CGO.2015.7054194
   Tang XX, 2015, INT PARALL DISTRIB P, P397, DOI 10.1109/IPDPS.2015.115
   Vázquez F, 2012, PARALLEL COMPUT, V38, P408, DOI 10.1016/j.parco.2011.08.003
   Williams S., 2007, P 2007 ACM IEEE C SU, P1, DOI DOI 10.1145/1362622.1362674
   Yan SG, 2014, ACM SIGPLAN NOTICES, V49, P107, DOI [10.1145/2555243.2555255, 10.1145/2692916.2555255]
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang CR, 2016, BMC CANCER, V16, DOI 10.1186/s12885-016-2067-x
NR 53
TC 10
Z9 13
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 37
DI 10.1145/3122788
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500009
DA 2024-07-18
ER

PT J
AU Ghosh, S
   Dutta, S
   Dey, S
   Dasgupta, P
AF Ghosh, Sumana
   Dutta, Souradeep
   Dey, Soumyajit
   Dasgupta, Pallab
TI A Structured Methodology for Pattern based Adaptive Scheduling in
   Embedded Control
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded control; adaptive scheduling; schedulability analysis; control
   performance
ID NETWORKED CONTROL-SYSTEMS; CONTROL TASKS
AB Software implementation of multiple embedded control loops often share compute resources. The control performance of such implementations have been shown to improve if the sharing of bandwidth between control loops can be dynamically regulated in response to input disturbances. In the absence of a structured methodology for planning such measures, the scheduler may spend too much time in deciding the optimal scheduling pattern. Our work leverages well known results in the domain of network control systems and applies them in the context of bandwidth sharing among controllers. We provide techniques that may be used a priori for computing co-schedulable execution patterns for a given set of control loops such that stability is guaranteed under all possible disturbance scenarios. Additionally, the design of the control loops optimize the average case control performance by adaptive sharing of bandwidth under time varying input disturbances.
C1 [Ghosh, Sumana; Dutta, Souradeep; Dey, Soumyajit; Dasgupta, Pallab] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Ghosh, S (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM sumanaghosh@cse.iitkgp.ernet.in; jusouradeep@gmail.com;
   soumya@cse.iitkgp.ernet.in; pallab@cse.iitkgp.ernet.in
RI Dey, Soumyajit/AAJ-1354-2020
OI Dey, Soumyajit/0000-0001-9329-6389; Ghosh, Sumana/0000-0002-5999-3313
CR Alur R, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P159, DOI 10.1109/RTAS.2008.13
   [Anonymous], 2015, CARS EDCC2015
   Baruah S., 2004, Handbook of scheduling: Algorithms, models, and performance analysis, V3
   Ben Gaid M. E. M., 2006, 2006 American Control Conference (IEEE Cat. No. 06CH37776C)
   Branicky MS, 2002, IEEE DECIS CONTR P, P1211, DOI 10.1109/CDC.2002.1184679
   Castane Rosa, 2006, P ECRTS
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Cervin A, 2011, IEEE T CONTR SYST T, V19, P902, DOI 10.1109/TCST.2010.2053205
   Cervin Anton, 2009, ESAIIRR0904 TU CAT D
   Choffrut C., 1997, HDB FORMAL LANGUAGES
   Fontanelli D, 2013, AUTOMATICA, V49, P2330, DOI 10.1016/j.automatica.2013.04.036
   Fontantelli D., 2013, P 16 INT C HYBRID SY, P233
   Gupta V, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P81
   Hassibi A., 1999, Proceedings of the 38th IEEE Conference on Decision and Control (Cat. No.99CH36304), P1345, DOI 10.1109/CDC.1999.830133
   Henriksson D, 2005, IEEE DECIS CONTR P, P4469
   Jia Ning, 2007, Proceedings of the European Control Conference 2007 (ECC), P4324
   Ling Q, 2002, IEEE DECIS CONTR P, P1225, DOI 10.1109/CDC.2002.1184681
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Martí P, 2009, IEEE T COMPUT, V58, P90, DOI 10.1109/TC.2008.136
   Nilsson J, 1996, IEEE DECIS CONTR P, P3173, DOI 10.1109/CDC.1996.573619
   Roy D., 2016, P RTAS, P1
   Seto DB, 1996, REAL TIM SYST SYMP P, P13, DOI 10.1109/REAL.1996.563693
   Soudbakhsh D, 2013, ACM IEEE INT CONF CY, P129, DOI 10.1109/ICCPS.2013.6604007
   Weiss G, 2007, LECT NOTES COMPUT SC, V4416, P601
   Zhang W, 2001, IEEE CONTR SYST MAG, V21, P84, DOI 10.1109/37.898794
NR 25
TC 9
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 189
DI 10.1145/3126514
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800072
DA 2024-07-18
ER

PT J
AU Josipovic, L
   Brisk, P
   Ienne, P
AF Josipovic, Lana
   Brisk, Philip
   Ienne, Paolo
TI An Out-of-Order Load-Store Queue for Spatial Computing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Load-store queue; spatial computing; allocation; dynamic scheduling
AB The efficiency of spatial computing depends on the ability to achieve maximal parallelism. This necessitates memory interfaces that can correctly handle memory accesses that arrive in arbitrary order while still respecting data dependencies and ensuring appropriate ordering for semantic correctness. However, a typical memory interface for out-of-order processors (i.e., a load-store queue) cannot immediately meet these requirements: a different allocation policy is needed to achieve out-of-order execution in spatial systems that naturally omit the notion of sequential program order, a fundamental piece of information for correct execution. We show a novel and practical way to organize the allocation for an out-of-order load-store queue for spatial computing. The main idea is to dynamically allocate groups of memory accesses ( depending on the dynamic behavior of the application), where the access order within the group is statically predetermined ( for instance by a high-level synthesis tool). We detail the construction of our load-store queue and demonstrate on a few practical cases its advantages over standard accelerator-memory interfaces.
C1 [Josipovic, Lana; Ienne, Paolo] Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
   [Brisk, Philip] Univ Calif Riverside, Riverside, CA 92521 USA.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; University of California System; University of
   California Riverside
RP Josipovic, L (corresponding author), Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
EM lana.josipovic@epfl.ch; philip@cs.ucr.edu; paolo.ienne@epfl.ch
RI Brisk, Philip/T-1258-2019
OI Josipovic, Lana/0000-0001-6659-8533; Brisk, Philip/0000-0003-0083-9781
CR Alle M., 2013, P 50 DES AUT C AUST
   Budiu M, 2005, INT SYM PERFORM ANAL, P177, DOI 10.1109/ISPASS.2005.1430572
   Budiu M, 2003, INT SYM CODE GENER, P216, DOI 10.1109/CGO.2003.1191547
   Budiu M., 2002, Tech. Rep. CMU-CS-02-107
   Carloni LP, 2001, IEEE T COMPUT AID D, V20, P1059, DOI 10.1109/43.945302
   Cheng S., 2016, P INT C COMPUTERAIDE, P126
   Cortadella J, 2006, DES AUT CON, P657, DOI 10.1109/DAC.2006.229277
   Dai S., 2014, P 51 DES AUT C SAN F
   Dai S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P189, DOI 10.1145/3020078.3021754
   Huang J., 2014, SCI WORLD J, V2014, P1
   Huang Y., 2013, FPGA, P171, DOI DOI 10.1145/2435264.2435296
   Jacobson HM, 2002, INT SYMP ASYNCHRON C, P3
   Kam T., 2008, 2008 IEEE ACM INT C, P434
   Liu JY, 2015, ANN IEEE SYM FIELD P, P159, DOI 10.1109/FCCM.2015.31
   Park I, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P411
   Pellauer M, 2015, ACM T COMPUT SYST, V33, DOI 10.1145/2754930
   Pericàs M, 2008, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2008.10
   Sethumadhavan S, 2007, CONF PROC INT SYMP C, P347, DOI 10.1145/1273440.1250705
   Tan MX, 2015, ICCAD-IEEE ACM INT, P78, DOI 10.1109/ICCAD.2015.7372553
   Vayaraghavan M., 2009, Formal Methods and Models for Co-Design, P171
   Wong H, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P442, DOI 10.1109/FPT.2013.6718409
NR 21
TC 30
Z9 32
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 125
DI 10.1145/3126525
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800008
OA Green Published
DA 2024-07-18
ER

PT J
AU Kurtin, PS
   Bekooij, MJG
AF Kurtin, Philip S.
   Bekooij, Marco J. G.
TI An Abstraction-Refinement Theory for the Analysis and Design of
   Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
AB Component-based and model-based reasonings are key concepts to address the increasing complexity of real-time systems. Bounding abstraction theories allow to create efficiently analyzable models that can be used to give temporal or functional guarantees on non-deterministic and non-monotone implementations. Likewise, bounding refinement theories allow to create implementations that adhere to temporal or functional properties of specification models. For systems in which jitter plays a major role, both best-case and worst-case bounding models are needed.
   In this paper we present a bounding abstraction-refinement theory for real-time systems. Compared to the state-of-the-art TETB refinement theory, our theory is less restrictive with respect to the automatic lifting of properties from component to graph level and does not only support temporal worst-case refinement, but evenhandedly temporal and functional, best-case and worst-case abstraction and refinement.
C1 [Kurtin, Philip S.; Bekooij, Marco J. G.] Univ Twente, Dept Comp Sci, POB 217, NL-7500 AE Enschede, Netherlands.
   [Bekooij, Marco J. G.] NXP Semicond, Eindhoven, Netherlands.
C3 University of Twente; NXP Semiconductors
RP Kurtin, PS (corresponding author), Univ Twente, Dept Comp Sci, POB 217, NL-7500 AE Enschede, Netherlands.
EM philip.kurtin@utwente.nl; marco.bekooij@nxp.com
RI Kurtin, Philip/M-1960-2015
OI Kurtin, Philip/0000-0001-8132-0409
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   [Anonymous], 1971, IJCAI
   [Anonymous], 2001, LNCS, DOI [DOI 10.1007/3-540-45449-7_11, DOI 10.1007/3-540-45449-711]
   [Anonymous], 2013, P 16 INT WORKSHOP SO, DOI DOI 10.1145/2463596.2463603
   Dasdan A, 2004, ACM T DES AUTOMAT EL, V9, P385, DOI 10.1145/1027084.1027085
   David A, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P91
   De Alfaro L, 2002, LECT NOTES COMPUT SC, V2491, P108
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   Geilen M, 2011, HSCC 11: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P23
   Hausmans J., 2016, ACM INT C EMB SOFTW
   Kurtin P., 2016, 2016 IEEE REAL TIM E, P1, DOI DOI 10.1109/RTAS.2016.7461325
   Kurtin P., 2017, TECHNICAL REPORT
   Lee EdwardA., 2015, INTRO EMBEDDED SYSTE, VSecond
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Tripakis Stavros., 2009, P 7 ACM INT C EMBEDD, P67, DOI [10.1145/1629335.1629346, DOI 10.1145/1629335.1629346]
   Wiggers MaartenH., 2009, EMSOFT '09: Proceedings of the seventh ACM international conference on Embedded software, P177, DOI DOI 10.1145/1629335.1629359
   Wilmanns P., 2014, DSD, P9
   Wilmanns PS, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P9, DOI 10.1109/ISORC.2015.14
NR 18
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 173
DI 10.1145/3126507
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800056
OA Green Published
DA 2024-07-18
ER

PT J
AU Liu, GJ
   Zhou, MC
   Jiang, CJ
AF Liu, Guanjun
   Zhou, Mengchu
   Jiang, Changjun
TI Petri Net Models and Collaborativeness for Parallel Processes with
   Resource Sharing and Message Passing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Petri nets; concurrent systems; deadlock; livelock; starvation
ID DEADLOCK PREVENTION POLICY; MANUFACTURING SYSTEMS; LIVENESS; SIPHONS
AB Petri nets are widely used to model and analyse concurrent systems. There exist two distinct classes of Petri nets that focus on different features of concurrent systems. The first one features multiple parallel processes sharing a group of common resources but not interacting/collaborating with each other. The second one allows multiple parallel processes to interact/collaborate with each other via message exchange but does not share any common resources. However, in many distributed environments, multiple processes both interact/collaborate with each other and share some common resources. To model and analyse such systems, this article defines a new class of Petri nets called Parallel Process Nets (P(2)Ns) that may be viewed as a generalization of the two mentioned above. We propose collaborativeness and close collaborativeness for P(2)Ns. The former guarantees that a modelled system is both deadlock-free and livelock-free, and the latter guarantees that it is deadlock-free, livelock-free, and starvation-free. These concepts and ideas are illustrated through some classical examples such as Producer-Consumer Problem and Dinning Philosophers Problem. Algorithms are developed to decide them. At last, P(2)Ns are applied to the modelling and analysis of two real systems: hospital information system and elevator scheduling system.
C1 [Liu, Guanjun; Jiang, Changjun] Tongji Univ, Dept Comp Sci, Room 235, Shanghai 201804, Peoples R China.
   [Zhou, Mengchu] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
C3 Tongji University; New Jersey Institute of Technology
RP Liu, GJ (corresponding author), Tongji Univ, Dept Comp Sci, Room 235, Shanghai 201804, Peoples R China.
EM liuguanjun@tongji.edu.cn; mengchu.zhou@njit.edu; cjjiang@tongji.edu.cn
RI Zhou, MengChu/H-9897-2014
FU Alexander von Humboldt Foundation of Germany; National Nature Science
   Foundation of China [61572360]; Shanghai Shuguang Program [15SG18]
FX This work is supported in part by the the Alexander von Humboldt
   Foundation of Germany, in part by National Nature Science Foundation of
   China under grant 61572360, and in part by the Shanghai Shuguang Program
   under grand 15SG18.
CR Baldan Paolo, 2001, MATH STRUCT COMPUT S, V15, P1
   Barkaoui K, 2005, LECT NOTES COMPUT SC, V3536, P90
   Barkaoui K, 2003, J SUPERCOMPUT, V24, P193, DOI 10.1023/A:1021707111118
   Barkaoui K, 1998, THIRD IEEE INTERNATIONAL HIGH-ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, P124, DOI 10.1109/HASE.1998.731604
   Barkaoui K, 2008, LECT NOTES COMPUT SC, V4928, P232
   Bernardinello Luca, 2013, LOCAL STATE REFINEME, P48
   BEST E, 1987, LECT NOTES COMPUT SC, V254, P168
   Chen YF, 2014, IEEE T AUTOM SCI ENG, V11, P549, DOI 10.1109/TASE.2013.2241762
   Colom JM, 2003, LECT NOTES COMPUT SC, V2679, P23
   Desel J., 1995, Free Choice Petri Nets
   ENGELFRIET J, 1991, ACTA INFORM, V28, P575, DOI 10.1007/BF01463946
   Esparza J., 2008, UNFOLDINGS PARTIAL O, V1
   EZPELETA J, 1995, IEEE T ROBOTIC AUTOM, V11, P173, DOI 10.1109/70.370500
   Fanti MP, 2004, IEEE T SYST MAN CY A, V34, P5, DOI 10.1109/TSMCA.2003.820590
   GIUA A, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1 AND 2, P974, DOI 10.1109/ICSMC.1992.271666
   Hailpern Brent, 1982, POPL 1982, P322
   Jeng MD, 2004, IEEE T SYST MAN CY A, V34, P102, DOI 10.1109/TSMCA.2003.820579
   Jorgensen JB, 1999, IEEE T PARALL DISTR, V10, P714, DOI 10.1109/71.780866
   Li Z.W., 2009, Deadlock Resolution in Automated Manufacturing Systems: A Novel Petri Net Approach
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P369, DOI 10.1109/TSMCA.2007.914741
   Li ZW, 2004, IEEE T SYST MAN CY A, V34, P38, DOI 10.1109/TSMCA.2003.820576
   Liu G., 2016, Chin. J. Eng, V8, DOI [DOI 10.1155/2016/5974586, DOI 10.1109/ICNSC.2016.7478980]
   Liu GJ, 2016, IEEE ACCESS, V4, P4104, DOI 10.1109/ACCESS.2016.2597061
   Liu GJ, 2016, INT J SYST SCI, V47, P1533, DOI 10.1080/00207721.2014.938788
   Liu GJ, 2013, IEEE T SYST MAN CY-S, V43, P291, DOI 10.1109/TSMCA.2012.2204741
   Liu GJ, 2011, COMPUT J, V54, P157, DOI 10.1093/comjnl/bxp118
   Liu GJ, 2010, IEEE T AUTOM SCI ENG, V7, P945, DOI 10.1109/TASE.2010.2050059
   Llorens M, 2004, IEEE T COMPUT, V53, P1147, DOI 10.1109/TC.2004.66
   Lohmann Niels, 2007, OPERATING GUIDELINES, P321
   Martens A., 2003, PETRI NET NEWSLETTER, V65, P12
   Massuthe P, 2008, INFORM PROCESS LETT, V108, P374, DOI 10.1016/j.ipl.2008.07.006
   McMillan K. L., 1993, Symbolic model checking
   Ohta A, 2009, IEICE T FUND ELECTR, VE92A, P2717, DOI 10.1587/transfun.E92.A.2717
   Park J, 2001, IEEE T AUTOMAT CONTR, V46, P1572, DOI 10.1109/9.956052
   Reisig W., 2013, Understanding Petri Nets-Modeling Techniques, Analysis Methods, Case Studies
   Shatz SM, 1996, IEEE T PARALL DISTR, V7, P1307, DOI 10.1109/71.553301
   Uzam M, 2007, IEEE T SYST MAN CY A, V37, P362, DOI 10.1109/TSMCA.2007.893484
   VALLEJO F, 1994, IEEE T PARALL DISTR, V5, P749, DOI 10.1109/71.296320
   Valmari A., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P429
   van der Aalst WMP, 2009, LECT NOTES COMPUT SC, V5569, P42
   van der Aalst WMP, 1999, INFORM SYST, V24, P639, DOI 10.1016/S0306-4379(00)00003-X
   Wang SG, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2406336.2406338
   Wu NQ, 2007, IEEE T AUTOM SCI ENG, V4, P474, DOI 10.1109/TASE.2006.888049
   Wu Zhehui, 1985, P IEEE WORKSH LANG A, P192
   Xiang DM, 2016, INT C PAR DISTRIB SY, P501, DOI [10.1109/ICPADS.2016.71, 10.1109/ICPADS.2016.0073]
   Xing KY, 2011, IEEE T SYST MAN CY A, V41, P74, DOI 10.1109/TSMCA.2010.2048898
NR 46
TC 7
Z9 7
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 113
DI 10.1145/2810001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000023
DA 2024-07-18
ER

PT J
AU Yuce, B
   Ghalaty, NF
   Deshpande, C
   Santapuri, H
   Patrick, C
   Nazhandali, L
   Schaumont, P
AF Yuce, Bilgiday
   Ghalaty, Nahid Farhady
   Deshpande, Chinmay
   Santapuri, Harika
   Patrick, Conor
   Nazhandali, Leyla
   Schaumont, Patrick
TI Analyzing the Fault Injection Sensitivity of Secure Embedded Software
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fault attack; embedded system security; microarchitecture-aware fault
   analysis; AES; RISC
ID ATTACKS
AB Fault attacks on cryptographic software use faulty ciphertext to reverse engineer the secret encryption key. Although modern fault analysis algorithms are quite efficient, their practical implementation is complicated because of the uncertainty that comes with the fault injection process. First, the intended fault effect may not match the actual fault obtained after fault injection. Second, the logic target of the fault attack, the cryptographic software, is above the abstraction level of physical faults. The resulting uncertainty with respect to the fault effects in the software may degrade the efficiency of the fault attack, resulting in many more trial fault injections than the amount predicted by the theoretical fault attack. In this contribution, we highlight the important role played by the processor microarchitecture in the development of a fault attack. We introduce the microprocessor fault sensitivity model to systematically capture the fault response of a microprocessor pipeline. We also propose Microarchitecture-Aware Fault Injection Attack (MAFIA). MAFIA uses the fault sensitivity model to guide the fault injection and to predict the fault response. We describe two applications for MAFIA. First, we demonstrate a biased fault attack on an unprotected Advanced Encryption Standard (AES) software program executing on a seven-stage pipelined Reduced Instruction Set Computer (RISC) processor. The use of the microprocessor fault sensitivity model to guide the attack leads to an order of magnitude fewer fault injections compared to a traditional, blind fault injection method. Second, MAFIA can be used to break known software countermeasures against fault injection. We demonstrate this by systematically breaking a collection of state-of-the-art software fault countermeasures. These two examples lead to the key conclusion of this work, namely that software fault attacks become much more harmful and effective when an appropriate microprocessor fault sensitivity model is used. This, in turn, highlights the need for better fault countermeasures for software.
C1 [Yuce, Bilgiday; Ghalaty, Nahid Farhady; Deshpande, Chinmay; Santapuri, Harika; Patrick, Conor; Nazhandali, Leyla; Schaumont, Patrick] Virginia Tech, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Yuce, B (corresponding author), Virginia Tech, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
EM bilgiday@vt.edu; farhady@vt.edu; chinmay@vt.edu; harika90@vt.edu;
   conorpp@vt.edu; leyla@vt.edu; schaumont@vt.edu
RI Schaumont, Patrick/AAD-9869-2022
OI Schaumont, Patrick/0000-0002-4586-5476
FU National Science Foundation [1441710]; Semiconductor Research
   Corporation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1441710] Funding Source: National Science
   Foundation
FX This research was supported in part through the National Science
   Foundation Grant 1441710, and in part through the Semiconductor Research
   Corporation.
CR [Anonymous], 2015, IACR CRYPTOL EPRINT
   [Anonymous], THESIS
   [Anonymous], MAURICE
   [Anonymous], 2013679 CRYPT EPRINT
   [Anonymous], PROC CHES 03
   [Anonymous], GRMON2 DEBUG MONITOR
   [Anonymous], CRYPTOLOGY EPRINT AR
   [Anonymous], 2015, FAULT SENSITIVITY AN, DOI DOI 10.1007/978-3-319-09420-5_9
   [Anonymous], 2015, IMPLEMENTING PRACTIC
   [Anonymous], P DCIS 12
   [Anonymous], SAKURA SPECIFICATION
   [Anonymous], GRLIB IP LIB
   [Anonymous], PROC AFRICACRYPT 11
   [Anonymous], P HASP 14
   [Anonymous], P HASP 16
   Balasch J., 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P105, DOI 10.1109/FDTC.2011.9
   Bar-El H, 2006, P IEEE, V94, P370, DOI 10.1109/JPROC.2005.862424
   Barenghi A., 2010, 5 WORKSH EMB SYST SE, P1
   Barenghi A, 2012, P IEEE, V100, P3056, DOI 10.1109/JPROC.2012.2188769
   Barenghi A, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P23, DOI 10.1109/FDTC.2009.30
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Courbon F, 2014, LECT NOTES COMPUT SC, V8622, P229, DOI 10.1007/978-3-319-10175-0_16
   Endo S, 2011, J CRYPTOGR ENG, V1, P265, DOI 10.1007/s13389-011-0022-y
   Ghalaty NF, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P49, DOI 10.1109/FDTC.2014.15
   Giraud C, 2005, LECT NOTES COMPUT SC, V3373, P27
   Hayashi Y, 2015, ASIA-PAC INT SYM ELE, P585, DOI 10.1109/APEMC.2015.7175288
   Joye M., 2012, FAULT ANAL CRYPTOGRA
   Karaklajic D, 2013, IEEE T VLSI SYST, V21, P2295, DOI 10.1109/TVLSI.2012.2231707
   Kocher P, 2004, DES AUT CON, P753
   Korak T, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P8, DOI 10.1109/FDTC.2014.11
   Lemke-Rust K, 2006, LECT NOTES COMPUT SC, V4236, P131
   Li Y, 2010, LECT NOTES COMPUT SC, V6225, P320, DOI 10.1007/978-3-642-15031-9_22
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Mangard S, 2008, POWER ANAL ATTACKS R
   Moro N, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P77, DOI 10.1109/FDTC.2013.9
   Piscitelli R., 2015, P INT C DES TECHN IN, P1, DOI DOI 10.1109/DTIS.2015.7127352
   Sakiyama K, 2012, IEEE T INF FOREN SEC, V7, P109, DOI 10.1109/TIFS.2011.2174984
   Sugawara T, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P16, DOI 10.1109/FDTC.2012.17
   Timmers N, 2016, 2016 WORKSHOP ON FAULT AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P25, DOI 10.1109/FDTC.2016.18
   van Woudenberg J. G. J., 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P91, DOI 10.1109/FDTC.2011.12
   Yuce B, 2016, 2016 WORKSHOP ON FAULT AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P47, DOI 10.1109/FDTC.2016.21
   Yuce B, 2015, 2015 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P97, DOI 10.1109/FDTC.2015.16
   Yuce B, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P72, DOI 10.1109/HST.2015.7140240
NR 44
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 95
DI 10.1145/3063311
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000005
DA 2024-07-18
ER

PT J
AU Lu, QN
   Li, GP
   Pattabiraman, K
   Gupta, MS
   Rivers, JA
AF Lu, Qining
   Li, Guanpeng
   Pattabiraman, Karthik
   Gupta, Meeta S.
   Rivers, Jude A.
TI Configurable Detection of SDC-causing Errors in Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fault tolerance; error detection; reliability; compiler; modeling
AB Silent Data Corruption (SDC) is a serious reliability issue in many domains, including embedded systems. However, current protection techniques are brittle and do not allow programmers to trade off performance for SDC coverage. Further, many require tens of thousands of fault-injection experiments, which are highly time-and resource-intensive. In this article, we propose two empirical models, SDCTune and SDCAuto, to predict the SDC proneness of a program's data. Both models are based on static and dynamic features of the program alone and do not require fault injections to be performed. The main difference between them is that SDCTune requires manual tuning while SDCAuto is completely automated, using machine-learning algorithms.
   We then develop an algorithm using both models to selectively protect the most SDC-prone data in the program subject to a given performance overhead bound. Our results show that both models are accurate at predicting the relative SDC rate of an application compared to fault injection, for a fraction of the time taken. Further, in terms of efficiency of detection (i.e., ratio of SDC coverage provided to performance overhead), our technique outperforms full duplication by a factor of 0.78x to 1.65x with the SDCTune model and 0.62x to 0.96x with SDCAuto model.
C1 [Lu, Qining; Li, Guanpeng; Pattabiraman, Karthik] Univ British Columbia, Dept Elect & Comp Engn, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
   [Gupta, Meeta S.] Shumee Toys, Bengaluru, India.
   [Gupta, Meeta S.] IBM TJ Watson Res, Yorktown Hts, NY USA.
   [Rivers, Jude A.] 2 Justin Ct, Cortlandt Manor, NY 10567 USA.
C3 University of British Columbia; International Business Machines (IBM)
RP Lu, QN (corresponding author), Univ British Columbia, Dept Elect & Comp Engn, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM qining@ece.ubc.ca; gpli@ece.ubc.ca; karthikp@ece.ubc.ca;
   meeta@shumee.in; juderivers@gmail.com
OI Li, Guanpeng/0000-0001-7773-7826
FU Natural Science and Engineering Research Council of Canada (NSERC);
   Defense Advanced Research Projects Agency (DARPA); Microsystems
   Technology Office (MTO) [HR0011-13-C-0022]
FX This work is sponsored in part by the Natural Science and Engineering
   Research Council of Canada (NSERC), Defense Advanced Research Projects
   Agency (DARPA), Microsystems Technology Office (MTO), under contract no.
   HR0011-13-C-0022. The views expressed are those of the authors and do
   not reflect the official policy or position of the NSERC, Department of
   Defense, or the U.S. Government.
CR [Anonymous], P INT C ARCH SUPP PR
   [Anonymous], 1990, KNAPSACK PROBLEMS
   [Anonymous], 1993, PROGRAMS MACHINE LEA, DOI DOI 10.1016/C2009-0-27846-9
   [Anonymous], 1991, NAS PARALLEL BENCHMA, DOI [DOI 10.1145/125826.125925, 10.1145/125826.125925]
   [Anonymous], 2012, CTR RELIABLE HIGH PE
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Breiman L, 1998, BIOMETRICS, DOI [10.1201/9781315139470, DOI 10.2307/2530946]
   Cong J, 2011, ICCAD-IEEE ACM INT, P150, DOI 10.1109/ICCAD.2011.6105319
   Constantinescu C, 2008, P REL MAINT S, P372
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   Ernst M. D., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P213, DOI 10.1109/ICSE.1999.841011
   Feng SG, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P385
   Hari SKS, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P123
   HARIPRASATH S, 2012, 2012 INT C COMP COMM, P1, DOI DOI 10.1109/ICSSBE.2012.6396622
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Khudia DS, 2012, ACM SIGPLAN NOTICES, V47, P99, DOI 10.1145/2345141.2248433
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee K, 2009, IEEE T VLSI SYST, V17, P1343, DOI 10.1109/TVLSI.2008.2002427
   Lu QN, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656127
   Mason Thomas, 2009, THESIS
   Pattabiraman K, 2006, EDCC 2006: SIXTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, PROCEEDINGS, P97
   Pattabiraman K., 2005, PAC RIM INT S DEP CO
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Sahoo SK, 2008, I C DEPEND SYS NETWO, P70, DOI 10.1109/DSN.2008.4630072
   Shafiq M. Zubair, 2013, Performance Evaluation Review, V41, P17
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   SIEWIOREK DP, 1991, P IEEE, V79, P1710, DOI 10.1109/5.119549
   Thomas Anna., 2013, 2013 43 ANN IEEEIFIP, P1, DOI 10.1109/DSN.2013.6575353
   Wei JS, 2014, I C DEPEND SYS NETWO, P375, DOI 10.1109/DSN.2014.2
   Woo Steven Cameron, 1995, SIGARCH COMPUTER ARC, V13
NR 31
TC 13
Z9 15
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 88
DI 10.1145/3014586
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300027
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wu, J
   Jafari, R
AF Wu, Jian
   Jafari, Roozbeh
TI Seamless Vision-assisted Placement Calibration for Wearable Inertial
   Sensors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE On-body device localization; vision-assisted calibration; inertial
   measurement unit (IMU); Kinect; Wahba's problem
ID REHABILITATION; SYSTEM
AB Wearable inertial devices are being widely used in the applications of activity tracking, health care, and professional sports, and their usage is on a rapid rise. Signal processing algorithms for these devices are often designed to work with a known location of the wearable sensor on the body. However, in reality, the wearable sensor may be worn at different body locations due to the user's preference or unintentional misplacement. The calibration of the sensor location is important to ensure that the algorithms operate correctly. In this article, we propose an auto-calibration technique for determining the location of wearables on the body by fusing the 3-axis accelerometer data from the devices and three-dimensional camera (i.e., Kinect) information obtained from the environment. The automatic calibration is achieved by a cascade decision-tree-based classifier on top of the minimum least-squares errors obtained by solving Wahba's problem, operating on heterogeneous sensors. The core contribution of our work is that there is no extra burden on the user as a result of this technique. The calibration is done seamlessly, leveraging sensor fusion in an Internet-of-Things setting opportunistically when the user is present in front of an environmental camera performing arbitrary movements. Our approach is evaluated with two different types of movements: simple actions (e.g., sit-to-stand or picking up phone) and complicated tasks (e.g., cooking or playing basketball), yielding 100% and 82.56% recall for simple actions and for complicated tasks, respectively, in determining the correct location of sensors.
C1 [Wu, Jian; Jafari, Roozbeh] Texas A&M Univ, College Stn, TX 77843 USA.
   [Wu, Jian; Jafari, Roozbeh] 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Wu, J (corresponding author), Texas A&M Univ, College Stn, TX 77843 USA.; Wu, J (corresponding author), 5045 Emerging Technol Bldg 3120 TAMU, College Stn, TX 77843 USA.
EM jian.wu@tamu.edu; rjafari@tamu.edu
OI Jafari, Roozbeh/0000-0002-6358-0458
FU National Science Foundation [CNS-1150079, ECCS-1509063]; TerraSwarm, one
   of six centers of STARnet; MARCO; DARPA
FX This work was supported in part by the National Science Foundation,
   under grants CNS-1150079 and ECCS-1509063, and the TerraSwarm, one of
   six centers of STARnet, a Semiconductor Research Corporation program
   sponsored by MARCO and DARPA. Any opinions, findings, conclusions, or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the funding organizations.
CR [Anonymous], 1978, SPACECRAFT ATTITUDE
   [Anonymous], 2011, BMVC
   Bahle G, 2013, INT CONF PERVAS COMP, P409
   Bartlett R., 2007, Introduction to Sports Biomechanics: Analysing Human Movement Patterns, V2nd
   Bennett TerrellR., 2014, Proceedings of the 4th ACM MobiHoc Workshop on Pervasive Wireless Healthcare, MobileHealth '14, P25
   Berndt D.J., 1994, AAAI 94 WORKSH KNOWL, V10, P359, DOI [10.5555/3000850.3000887, DOI 10.5555/3000850.3000887]
   Chang YJ, 2011, RES DEV DISABIL, V32, P2566, DOI 10.1016/j.ridd.2011.07.002
   Chen YL, 2001, IEEE T NEUR SYS REH, V9, P289, DOI 10.1109/7333.948457
   Crassidis JL, 2005, J GUID CONTROL DYNAM, V28, P115, DOI 10.2514/1.6278
   Ghasemzadeh H, 2011, IEEE T IND INFORM, V7, P66, DOI 10.1109/TII.2010.2089990
   Groves PD, 2013, ARTECH HSE GNSS TECH, P1
   Helten T, 2013, IEEE I CONF COMP VIS, P1105, DOI 10.1109/ICCV.2013.141
   Hung K, 2004, P ANN INT IEEE EMBS, V26, P5384
   Jovanov Emil, 2005, J Neuroeng Rehabil, V2, P6, DOI 10.1186/1743-0003-2-6
   Kjeldskov J, 2003, LECT NOTES COMPUT SC, V2795, P317
   Kunze K, 2005, LECT NOTES COMPUT SC, V3479, P264, DOI 10.1007/11426646_25
   Kunze K, 2007, ELEVENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P115
   Lange B, 2011, IEEE ENG MED BIO, P1831, DOI 10.1109/IEMBS.2011.6090521
   Lee EA, 2014, IEEE DES TEST, V31, P8, DOI 10.1109/MDAT.2014.2314600
   Lienhart R., 2003, Proceedings 2003 International Conference on Multimedia and Expo (Cat. No.03TH8698), pII, DOI 10.1109/ICME.2003.1221607
   Madgwick S.O. H., An efficient orientation filter for inertial and inertial/magnetic sensor arrays, P32
   Mizell D, 2003, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P252, DOI 10.1109/ISWC.2003.1241424
   Najafi B, 2003, IEEE T BIO-MED ENG, V50, P711, DOI 10.1109/TBME.2003.812189
   Oikonomidis I, 2012, PROC CVPR IEEE, P1862, DOI 10.1109/CVPR.2012.6247885
   Pons-Moll G, 2010, PROC CVPR IEEE, P663, DOI 10.1109/CVPR.2010.5540153
   Powers DMW, 2020, J MACH LEARN TECHNOL, P37, DOI DOI 10.9735/2229-3981
   Roggen D., 2009, 2009 IEEE INT S WORL, P1, DOI DOI 10.1109/WOWMOM.2009.5282442
   Sargin ME, 2007, IEEE T MULTIMEDIA, V9, P1396, DOI 10.1109/TMM.2007.906583
   Savage PG, 1998, J GUID CONTROL DYNAM, V21, P19, DOI 10.2514/2.4228
   Vahdatpour A, 2011, INT CONF PERVAS COMP, P37, DOI 10.1109/PERCOM.2011.5767593
   Viola P, 2004, INT J COMPUT VISION, V57, P137, DOI 10.1023/B:VISI.0000013087.49260.fb
   Wahba G., 1965, SIAM review, V7, P409, DOI [DOI 10.1137/1007077, 10.1137/1007077]
   Weenk D, 2013, J NEUROENG REHABIL, V10, DOI 10.1186/1743-0003-10-31
   Wu J, 2014, PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN' 14), P351
NR 34
TC 4
Z9 5
U1 1
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 71
DI 10.1145/3023364
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300010
DA 2024-07-18
ER

PT J
AU Cunha, MAP
   Matoussi, O
   Pétrot, F
AF Cunha, Marcos Aurelio Pinto
   Matoussi, Omayma
   Petrot, Frederic
TI Detecting Software Cache Coherence Violations in MPSoC Using Traces
   Captured on Virtual Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE MPSoC; cache coherence; trace analysis; virtual platforms
AB Software cache coherence schemes tend to be the solution of choice in dedicated multi/many core systems on chip, as they make the hardware much simpler and predictable. However, despite the developers' effort, it is hard to make sure that all preventive measurements are taken to ensure coherence. In this work, we propose a method to identify the potential cache coherence violations using traces obtained from virtual platforms. These traces contain causality relations among events, which allow first to simplify the analysis, and second to avoid relying on timestamps. Our method identifies potential violations that may occur during a given execution for write-through and write-back cache policies. Therefore, it is independent of the software coherence protocol. We conducted experiments on parallel applications running on a lightweight SMP operating system, and we were able to detect coherence issues that we could then solve.
C1 [Cunha, Marcos Aurelio Pinto] Univ Grenoble Alpes, TIMA Lab, 46 Ave Felix Viallet, F-38000 Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Cunha, MAP (corresponding author), Univ Grenoble Alpes, TIMA Lab, 46 Ave Felix Viallet, F-38000 Grenoble, France.
EM eng.marcos@gmail.com; omayma.matoussi@imag.fr; Frederic.Petrot@imag.fr
OI Cunha, Marcos/0000-0001-7129-5801
FU French Ministry of Industry through the SoCTrace FUI project; Ministry
   of Education of Brazil through the CAPES Foundation [BEX 9063/13-7]
FX This work was supported by French Ministry of Industry through the
   SoCTrace FUI project and the Ministry of Education of Brazil through the
   CAPES Foundation (process number: BEX 9063/13-7).
CR Aisopos K, 2011, INT SYMP MICROARCH, P47
   [Anonymous], 2009, P 7 IEEE ACM INT C H
   [Anonymous], 2011, Synthesis Lectures on Computer Architecture, DOI 10.2200/S00346ED1V01Y201104CAC016
   Ashby TJ, 2011, IEEE T COMPUT, V60, P472, DOI 10.1109/TC.2010.155
   Byn Choi, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P155, DOI 10.1109/PACT.2011.21
   CENSIER LM, 1978, IEEE T COMPUT, V27, P1112
   Cunha M. A. P., 2015, P 7 ACM RAPIDO WORKS
   Cunha MAP, 2016, DES AUTOM EMBED SYST, V20, P47, DOI 10.1007/s10617-015-9167-8
   de Dinechin Benoit Dupont, 2013, 2013 IEEE 6th International Workshop on Multi-/Many-core Computing Systems (MuCoCoS), DOI 10.1109/MuCoCoS.2013.6633597
   Dill DL, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P328
   Hedde D, 2011, P IEEE RAP SYST PROT, P106, DOI 10.1109/RSP.2011.5929983
   Kalray, 2014, MPPA MAN COR
   Kapoor HK, 2013, J SUPERCOMPUT, V65, P771, DOI 10.1007/s11227-012-0865-8
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   Keramidas G., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P270, DOI 10.1109/DSD.2011.38
   Komuravelli R, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2663345
   Lis M, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P1, DOI 10.1109/ICCD.2011.6081367
   Loghi M, 2005, DES AUT TEST EUROPE, P508, DOI 10.1109/DATE.2005.148
   Martin MMK, 2012, COMMUN ACM, V55, P78, DOI 10.1145/2209249.2209269
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Mihajlovic B, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2678022
   Owicki S., 1989, ASPLOS-III Proceedings. Third International Conference on Architectural Support for Programming Languages and Operating Systems, P230, DOI 10.1145/70082.68204
   Schmidt A, 2012, ASIA PAC SOFWR ENG, P194, DOI 10.1109/APSEC.2012.10
   Taylor S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P10, DOI 10.1109/ICCAD.2001.968591
   Terechko A, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2180887.2180890
   Zhao Hongzhou., 2013, PROCEEDING 40 ANN IN, P547
NR 26
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 30
DI 10.1145/2990193
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900003
DA 2024-07-18
ER

PT J
AU Zeng, J
   Yang, LT
   Lin, M
   Shao, ZL
   Zhu, DK
AF Zeng, Jing
   Yang, Laurence T.
   Lin, Man
   Shao, Zili
   Zhu, Dakai
TI System-Level Design Optimization for Security-Critical
   Cyber-Physical-Social Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Cyber-physical-social systems; security
   critical; pervasive computing; system-level design; design optimization
ID GENETIC ALGORITHMS
AB Cyber-physical-social systems (CPSS), an emerging computing paradigm, have attracted intensive attentions from the research community and industry. We are facing various challenges in designing secure, reliable, and user-satisfied CPSS. In this article, we consider these design issues as a whole and propose a system-level design optimization framework for CPSS design where energy consumption, security-level, and user satisfaction requirements can be fulfilled while satisfying constraints for system reliability. Specifically, we model the constraints (energy efficiency, security, and reliability) as the penalty functions to be incorporated into the corresponding objective functions for the optimization problem. A smart office application is presented to demonstrate the feasibility and effectiveness of our proposed design optimization approach.
C1 [Zeng, Jing; Yang, Laurence T.] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.
   [Yang, Laurence T.; Lin, Man] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX USA.
C3 Huazhong University of Science & Technology; Saint Francis Xavier
   University - Canada; Hong Kong Polytechnic University; University of
   Texas System; University of Texas at San Antonio (UTSA)
RP Yang, LT (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.; Yang, LT (corresponding author), St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
EM jerryzengjing@gmail.com; ltyang@gmail.com; mlin@stfx.ca;
   cszlshao@comp.polyu.edu.hk; Dakai.Zhu@utsa.edu
RI Shao, Zili/AAX-3339-2020; Zhu, Dakai/L-8034-2015; Laurence T. Yang,
   FCAE/AAA-1898-2019
OI Shao, Zili/0000-0002-2173-2847; Laurence T. Yang,
   FCAE/0000-0002-7986-4244
CR [Anonymous], 2010, Proceedings of the 8th ACM Conference on Designing Interactive Systems, DOI DOI 10.1145/1858171.1858175
   Chao Qian, 2013, 2013 IEEE International Conference on Green Computing and Communications (GreenCom) and IEEE Internet of Things (iThings) and IEEE Cyber, Physical and Social Computing (CPSCom), P71, DOI 10.1109/GreenCom-iThings-CPSCom.2013.37
   Chin Mun Wee, 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P654
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Galanis MD, 2004, ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, P571
   Gang Xiong, 2015, IEEE/CAA Journal of Automatica Sinica, V2, P320
   Junhe Gan, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P731, DOI 10.1109/ASPDAC.2011.5722283
   Konak A, 2006, RELIAB ENG SYST SAFE, V91, P992, DOI 10.1016/j.ress.2005.11.018
   Koopman P, 2004, COMPUTER, V37, P95, DOI 10.1109/MC.2004.52
   Lin M, 2013, IEEE T EMERG TOP COM, V1, P353, DOI 10.1109/TETC.2013.2274042
   Lin M, 2009, IEEE T IND INFORM, V5, P22, DOI 10.1109/TII.2009.2014055
   Liu YP, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P204
   Ning H., 2012, ADV INTERNET THINGS, V2, P1, DOI [10.4236/ait.2012.21001, DOI 10.4236/AIT.2012.21001]
   Peisert S, 2014, IEEE SECUR PRIV, V12, P9, DOI 10.1109/MSP.2014.90
   Pop P., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P233
   Ranganathan A, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Workshops, P194, DOI 10.1109/PERCOMW.2005.85
   Rouvroy G, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P583, DOI 10.1109/ITCC.2004.1286716
   Seth K., 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P200
   Sheth A, 2013, IEEE INTELL SYST, V28, P78, DOI 10.1109/MIS.2013.20
   Smirnov A, 2015, PROC CIRP, V30, P329, DOI 10.1016/j.procir.2015.02.089
   SRINIVAS M, 1994, COMPUTER, V27, P17, DOI 10.1109/2.294849
   Sudarshan TSB, 2005, LECT NOTES COMPUT SC, V3740, P625
   Vinciarelli A, 2012, IEEE T AFFECT COMPUT, V3, P69, DOI 10.1109/T-AFFC.2011.27
   von Laszewski G., 2009, P IEEE INT C CLUSTER, P1
   Wang FY, 2010, IEEE INTELL SYST, V25, P85, DOI 10.1109/MIS.2010.104
   Xie T, 2006, IEEE T COMPUT, V55, P864, DOI 10.1109/TC.2006.110
   Xu YQ, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P2135, DOI 10.1109/HPCC.and.EUC.2013.306
   Zeng J, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2834119
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
NR 30
TC 9
Z9 10
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 39
DI 10.1145/2925991
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ES7SL
UT WOS:000399750900012
DA 2024-07-18
ER

PT J
AU Meyer, R
   Wagner, J
   Farkas, B
   Horsinka, S
   Siegl, P
   Buchty, R
   Berekovic, M
AF Meyer, Rolf
   Wagner, Jan
   Farkas, Bastian
   Horsinka, Sven
   Siegl, Patrick
   Buchty, Rainer
   Berekovic, Mladen
TI A Scriptable Standard-Compliant Reporting and Logging Framework for
   SystemC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE SystemC; logging; python; scripting; automation; TLM
AB With the ever-increasing complexity of digital designs, debugging and evaluation face likewise increasing challenges. While recent advances in hardware/software co-simulation have been made, solutions for corresponding debugging and evaluation did not mature and improve in a similar fashion. In this article, we present a dedicated solution to ease the debugging and evaluation efforts, particularly focusing on full-system simulation. Improving significantly over existing solutions, the presented approach features a standardscompliant powerful and flexible method of deriving, logging, and filtering detailed status information from SystemC-based models. At the core of this approach are flexible scripting capabilities that may change all logging parameters during runtime, thus not requiring re-compiling the to-be-simulated model, as in many competing solutions. The approach is tested and benchmarked with a real-world full-system example, demonstrating the overall benefits. The presented solution is published as open source via github (see text) and, by strictly adhering to existing standards, is generally compatible with existing SystemC simulation environments.
C1 [Meyer, Rolf; Wagner, Jan; Farkas, Bastian; Horsinka, Sven; Siegl, Patrick; Buchty, Rainer; Berekovic, Mladen] Tech Univ Carolo Wilhelmina Braunschweig, EIS, Braunschweig, Germany.
   [Meyer, Rolf; Wagner, Jan] TU Braunschweig, EIS, Dept Comp Sci, D-38106 Braunschweig, Germany.
   [Meyer, Rolf; Wagner, Jan] EIS, Muhlenpfordstr 23, D-38106 Braunschweig, Germany.
C3 Braunschweig University of Technology; Braunschweig University of
   Technology
RP Meyer, R (corresponding author), Tech Univ Carolo Wilhelmina Braunschweig, EIS, Braunschweig, Germany.; Meyer, R (corresponding author), TU Braunschweig, EIS, Dept Comp Sci, D-38106 Braunschweig, Germany.; Meyer, R (corresponding author), EIS, Muhlenpfordstr 23, D-38106 Braunschweig, Germany.
EM meyer@c3e.cs.tu-bs.de; wagner@c3e.cs.tu-bs.de; farkas@c3e.cs.tu-bs.de;
   horsinka@c3e.cs.tu-bs.de; siegl@c3e.cs.tu-bs.de; buchty@c3e.cs.tu-bs.de;
   berekovic@c3e.cs.tu-bs.de
RI Meyer, Rolf/GQA-5258-2022
OI Berekovic, Mladen/0000-0003-1911-756X; Meyer, Rolf/0000-0002-9800-2391
CR 0xAX, 2015, LIN INS
   Accellera, 2015, ACC WORK GROUP CONF
   Aeroflex/Gaisler, 2015, AER GAISL IP MAN DOW
   Albertini B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P81
   Aldis J., 2007, P GREENSOCS M PRES D
   Alekseev S., 2006, Proceedings of the 2006 International Conference on Software Engineering Research and Practice and Conference on Programming Languages and Compilers SERP'06, P585
   Anderson E., 2009, P 7 INT S MOD OPT MO, P1
   [Anonymous], 2014, RECOSOC
   [Anonymous], P 7 IEEE ACM INT C H
   Beazley Dave, 2015, SIMPLIFIED WRAPPER I
   Beltrame G, 2009, IEEE T COMPUT AID D, V28, P1857, DOI 10.1109/TCAD.2009.2030268
   Boost, 2015, BRACK CHAIN TUT
   Chen P, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P87, DOI 10.1109/ISQED.2001.915211
   Doucet F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P382
   Fossati Luca, 2010, P IP SOC 2010 C
   Gaisler J, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P409
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gerstlauer A, 2012, ASIA S PACIF DES AUT, P213, DOI 10.1109/ASPDAC.2012.6164947
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Gunzel Robert, 2010, GREENSOCKET CONCEPTU
   Heynssens Ruben., 2014, Performance analysis and benchmarking of Python, a modern scripting language
   Hong W, 2012, SYST SOFTW SOC SIL D, P1
   Hung SH, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P143, DOI 10.1109/RTCSA.2008.14
   IEEE-SA Standards Board, 2011, 16662011 IEEE SA STA
   Ierusalimschy Roberto, 2011, LUA 5 2 REFERENCE MA
   Jurenz Matthias, 2013, TUD ZIH VAMPIRTRACE
   Kamppi Antti, 2012, EMB SYST WEEK MECOES, P17
   Kraft J, 2010, LECT NOTES COMPUT SC, V6418, P315, DOI 10.1007/978-3-642-16612-9_24
   Leupers R, 2010, PROCESSOR AND SYSTEM-ON-CHIP SIMULATION, P1, DOI 10.1007/978-1-4419-6175-4
   log4cxx, 2013, SHORT INTR AP LOG4CX
   Love Robert, 2010, Linux Kernel Development
   Lu K, 2012, DES AUT TEST EUROPE, P135
   Meyer R., 2015, P 2015 DVCON EUR C
   Mller M.S., 2007, PARCO'07, P637
   OSCI CCIWG, 2009, REQ SPEC CONF INT
   PRQA, 2013, HIGH INT C COD STAND
   Rogin F, 2007, ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR EMBEDDED SYSTEMS, P131, DOI 10.1007/978-1-4020-6149-3_8
   Roiser Stefan, 2004, COMPUTING HIGH ENERG
   Sascha Bischoff and Andreas Hansson, 2013, GEM5 TUTORIAL
   Sauter R, 2011, IEEE INFOCOM SER, P2033, DOI 10.1109/INFCOM.2011.5935011
   Schone Robert, 2011, EURO PAR 2010 PAR PR, P501
   Synopsys, 2016, SCML SOURC COD KIT
   Synopsys, 2015, VP EXPL US GUID
   Todorovich E, 2007, 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P107, DOI 10.1109/SPL.2007.371732
   Valdman J., 2001, DCSETR200104 FAV UWB
   Verbowski Chad, 2006, P 7 USENIX S OP SYST, V7, P9
   Wagner J, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P366, DOI 10.1109/SAMOS.2015.7363700
   Wolfgang Klingauf and Manuel Geffken, 2006, FORUM SPECIFICATION
NR 48
TC 2
Z9 2
U1 0
U2 29
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 6
DI 10.1145/2983623
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900006
DA 2024-07-18
ER

PT J
AU Tan, S
   Song, WZ
   Yothment, S
   Yang, JJ
   Tong, L
AF Tan, Song
   Song, Wen-Zhan
   Yothment, Steve
   Yang, Junjie
   Tong, Lang
TI ScorePlus: A Software-Hardware Hybrid and Federated Experiment
   Environment for Smart Grid
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Design; Algorithms; Performance; Smart Grid; testbed
ID SYSTEMS; POWER
AB We present ScorePlus, a software-hardware hybrid and federated experiment environment for Smart Grid. ScorePlus incorporates both a software emulator and hardware testbed, such that they all follow the same architecture, and the same Smart Grid application program can be tested on either of them without any modification; ScorePlus provides a federated environment such that multiple software emulators and hardware testbeds at different locations are able to connect and form a unified Smart Grid system; ScorePlus software is encapsulated as a resource plugin in the OpenStack cloud computing platform, such that it supports massive deployments with large-scale test cases in cloud infrastructure.
C1 [Tan, Song; Song, Wen-Zhan] Georgia State Univ, Dept Comp Sci, 25 Pk Pl, Atlanta, GA 30303 USA.
   [Yothment, Steve] Panason Automot Syst Amer, Peachtree City, GA USA.
   [Yang, Junjie] Shanghai Univ Elect Power, Sch Elect & Informat Engn, Shanghai, Peoples R China.
   [Tong, Lang] Cornell Univ, Sch Elect & Comp Engn, Ithaca, NY 14853 USA.
C3 University System of Georgia; Georgia State University; Shanghai
   University of Electric Power; Cornell University
RP Tan, S (corresponding author), Georgia State Univ, Dept Comp Sci, 25 Pk Pl, Atlanta, GA 30303 USA.
EM stan6@student.gsu.edu; wsong@gsu.edu; yothments@us.panasonic.com;
   yangjj@shiep.edu.cn; ltong@ece.cornell.edu
RI Li, Hao/GPS-9834-2022; Song, WenZhan/HJH-8203-2023
OI Song, WenZhan/0000-0001-8174-1772
FU Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [1135814] Funding Source: National Science Foundation
CR Ahrenholz J, 2011, 2011 - MILCOM 2011 MILITARY COMMUNICATIONS CONFERENCE, P1870, DOI 10.1109/MILCOM.2011.6127585
   [Anonymous], 10 CMU WORKSH SMART
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 3 IEEE INT C SMART G
   [Anonymous], 10 CMU WORKSH SMART
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2007, TECHNICAL REPORT
   [Anonymous], INT C NETW SENS SYST
   [Anonymous], AMI NETWORK AMI HEA
   [Anonymous], ADV POWER ANAL
   [Anonymous], CHALLENGES CYBERSECU
   [Anonymous], IEEE WIRELESS COMMUN
   [Anonymous], 2011, ISGT 2011, DOI [10.1109/ISGT.2011.5759169, DOI 10.1109/ISGT.2011.5759169]
   [Anonymous], NAT SCADA TEST BED F
   [Anonymous], JEJ SMART GRID TESTB
   [Anonymous], BEAGL REF MAN
   Chassin DP, 2008, TRANS DISTRIB CONF, P1213
   Ciraci S., 2014, P S THEORY MODELING, P1
   Deng YY, 2013, J ROBOT, V2013, DOI 10.1155/2013/483095
   Faria Pedro, 2010, 2010 IEEE International Conference on Systems, Man and Cybernetics (SMC 2010), P2025, DOI 10.1109/ICSMC.2010.5641721
   Godfrey T, 2010, INT CONF SMART GRID, P291, DOI 10.1109/SMARTGRID.2010.5622057
   Guo Y, 2008, SASO 2008: Second IEEE International Conference on Self-Adaptive and Self-Organizing Systems, Proceedings, P64, DOI 10.1109/SASO.2008.71
   Hahn A, 2013, IEEE T SMART GRID, V4, P847, DOI 10.1109/TSG.2012.2226919
   Hartono B. S., 2013, 2013 International Conference on QiR (Quality in Research), P127, DOI 10.1109/QiR.2013.6632550
   Hopkinson K, 2006, IEEE T POWER SYST, V21, P548, DOI 10.1109/TPWRS.2006.873129
   Kamel R., 2011, Engineering, V3, P508, DOI [10.4236/ENG.2011.35059, DOI 10.4236/ENG.2011.35059]
   Lehnhoff S, 2015, WKSP MODEL SIM CYBER
   Li WL, 2014, CONTROL ENG PRACT, V23, P44, DOI 10.1016/j.conengprac.2013.10.010
   Liang H, 2012, IEEE WIREL COMMUN, V19, P14, DOI 10.1109/MWC.2012.6231155
   Lin HT, 2011, IN C IND ENG ENG MAN, P1, DOI 10.1109/IEEM.2011.6117867
   Mets K., 2011, Computer Aided Modeling and Design of Communication Links and Networks (CAMAD), 2011 IEEE 16th International Workshop on, P61, DOI DOI 10.1109/CAMAD.2011.5941119
   Molderink A, 2009, WINT SIMUL C PROC, P1510
   Nutaro J., 2007, 2007 IEEE POW ENG SO, P1, DOI DOI 10.1109/PES.2007.386202
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Stanovich M J., 2013, 2013 IEEE PES Innovative Smart Grid Technologies Conference (ISGT), P1
   Stimoniaris D., 2011, POWERTECH 2011 IEEE, P1
NR 36
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 19
DI 10.1145/2964200
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900019
DA 2024-07-18
ER

PT J
AU Weinstock, JH
   Murillo, LG
   Leupers, R
   Ascheid, G
AF Weinstock, Jan Henrik
   Murillo, Luis Gabriel
   Leupers, Rainer
   Ascheid, Gerd
TI Parallel SystemC Simulation for ESL Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Electronic system level; parallel discrete event simulation; parallel
   SystemC simulation
AB Virtual platforms have become essential tools for the design of embedded systems. Developers rely on them for design space exploration and software debugging. However, with rising HW/SW complexity and the need to simulate more and more processors simultaneously, the performance of virtual platforms degrades rapidly. Parallel simulation techniques can help to counter this by leveraging multicore PCs, which are widely available today. This work presents a novel parallel simulation approach that is targeted toward acceleration of virtual platforms from the ESL domain. By trading some timing accuracy, multiprocessor virtual platforms can be accelerated by up to 3.4x on regular quad-core workstations.
C1 [Weinstock, Jan Henrik; Murillo, Luis Gabriel; Leupers, Rainer; Ascheid, Gerd] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, ICE 611910, D-52056 Aachen, Germany.
C3 RWTH Aachen University
RP Weinstock, JH (corresponding author), Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, ICE 611910, D-52056 Aachen, Germany.
EM jan.weinstock@ice.rwth-aachen.de; murillo@ice.rwth-aachen.de;
   leupers@ice.rwth-aachen.de; ascheid@ice.rwth-aachen.de
OI Murillo, Luis Gabriel/0000-0002-3831-4262
FU CHIST-ERA project GEMSCLAIM
FX This work has been supported by the CHIST-ERA project GEMSCLAIM.
CR Accellera Systems Initiative, 2015, OSCI SYSTEMC 2 3
   [Anonymous], 1995, INT S COMP ARCH ISCA
   [Anonymous], DESIGN ARCHITECTURES
   Bohm Igor, 2010, INT C EMB COMP SYST
   Chen WW, 2014, DES AUT TEST EUROPE
   Chung MK, 2014, IEEE INT SYMP CIRC S, P1472, DOI 10.1109/ISCAS.2014.6865424
   Dömer R, 2011, ASIA S PACIF DES AUT
   Fujimoto R.M., 1999, PARALLEL DISTRIBUTED, V1st
   IEEE Computer Society, 2011, 16662011 IEEE COMP S
   Khaligh Rauf Salimi, 2010, DES AUT TEST EUR C D
   Kristiansson Stefan, 2015, OPENRISC LIN
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Matthieu Moy, 2013, DES AUT TEST EUR C D
   Murillo LG, 2014, DES AUT TEST EUROPE
   Nohl Achim, 2010, IEEE ACM INT C COMP
   Raghav S, 2015, IEEE T PARALL DISTR, V26, P1336, DOI 10.1109/TPDS.2014.2319092
   Roth Christoph, 2012, C SIM TOOLS TECHN SI
   Sauer Christian, 2014, FOR SPEC DES LANG FD
   Schor Lars, 2014, IEEE INT S PAR DISTR
   Schumacher C, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2678018
   Sinha Rohit, 2012, AS S PAC DES AUT C A
   Tandon James, 2011, LINUX, V212
   Ventroux Nicolas, 2014, EMBEDDED COMPUTER SY
   Vlasenko Denys, 2015, BUSYBOX SWISS ARMY K
   Weinstock JH, 2014, DES AUT TEST EUROPE
   Weinstock Jan Henrik, 2015, INT C EMB COMP SYST
   Yu TT, 2012, ACM SIGPLAN NOTICES, V47, P51, DOI 10.1145/2365864.2151034
NR 27
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 27
DI 10.1145/2987374
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900027
DA 2024-07-18
ER

PT J
AU Duraisamy, K
   Lu, H
   Pande, PP
   Kalyanaraman, A
AF Duraisamy, Karthi
   Lu, Hao
   Pande, Partha Pratim
   Kalyanaraman, Ananth
TI High-Performance and Energy-Efficient Network-on-Chip Architectures for
   Graph Analytics
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Graph analytics; wireless NoCs; community detection; graph coloring
ID INTEGRATED ANTENNAS; SMALL-WORLD; DESIGN; NOC; COMMUNICATION; CHANNELS
AB With its applicability spanning numerous data-driven fields, the implementation of graph analytics on multicore platforms is gaining momentum. One of the most important components of a multicore chip is its communication backbone. Due to inherent irregularities in data movements manifested by graph-based applications, it is essential to design efficient on-chip interconnection architectures for multicore chips performing graph analytics. In this article, we present a detailed analysis of the traffic patterns generated by graph-based applications when mapped to multicore chips. Based on this analysis, we explore the design-space for the Network-on-Chip (NoC) architecture to enable an efficient implementation of graph analytics. We principally consider three types of NoC architectures, viz., traditional mesh, small-world, and high-radix networks. We demonstrate that the small-world-network-enabled wireless NoC (WiNoC) is the most suitable platform for executing the considered graph applications. The WiNoC achieves an average of 38% and 18% full-system Energy Delay Product savings compared to wireline-mesh and high-radix NoCs, respectively.
C1 [Duraisamy, Karthi; Lu, Hao; Pande, Partha Pratim; Kalyanaraman, Ananth] Washington State Univ, Sch Elect Engn & Comp Sci, EME 102, 355 Spokane St, Pullman, WA 99164 USA.
C3 Washington State University
RP Duraisamy, K (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, EME 102, 355 Spokane St, Pullman, WA 99164 USA.
EM kduraisa@eecs.wsu.edu; hlu@eecs.wsu.ed; pande@eecs.wsu.edu;
   ananth@eecs.wsu.edu
FU US National Science Foundation (NSF) [CCF-0845504, CCF-1514269,
   CCF-1162202]; Army Research Office grant [W911NF-12-1-0373]; US DOE
   award [DE-SC-0006516]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [1514269] Funding
   Source: National Science Foundation
FX This work was supported in part by the US National Science Foundation
   (NSF) grants CCF-0845504, CCF-1514269, and CCF-1162202; an Army Research
   Office grant W911NF-12-1-0373; as well as US DOE award DE-SC-0006516.
CR Abeyratne N, 2013, INT S HIGH PERF COMP, P496
   [Anonymous], TILE GX72 PROC PROD
   [Anonymous], ADAPTEVA MORE FLOPS
   [Anonymous], P HIPC 2014 GOA IND
   [Anonymous], WILEY SERIES DISCRET
   [Anonymous], ARXIVCONDMAT0501420V
   [Anonymous], THESIS
   [Anonymous], P IEEE INT PAR DISTR
   [Anonymous], 10 DIMACS IMPL CHALL
   [Anonymous], 2013, P 3 WORKSH IRR APPL
   [Anonymous], P ISQED
   [Anonymous], 2012, LECT NOTES COMPUT SC
   Bader DA, 2005, PROC INT CONF PARAL, P547, DOI 10.1109/ICPP.2005.55
   Bin Wu, 2011, 2011 Seventh International Conference on Natural Computation (ICNC 2011), P43, DOI 10.1109/ICNC.2011.6022061
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bodlaender HL, 2005, THEOR COMPUT SCI, V349, P22, DOI 10.1016/j.tcs.2005.09.027
   Bogaerts W, 2014, IEEE J SEL TOP QUANT, V20, DOI 10.1109/JSTQE.2013.2295882
   Branch J, 2005, IEEE ELECTR DEVICE L, V26, P115, DOI 10.1109/LED.2004.841461
   Çatalyürek ÜV, 2012, PARALLEL COMPUT, V38, P576, DOI 10.1016/j.parco.2012.07.001
   Chen D, 2012, INT CONF HIGH PERFOR
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   de Dinechin BenoitDupont., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1, DOI [10.7873/DATE.2014.110, DOI 10.7873/DATE.2014.110]
   Deb S, 2013, IEEE T COMPUT, V62, P2382, DOI 10.1109/TC.2012.224
   Deb S, 2012, IEEE J EM SEL TOP C, V2, P228, DOI 10.1109/JETCAS.2012.2193835
   Fortunato S, 2010, PHYS REP, V486, P75, DOI 10.1016/j.physrep.2009.11.002
   Francesquini E, 2015, J PARALLEL DISTR COM, V76, P32, DOI 10.1016/j.jpdc.2014.11.002
   Frasca M., 2012, INT C HIGH PERFORMAN
   Furmanczyk H., 2004, Graph Colorings, P35
   JONES MT, 1993, SIAM J SCI COMPUT, V14, P654, DOI 10.1137/0914041
   Kim John, 2007, IEEE Computer Architecture Letters, V6, P37, DOI 10.1109/L-CA.2007.10
   Krishna T, 2008, SYMP HI PER INT, P11, DOI 10.1109/HOTI.2008.22
   Krishna T, 2014, IEEE MICRO, V34, P43, DOI 10.1109/MM.2014.48
   Krishna T, 2013, COMPUTER, V46, P48, DOI 10.1109/MC.2013.260
   Kumar A, 2008, IEEE MICRO, V28, P80, DOI 10.1109/MM.2008.18
   LEIGHTON FT, 1979, J RES NAT BUR STAND, V84, P489, DOI 10.6028/jres.084.024
   Lin JJ, 2007, IEEE J SOLID-ST CIRC, V42, P1678, DOI 10.1109/JSSC.2007.900236
   Lu H, 2015, PARALLEL COMPUT, V47, P19, DOI 10.1016/j.parco.2015.03.003
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Newman MEJ, 2006, P NATL ACAD SCI USA, V103, P8577, DOI 10.1073/pnas.0601602103
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Schadt EE, 2010, NAT REV GENET, V11, P647, DOI 10.1038/nrg2857
   Seok E, 2005, IEEE INT INTERC TECH, P120, DOI 10.1109/IITC.2005.1499949
   Sewell K, 2012, IEEE J EM SEL TOP C, V2, P278, DOI 10.1109/JETCAS.2012.2193936
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Staudt CL, 2013, PROC INT CONF PARAL, P180, DOI 10.1109/ICPP.2013.27
   Watts DJ, 1998, NATURE, V393, P440, DOI 10.1038/30918
   Wettin P, 2014, IEEE T COMPUT AID D, V33, P1732, DOI 10.1109/TCAD.2014.2351577
   Zhang YP, 2007, IEEE T ANTENN PROPAG, V55, P2900, DOI 10.1109/TAP.2007.905867
NR 50
TC 16
Z9 23
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 66
DI 10.1145/2961027
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100005
DA 2024-07-18
ER

PT J
AU Wu, CH
   Chen, SA
AF Wu, Chin-Hsien
   Chen, Syuan-An
TI JOM: A Joint Operation Mechanism for NAND Flash Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NAND flash memory; flash translation layers; embedded systems; storage
   systems
ID ADDRESS MAPPING STRATEGY; TRANSLATION
AB In the storage systems of NAND flash memory, an intermediate software called a Flash Translation Layer (FTL) is adopted to hide the characteristics of NAND flash memory and provide efficient management for NAND flash memory. Current flash translation layers can be classified into a page-mapping FTL, a block-mapping FTL, and a hybrid-mapping FTL. In order to utilize the advantages of the page-mapping FTL and the block-mapping FTL, the hybrid-mapping FTL is proposed to store data to the appropriate mapping mechanism by switching the mapping information between the page-mapping mechanism and the block-mapping mechanism. In the article, we propose a joint operation mechanism to rethink the advantages of the page-mapping FTL, the block-mapping FTL, and the hybrid-mapping FTL. With the joint operation mechanism, a flash translation layer can consider the main memory requirements, improve the system performance, and reduce the garbage collection overhead. The experimental results show that the proposed joint operation mechanism can achieve the goal under realistic workloads and benchmarks.
C1 [Wu, Chin-Hsien; Chen, Syuan-An] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, 43,Sec 4,Keelung Rd, Taipei 106, Taiwan.
C3 National Taiwan University of Science & Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, 43,Sec 4,Keelung Rd, Taipei 106, Taiwan.
EM chwu@mail.ntust.edu.tw; M10102113@mail.ntust.edu.tw
FU Ministry of Science and Technology [MOST 103-2221-E-011-065-MY2]
FX This work was partially supported by a research grant from the Ministry
   of Science and Technology under Grant MOST 103-2221-E-011-065-MY2.
CR Bates K., 2007, OLTP APPL I O
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Cho H, 2009, DES AUT TEST EUROPE, P507
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Liu D, 2012, IEEE T VLSI SYST, V20, P1094, DOI 10.1109/TVLSI.2011.2142015
   Ma DZ, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2512961
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   PARK D, 2010, PERF E R SI, P365
   Park Dongchul, 2011, P IEEE 27 S MASS STO, P1
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Wang Y, 2014, IEEE T COMPUT AID D, V33, P1623, DOI 10.1109/TCAD.2014.2347929
   Wang Y, 2014, IEEE T VLSI SYST, V22, P2402, DOI 10.1109/TVLSI.2013.2288687
NR 17
TC 4
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 74
DI 10.1145/2915916
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100013
DA 2024-07-18
ER

PT J
AU Lu, YJ
   Rooholamin, S
   Ziavras, SG
AF Lu, Yaojie
   Rooholamin, Seyedamin
   Ziavras, Sotirios G.
TI Vector Coprocessor Virtualization for Simultaneous Multithreading
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Vector processor; virtualization; multicore; FPGA prototyping; energy
   savings
ID ARCHITECTURE
AB Vector coprocessors (VPs), commonly being assigned exclusively to a single thread/core, are not often performance and energy efficient due tomismatches with the vector needs of individual applications. We present in this article an easy-to-implement VP virtualization technique that, when applied, enables a multithreaded VP to simultaneously execute multiple threads of similar or arbitrary vector lengths to achieve improved aggregate utilization. With a vector register file (VRF) virtualization technique invented to dynamically allocate physical vector registers to threads, our VP virtualization approach improves programmer productivity by providing at runtime a distinct physical register name space to each competing thread, thus eliminating the need to solve register-name conflicts statically. We applied our virtualization technique to a multithreaded VP and prototyped an FPGA-based multicore processor system that supports VP sharing as well as power gating for better energy efficiency. Under the dynamic creation of disparate threads, our benchmarking results show impressive VP speedups of up to 333% and total energy savings of up to 37% with proper thread scheduling and power gating compared to a similar-sized system that allows VP access to just one thread at a time.
C1 [Lu, Yaojie; Rooholamin, Seyedamin; Ziavras, Sotirios G.] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
C3 New Jersey Institute of Technology
RP Lu, YJ (corresponding author), New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA.
EM yl333@njit.edu; sr495@njit.edu; ziavras@njit.edu
RI Ziavras, Sotirios/T-2179-2019
CR [Anonymous], AXI REF GUID
   [Anonymous], 2010, MICROBLAZE PROC REF
   Beldianu SF, 2015, IEEE T COMPUT, V64, P805, DOI 10.1109/TC.2013.2295820
   Beldianu SF, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514644
   Chou CH, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P15
   Ehliar A, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P131, DOI 10.1109/FPT.2014.7082765
   Kozyrakis CE, 2003, IEEE MICRO, V23, P36, DOI 10.1109/MM.2003.1261385
   Lee Y, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491464
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Marr D.T., 2002, INTEL TECHNOL J, V6, P1
   Nvidia Corp, 2014, GEF GTX 980 WHIT PAP
   Rahman R., 2014, INTEL XEON PHI COPRO
   Rooholamin SA, 2015, MICROPROCESS MICROSY, V39, P237, DOI 10.1016/j.micpro.2015.04.007
   Severance A, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P261, DOI 10.1109/FPT.2012.6412146
   SUNG W, 1987, P IEEE, V75, P1293, DOI 10.1109/PROC.1987.13881
   Xilinx Inc., 2012, XPOWER ANAL USER GUI
   Yang HY, 2005, IEEE INT SOC CONF, P115
   Yiannacouras Peter., 2008, CASES '08: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P61, DOI DOI 10.1145/1450095.1450107
   Yu J, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1534916.1534922
NR 19
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 57
DI 10.1145/2898364
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700018
DA 2024-07-18
ER

PT J
AU Butt, SA
   Roozmeh, M
   Lavagno, L
AF Butt, Shahzad Ahmad
   Roozmeh, Mehdi
   Lavagno, Luciano
TI Designing Parameterizable Hardware IPs in a Model-Based Design
   Environment for High-Level Synthesis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Model-based design; model-based
   high-level synthesis; simulink modeling; parameterized IPs; IP
   generator; design reuse; audio detector; GPS acquisition; C/C plus plus
   hardware IP description; FFT
AB Model-based hardware design allows one to map a single model to multiple hardware and/or software architectures, essentially eliminating one of the major limitations of manual coding in C or RTL. Model-based design for hardware implementation has traditionally offered a limited set of microarchitectures, which are typically suitable only for some application scenarios. In this article we illustrate how digital signal processing (DSP) algorithms can be modeled as flexible intellectual property blocks to be used within the popular Simulink model-based design environment. These blocks are written in C and are designed for both functional simulation and hardware implementation, including architectural design space exploration and hardware implementation through high-level synthesis. A key advantage of our modeling approach is that the very same bit-accurate model is used for simulation and high-level synthesis. To prove the feasibility of our proposed approach, we modeled a fast Fourier transform (FFT) algorithm and synthesized it for different DSP applications with very different performance and cost requirements. We also implemented a high-levelsynthesis (HLS) intellectual property (IP) generator that can generate flexible FFT HLS-IP blocks that can be mapped to multiple micro-/macroarchitectures, to enable design space exploration as well as being used for functional simulation in the Simulink environment.
C1 [Butt, Shahzad Ahmad] Natl Univ Comp & Emerging Sci Lahore, Lahore 54000, Pakistan.
   [Roozmeh, Mehdi; Lavagno, Luciano] Politecn Torino, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Butt, SA (corresponding author), Natl Univ Comp & Emerging Sci Lahore, Lahore 54000, Pakistan.
EM shahzad.butt@nu.edu.pk; mehdi.roozmeh@polito.it;
   luciano.lavagno@polito.it
CR Butt S. A., 2012, P DES TEST S IDT 12
   Butt S. A., 2011, P 2011 SAUD INT EL C, P1
   BUTT SA, 2012, P 8 IEEE ACM IFIP IN, P295
   Butt SA, 2014, J ELECTRON IMAGING, V23, DOI 10.1117/1.JEI.23.5.053012
   Chouliaras V., 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2009), P97, DOI 10.1109/ICECS.2009.5410928
   Dave N, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P59, DOI 10.1109/MEMCOD.2006.1695901
   Haubelt C, 2008, DES AUT CON, P580
   Huang K, 2007, DES AUT CON, P39, DOI 10.1109/DAC.2007.375049
   Kee H, 2008, INT CONF ACOUST SPEE, P1413, DOI 10.1109/ICASSP.2008.4517884
   Kienhuis B., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P13, DOI 10.1109/HSC.2000.843699
   Lee S.Y., 2006, IWCMC P, P893
   Mitra S., 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020), P752, DOI 10.1109/ACSSC.1999.832429
   Molino Andrea, 2008, 2008 IEEE 10th International Symposium on Spread Spectrum Techniques and Applications (ISSSTA), P32, DOI 10.1109/ISSSTA.2008.13
   Murphy G, 2004, INT CONF MICROELECTR, P747
   Nikolic G., 2011, FOURIER TRANSFORMS A
   Sayyah P., 2011, P 2011 IEEE JORD C A, P1
   Shao e, 2008, Proceedings of the 29th Symposium on Inf. Theory, Benelux, P93
   Takach Andres, 2010, DESIGNCON2002
   Toledo A, 2006, CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, P117, DOI 10.1109/MELCON.2006.1653050
   Wernsing John Robert, 2010, SIGPLAN NOTICES, V45, P115
NR 20
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 32
DI 10.1145/2871737
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Li, S
   Lou, YS
   Liu, B
AF Li, Shuai
   Lou, Yuesheng
   Liu, Bo
TI Bluetooth Aided Mobile Phone Localization: A Nonlinear Neural Circuit
   Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Recurrent neural network; Bluetooth;
   mobile phone; localization; neural circuit
ID CONNECTIVITY; NETWORKS
AB It is meaningful to design a strategy to roughly localize mobile phones without a GPS by exploiting existing conditions and devices especially in environments without GPS availability (e.g., tunnels, subway stations, etc.). The availability of Bluetooth devices for most phones and the existence of a number of GPS equipped phones in a crowd of phone users enable us to design a Bluetooth aided mobile phone localization strategy With the position of GPS equipped phones as beacons, and with the Bluetooth connection between neighbor phones as proximity constraints, we formulate the problem into an inequality problem defined on the Bluetooth network. A recurrent neural network is developed to solve the problem distributively in real time. The convergence of the neural network and the solution feasibility to the defined problem are both theoretically proven. The hardware implementation architecture of the proposed neural network is also given in this article. As applications, rough localizations of drivers in a tunnel and localization of customers in a supermarket are explored and simulated. Simulations demonstrate the effectiveness of the proposed method.
C1 [Li, Shuai] Stevens Inst Technol, Dept Elect & Comp Engn, Hoboken, NJ 07030 USA.
   [Lou, Yuesheng] Yiwu Ind & Commercial Coll, Sch Mechatron & Informat, Yiwu, Zhejiang, Peoples R China.
   [Liu, Bo] Univ Massachusetts, Dept Comp Sci, Amherst, MA 01003 USA.
C3 Stevens Institute of Technology; University of Massachusetts System;
   University of Massachusetts Amherst
RP Li, S (corresponding author), Stevens Inst Technol, Dept Elect & Comp Engn, Hoboken, NJ 07030 USA.
EM lishuai8@gmail.com
RI Li, Shuai/ABD-5132-2021; Li, Shuai/ABD-6426-2021
OI Li, Shuai/0000-0002-9574-9609; Li, Shuai/0000-0001-8316-5289
CR [Anonymous], 2014, ACM T EMBEDDED COMPU, V13
   Chen MY, 2006, LECT NOTES COMPUT SC, V4206, P225
   Cheng YC, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P233, DOI 10.1145/1067170.1067195
   Doherty L, 2001, IEEE INFOCOM SER, P1655, DOI 10.1109/INFCOM.2001.916662
   Doukhnitch E, 2008, COMPUT COMMUN, V31, P4124, DOI 10.1016/j.comcom.2008.08.019
   Feldmann S, 2003, ICWN'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS, P109
   Hay S, 2009, LECT NOTES COMPUT SC, V5561, P120, DOI 10.1007/978-3-642-01721-6_8
   He T., 2003, PROC 9 ANN INT C MOB, P81, DOI DOI 10.1145/938985.938995
   Hsieh MA, 2008, J FIELD ROBOT, V25, P111, DOI 10.1002/rob.20221
   Kaemarungsi K, 2004, PROCEEDINGS OF MOBIQUITOUS 2004, P14
   Keiser Oliver, 2006, BLUELOCATION 2 LOCAL
   KHALIL H., 2014, Nonlinear Systems, V3rd
   Kulaib A. R., 2011, 2011 International Conference on Innovations in Information Technology (IIT), P167, DOI 10.1109/INNOVATIONS.2011.5893810
   Li S., P IEEE INT JOINT C N
   Li S., 2012, NEUROCOMPUTING
   Li S, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-5, P1355, DOI 10.1109/ROBIO.2007.4522361
   Ling Pei, 2010, Proceedings of the Second International Conference on Advances in Satellite and Space Communications (SPACOMM 2010), P151, DOI 10.1109/SPACOMM.2010.18
   Raghavan AN, 2010, IEEE INT CONF ROBOT, P4391, DOI 10.1109/ROBOT.2010.5509232
   Reich J, 2011, IEEE INFOCOM SER, P927, DOI 10.1109/INFCOM.2011.5935319
   Skowronski MD, 2007, IEEE T AUDIO SPEECH, V15, P1724, DOI 10.1109/TASL.2007.896669
   Smith KA, 1999, INFORMS J COMPUT, V11, P15, DOI 10.1287/ijoc.11.1.15
   Sohn T, 2005, LECT NOTES COMPUT SC, V3660, P232
   Tse D., 2005, Fundementals of Wireless Communications
   Varshavsky A, 2007, PERVASIVE MOB COMPUT, V3, P698, DOI 10.1016/j.pmcj.2007.07.004
NR 24
TC 38
Z9 39
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 78
DI 10.1145/2560018
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200005
DA 2024-07-18
ER

PT J
AU Moussalli, R
   Salloum, M
   Halstead, R
   Najjar, W
   Tsotras, VJ
AF Moussalli, Roger
   Salloum, Mariam
   Halstead, Robert
   Najjar, Walid
   Tsotras, Vassilis J.
TI A Study on Parallelizing XML Path Filtering Using Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Publish-subscribe systems;
   hardware accelerators; field-programmable gate arrays (FPGAs); graphics
   processing units (GPUs); XML
ID AUTOMATA
AB Publish-subscribe systems present the state of the art in information dissemination to multiple users. Such systems have evolved from simple topic-based to the current XML-based systems. XML-based pub-sub systems provide users with more flexibility by allowing the formulation of complex queries on the content as well as the structure of the streaming messages. Messages that match a given user query are forwarded to the user. This article examines how to exploit the parallelism found in XPath filtering. Using an incoming XML stream, parsing and matching thousands of user profiles are performed simultaneously by matching engines. We show the benefits and trade-offs of mapping the proposed filtering approach onto FPGAs, processing streams of XML at wire speed, and GPUs, providing the flexibility of software. This is in contrast to conventional approaches bound by the sequential aspect of software computing, associated with a large memory footprint. By converting XPath expressions into custom stacks, our solution is the first to provide support for complex XPath structural constructs, such as parent-child and ancestor descendant relations, whilst allowing wildcarding and recursion. The measured speedups resulting from the GPU and FPGA accelerations versus single-core CPUs are up to 6.6X and 2.5 orders of magnitude, respectively. The FPGA approaches are up to 31X faster than software running on 12 CPU cores.
C1 [Moussalli, Roger; Salloum, Mariam; Halstead, Robert; Najjar, Walid; Tsotras, Vassilis J.] Univ Calif Riverside, Bournes Coll Engn, Dept Comp Sci, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Moussalli, R (corresponding author), IBM Corp, TJ Watson Res Ctr, New York, NY USA.
EM rmous@cs.ucr.edu
OI Najjar, Walid/0000-0001-6761-6801; salloum, mariam/0000-0002-8438-339X;
   Tsotras, Vassilis/0000-0001-5462-9451
FU National Science Foundation under CCR [0905509, 0811416]; ITS [0705916,
   0803410, 0910859]; Direct For Computer & Info Scie & Enginr [1161997,
   0905509, 0811416] Funding Source: National Science Foundation; Direct
   For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1219180] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations
   [0811416, 0905509] Funding Source: National Science Foundation; Div Of
   Information & Intelligent Systems [1161997] Funding Source: National
   Science Foundation
FX This work was partially funded by the National Science Foundation under
   CCR grants 0905509, 0811416, and ITS grants 0705916, 0803410, and
   0910859.
CR Al-Khalifa S, 2002, PROC INT CONF DATA, P141, DOI 10.1109/ICDE.2002.994704
   Altinel Mehmet., 2000, VLDB, P53
   Anil Gupta Anil Gupta, 2003, Advances in arid legumes research, P419
   [Anonymous], 2014, ACM T EMBEDDED COMPU, V13
   [Anonymous], 2009, PROC VLDB ENDOW
   Ao NY, 2011, PROC VLDB ENDOW, V4, P470
   Barbosa Denilson., 2002, SIGMOD: Proc. of the ACM SIGMOD Intl. Conf. on Management of Data, P616, DOI DOI 10.1145/564691.564769
   Chan CY, 2002, VLDB J, V11, P354, DOI 10.1007/s00778-002-0077-6
   DAI ZF, 2010, P 18 INT S FPGAS, P199
   Diao YL, 2003, ACM T DATABASE SYST, V28, P467, DOI 10.1145/958942.958947
   El-Hassan F, 2009, 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P45, DOI 10.1109/SPL.2009.4914917
   Gou Gang., 2007, SIGMOD, P269
   Green TJ, 2004, ACM T DATABASE SYST, V29, P752, DOI 10.1145/1042046.1042051
   He B., 2008, SIGMOD, DOI DOI 10.1145/1376616.1376670
   He BS, 2006, IEEE T KNOWL DATA EN, V18, P1629, DOI 10.1109/TKDE.2006.184
   Kim Changkyu, 2010, P ACM SIGMOD INT C M
   Kwon J., 2005, P 31 INT C VERY LARG, P217
   Lieberman MD, 2008, PROC INT CONF DATA, P1111, DOI 10.1109/ICDE.2008.4497520
   Ludascher B., 2002, Proceedings of the Twenty-eighth International Conference on Very Large Data Bases, P227
   Lunteren J. V., 2004, P 1 INT WORKSH HIGH
   Mitra Abhishek, 2009, P 4 C INN DAT SYST R
   Moro MirellaM., 2007, VLDB: Proc. of the 33rd Intl. Conf. on Very Large Data Bases, P866
   Moussalli R., 2011, P IEEE 27 INT C DAT
   Moussalli R., 2011, P WORKSH ACC DAT MAN
   Moussalli R, 2010, LECT NOTES COMPUT SC, V5952, P141, DOI 10.1007/978-3-642-11515-8_12
   Peng Feng., 2003, SIGMOD Conference, P431
   Sadoghi Mohammad, 2010, P INT C VER LARG DAT
   Salloum Mariam, 2009, P 12 INT WORKSH WEB
   Sel_cuk Candan K., 2006, VLDB: Proceedings of the 32nd international conference on Very large data bases, P559
   Vaidya P. S., 2010, P SIGMOD, P1147
NR 30
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 93
DI 10.1145/2560040
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200020
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Park, SK
   Maeng, MK
   Park, KW
   Park, KH
AF Park, Sung Kyu
   Maeng, Min Kyu
   Park, Ki-Woong
   Park, Kyu Ho
TI Adaptive Wear-Leveling Algorithm for PRAM Main Memory with a DRAM Buffer
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Experimentation; Adaptive wear-leveling; PRAM main
   memory; DRAM buffering; swapping and shifting; PIN-based simulator
ID PHASE-CHANGE MEMORY; ENERGY; MANAGEMENT; LIFETIME
AB Phase Change RAM (PRAM) is a candidate to replace DRAM main memory due to its low idle power consumption and high scalability. However, its latency and endurance have generated problems in fulfilling its main memory role. The latency can be treated with a DRAM buffer, but the endurance problem remains, with three critical points that need to be improved despite the use of, existing wear-leveling algorithms. First, existing DRAM buffering schemes do not consider write count distribution. Second, swapping and shifting operations are performed statically. Finally, swapping and shifting operations are loosely coupled with a DRAM buffer. As a remedy to these drawbacks, we propose an adaptive wear-leveling algorithm that consists of three novel schemes for PRAM main memory with a DRAM buffer. The PRAM-aware DRAM buffering scheme reduces the write count and prevents skewed writing by considering the write count and clean data based on the least recently used (LRU) scheme. The adaptive multiple swapping and shifting scheme makes the write count even with the dynamic operation timing, the number of swapping pages being based on the workload pattern. Our DRAM buffer-aware swapping and shifting scheme reduces overhead by curbing additional swapping and shifting operations, thus reducing unnecessary write operations. To evaluate the wear-leveling effect, we have implemented a PIN-based wear-leveling simulator. The evaluation confirms that the PRAM lifetime increases from 0.68 years with the previous wear-leveling algorithm to 5.32 years with the adaptive wear-leveling algorithm.
C1 [Park, Sung Kyu; Maeng, Min Kyu; Park, Kyu Ho] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
   [Park, Ki-Woong] Daejeon Univ, Dept Comp Hacking & Informat Secur, Taejon 200716, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Daejeon
   University
RP Park, SK (corresponding author), Korea Adv Inst Sci & Technol, Dept Elect Engn, 335 Gwahak Ro,373-1 Guseong Dong, Taejon 305701, South Korea.
EM skpark@core.kaist.ac.kr; mkmaeng@core.kaist.ac.kr; woongbak@dju.ac.kr;
   kpark@core.kaist.ac.kr
RI Park, Kyu Ho/C-1869-2011
FU MKE (Ministry of Knowledge Economy, Republic of Korea)
   [10035231-2010-01]
FX The work presented in this article was supported by MKE (Ministry of
   Knowledge Economy, Republic of Korea), Project No. 10035231-2010-01.
CR [Anonymous], P 15 ED ASPLOS ARCH
   [Anonymous], P 12 ANN LIN S LS
   [Anonymous], P 27 ANN ACM S APPL
   [Anonymous], P INT WORKSH SOFTW S
   [Anonymous], ACM T EMBEDDED COMPU
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Delaluz V, 2002, DES AUT CON, P697, DOI 10.1109/DAC.2002.1012714
   Dhiman G, 2009, DES AUT CON, P664
   Dong JB, 2011, DES AUT CON, P972
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Guo J, 2013, DES AUT TEST EUROPE, P859
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Kong JF, 2010, I C DEPEND SYS NETWO, P333, DOI 10.1109/DSN.2010.5544298
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Ou Y., 2009, DAMON 09, P15
   Park H, 2011, DES AUT CON, P59
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Park Y, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1498
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi M. K., 2010, P IEEE HPCA, P1
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos Luiz E, 2011, P INT C SUP, P85
   Roberts D, 2009, DES AUT TEST EUROPE, P743
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Seznec A, 2010, IEEE COMPUT ARCHIT L, V9, P5, DOI 10.1109/L-CA.2010.2
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Wongchaowart B., 2010, MASS STORAGE SYSTEMS, P1
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Ye N, 2004, IEEE T RELIAB, V53, P557, DOI 10.1109/TR.2004.837705
   Youngwoo Park, 2011, Proceedings of the 2011 2nd International Conference on Next Generation Information Technology (ICNIT), P82
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 32
TC 4
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 88
DI 10.1145/2558427
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200015
DA 2024-07-18
ER

PT J
AU Qiu, KN
   Zhao, MY
   Xue, CJ
   Orailoglu, A
AF Qiu, Keni
   Zhao, Mengying
   Xue, Chun Jason
   Orailoglu, Alex
TI Branch Prediction-Directed Dynamic Instruction Cache Locking for
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Dynamic cache locking; branch
   prediction; instruction cache; execution region partitioning; system
   performance
AB Cache locking is a cache management technique to preclude the replacement of locked cache contents. Cache locking is often adopted to improve cache access predictability in Worst-Case Execution Time (WCET) analysis. Static cache locking methods have been proposed recently to improve Average-Case Execution Time (ACET) performance. This article presents an approach, Branch Prediction-directed Dynamic Cache Locking (BPDCL), to improve system performance through cache conflict miss reduction. In the proposed approach, the control flow graph of a program is first partitioned into disjoint execution regions, then memory blocks worth locking are determined by calculating the locking profit for each region. These two steps are conducted during compilation time. At runtime, directed by branch predictions, locking routines are prefetched into a small high-speed buffer. The predetermined cache locking contents are loaded and locked at specific execution points during program execution. Experimental results show that the proposed BPDCL method exhibits an average improvement of 25.9%, 13.8%, and 8.0% on cache miss rate reduction in comparison to cases with no cache locking, the static locking method, and the dynamic locking method, respectively.
C1 [Qiu, Keni; Zhao, Mengying; Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Orailoglu, Alex] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
C3 City University of Hong Kong; University of California System;
   University of California San Diego
RP Qiu, KN (corresponding author), City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
EM qiukeni2015@gmail.com
OI Xue, Chun Jason/0000-0002-6431-9868
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 123811]
FX This article is supported by a grant from the Research Grants Council of
   the Hong Kong Special Administrative Region, China (project no. CityU
   123811).
CR Alexis Arnaud and Isabelle Puaut, 2006, P 14 INT C REAL TIM, P179
   Anand K., 2009, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '09, P185
   ARM, 2000, ARM940T TECHN REF MA
   BALL T, 1993, SIGPLAN NOTICES, V28, P300, DOI 10.1145/173262.155119
   Buck B, 2000, INT J HIGH PERFORM C, V14, P317, DOI 10.1177/109434200001400404
   Everitt B., 2001, Cluster analysis
   Gloy N, 1999, ACM T PROGR LANG SYS, V21, P977, DOI 10.1145/330249.330254
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hashemi AH, 1997, ACM SIGPLAN NOTICES, V32, P171, DOI 10.1145/258916.258931
   HILL MD, 1989, IEEE T COMPUT, V38, P1612, DOI 10.1109/12.40842
   Kawaji H, 2001, Genome Inform, V12, P93
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Liang Y, 2010, DES AUT CON, P344
   Liu TT, 2012, J SIGNAL PROCESS SYS, V69, P173, DOI 10.1007/s11265-011-0650-6
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   McFarling S., 1989, ASPLOS-III Proceedings. Third International Conference on Architectural Support for Programming Languages and Operating Systems, P183, DOI 10.1145/70082.68200
   MIPS, 2001, MIPS32 ARCH PROGR
   MPC, 2006, MPC8XX PERF DRIV OPT
   Patil H, 2004, INT SYMP MICROARCH, P81
   Pettis K, 2004, ACM SIGPLAN NOTICES, V39, P398, DOI 10.1145/989393.989433
   XSCALE, 2007, 3 GEN INT XSC MICR
   Youfeng Wu, 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P1, DOI 10.1109/MICRO.1994.717399
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
NR 23
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 156
DI 10.1145/2660492
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300012
DA 2024-07-18
ER

PT J
AU Tavana, MK
   Teimouri, N
   Abdollahi, M
   Goudarzi, M
AF Tavana, Mohammad Khavari
   Teimouri, Nasibeh
   Abdollahi, Meisam
   Goudarzi, Maziar
TI Simultaneous Hardware and Time Redundancy with Online Task Scheduling
   for Low Energy Highly Reliable Standby-Sparing System
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Design; Performance; Reliability; energy consumption; hard
   real-time systems; scheduling
ID MANAGEMENT
AB Standby-sparing is one of the common techniques in order to design fault-tolerant safety-critical systems where the high level of reliability is needed. Recently, the minimization of energy consumption in embedded systems has attracted a lot of concerns. Simultaneous considering of high reliability and low energy consumption by DVS is a challenging problem in designing such a system, since using DVS has been shown to reduce the reliability profoundly. In this article, we have studied different schemes of standby-sparing systems from the energy consumption and reliability point of view. Moreover, we propose a new standby-sparing scheme which addresses both reliability and energy consumption jointly together. This scheme uses a simple energy management coupled with an online task scheduler which tries to dispatch those ready tasks which are expected to lead to high reliability and low energy consumption in the system. The effectiveness of the proposed scheme has been shown on TGFF under stochastic workloads. The results show 52% improvement on energy saving compared to the conventional hot standby-sparing system. Moreover, two orders of magnitude higher reliability is obtained on average, while preserving the same level of energy saving as compared to the state-of-the-art low-energy standby-sparing system (LESS).
C1 [Tavana, Mohammad Khavari; Teimouri, Nasibeh; Abdollahi, Meisam; Goudarzi, Maziar] Sharif Univ Technol, Tehran, Iran.
C3 Sharif University of Technology
RP Tavana, MK (corresponding author), Sharif Univ Technol, Tehran, Iran.
EM mkhtavana@gmail.com
RI Abdollahi, Meisam/L-4538-2019; Abdollahi, Meisam/M-9439-2019
OI Abdollahi, Meisam/0000-0003-0187-6867; Goudarzi,
   Maziar/0000-0002-1272-4589; Khavari Tavana, Mohammad/0000-0002-2038-4908
CR Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Contreras G, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P221, DOI 10.1109/LPE.2005.195518
   Cplex Optimizer, HIGH PERF MATH PROGR
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ejlali A, 2012, IEEE T COMPUT AID D, V31, P329, DOI 10.1109/TCAD.2011.2173488
   Eles Petru., 2008, Proceedings of the conference on Design, automation and test in Europe, P1117
   GAMS, 2012, GEN ALG MOD SYST GAM
   Guo Y., 2011, P 2 INT GREEN COMP C
   Hague M. A., 2010, P IEEE INT C COMP DE, P190
   Herczeg Z, 2007, LECT NOTES COMPUT SC, V4644, P300
   Kopetz H., 2004, 22 TECHN U WIEN I TE
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   Koren Israel, 2007, Fault-Tolerant Systems
   Li YF, 2006, IEEE INT C NETW SENS, P528
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   Mosse R., 2000, P WORKSH COMP OS LOW
   Pop P., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P233
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Red Hat Inc., ECOS V2 0 EMB OP SYS
   Rusu C., 2003, ACM T EMBED COMPUT S, V2, P1
   Schmitz M.T., 2004, System-Level Design Techniques for Energy- Efficient Embedded Systems
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Sridharan R, 2008, DES AUT CON, P185
   Tavana M. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P349, DOI 10.1109/RTSS.2011.39
   *TRANSM, 2005, CRUS PROC SPEC
   Wang WX, 2012, IEEE T VLSI SYST, V20, P902, DOI 10.1109/TVLSI.2011.2116814
   *WAS SYST INC, WAS SYST GNU TOOLS V
   Wegener J, 2001, REAL-TIME SYST, V21, P241, DOI 10.1023/A:1011132221066
   Wind River Systems Inc., VXWORKS 5 4  DAT
   XIE F, 2003, P ACM SIGPLAN C PROG
   XScale, 2007, INT XSCALE MICR
   XScalepower, 2005, INT XSCALE MICR BENC
   Xu RB, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314300
   Zhao BX, 2011, DES AUT CON, P381
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu DK, 2008, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2008.37
NR 39
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 86
DI 10.1145/2523781/2560035
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200013
DA 2024-07-18
ER

PT J
AU Hashemi, M
   Foroozannejad, MH
   Ghiasi, S
AF Hashemi, Matin
   Foroozannejad, Mohammad H.
   Ghiasi, Soheil
TI Throughput-Memory Footprint Trade-Off in Synthesis of Streaming Software
   on Embedded Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Experimentation; Iteration overlapping;
   software pipelining; modulo scheduling; stream applications;
   distributed-memory message-passing multiprocessor SoC
AB We study the trade-off between throughput and memory footprint of embedded software that is synthesized from acyclic static dataflow (task graph) specifications targeting distributed memory multiprocessors. We identify iteration overlapping as a knob in the synthesis process by which one can trade application throughput for its memory requirement. Given an initial processor assignment and non-overlapped task schedule, we formally present underlying properties of the problem, such as constraints on a valid iteration overlapping, maximum possible throughput, and minimum memory footprint. Moreover, we develop an effective algorithm for generation of a rich set of design points that provide a range of trade-off options. Experimental results on a number of applications and architectures validate the effectiveness of our approach.
C1 [Hashemi, Matin] Sharif Univ Technol, Tehran, Iran.
   [Foroozannejad, Mohammad H.; Ghiasi, Soheil] Univ Calif Davis, Davis, CA 95616 USA.
C3 Sharif University of Technology; University of California System;
   University of California Davis
RP Hashemi, M (corresponding author), Sharif Univ Technol, Tehran, Iran.
EM matin@sharif.edu; mhforoozan@ucdavis.edu; ghiasi@ucdavis.edu
OI Hashemi, Matin/0000-0003-4090-6678
CR Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Bell S., 2008, ISSCC
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   Geilen Marc, 2004, P 4 ACM INT C EMB SO, P137
   Gordon Michael I., 2006, P INT C ARCH SUPP PR
   Hormati AH, 2009, INT CONFER PARA, P214, DOI 10.1109/PACT.2009.39
   Iosifidis Y, 2010, DES AUT CON, P549
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Ko MY, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234681
   Kudlur M, 2008, ACM SIGPLAN NOTICES, V43, P114, DOI 10.1145/1379022.1375596
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   Panesar G, 2006, INT J PARALLEL PROG, V34, P323, DOI 10.1007/s10766-006-0019-9
   Pimentel AD, 2001, COMPUTER, V34, P57, DOI 10.1109/2.963445
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   Rusu S, 2009, IEEE ASIAN SOLID STA, P9, DOI 10.1109/ASSCC.2009.5357230
   RUTTENBERGAND J., 1996, P C PROGR LANG DES I
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   THIELE L., 2005, P EMB SYST HDB
   TRUONG D., 2008, P S VLSI CIRC
   WIGGERS M., 2010, P DES AUT TEST EUR D
   Xue Liping., 2006, P C DESIGN AUTOMATIO, P690
NR 22
TC 3
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 46
DI 10.1145/2539036.2539042
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000006
DA 2024-07-18
ER

PT J
AU Wijsman, J
   Grundlehner, B
   Penders, J
   Hermens, H
AF Wijsman, Jacqueline
   Grundlehner, Bernard
   Penders, Julien
   Hermens, Hermie
TI Trapezius Muscle EMG as Predictor of Mental Stress
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Verification; Electromyography; mental stress; upper
   trapezius muscle
ID PSYCHOPHYSIOLOGICAL STRESS; RESPONSES; WOMEN
AB Stress is a growing problem in society and can cause musculoskeletal complaints. It would be useful to measure stress for prevention of stress-related health problems. An experiment is described in which EMG signals of the upper trapezius muscle were measured with a wireless system during three different stressful conditions: a calculation task (the Norinder test), a logical puzzle task and a memory task. The latter two tests were newly designed and aimed at creating circumstances that are similar to work stress. Amplitudes of the EMG signals were significantly higher during stress compared to rest (+2.6% of reference contraction level) and relative time with EMG gaps was lower during stress (-14.3% of time). Also, mean and median frequencies were significantly lower during stress than during rest (-8.6 and -8.8 Hz, respectively). EMG amplitude increased not only from rest to stress conditions, but also during stressful conditions and decreased during relaxation periods. EMG features correlated with subjectively indicated stress levels (correlations of 0.32 with RMS and -0.32 with relative gaptime). The results indicate that EMG is a useful parameter to detect stress. Together with other physiological sensors, EMG sensors can be included in a wireless system for ambulatory monitoring of stress levels.
C1 [Wijsman, Jacqueline; Grundlehner, Bernard; Penders, Julien] Holst Ctr, NL-5656 AE Eindhoven, Netherlands.
   [Wijsman, Jacqueline; Hermens, Hermie] Univ Twente, NL-7522 NB Enschede, Netherlands.
C3 University of Twente
RP Wijsman, J (corresponding author), Holst Ctr, High Tech Campus 31, NL-5656 AE Eindhoven, Netherlands.
EM jacqueline.wijsman@imec-nl.nl
OI Grundlehner, Bernard/0000-0003-1425-3917
CR ALLEN K, 1994, JAMA-J AM MED ASSOC, V272, P882, DOI 10.1001/jama.272.11.882
   BROWN L, 2009, P 3 INT C PERV COMP
   COHEN S, 1983, J HEALTH SOC BEHAV, V24, P385, DOI 10.2307/2136404
   Hjortskov N, 2004, EUR J APPL PHYSIOL, V92, P84, DOI 10.1007/s00421-004-1055-z
   KIRSCHBAUM C, 1993, NEUROPSYCHOBIOLOGY, V28, P76, DOI 10.1159/000119004
   Krantz G, 2004, INTEGR PHYS BEH SCI, V39, P105, DOI 10.1007/BF02734276
   LARSSON SE, 1995, EUR J APPL PHYSIOL O, V71, P493, DOI 10.1007/BF00238550
   Laursen B, 2002, SCAND J WORK ENV HEA, V28, P215, DOI 10.5271/sjweh.668
   LOEB M, 1982, Motivation and Emotion, V6, P43, DOI 10.1007/BF00992136
   LUNDBERG U, 1994, INT J BEHAV MED, V1, P354, DOI 10.1207/s15327558ijbm0104_5
   Martini F., 1998, Fundamentals of Anatomy and Physiology
   Merletti R., 2004, Electromyography: physiology, engineering, and non-invasive applications
   Peters ML, 1998, PSYCHONEUROENDOCRINO, V23, P1, DOI 10.1016/S0306-4530(97)00082-6
   Rissén D, 2000, EUR J APPL PHYSIOL, V83, P215, DOI 10.1007/s004210000281
   ROMERO I., 2006, P EUR STUD GROUP CAR, P120
   Schleifer LM, 2008, PSYCHOPHYSIOLOGY, V45, P356, DOI 10.1111/j.1469-8986.2008.00645.x
   SENIAM, 1999, REC SENS LOC SHOULD
   Spalding TW, 2003, BIOFEEDBACK, V31, P6
   Stroop JR, 1935, J EXP PSYCHOL, V18, P643, DOI 10.1037/h0054651
   Tsigos C, 2002, J PSYCHOSOM RES, V53, P865, DOI 10.1016/S0022-3999(02)00429-4
   Yazicioglu RF, 2007, IEEE J SOLID-ST CIRC, V42, P1100, DOI 10.1109/JSSC.2007.894804
   Zhou DY, 2006, INT CONF ACOUST SPEE, P5135
NR 22
TC 43
Z9 48
U1 1
U2 21
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2013
VL 12
IS 4
AR 99
DI 10.1145/2485984.2485987
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175GC
UT WOS:000321217900002
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Liu, TT
   Xue, CJ
   Li, MM
AF Liu, Tiantian
   Xue, Chun Jason
   Li, Minming
TI Joint Variable Partitioning and Bank Selection Instruction Optimization
   for Partitioned Memory Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Performance; Bank switching; bank selection
   instruction; variable partitioning
AB About 55% of all CPUs sold in the world are 8-bit microcontrollers or microprocessors which can only access limited memory space without extending address buses. Partitioned memory with bank switching is a technique to increase memory size without extending address buses. Bank Selection Instructions (BSLs) need to be inserted into the original programs to modify the bank register to point to the desired banks. These BSLs introduce both code size and execution time overheads. In this paper, we partition variables into different banks and insert BSLs at different positions of programs so that the overheads can be minimized. Minimizing speed (execution time) overhead and minimizing space (code size) overhead are two objectives investigated in this paper. A multi-copy approach is also proposed to store multiple copies of several variables on different banks when the memory space allows. It takes the read/write properties of variables into consideration and achieves more BSL overhead reduction. Experiments show that the proposed algorithms can reduce BSL overheads effectively compared to state-of-the-art techniques.
C1 [Liu, Tiantian; Xue, Chun Jason; Li, Minming] City Univ Hong Kong, Hong Kong, Hong Kong, Peoples R China.
   [Liu, Tiantian] Chinese Acad Sci, Cloud Comp Ctr, Beijing 100864, Peoples R China.
C3 City University of Hong Kong; Chinese Academy of Sciences
RP Liu, TT (corresponding author), City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
EM tiantianster@gmail.com
RI ; Li, Minming/L-9676-2013
OI Xue, Chun Jason/0000-0002-6431-9868; Li, Minming/0000-0002-7370-6237
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 124411, 123609]; Chinese Academy of Sciences Comprehensive
   Strategic Cooperation Projects in Guangdong Province [2012B090400002]
FX This work is supported by grants from the Research Grants Council of the
   Hong Kong Special Administrative Region, China (Project No. CityU
   124411, 123609) and the Chinese Academy of Sciences Comprehensive
   Strategic Cooperation Projects in Guangdong Province (Project No.
   2012B090400002).
CR [Anonymous], 2004, P 16 ANN ACM S PAR A, DOI DOI 10.1145/1007912.1007931
   CALINESCU G., 2011, P ALG DAT STRUCT S W
   Capitanio A., 1992, SIGMICRO Newsletter, V23, P292
   Ehrig H, 1997, HDB GRAPH GRAMMARS C
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   Je-Hyung Lee, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P334, DOI 10.1109/CSE.2009.358
   Kandemir M, 2002, LECT NOTES COMPUT SC, V2304, P276
   KARYPIS G., 2011, METIS HYPERGRAPH PAR
   Kgil T, 2008, CONF PROC INT SYMP C, P327, DOI 10.1109/ISCA.2008.32
   Krauthgamer R, 2009, PROCEEDINGS OF THE TWENTIETH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P942
   Lee JH, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P417, DOI 10.1109/RTCSA.2007.66
   Li MM, 2010, ACM SIGPLAN NOTICES, V45, P1, DOI 10.1145/1755951.1755890
   PATNEY A., 2010, ECECE20102 U CAL
   PAYNE W. H., 1990, EMBEDDED CONTROLLER
   Saghir MAR, 1996, ACM SIGPLAN NOTICES, V31, P234, DOI 10.1145/248209.237193
   SAMSUNG CORP, 1999, CALMRISC8 SPEC
   Scholz B, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331336
   Scholz Bernhard, 2006, P 2006 INT C COMP AR, P201
   TECHNOLOGY INC. MICROCHIP, 2008, HIT PIC10 12 16 US G
   Tiantian Liu, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P113, DOI 10.1109/ASPDAC.2010.5419909
   Wang Z, 2005, ACM T DES AUTOMAT EL, V10, P369, DOI 10.1145/1059876.1059885
   Xue CJ, 2008, INT CONF ACOUST SPEE, P1453, DOI 10.1109/ICASSP.2008.4517894
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
NR 23
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 76
DI 10.1145/2442116.2442126
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900010
DA 2024-07-18
ER

PT J
AU Chen, YF
   Liu, GY
AF Chen, Yufeng
   Liu, Gaiyun
TI Computation of Minimal Siphons in Petri Nets by Using Binary Decision
   Diagrams
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Theory; Petri net; binary decision diagram; siphon;
   minimal siphon
ID DEADLOCK PREVENTION POLICY; LIVENESS-ENFORCING SUPERVISORS;
   ELEMENTARY-SIPHONS
AB Siphons play an important role in the development of deadlock control methods by using Petri nets. The number of siphons increases exponentially with respect to the size of a Petri net. This article presents a symbolic approach to the computation of minimal siphons in Petri nets by using binary decision diagrams (BDD). The siphons of a Petri net can be found via a set of logic conditions. The logic conditions are symbolically modeled by using Boolean algebras. The operations of Boolean algebras are implemented by BDD that are capable of representing large sets of siphons with small shared data structures. The proposed method first uses BDD to compute all siphons of a Petri net and then a binary relation is designed to extract all minimal siphons. Finally, by using a number of examples, the efficiency of the proposed method is verified through different-sized problems.
C1 [Chen, Yufeng; Liu, Gaiyun] Xidian Univ, Sch Electromech Engn, Xian 710071, Peoples R China.
C3 Xidian University
RP Chen, YF (corresponding author), Xidian Univ, Sch Electromech Engn, 2 S Taibai Rd, Xian 710071, Peoples R China.
EM chyf01@163.com; lg_2005@163.com
RI Liu, Gaiyun/B-3857-2012; Chen, Yufeng/O-5694-2016
OI Liu, Gaiyun/0000-0002-4947-6267; Chen, Yufeng/0000-0002-1568-3444
FU National Natural Science Foundation of China [61074035, 61203038];
   Fundamental Research Funds for the Central Universities [JY10000904001,
   K5051204002, K5051204009]; National Research Foundation for the Doctoral
   Program of Higher Education; Ministry of Education, P.R. China
   [20090203110009]; Alexander von Humboldt Foundation
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant Nos. 61074035 and 61203038, the
   Fundamental Research Funds for the Central Universities under Grant Nos.
   JY10000904001, K5051204002, and K5051204009, the National Research
   Foundation for the Doctoral Program of Higher Education, the Ministry of
   Education, P.R. China, under Grant No. 20090203110009, and Alexander von
   Humboldt Foundation.
CR Andersen H. R., 1997, LECT NOTES 49285 ADV
   Barkaoui K., 1989, P 10 INT C APPL THEO, P1
   BOER ER, 1994, IEEE T CIRCUITS-I, V41, P266, DOI 10.1109/81.285680
   Brown F.M., 1990, Boolean Reasoning: the Logic of Boolean Equations
   BRYANT RE, 1992, COMPUT SURV, V24, P293, DOI 10.1145/136035.136043
   Cordone R, 2005, IEEE T SYST MAN CY A, V35, P844, DOI 10.1109/TSMCA.2005.853504
   EZPELETA J, 1995, IEEE T ROBOTIC AUTOM, V11, P173, DOI 10.1109/70.370500
   Ghaffari A, 2003, IEEE T ROBOTIC AUTOM, V19, P137, DOI 10.1109/TRA.2002.807555
   Hu HS, 2008, INT J ADV MANUF TECH, V38, P309, DOI 10.1007/s00170-007-1110-0
   Hu HS, 2009, COMPUT IND ENG, V57, P1168, DOI 10.1016/j.cie.2009.05.006
   Hu HS, 2009, IEEE T MULTIMEDIA, V11, P1457, DOI 10.1109/TMM.2009.2032678
   Hu HS, 2009, J INF SCI ENG, V25, P1863
   Hu HS, 2009, INT J ADV MANUF TECH, V42, P553, DOI 10.1007/s00170-008-1608-0
   Hu HS, 2009, INT J ADV MANUF TECH, V40, P566, DOI 10.1007/s00170-007-1366-4
   Huang YS, 2006, IEEE T SYST MAN CY A, V36, P1248, DOI 10.1109/TSMCA.2006.878953
   Huang YS, 2001, INT J PROD RES, V39, P283, DOI 10.1080/00207540010002405
   Jeng M. D., 1984, DEADLOCK RESOLUTION, P233
   KUMARAN TK, 1994, INT J PROD RES, V32, P2361, DOI 10.1080/00207549408957073
   Li Z, 2009, IET CONTROL THEORY A, V3, P362, DOI 10.1049/iet-cta:20070399
   Li Z.W., 2009, Deadlock Resolution in Automated Manufacturing Systems: A Novel Petri Net Approach
   Li ZW, 2008, INT J ADV MANUF TECH, V38, P787, DOI 10.1007/s00170-007-1125-6
   Li ZW, 2008, IEEE T AUTOM SCI ENG, V5, P182, DOI 10.1109/TASE.2006.884674
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P133, DOI 10.1109/TSMCA.2007.909548
   Li ZW, 2006, IEEE T SYST MAN CY A, V36, P1227, DOI 10.1109/TSMCA.2006.878966
   Li ZW, 2006, IEEE T IND INFORM, V2, P313, DOI 10.1109/TII.2006.885185
   Li ZW, 2004, IEEE T SYST MAN CY A, V34, P38, DOI 10.1109/TSMCA.2003.820576
   Lind-Nielsen J., 2002, Buddy: Binary Decision Diagram package
   Miner A. S., 1999, Application and Theory of Petri Nets 1999. 20th International Conference, ICATPN'99. Proceedings (Lecture Notes in Computer Science Vol.1639), P6
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Pastor E., 1994, Application and Theory of Petri Nets 1994. 15th International Conference. Proceedings, P416
   Pastor E, 2001, IEEE T COMPUT, V50, P432, DOI 10.1109/12.926158
   Piroddi L, 2008, IEEE T SYST MAN CY A, V38, P1337, DOI 10.1109/TSMCA.2008.2003535
   Piroddi L, 2009, IEEE T SYST MAN CY A, V39, P650, DOI 10.1109/TSMCA.2009.2013189
   Starke P. H, 2003, INA INTEGRATED NET A
   Uzam M, 2006, INT J PROD RES, V44, P1987, DOI 10.1080/00207540500431321
   Wang AR, 2009, IEEE T SYST MAN CY A, V39, P912, DOI 10.1109/TSMCA.2009.2019880
NR 36
TC 8
Z9 8
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 3
DI 10.1145/2406336.2406339
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100003
DA 2024-07-18
ER

PT J
AU Murray, A
   Franke, B
AF Murray, Alastair
   Franke, Bjoern
TI Adaptive Source-Level Data Assignment to Dual Memory Banks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Compilers; Dual Memory Banks; Digital Signal
   Processors; Genetic Programming; Graph Coloring; Integer Linear
   Programming; Source-Level Transformations
AB Dual memory banks provide extra memory bandwidth to DSP applications and enable simultaneous access to two operands if the data is partitioned appropriately. Fully automated and compiler integrated approaches to data partitioning and memory bank assignment have, however, found little acceptance by DSP software developers. In this article we present a novel source-level approach that is more programmer friendly. Our scheme is based on soft graph coloring and highly adaptive heuristics generated by genetic programming. We have evaluated our scheme on an Analog Devices TigerSHARC TS-101 DSP and achieved speedups of up to 57% on 13 UTDSP benchmarks.
C1 [Murray, Alastair; Franke, Bjoern] Univ Edinburgh, Sch Informat, ICSA, Edinburgh EH8 9AB, Midlothian, Scotland.
C3 University of Edinburgh
RP Murray, A (corresponding author), Univ Edinburgh, Sch Informat, ICSA, 10 Crichton St, Edinburgh EH8 9AB, Midlothian, Scotland.
EM a.c.murray@sms.ed.ac.uk
OI Franke, Bjorn/0000-0002-1219-8523
FU EPSRC [EP/D50399X/1] Funding Source: UKRI
CR ACE, 1998, 98991990 ACE ISOIEC
   [Anonymous], 2004, PROGR LANG C EXT SUP
   [Anonymous], 2005, SC 05 P 2005 ACMIEEE, DOI DOI 10.1109/SC.2005.14
   BEEMSTER M., 2005, EMBEDDED C EXTENSION
   BHATTACHARYYA S., 2000, IEEE T CIRC SYST 2, V47, P9
   COOPER K. D., 2003, P S LOS AL COMP SCI
   Cramer N.L., 1985, INT C GEN ALG APPL, P183
   Falk H, 2004, LECT NOTES COMPUT SC, V3199, P137
   Fitzpatrick S., 2001, International Symposium on Stochastic Algorithms, P49
   FREDERIKSEN A., 2000, P 34 IEEE AS C SIGN
   FURSIN G, 2002, P 15 WORKSH LANG COM
   Grewal G., 2003, Computer Architecture News, V31, P49, DOI 10.1145/773365.773371
   GREWAL G., 2006, P IEEE WORKSH MEM PE, P21
   Ko MY, 2003, LECT NOTES COMPUT SC, V2826, P344
   Koza J.R., 1992, GENETIC PROGRAMMING, VVolume 1
   Lee C., 1998, Utdsp benchmark suite
   Leupers R, 2001, INT CONF ACOUST SPEE, P1121, DOI 10.1109/ICASSP.2001.941118
   LEUPERS R, 1998, P 2 EUR DSP ED RES C
   Luke S., 2002, P 4 ANN C GEN EV COM, P829
   MURRAY A., 2009, P 3 WORKSH STAT MACH, P75
   Murray A., 2008, Proceedings of the 11th international workshop on Software compilers for embedded systems, P43
   Rugina R, 1999, ACM SIGPLAN NOTICES, V34, P77, DOI 10.1145/301631.301645
   Saghir MAR, 1996, ACM SIGPLAN NOTICES, V31, P234, DOI 10.1145/248209.237193
   Sipkova V, 2003, LECT NOTES COMPUT SC, V2826, P359
   Stephenson M, 2003, ACM SIGPLAN NOTICES, V38, P77, DOI 10.1145/780822.781141
   STEPHENSON M., 2003, P 6 EUR C GEN PROGR
   TIMMER A., 1995, P DES AUT C DAC 95
   WILSON RP, 1994, SIGPLAN NOTICES, V29, P31, DOI 10.1145/193209.193217
NR 28
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 20
DI 10.1145/2180887.2180897
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900010
DA 2024-07-18
ER

PT J
AU Shin, D
   Park, J
   Kim, Y
   Seo, J
   Chang, N
AF Shin, Donghwa
   Park, Jaehyun
   Kim, Younghyun
   Seo, Jaeam
   Chang, Naehyuck
TI Control-Theoretic Cyber-Physical System Modeling and Synthesis: A Case
   Study of an Active Direct Methanol Fuel Cell
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Measurement; Cyber-physical systems; Direct
   methanol fuel cell; Balance of plants system
ID DMFC; DESIGN; STACK
AB A joint optimization of the physical system and the cyber world is one of the key problems in the design of a cyber-physical system (CPS). The major mechanical forces and/or chemical reactions in a plant are commonly modified by actuators in the balance-of-plant (BOP) system. More powerful actuators requires more power, but generally increase the response of the physical system powered by the electrical energy generated by the physical system. To maximize the overall output of a power generating plant therefore requires joint optimization of the physical system and the cyber world, and this is a key factor in the design of a CPS.
   We introduce a systematic approach to the modeling and synthesis of a CPS that emphasize joint power optimization, using an active direct methanol fuel cell (DMFC) as a case study. Active DMFC systems are superior to passive DMFCs in terms of fuel efficiency thanks to their BOP system, which includes pumps, air blowers, and fans. However, designing a small-scale active DMFC with the best overall system efficiency requires the BOP system to be jointly optimized with the DMFC stack operation, because the BOP components are powered by the stack. Our approach to this synthesis problem involves i) BOP system characterization, ii) integrated DMFC system modeling, iii) configuring a system for the maximum net power output through design space exploration, iv) synthesis of feedback control tasks, and v) implementation.
C1 [Park, Jaehyun; Kim, Younghyun; Seo, Jaeam; Chang, Naehyuck] Seoul Natl Univ, Dept EECS CSE, Seoul 151, South Korea.
C3 Seoul National University (SNU)
RP Chang, N (corresponding author), Seoul Natl Univ, Dept EECS CSE, Seoul 151, South Korea.
EM naehyuck@elpl.snu.ac.kr
RI Park, Jaehyun/JXN-7813-2024; Shin, Donghwa/AAA-5851-2019; Chang,
   Naehyuck/J-3203-2014
OI Park, Jaehyun/0000-0002-2276-4998; Kim, Younghyun/0000-0002-5287-9235
FU Brain Korea 21 Project, National Research Foundation of Korea (NRF);
   Ministry of Education, Science and Technology [20120005640,
   2012R1A6A3AO3038938]
FX This work is supported by the Brain Korea 21 Project, National Research
   Foundation of Korea (NRF) funded by the Ministry of Education, Science
   and Technology (Nos. 20120005640 and 2012R1A6A3AO3038938). The ICT at
   Seoul National University provides research facilities for this study.
CR ANAND M., 2006, P SCADA CYB PHYS SYS
   Blum A, 2003, J POWER SOURCES, V117, P22, DOI 10.1016/S0378-7753(03)00310-0
   Chan YH, 2008, J POWER SOURCES, V178, P118, DOI 10.1016/j.jpowsour.2007.12.039
   Chen R, 2005, J POWER SOURCES, V152, P122, DOI 10.1016/j.jpowsour.2005.02.088
   CHENG A. M. K., 2006, P NSF WORKSH CYB PHY
   DITTRICH D., 2009, P WORKSH FUT DIR CYB
   EYISI E., 2009, P 2 INT WORKSH MOD B
   Guo Z, 2006, J POWER SOURCES, V160, P1142, DOI 10.1016/j.jpowsour.2006.03.013
   Heideck G, 2004, J POWER SOURCES, V127, P319, DOI 10.1016/j.jpowsour.2003.09.029
   Hsu NY, 2006, J POWER SOURCES, V161, P232, DOI 10.1016/j.jpowsour.2006.03.076
   Kara T, 2004, ENERG CONVERS MANAGE, V45, P1087, DOI 10.1016/j.enconman.2003.08.005
   KARSAI G, 2008, P 6 IFIP WG 10 2 INT, V5287, P46
   Kim Y, 2010, INT J HYDROGEN ENERG, V35, P5621, DOI 10.1016/j.ijhydene.2010.01.075
   KOEGLER W. S., 2005, FCLIB LIB BUILDING D, V3646/2005
   Lee E., 2006, P NSF WORKSH CYB PHY
   Liu WP, 2007, J ELECTROCHEM SOC, V154, pB352, DOI 10.1149/1.2429041
   Naehyuck Chang, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P69, DOI 10.1109/ASPDAC.2010.5419918
   Oedegaard A, 2006, J POWER SOURCES, V158, P177, DOI 10.1016/j.jpowsour.2005.06.044
   Pei HQ, 2006, J POWER SOURCES, V160, P949, DOI 10.1016/j.jpowsour.2006.03.028
   Qian WM, 2006, J POWER SOURCES, V154, P202, DOI 10.1016/j.jpowsour.2005.12.019
   Scott K, 1999, J ELECTROANAL CHEM, V477, P97, DOI 10.1016/S0022-0728(99)00359-9
   STANKOVIC J. A., 2009, P PH D FOR 30 REAL T
   Steele BCH, 2001, J MATER SCI, V36, P1053, DOI 10.1023/A:1004853019349
   Sun PT, 2009, SIAM J APPL MATH, V70, P600, DOI 10.1137/08071942X
   TURONI F., 2005, P MOD BAS DES C, P116
   Vega-Leal AP, 2007, J POWER SOURCES, V169, P194, DOI 10.1016/j.jpowsour.2007.01.055
   Wang ZH, 2003, J ELECTROCHEM SOC, V150, pA508, DOI 10.1149/1.1559061
   WEST R., 2006, P NSF WORKSH CYB PHY
   Wishart J, 2006, J POWER SOURCES, V161, P1041, DOI 10.1016/j.jpowsour.2006.05.056
   Xie CG, 2002, 2002 37TH INTERSOCIETY ENERGY CONVERSION ENGINEERING CONFERENCE (IECEC), P603
   Xue D, 1998, J POWER SOURCES, V76, P69, DOI 10.1016/S0378-7753(98)00142-6
   Yang X, 2006, SENSOR ACTUAT A-PHYS, V130, P531, DOI 10.1016/j.sna.2005.12.021
   Zhang FM, 2008, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2008.52
NR 33
TC 1
Z9 1
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 76
DI 10.1145/2362336.2362343
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700007
DA 2024-07-18
ER

PT J
AU Gamatié, A
   Le Beux, S
   Piel, É
   Ben Atitallah, R
   Etien, A
   Marquet, P
   Dekeyser, JL
AF Gamatie, Abdoulaye
   Le Beux, Sebastien
   Piel, Eric
   Ben Atitallah, Rabie
   Etien, Anne
   Marquet, Philippe
   Dekeyser, Jean-Luc
TI A Model-Driven Design Framework for Massively Parallel Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Embedded system design; system-on-chip; model driven
   engineering; MARTE standard profile; parallel programming; repetitive
   structure modeling
ID SOFTWARE; METHODOLOGY; ENVIRONMENT
AB Modern embedded systems integrate more and more complex functionalities. At the same time, the semiconductor technology advances enable to increase the amount of hardware resources on a chip for the execution. Massively parallel embedded systems specifically deal with the optimized usage of such hardware resources to efficiently execute their functionalities. The design of these systems mainly relies on the following challenging issues: first, how to deal with the parallelism in order to increase the performance; second, how to abstract their implementation details in order to manage their complexity; third, how to refine these abstract representations in order to produce efficient implementations.
   This article presents the GASPARD design framework for massively parallel embedded systems as a solution to the preceding issues. GASPARD uses the repetitive Model of Computation (MoC), which offers a powerful expression of the regular parallelism available in both system functionality and architecture. Embedded systems are designed at a high abstraction level with the MARTE (Modeling and Analysis of Real-time and Embedded systems) standard profile, in which our repetitive MoC is described by the so-called Repetitive Structure Modeling (RSM) package. Based on the Model-Driven Engineering (MDE) paradigm, MARTE models are refined towards lower abstraction levels, which make possible the design space exploration. By combining all these capabilities, GASPARD allows the designers to automatically generate code for formal verification, simulation and hardware synthesis from high-level specifications of high-performance embedded systems. Its effectiveness is demonstrated with the design of an embedded system for a multimedia application.
C1 [Gamatie, Abdoulaye; Etien, Anne; Marquet, Philippe; Dekeyser, Jean-Luc] CNRS, UMR 8022, LIFL Lab, F-75700 Paris, France.
   [Le Beux, Sebastien] Ecole Polytech, Montreal, PQ H3C 3A7, Canada.
   [Piel, Eric] Delft Univ Technol, Delft, Netherlands.
   [Ben Atitallah, Rabie] LAMIH, UVHC, F-59313 Valenciennes, France.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Montreal; Polytechnique Montreal; Delft University of Technology; Centre
   National de la Recherche Scientifique (CNRS); Universite Polytechnique
   Hauts-de-France
RP Gamatié, A (corresponding author), CNRS, UMR 8022, LIFL Lab, F-75700 Paris, France.
EM abdoulaye.gamatie@lifl.fr
RI Etien, Anne/AAG-4675-2020
OI Etien, Anne/0000-0003-3034-873X
CR Alanen M, 2006, JOINT MEETING OF THE FOURTH WORKSHOP ON MODEL-BASED DEVELOPMENT OF COMPUTER-BASED SYSTEMS AND THIRD INTERNATIONAL WORKSHOP ON MODEL-BASED METHODOLOGIES FOR PERVASIVE AND EMBEDDED SOFTWARE, PROCEEDINGS, P25
   AMAGBEGNON P, 1995, PLDI, P163
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], 2009, MPI DOC
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Bastoul C, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P7, DOI 10.1109/PACT.2004.1342537
   Ben Atitallah R, 2007, IEEE INT SOC CONF, P197
   Ben Atitallah R, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P525, DOI 10.1109/RTCSA.2007.21
   BENATITALLAH A, 2006, P CAN C EL COMP ENG, P783
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   BJORKLUND D, 2002, P 20 IEEE NORCH C
   *BORL, 2007, OP QVT LANG
   BOULET P, 2007, P FOR SPEC DES LANG, P280
   BOULET P, 2008, RR6467 INRIA
   Calvez J., 1993, Embedded Real-Time Systems
   Chevalier JM, 2006, IEEE DES TEST COMPUT, V23, P148, DOI 10.1109/MDT.2006.27
   Chou P. H., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P22, DOI 10.1109/ISSS.1995.520608
   Côté G, 1998, IEEE T CIRC SYST VID, V8, P849, DOI 10.1109/76.735381
   Coyle F.P., 2005, P INFORM SYSTEMS NEW, VVolume 1, P88
   CUCCURU A, 2005, P ACM IEEE 8 INT C M, P445
   Dekeyser J. L., 2008, P 1 INT C EMB SYST C
   DEMEURE A, 1998, P SOPH ANT C MICR EL
   do Nascimento FAM, 2007, FOURTH INTERNATIONAL WORKSHOP ON MODEL-BASED METHODOLOGIES FOR PERVASIVE AND EMBEDDED SOFTWARE, PROCEEDINGS, P67, DOI 10.1109/MOMPES.2007.14
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   Gajski DD, 1998, IEEE T VLSI SYST, V6, P84, DOI 10.1109/92.661251
   Gamatié A, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/561863
   GLITIA C, 2009, MULTIDIMEN SYST SIGN
   GLITIA C, 2008, P INT S SYST ARCH MO, P187
   Grandpierre T, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P123, DOI 10.1109/MEMCOD.2003.1210097
   Ha S, 2007, ASIA S PACIF DES AUT, P330
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   HASEGAWA T, 2004, P 1 UML SOC WORKSH D
   *IEEE, 1994, 10761993 IEEE
   Ismail T. B., 1994, Proceedings of the Third International Workshop on Hardware/Software Codesign (Cat. No.94TH0700-5), P17, DOI 10.1109/HSC.1994.336727
   *ITU, 2005, REC H 263 VID COD LO
   Jang SK, 2000, IEEE T CONSUM ELECTR, V46, P191, DOI 10.1109/30.826398
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   *KHRON GROUP, 2009, OPENCL OP STAND PAR
   LANUSSE P, 1998, P INT WORKSH UML NOT, P319
   Le Beux S, 2007, I C FIELD PROG LOGIC, P605, DOI 10.1109/FPL.2007.4380727
   LEBEUX S, 2008, 6615 INRIA
   Lee E.A., 2001, Overview of the Ptolemy project, Tech
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   *MAGICDRAW, 2007, NO MAG
   Martin G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P23, DOI 10.1109/HSC.2001.924645
   MARTIN G, 1998, P DES AUT TEST EUR D, P11
   Nguyen KD, 2004, REAL TIM SYST SYMP P, P459
   Nguyen TPQ, 2000, 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P98, DOI 10.1109/ICIP.2000.899304
   *OBJ MAN GROUP, 2007, UML PROF MARTE
   *OBJ MAN GROUP INC, 2005, UML PROF SCHED PERF
   *OBJ MAN GROUP INC, 2007, MOF QUER VIEWS TRANS
   *OBJ MAN GROUP INC, 2006, FIN AD OMG SYSML SPE
   *OPENMP ARCH REV B, 2009, OPENMP API SPEC PAR
   PIEL E, 2008, P WORKSH MOD AN REAL, P23
   Piel É, 2008, LECT NOTES COMPUT SC, V5235, P459, DOI 10.1007/978-3-540-88643-3_13
   Pimentel AD, 2008, INT J EMBED SYST, V3, P181, DOI 10.1504/IJES.2008.020299
   Riccobene E, 2006, DES AUT CON, P915, DOI 10.1109/DAC.2006.229412
   Riccobene E., 2005, Proceedings of the ACM International conference on Embedded software, P138
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   Schmidt DC, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.58
   Selic B., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P250, DOI 10.1007/BFb0057795
   *STANF STREAM SUP, 2009, MERR BROOK PAG
   Taillard J, 2008, EUROMICRO WORKSHOP P, P165, DOI 10.1109/PDP.2008.74
   Tara S, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P118
   Thies William., 2002, Compiler Construction, P49
   Thomas D., 1998, VERILOG HARDWARE DES, V4th
   *TIL CORP, 2009, TILE64 PROC FAM
   WILDE DK, 1994, 827 IRISA
   YU H, 2007, EMBEDDED SYSTEMS SPE, P183
NR 72
TC 57
Z9 58
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043663
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300001
DA 2024-07-18
ER

PT J
AU Lee, HS
   Kim, BK
AF Lee, Hyung Sun
   Kim, Byung Kook
TI Coscheduling of Processor Voltage and Control Task Period for
   Energy-Efficient Control Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Measurement; Performance; Dynamic voltage scaling; real-time
   control; scheduling; energy; task period
AB The Dynamic Voltage Scaling (DVS) technique has been widely studied for energy-constrained real-time systems; however, its application to control systems has not been studied in a variety of aspects. This article presents a novel method to simultaneously schedule processor voltage and control-task periods online, considering energy-efficiency of control systems as a whole. Anew performance index is proposed, which contains both control performance and processor energy terms. Then, an online scheduler assigning processor voltage and control-task periods that maximizes the performance index is proposed. The performance of the proposed scheduler under varying control workload is verified using MATLAB simulations and experiments on an actual DVS hardware platform.
C1 [Lee, Hyung Sun] Elect & Telecommun Res Inst, U Comp Res Dept, Wearable Comp Res Team, Taejon 305700, South Korea.
   [Kim, Byung Kook] Korea Adv Inst Sci & Technol, Real Time Control Lab, Sch Elect Engn & Comp Sci, Taejon 305701, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI);
   Korea Advanced Institute of Science & Technology (KAIST)
RP Lee, HS (corresponding author), Elect & Telecommun Res Inst, U Comp Res Dept, Wearable Comp Res Team, Taejon 305700, South Korea.
EM hslee77@etri.re.kr
RI Kim, Byung Kook/C-1205-2011
CR Ahn HJ, 2007, ETRI J, V29, P259, DOI 10.4218/etrij.07.0506.0025
   AlEnawy TA, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Bambha HK, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P243, DOI 10.1109/HSC.2001.924683
   Eker J., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P320, DOI 10.1109/RTCSA.1999.811266
   Franklin Gene F., 1998, DIGITAL CONTROL DYNA, VThird
   Hong IK, 1998, REAL TIM SYST SYMP P, P178, DOI 10.1109/REAL.1998.739744
   Intel Corporation, 2000, INT STRONGARM SA 111
   Kajita S, 2001, IROS 2001: PROCEEDINGS OF THE 2001 IEEE/RJS INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P239, DOI 10.1109/IROS.2001.973365
   Kim BK, 1999, INT J SYST SCI, V30, P123, DOI 10.1080/002077299292740
   Lee HS, 2005, REAL-TIME SYST, V29, P263, DOI 10.1007/s11241-005-6888-7
   LEE HS, 2004, P 10 IEEE REAL TIME, P94
   LEE HS, 2007, THESIS SCH ELECT ENG
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   Marinoni M, 2007, IEEE T IND INFORM, V3, P51, DOI 10.1109/TII.2006.890494
   Marti P, 2001, P 22 IEEE REAL TIM S
   Mei YG, 2005, 2005 12TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS, P492
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Seth K, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P40, DOI 10.1109/REAL.2003.1253252
   Seto D, 1998, REAL TIM SYST SYMP P, P188, DOI 10.1109/REAL.1998.739745
   Son D, 2001, PROCEEDINGS OF THE EIGHTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, P633, DOI 10.1109/ICPADS.2001.934877
   Weste N., 2000, Principles of CMOS VLSI Design: A Systems Perspective
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   ZHAO W, 2006, P 11 AS PAC C ADV CO, P595
NR 24
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 15
DI 10.1145/1698772.1698773
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000001
DA 2024-07-18
ER

PT J
AU Hu, J
   Li, FH
   Degalahal, V
   Kandemir, M
   Vijaykrishnan, N
   Irwin, MJ
AF Hu, Jie
   Li, Feihui
   Degalahal, Vijay
   Kandemir, Mahmut
   Vijaykrishnan, N.
   Irwin, Mary J.
TI Compiler-Assisted Soft Error Detection under Performance and Energy
   Constraints in Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Algorithms; Reliability; Performance; Design; Embedded systems; soft
   errors; reliability; compilers; instruction duplication; energy
   consumption
ID CHECKING
AB Soft errors induced by terrestrial radiation are becoming a significant concern in architectures designed in newer technologies. If left undetected, these errors can result in catastrophic consequences or costly maintenance problems in different embedded applications. In this article, we focus on utilizing the compiler's help in duplicating instructions for error detection in VLIW datapaths. The instruction duplication mechanism is further supported by a hardware enhancement for efficient result verification, which avoids the need of additional comparison instructions. In the proposed approach, the compiler determines the instruction schedule by balancing the permissible performance degradation and the energy constraint with the required degree of duplication. Our experimental results show that our algorithms allow the designer to perform trade-off analysis between performance, reliability, and energy consumption.
C1 [Hu, Jie] New Jersey Inst Technol, Newark, NJ 07102 USA.
   [Li, Feihui; Degalahal, Vijay; Kandemir, Mahmut; Vijaykrishnan, N.; Irwin, Mary J.] Penn State Univ, University Pk, PA 16802 USA.
C3 New Jersey Institute of Technology; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); Pennsylvania State University; Pennsylvania
   State University - University Park
RP Hu, J (corresponding author), New Jersey Inst Technol, Newark, NJ 07102 USA.
EM jie.hu@njit.edu; feli@cse.psu.edu; degalaha@cse.psu.edu;
   kandemir@cse.psu.edu; vijay@cse.psu.edu; mji@cse.psu.edu
CR Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   AVIZIENIS A, 1973, IEEE T COMPUT, VC 22, P567, DOI 10.1109/TC.1973.5009108
   Bolchini C, 2001, INT SYM DEFEC FAU TO, P170, DOI 10.1109/DFTVS.2001.966766
   Buchner S, 1997, IEEE T NUCL SCI, V44, P2209, DOI 10.1109/23.659037
   Gomaa MA, 2005, CONF PROC INT SYMP C, P172, DOI 10.1109/ISCA.2005.38
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   HOLM JG, 1992, PROC INT CONF PARAL, P192
   Ishihara F, 2004, IEEE T VLSI SYST, V12, P185, DOI 10.1109/TVLSI.2003.821548
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LO JC, 1992, IEEE T COMPUT AID D, V11, P525, DOI 10.1109/43.125100
   MENDELSON A, 2000, P INT C DEP SYST NET
   Mukherjee S. S., 2003, P 36 ANN IEEE ACM IN
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   NAMJOO M, 1981, 8117 CRC
   Nicolaidis M., 1993, P 23 FAULT TOL COMP
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   PARASHAR A, 2004, P 31 ANN INT S COMP
   PATEL JH, 1982, IEEE T COMPUT, V31, P589, DOI 10.1109/TC.1982.1676055
   Ray J, 2001, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2001.991120
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Reis GA, 2005, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2005.21
   REIS GA, 2005, P 3 INT S COD GEN OP
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   SCHUETTE MA, 1994, IEEE T COMPUT, V43, P129, DOI 10.1109/12.262118
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   SMOLENS J, 2004, P ACM IEEE INT S MIC
   Sundaramoorthy K., 2000, Operating Systems Review, V34, P257, DOI 10.1145/384264.379247
   Vijaykumar TN, 2002, CONF PROC INT SYMP C, P87, DOI 10.1109/ISCA.2002.1003565
   Weaver C, 2004, CONF PROC INT SYMP C, P264
   2009, ACM T EMBEDDED COMPU, V8
NR 32
TC 24
Z9 29
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 27
DI 10.1145/1550987.1550990
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800003
DA 2024-07-18
ER

PT J
AU Unnikrishnan, P
   Chen, G
   Kandemir, M
   Karakoy, M
   Kolcu, I
AF Unnikrishnan, P.
   Chen, G.
   Kandemir, M.
   Karakoy, M.
   Kolcu, I.
TI Reducing Memory Requirements of Resource-Constrained Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded Systems; Management; Design; Performance; Memory; compilers;
   reuse; embedded system; lifetime
AB Embedded computing platforms are often resource constrained, requiring great design and implementation attention to memory-power-, and heat-related parameters. An important task for a compiler in such platforms is to simplify the process of developing applications for limited memory devices and resource-constrained clients. Focusing on array-intensive embedded applications to be executed on single CPU-based architectures, this work explores how loop-based compiler optimizations can be used for increasing memory location reuse. Our goal is to transform a given application in such a way that the resulting code has fewer cases (as compared to the original code), where the lifetimes of array elements overlap. The reduction in lifetimes of array elements can then be exploited by reusing memory locations as much as possible. Our experimental results indicate that the proposed strategy reduces data space requirements of 15 resource constrained applications by more than 40%, on average. We also demonstrate how this strategy can be combined with data locality (cache behavior)-enhancing techniques so that a compiler can take advantage of both, that is, reduce data memory requirements and improve data locality at the same time.
C1 [Unnikrishnan, P.] IBM Toronto Lab, Toronto, ON, Canada.
   [Chen, G.] Microsoft Corp, Redmond, WA 98052 USA.
   [Kandemir, M.] Penn State Univ, University Pk, PA 16802 USA.
   [Karakoy, M.] Univ London Imperial Coll Sci Technol & Med, London SW7 2AZ, England.
   [Kolcu, I.] Univ Manchester, Manchester M13 9PL, Lancs, England.
C3 International Business Machines (IBM); Microsoft; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University; Pennsylvania State University - University Park; Imperial
   College London; University of Manchester
RP Unnikrishnan, P (corresponding author), IBM Toronto Lab, Toronto, ON, Canada.
EM kandemir@cse.psu.edu
CR AHMED N, 2000, P INT C SUP ICS 00
   Ancourt Corinne., 1991, PPOPP 91 P 3 ACM SIG, P39, DOI [DOI 10.1145/109625.109631, 10.1145/109625.109631]
   [Anonymous], P 7 SIAM C PAR PROC
   [Anonymous], 1992, THESIS RICE U HOUSTO
   [Anonymous], 2004, P 2004 INT C COMP AR
   BARTHOU D, 1998, P 25 ANN ACM S PRINC
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Catthoor F., 2002, DATA ACCESS STORAGE
   DARTE A, 2003, P INT C COMP ARCH EM
   Fraboulet A., 2001, P 14 INT S SYST SYNT
   FRANKE B, 2001, P INT C COMP CONSTR
   GANNON D, 1988, J PARALLEL DISTR COM, V5, P587, DOI 10.1016/0743-7315(88)90014-7
   GRUN P, 1998, P CODES CACHE
   HALL MW, 1995, P IEEE ACM C SUP
   IRIGOIN F, 1988, P 15 ANN ACM S PRINC, P319
   KANDEMIR M, 2001, P 28 ANN ACM S PRINC
   KENNEDY K, 1993, P 6 WORKSH LANG COMP, P301
   KNOBE K, 1998, P 25 ACM SIGPLAN SIG, P107
   KOLCU I, COMMUNICATION
   LEFEBVRE V, 1997, 978 PRISM
   LI W, 1993, THESIS CORNELL U ITH
   Marchal P, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P188
   Maydan D.E., 1993, POPL '93: Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, P2
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   PUGH W, 1993, P 6 WORKSH LANG COMP
   SONG Y, 2001, P 15 ACM INT C SUP
   STROUT M, 1998, P ACM INT C ARCH SUP
   THIES W, 2001, P ACM C PROGR LANG D
   Tu P., 1993, LECT NOTES COMPUTER, V768, P500
   UNNIKRISHNAN P, 2003, P 10 ANN INT STAT AN
   VERDOOLAEGE S, 2005, P COMP CONSTR 14 INT, P91
   WILDE D, 1997, PARALLEL PROCESSING
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   ZERVAS ND, 1998, P ISCA POW DRIV MICR
   ZHAO Y, 1999, P ACM IEEE DES AUT C
NR 36
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 17
DI 10.1145/1509288.1509289
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500001
DA 2024-07-18
ER

PT J
AU Park, JY
   Lee, JS
   Kim, SW
   Hong, SS
AF Park, Jiyong
   Lee, Jaesoo
   Kim, Saehwa
   Hong, Seongsoo
TI Quasistatic Shared Libraries and XIP for Memory Footprint Reduction in
   MMU-less Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 12th IEEE Real-Time and Embedded Technology and Applications Symposium
CY APR 04-07, 2006
CL San Jose, CA
SP IEEE Comp Soc, TCRTS
DE Embedded systems; memory footprint reduction; MMU-less; quasi-static
   linking; shared library; XIP
AB Despite a rapid decrease in the price of solid state memory devices, system memory is still a very precious resource in embedded systems. The use of shared libraries and execution-in-place (XIP) is known to be effective in significantly reducing memory usage. Unfortunately, many resource-constrained embedded systems lack an MMU, making it extremely difficult to support these techniques. To address this problem, we propose a novel shared library technique called a quasi-static shared library and an XIP, both based on our enhanced position independent code technique. In our quasistatic shared libraries, global symbols are bound to pseudoaddresses at linking time and actual physical addresses are bound at loading time. Unlike conventional shared libraries, they do not require symbol tables that take up valuable memory space and, therefore, allow for expedited address translation at runtime. Our XIP technique is facilitated by our enhanced position independent code where a data section can be arbitrarily located. Both the shared library and XIP techniques are made possible by emulating an MMU's memory mapping feature with a data section base register (DSBR) and a data section base table (DSBT).
   We have implemented these proposed techniques in a commercial ADSL ( Asymmetric Digital Subscriber Line) home network gateway equipped with an MMU-less ARM7TDMI processor core, 2MB flash memory, and 16MB RAM. We measured its memory usage and evaluated its performance overhead by conducting a series of experiments. These experiments clearly demonstrate the effectiveness of our techniques in reducing memory usage. The results are impressive: 35% reduction in flash memory usage when using only the shared library and 30% reduction in RAM usage when using the shared library and XIP together. These results were achieved with only a negligible performance penalty of less than 4%. Even though these techniques were applied to uClinux-based embedded systems, they can be used for any MMU-less real-time operating system.
C1 [Park, Jiyong; Lee, Jaesoo] Seoul Natl Univ, Real Time Operating Syst Lab, Seoul 151742, South Korea.
   [Hong, Seongsoo] Seoul Natl Univ, Seoul 151, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU)
RP Park, JY (corresponding author), Seoul Natl Univ, Real Time Operating Syst Lab, 599 Gwanangno, Seoul 151742, South Korea.
EM parkjy@redwood.snu.ac.kr; jslee@redwood.snu.ac.kr; ksaehwa@hufs.ac.kr;
   sshong@redwood.snu.ac.kr
CR *ADV RISC MACH LTD, 1995, INTR THUMB
   *ADV RISC MACH LTD, 2003, PROC CALL STAND ARM
   ARNOLD J, 1986, P USENIX SUMM C USEN
   BAI L, 2006, P INT C COMP ARCH SY, P125
   Bansal S, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 3RD USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
   Beazley DM, 2001, COMPUT SCI ENG, V3, P90, DOI 10.1109/5992.947112
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P449, DOI 10.1109/DATE.2002.998312
   BINGHAM JAC, 2001, ADSL VDSL MULTICARRI
   *CAD, 2002, CAD XFLAG SHAR LIB
   Choi J, 2002, IEEE T COMPUT, V51, P793, DOI 10.1109/TC.2002.1017699
   CHOUDHURI S, 2005, 0516 U CAL
   Cortes T, 2000, SOFTWARE PRACT EXPER, V30, P567, DOI 10.1002/(SICI)1097-024X(20000425)30:5<567::AID-SPE312>3.0.CO;2-Z
   GINGELL R, 1987, P USENIX C USENIX BE
   GOODMAN JR, 1988, P ACM INT C SUP JUL, P442
   Jiang S, 2005, P USENIX ANN TECHN C
   Lee D, 1999, PERFORMANCE EVALUATION REVIEW, SPECIAL ISSUE, VOL 27 NO 1, JUNE 1999, P134, DOI 10.1145/301464.301487
   Lee J, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P24
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   LEVINE J.R., 2000, LINKERS LOADERS
   MAHLKE S, 1992, P 25 ANN HAW INT C S, P1
   MCCULLOUGH D, 2004, LINUX J, V123
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   *MICR, 2006, VIS STUD MICR PORT E
   MURPHY D. L., 1972, P FALL JOINT COMP C, P23
   Organick ElliottI., 1972, The Multics system: an examination of its structure
   Park C, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P138, DOI 10.1109/CODESS.2003.1275273
   Park Chanik, 2004, P 4 ACM INT C EMB SO, P114, DOI [10.1145/1017753.1017775, DOI 10.1145/1017753.1017775]
   PEACOCK C, 2005, UCLINUX BFLT BINARY
   Pietrek M, 2002, MSDN MAG, V17, P80
   RIZZO L, 1997, ACM SIGOPS OPERATING, V31, P36
   ROY S, 2001, P IEEE 15 INT PAR DI
   SABATELLA M, 1990, P USENIX SUMM C USEN
   Scott: M., 2006, Programming Language Pragmatics
   Smaragdakis Y, 1999, PERFORMANCE EVALUATION REVIEW, SPECIAL ISSUE, VOL 27 NO 1, JUNE 1999, P122, DOI 10.1145/301464.301486
   Stallman R., 1999, USING PORTING GNU CO
   Thomas R., 2006, DYNAMIC LINKING LINU
   *TOOL INT STAND CO, 1995, EX LINK FORM ELF SPE
   Tremaine RB, 2001, IBM J RES DEV, V45, P271, DOI 10.1147/rd.452.0271
   *UCLINUX, UCLINUX EMB LIN MICR
   VERNEER D, 1991, MEMORY CARD MAG
   WELLS N, 2000, LINUX J, V78
   Xu X.H., 2004, P 1 C COMPUTING FRON, P451, DOI [10.1145/977091, DOI 10.1145/977091]
   YANG L, 2006, ACM T EMBED COMPUT S, V5, P719
   ZUCKER S, 1995, SYSTEM 5 APPL BINARY
NR 44
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 6
DI 10.1145/1457246.1457252
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 389YE
UT WOS:000262130700006
DA 2024-07-18
ER

PT J
AU Gebotys, CH
   White, BA
AF Gebotys, Catherine H.
   White, Brian A.
TI EM analysis of a wireless Java-based PDA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE side-channel analysis; power attacks; EM analysis; countermeasures
ID POWER ANALYSIS
AB The susceptibility of wireless portable devices to electromagnetic (EM) attacks is largely unknown. If analysis of electromagnetic (EM) waves emanating from the wireless device during a cryptographic computation do leak sufficient information, it may be possible for an attacker to reconstruct the secret key. Possession of the secret cryptographic key would render all future wireless communications insecure and cause further potential problems, such as identity theft. Despite the complexities of a PDA wireless device, such as operating system events, interrupts, cache misses, and other interfering events, this article demonstrates that, for the first time, repeatable EM differential attacks are possible. The proposed differential analysis methodology involves precharacterization of the PDA device (thresholding and pattern recognition), and a new frequency-based differential analysis. Unlike previous research, the new methodology does not require perfect alignment of EM frames and is repeatable in the presence of a complex embedded system (including cache misses, operating system events, etc), thus supporting attacks on real embedded systems. This research is important for future wireless embedded systems, which will increasingly demand higher levels of security.
C1 [Gebotys, Catherine H.; White, Brian A.] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Gebotys, CH (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
EM cgebotys@ece.waterloo.ca
FU OCE-CITO; NSERC
FX Many thanks to all reviewers for helping to make this a better paper.
   This research was supported in part by grants from OCE-CITO and NSERC.
CR Agrawal D, 2002, LECT NOTES COMPUT SC, V2523, P29
   AGRAWAL D, 2003, RSA LAB CRYPTOBYTES, V6, P20
   AGRAWAL D, 2001, EM SIDE CHANNELS ATT
   [Anonymous], 2000, LECT NOTES COMPUTER
   [Anonymous], 2001, CRYPTOGRAPHIC HARDWA
   Chari S., 1999, LECT NOTES COMPUTER, V1666, P398, DOI [10.1007/3-540-48405-1_26, DOI 10.1007/3-540-48405-1_26]
   GLADMAN B, 2003, SPECIFICATION RIJNDA, P18
   Golic JD, 2002, LECT NOTES COMPUT SC, V2523, P198
   Goubin L, 1999, LECT NOTES COMPUT SC, V1717, P158
   Itoh Kouichi, 2001, P INT C INF SEC CRYP, P440
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P. C., 1996, LECT NOTES COMPUTER, P104, DOI DOI 10.1007/3-540-68697-5_9
   Messerges TS, 2001, LECT NOTES COMPUT SC, V1965, P238
   Oren Y., 2006, POWER ANAL RFID TAGS
   Quisquater J. J., 2000, EUR RUMP SESS
   Ravi S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P195, DOI 10.1109/ISSS.2002.1227177
   ROHATGI P, 2003, 7 WORKSH ELL CURV CR
   Waddle J, 2004, LECT NOTES COMPUT SC, V3156, P1
NR 18
TC 7
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 44
DI 10.1145/1376804.1376812
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400008
DA 2024-07-18
ER

PT J
AU Popovici, K
   Guerin, X
   Rousseau, F
   Paolucci, PS
   Jerraya, AA
AF Popovici, Katalin
   Guerin, Xavier
   Rousseau, Frederic
   Paolucci, Pier Stanislao
   Jerraya, Ahmed Amine
TI Platform-based software design flow for heterogeneous MPSoC
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE multiprocessor system-on chip; programming environment; multimedia;
   transaction level modeling; software design; Simulink; SystemC
AB Current multimedia applications demand complex heterogeneous multiprocessor architectures with specific communication infrastructure in order to achieve the required performances. Programming these architectures usually results in writing separate low-level code for the different processors (DSP, microcontroller), implying late global validation of the overall application with the hardware platform. We propose a platform-based software design flow able to efficiently use the resources of the architecture and allowing easy experimentation of several mappings of the application onto the platform resources. We use a high-level environment to capture both application and architecture initial representations. An executable software stack is generated automatically for each processor from the initial model. The software generation and validation is performed gradually corresponding to different software abstraction levels. Specific software development platforms (abstract models of the architecture) are generated and used to allow debugging of the different software components with explicit hardware-software interaction. We applied this approach on a multimedia platform, involving a high performance DSP and a RISC processor, to explore communication architecture and generate an efficient executable code for a multimedia application. Based on automatic tools, the proposed flow increases productivity and preserves design quality.
C1 [Popovici, Katalin; Guerin, Xavier; Rousseau, Frederic] TIMA Lab, F-38031 Grenoble, France.
   [Paolucci, Pier Stanislao] ATMEL Roma Adv DSP, I-00155 Rome, Italy.
   [Jerraya, Ahmed Amine] CEA, MINATEC, LETI, F-38054 Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; CEA
RP Popovici, K (corresponding author), TIMA Lab, 46 Ave Felix Viallet, F-38031 Grenoble, France.
EM katalin.popovici@imag.fr; xavier.guerin@imag.fr;
   frederic.rousseau@imag.fr; pier.paolucci@atmel.com; ahmed.jerraya@cea.fr
RI Paolucci, Pier Stanislao/J-3457-2012; Rousseau, Frederic/I-2999-2016;
   Paolucci, Pier Stanislao/AAE-5783-2019; Jerraya, Ahmed/R-2556-2019;
   Rousseau, Frederic/AAK-2458-2021
OI Paolucci, Pier Stanislao/0000-0003-1937-6086; Rousseau,
   Frederic/0000-0003-0348-5624; Paolucci, Pier
   Stanislao/0000-0003-1937-6086; 
FU SHAPES European [FET-FP6-2004-IST-4.2.3.4]
FX This research was supported by the SHAPES European Project
   (FET-FP6-2004-IST-4.2.3.4(viii)-started January 2006).
CR [Anonymous], 2001, MODEL DRIVEN ARCHITE
   [Anonymous], Nexperia
   [Anonymous], 2009, MPI
   [Anonymous], Nomadik
   Balasubramanian K, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.54
   Culler D., 1998, Parallel Computer Architecture: A Hardware/software Approach
   de Kock EA, 2000, DES AUT CON, P402
   DESOLI G, 2002, P INT C EMB SOFTW EM, P305
   Guerin X, 2007, P INT COMP SOFTW APP, P279
   Han SI, 2006, DES AUT CON, P689, DOI 10.1109/DAC.2006.229315
   Jerraya AA, 2006, DES AUT CON, P280, DOI 10.1109/DAC.2006.229246
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Magee DP, 2005, DES AUT CON, P603
   mAgicV, MAGICV VLIW DSP DIOP
   MEYR H, 2006, P 13 WORKSH SYNTH SY
   NICOLESCU G, 2002, THESIS TIMA LAB
   Paolucci P.S., 2006, CODES+ISSS '06, P167, DOI DOI 10.1145/1176254.1176297
   Paulin PG, 2006, IEEE T VLSI SYST, V14, P667, DOI 10.1109/TVLSI.2006.878259
   Popovici K., 2007, P INT S VLSI DES AUT, P1
   Popovici K, 2007, P IEEE RAP SYST PROT, P113
   ROWSON JA, 1994, ACM IEEE D, P439
   Sangiovanni-Vincentelli A, 2004, DES AUT CON, P409, DOI 10.1145/996566.996684
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   TURLEY J, 2005, EMBEDE SYST DESIGN J
   van der Wolf P, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P206
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Wolf W., 2006, High-Performance Embedded Computing: Architectures, Applications and Methodologies
   TI OMAP
NR 28
TC 13
Z9 16
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 39
DI 10.1145/1376804.1376807
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400003
DA 2024-07-18
ER

PT J
AU Nassar, H
   Bauer, L
   Henkel, J
AF Nassar, Hassan
   Bauer, Lars
   Henkel, Joerg
TI ANV-PUF: Machine-Learning-Resilient NVM-Based Arbiter PUF
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; PUF; NVM
ID PHASE-CHANGE MEMORY; PHYSICAL UNCLONABLE FUNCTIONS; COMPACT MODEL;
   SECURITY; DEVICE; ATTACK
AB Physical Unclonable Functions (PUFs) have been widely considered an attractive security primitive. They use the deviations in the fabrication process to have unique responses from each device. Due to their nature, they serve as a DNA-like identity of the device. But PUFs have also been targeted for attacks. It has been proven that machine learning (ML) can be used to effectively model a PUF design and predict its behavior, leading to leakage of the internal secrets. To combat such attacks, several designs have been proposed to make it harder to model PUFs. One design direction is to use Non-Volatile Memory (NVM) as the building block of the PUF. NVM typically are multilevel cells, i.e, they have several internal states, which makes it harder to model them. However, the current state of the art of NVM-based PUFs is limited to 'weak PUFs', i.e., the number of outputs grows only linearly with the number of inputs, which limits the number of possible secret values that can be stored using the PUF. To overcome this limitation, in this work we design the Arbiter Non-Volatile PUF (ANV-PUF) that is exponential in the number of inputs and that is resilient against ML-based modeling. The concept is based on the famous delay-based Arbiter PUF (which is not resilient against modeling attacks) while using NVM as a building block instead of switches. Hence, we replace the switch delays (which are easy to model via ML) with the multi-level property of NVM (which is hard to model via ML). Consequently, our design has the exponential output characteristics of the Arbiter PUF and the resilience against attacks from the NVM-based PUFs. Our results show that the resilience to ML modeling, uniqueness, and uniformity are all in the ideal range of 50%. Thus, in contrast to the state-of-the-art, ANV-PUF is able to be resilient to attacks, while having an exponential number of outputs.
C1 [Nassar, Hassan; Bauer, Lars; Henkel, Joerg] Karlsruhe Inst Technol KIT, Embedded Syst CES, Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Nassar, H (corresponding author), Karlsruhe Inst Technol KIT, Embedded Syst CES, Karlsruhe, Germany.
EM hassan.nassar@kit.edu; lars.bauer@kit.edu; joerg.henkel@kit.edu
OI Nassar, Hassan/0000-0003-1566-8997
FU German Research Foundation (DFG) [405422836]; "Helmholtz Pilot Program
   for Core Informatics (kikit)" at Karlsruhe Institute of Technology
FX This work was partially funded by the German Research Foundation (DFG),
   as part of the Research Grant (405422836) "Design and Optimization of
   Non-Volatile One-Memory Architecture (NVM-OMA)" and partially by the
   "Helmholtz Pilot Program for Core Informatics (kikit)" at Karlsruhe
   Institute of Technology.
CR Ali R, 2021, IEEE T MAGN, V57, DOI 10.1109/TMAG.2021.3102838
   Anandakumar NN, 2021, INTEGRATION, V81, P175, DOI 10.1016/j.vlsi.2021.06.001
   Baker K, 2012, IEEE INT MEM WORKSH
   Becker GT, 2015, IEEE T COMPUT AID D, V34, P1295, DOI 10.1109/TCAD.2015.2427259
   Burr GW, 2010, J VAC SCI TECHNOL B, V28, P223, DOI 10.1116/1.3301579
   Cao Z, 2021, IEEE ELECTR DEVICE L, V42, P597, DOI 10.1109/LED.2021.3057638
   Che WJ, 2014, ICCAD-IEEE ACM INT, P148, DOI 10.1109/ICCAD.2014.7001345
   Chen YC, 2017, RSC ADV, V7, P12984, DOI 10.1039/c7ra00567a
   Chen ZA, 2022, IEEE T NANOTECHNOL, V21, P71, DOI 10.1109/TNANO.2021.3135713
   El-Hassan NH, 2014, INT CONF ADV ROBOT
   Ganji F, 2016, LECT NOTES COMPUT SC, V9813, P391, DOI 10.1007/978-3-662-53140-2_19
   Gao YS, 2016, IEEE ACCESS, V4, P61, DOI 10.1109/ACCESS.2015.2503432
   García-Redondo F, 2016, IEEE T CIRCUITS-I, V63, P1255, DOI 10.1109/TCSI.2016.2564703
   Ghaeini HR, 2019, PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON RESEARCH IN ATTACKS, INTRUSIONS AND DEFENSES, P165
   Guan XM, 2012, IEEE ELECTR DEVICE L, V33, P1405, DOI 10.1109/LED.2012.2210856
   Hajri B, 2020, INT SYM DEFEC FAU TO, DOI 10.1109/dft50435.2020.9250829
   Herkle A, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P238, DOI [10.1109/hst.2019.8740832, 10.1109/HST.2019.8740832]
   Hölscher N, 2023, IEEE T COMPUT AID D, V42, P2527, DOI 10.1109/TCAD.2022.3228897
   Hou ZY, 2022, IEEE T CIRCUITS-I, V69, P2694, DOI 10.1109/TCSI.2022.3168133
   Japa A, 2021, IEEE CIRC SYST MAG, V21, P4, DOI 10.1109/MCAS.2021.3092532
   Kang DH, 2003, J APPL PHYS, V94, P3536, DOI 10.1063/1.1598272
   Kim D, 2021, IEEE ACCESS, V9, P120901, DOI 10.1109/ACCESS.2021.3108534
   Komano Y, 2019, SECUR COMMUN NETW, DOI 10.1155/2019/1719585
   Kong J, 2014, DES AUT CON
   Korenda AR, 2021, PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON PHYSICAL ASSURANCE AND INSPECTION ON ELECTRONICS (PAINE), DOI 10.1109/PAINE54418.2021.9707714
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Kursawe K, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P22, DOI 10.1109/HST.2009.5225058
   Lin Ye, 2021, 2021 CHIN SEM TECHN, P1, DOI [10.1109/CSTIC52283.2021.9461415, DOI 10.1109/CSTIC52283.2021.9461415]
   Lu XY, 2018, IEEE J SOLID-ST CIRC, V53, P2709, DOI 10.1109/JSSC.2018.2850941
   Maiti A, 2014, IEEE T VLSI SYST, V22, P1854, DOI 10.1109/TVLSI.2013.2279875
   Mazady A, 2015, IEEE J EM SEL TOP C, V5, P222, DOI 10.1109/JETCAS.2015.2435532
   Nardi F, 2012, IEEE T ELECTRON DEV, V59, P2461, DOI 10.1109/TED.2012.2202319
   Nassar H, 2022, IEEE T COMPUT AID D, V41, P4349, DOI 10.1109/TCAD.2022.3197539
   Nassar H, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1711, DOI 10.23919/DATE51398.2021.9473912
   Nguyen P.H., 2019, IACR T CRYPTOGRAPH H, P243, DOI [10.46586/ tches.v2019.i4.243-290, DOI 10.46586/TCHES.V2019.I4.243-290, 10.13154/tches.v2019.i4.243, DOI 10.13154/TCHES.V2019.I4.243-290, 10.46586/tches.v2019.i4.243-290]
   Noor N, 2021, IEEE T NANOTECHNOL, V20, P75, DOI 10.1109/TNANO.2020.3041400
   Noor Nafisa, 2020, Applications of Emerging Memory Technology: Beyond Storage, P59
   Pan C, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3063130
   Phalak K, 2021, IEEE J EM SEL TOP C, V11, P333, DOI 10.1109/JETCAS.2021.3077024
   Piccinini E, 2017, IEEE T ELECTRON DEV, V64, P2185, DOI 10.1109/TED.2017.2673867
   Qureshi MA, 2020, CONSUM COMM NETWORK, DOI 10.1109/ccnc46108.2020.9045264
   Sampaio F, 2015, INT CONF COMPIL ARCH, P79, DOI 10.1109/CASES.2015.7324548
   Schaller A, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2017.7951729
   Sonoda K, 2008, IEEE T ELECTRON DEV, V55, P1672, DOI 10.1109/TED.2008.923740
   Streit FJ, 2021, I C FIELD PROG LOGIC, P38, DOI 10.1109/FPL53798.2021.00015
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tang Y, 2020, INT CONF COMPIL ARCH, P9, DOI [10.1109/cases51649.2020.9243781, 10.1109/CASES51649.2020.9243781]
   Wang ZY, 2022, IEEE ELECTR DEVICE L, V43, P655, DOI 10.1109/LED.2022.3154655
   Willers Oliver, 2019, MEMS Sensors as Physical Unclonable Functions, DOI [10.22028/D291-29807, DOI 10.22028/D291-29807]
   Wisiol N., 2020, IACR T CRYPTOGRAPHIC, P97, DOI [DOI 10.46586/TCHES.V2020.I3.97-120, 10.13154/tches.v2020.i3.97-120]
   Wu LJ, 2022, IEEE T COMPUT AID D, V41, P4433, DOI 10.1109/TCAD.2022.3197696
   Yehoshuva Chintala, 2021, Security in Computing and Communications, P107
   Zahoor F, 2020, NANOSCALE RES LETT, V15, DOI 10.1186/s11671-020-03299-9
   Zeinali B, 2017, PROC EUR S-STATE DEV, P172, DOI 10.1109/ESSDERC.2017.8066619
   Zhang JL, 2022, IEEE INTERNET THINGS, V9, P14452, DOI 10.1109/JIOT.2021.3090475
   Zhang L, 2014, INT CARN CONF SECU
   Zhang L, 2014, IEEE T INF FOREN SEC, V9, P921, DOI 10.1109/TIFS.2014.2315743
   Zhang L, 2013, IEEE INT SYMP CIRC S, P1444, DOI 10.1109/ISCAS.2013.6572128
   Zhang X, 2016, ASIA S PACIF DES AUT, P342, DOI 10.1109/ASPDAC.2016.7428035
NR 59
TC 0
Z9 0
U1 5
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609388
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300036
DA 2024-07-18
ER

PT J
AU Ravi, A
   Chaturvedi, V
   Shafique, M
AF Ravi, Akshara
   Chaturvedi, Vivek
   Shafique, Muhammad
TI ViT4Mal: Lightweight Vision Transformer for Malware Detection on Edge
   Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IoT; malware; vision transformer (ViT); FPGA; inference latency;
   hardware optimization; matrix multiplication; resource-constrained
AB There has been a tremendous growth of edge devices connected to the network in recent years. Although these devices make our life simpler and smarter, they need to perform computations under severe resource and energy constraints, while being vulnerable to malware attacks. Once compromised, these devices are further exploited as attack vectors targeting critical infrastructure. Most existing malware detection solutions are resource and compute-intensive and hence perform poorly in protecting edge devices. In this paper, we propose a novel approach ViT4Mal that utilizes a lightweight vision transformer (ViT) for malware detection on an edge device. ViT4Mal first converts executable byte-code into images to learn malware features and later uses a customized lightweight ViT to detect malware with high accuracy. We have performed extensive experiments to compare our model with state-of-the-art CNNs in the malware detection domain. Experimental results corroborate that ViTs don't demand deeper networks to achieve comparable accuracy of around 97% corresponding to heavily structured CNN models. We have also performed hardware deployment of our proposed lightweight ViT4Mal model on the Xilinx PYNQ Z1 FPGA board by applying specialized hardware optimizations such as quantization, loop pipelining, and array partitioning. ViT4Mal achieved an accuracy of similar to 94% and a 41x speedup compared to the original ViT model.
C1 [Ravi, Akshara; Chaturvedi, Vivek] Indian Inst Technol Palakkad, Palakkad, Kerala, India.
   [Shafique, Muhammad] NYU Abu Dhabi NYUAD, Abu Dhabi, U Arab Emirates.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Palakkad
RP Ravi, A (corresponding author), Indian Inst Technol Palakkad, Palakkad, Kerala, India.
EM 112004002@smail.iitpkd.ac.in; vivek@iitpkd.ac.in; ms12713@nyu.edu
RI Sadiq, Muhammad/HMP-3877-2023
OI Shafique, Muhammad/0000-0002-2607-8135; chaturvedi,
   vivek/0000-0003-1358-0107; Ravi, Akshara/0009-0007-1470-6476
FU  [IPTIF/TD/IP/002]
FX This project is supported under the IIT Palakkad Technology IHub
   Foundation Technology Development Grant IPTIF/TD/IP/002 for the project
   titled "Unified Framework for Collaborative Intelligent Systems".
CR Abnar S, 2020, Arxiv, DOI [arXiv:2005.00928, DOI 10.48550/ARXIV.2005.00928]
   Alhanahnah M, 2018, IEEE CONF COMM NETW
   Anjali Raja K., 2022, Vision Transformers Shaping the Architecture of Computer Vision
   [Anonymous], 2008, USENIX SEC S
   Aslan O., 2021, EUROPEAN J ENG TECHN, V6, P1, DOI [DOI 10.24018/EJENG.2021.6.3.2372, 10.24018/ejers.2021.6.3.2372, DOI 10.24018/EJERS.2021.6.3.2372]
   Av-TEST, 2022, Malware
   Azmoodeh A, 2019, IEEE T SUST COMPUT, V4, P88, DOI 10.1109/TSUSC.2018.2809665
   Bakhshinejad N, 2020, IET INFORM SECUR, V14, P210, DOI 10.1049/iet-ifs.2019.0159
   Bazi Y, 2021, REMOTE SENS-BASEL, V13, DOI 10.3390/rs13030516
   Bekerman D, 2015, IEEE CONF COMM NETW, P134, DOI 10.1109/CNS.2015.7346821
   Bijitha CV, 2022, CYBERNET SYST, V53, P615, DOI 10.1080/01969722.2021.2020471
   Bilar D, 2007, INT J ELECTRON SECUR, V1, P156, DOI 10.1504/IJESDF.2007.016865
   Black Lotus Labs, 2018, The Resilient Satori Botnet
   Casolare R, 2021, PROCEDIA COMPUT SCI, V192, P2340, DOI 10.1016/j.procs.2021.08.224
   Chin-Wei Tien, 2020, ACM Digital Threats: Research Practice, V1, DOI 10.1145/3378448
   Coughlin Tom, 2023, IoT trends to keep an eye on in 2023 and beyond
   Damodaran A, 2017, J COMPUT VIROL HACKI, V13, P1, DOI 10.1007/s11416-015-0261-z
   Demirkiran F, 2022, COMPUT SECUR, V121, DOI 10.1016/j.cose.2022.102846
   Deng XH, 2023, IEEE T IND INFORM, V19, P8093, DOI 10.1109/TII.2022.3216818
   DIGILENT, 2016, PYNQ-Z1 Reference Manual
   Dosovitskiy A, 2021, Arxiv, DOI arXiv:2010.11929
   Duong LT, 2021, EXPERT SYST APPL, V184, DOI 10.1016/j.eswa.2021.115519
   Pham DP, 2021, 37TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, ACSAC 2021, P706, DOI 10.1145/3485832.3485894
   Farhat W, 2019, J AMB INTEL HUM COMP, V10, P491, DOI 10.1007/s12652-017-0673-3
   Farrokhmanesh M, 2019, J COMPUT VIROL HACKI, V15, P77, DOI 10.1007/s11416-018-0321-2
   GitHub, 2023, Packing Box
   Hendrycks D, 2020, Arxiv, DOI arXiv:1606.08415
   Isawa R, 2018, ASIA JT CONF INF SEC, P89, DOI 10.1109/AsiaJCIS.2018.00023
   Jamalpur S, 2018, PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), P1056, DOI 10.1109/ICICCT.2018.8473346
   Kaggle, 2021, IOT_Malware_dataset_ for Classification
   Kang J, 2022, WIREL COMMUN MOB COM, V2022, DOI 10.1155/2022/6296954
   Krebs B, 2016, Hacked Cameras, DVRs Powered Today's Massive Internet Outage
   Li L, 2017, INFORM SOFTWARE TECH, V88, P67, DOI 10.1016/j.infsof.2017.04.001
   Michel P, 2019, ADV NEUR IN, V32
   Naeem H, 2020, AD HOC NETW, V105, DOI 10.1016/j.adhoc.2020.102154
   Naeem H, 2018, 2018 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND BIG DATA (ICAIBD), P240, DOI 10.1109/ICAIBD.2018.8396202
   Nataraj L., 2011, P P ACM C COMP COMM
   Nataraj L, 2016, IEEE SIGNAL PROC MAG, V33, P105, DOI 10.1109/MSP.2015.2507185
   Nataraj Lakshmanan, 2011, P 8 INT S VIS CYB SE, P1
   Pa Y. M. P., 2015, EMU, P1
   PaPa Yin Minn, 2016, Journal of Information Processing, V24, P522
   Peiravian N, 2013, PROC INT C TOOLS ART, P300, DOI 10.1109/ICTAI.2013.53
   Podder P, 2021, Arxiv, DOI arXiv:2101.05614
   PYNQ, 2019, AWS IoTGreengrass and PYNQ
   Ngo QD, 2020, ICT EXPRESS, V6, P280, DOI 10.1016/j.icte.2020.04.005
   Radhakrishnan Pranoy., 2021, Why Transformers are Slowly Replacing CNNs in Computer Vision?
   Raghu M, 2021, ADV NEUR IN, V34
   Rahali A, 2021, Arxiv, DOI arXiv:2103.03806
   Rezaei T, 2021, J INF SECUR APPL, V60, DOI 10.1016/j.jisa.2021.102876
   Roldán-Gómez J, 2022, APPL SCI-BASEL, V12, DOI 10.3390/app122110991
   Seneviratne S, 2022, IEEE ACCESS, V10, P103121, DOI 10.1109/ACCESS.2022.3206445
   Shahzad F, 2012, KNOWL INF SYST, V30, P589, DOI 10.1007/s10115-011-0393-5
   Su JW, 2018, P INT COMP SOFTW APP, P664, DOI 10.1109/COMPSAC.2018.10315
   Vasan D, 2020, COMPUT NETW, V171, DOI 10.1016/j.comnet.2020.107138
   Vaswani A, 2017, ADV NEUR IN, V30
   VirusShare, 2023, VirusShare Malware Repository
   Xiao L, 2017, IEEE T MOBILE COMPUT, V16, P2742, DOI 10.1109/TMC.2017.2687918
   Yonamine S, 2021, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY (ICISSP), P677, DOI 10.5220/0010968300003120
NR 58
TC 1
Z9 1
U1 7
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609112
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300020
DA 2024-07-18
ER

PT J
AU Metz, D
   Kumar, V
   Själander, M
AF Metz, David
   Kumar, Vineet
   Sjalander, Magnus
TI BISDU: A Bit-Serial Dot-Product Unit for Microcontrollers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Bit-serial; Dot-product; Microcontroller; Quantized neural networks; Low
   power; ISA extensionBit-serial; Dot-product; Microcontroller; Quantized
   neural networks; Low power; ISA extension
ID NEURAL-NETWORKS; ENERGY-EFFICIENT
AB Low-precision quantized neural networks (QNNs) reduce the required memory space, bandwidth, and computational power, and hence are suitable for deployment in applications such as IoT edge devices. Mixed-precision QNNs, where weights commonly have lower precision than activations or different precision is used for different layers, can limit the accuracy loss caused by low-bit quantization, while still benefiting from reduced memory footprint and faster execution. Previous multiple-precision functional units supporting 8-bit, 4-bit, and 2-bit SIMD instructions have limitations, such as large area overhead, under-utilization of multipliers, and wasted memory space for low and mixed bit-width operations.
   This article introduces BISDU, a bit-serial dot-product unit to support and accelerate execution of mixed-precision low-bit QNNs on resource-constrained microcontrollers. BISDU is a multiplier-less dot-product unit, with frugal hardware requirements (a population count unit and 2:1 multiplexers). The proposed bit-serial dot-product unit leverages the conventional logical operations of a microcontroller to perform multiplications, which enables efficient software implementations of binary (Xnor), ternary (Xor), andmixed-precision [WxA] (And) dot-product operations.
   The experimental results show that BISDU achieves competitive performance compared to two state-of-the-art units, XpulpNN and Dustin, when executing low-bit-width CNNs. We demonstrate the advantage that bit-serial execution provides by enabling trading accuracy against weight footprint and execution time. BISDU increases the area of the ALU by 68% and the ALU power consumption by 42% compared to a baseline 32-bit RISC-V (RV32IC) microcontroller core. In comparison, XpulpNN and Dustin increase the area by 6.9x and 11.1x and the power consumption by 3.8x and 5.97x, respectively. The bit-serial state-of-the-art, based on a conventional popcount instruction, increases the area by 42% and power by 32%, with BISDU providing a 37% speedup over it.
C1 [Metz, David; Kumar, Vineet; Sjalander, Magnus] Norwegian Univ Sci & Technol NTNU, Dept Comp Sci, N-7491 Trondheim, Norway.
C3 Norwegian University of Science & Technology (NTNU)
RP Metz, D (corresponding author), Norwegian Univ Sci & Technol NTNU, Dept Comp Sci, N-7491 Trondheim, Norway.
EM David.C.Metz@ntnu.no; Vineet.Kumar@ntnu.no; Magnus.Sjalander@ntnu.no
RI Själander, Magnus/N-5995-2019; Själander, Magnus/I-4836-2016
OI Själander, Magnus/0000-0003-4232-6976; Själander,
   Magnus/0000-0003-4232-6976; Kumar, Vineet/0000-0003-4810-9278
FU ERCIM Postdoctoral fellowship [2019-28]
FX This work is supported in part by an ERCIM Postdoctoral fellowship
   awarded to Vineet Kumar having CONTRACT Nr 2019-28.
CR Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   Arm, 2013, Technical Report
   Asanovic K., 2016, The Rocket Chip Generator
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Capotondi A, 2020, IEEE T CIRCUITS-II, V67, P871, DOI 10.1109/TCSII.2020.2983648
   Capra M, 2021, MIDWEST SYMP CIRCUIT, P192, DOI 10.1109/MWSCAS47672.2021.9531722
   Chen P, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P5199, DOI 10.1109/ICCV48922.2021.00517
   Chen P, 2021, PROC CVPR IEEE, P104, DOI 10.1109/CVPR46437.2021.00017
   Cowan M, 2020, INT SYM CODE GENER, P305, DOI 10.1145/3368826.3377912
   Faraone J, 2018, PROC CVPR IEEE, P4300, DOI 10.1109/CVPR.2018.00452
   Garofalo A, 2021, PROC EUR SOLID-STATE, P267, DOI 10.1109/ESSCIRC53450.2021.9567767
   Garofalo A, 2021, IEEE T EMERG TOP COM, V9, P1489, DOI 10.1109/TETC.2021.3072337
   Garofalo A, 2020, PHILOS T R SOC A, V378, DOI 10.1098/rsta.2019.0155
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Ghasemzadeh M, 2018, ANN IEEE SYM FIELD P, P57, DOI 10.1109/FCCM.2018.00018
   Judd P, 2016, INT SYMP MICROARCH
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Kung J, 2018, J SIGNAL PROCESS SYS, V90, P877, DOI 10.1007/s11265-017-1255-5
   Lai LZ, 2018, Arxiv, DOI arXiv:1801.06601
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Li RD, 2019, PROC CVPR IEEE, P2805, DOI 10.1109/CVPR.2019.00292
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   Li Y, 2021, AAAI CONF ARTIF INTE, V35, P8538
   Li YH, 2020, AAAI CONF ARTIF INTE, V34, P4780
   Liu HY, 2021, IEEE COMPUT SOC CONF, P2408, DOI 10.1109/CVPRW53098.2021.00273
   Mishchenko Y., 2019, ICMLA, P706
   Pappalardo A., 2022, arXiv
   Qin HT, 2020, PROC CVPR IEEE, P2247, DOI 10.1109/CVPR42600.2020.00232
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ryu S, 2022, IEEE J SOLID-ST CIRC, V57, P1924, DOI 10.1109/JSSC.2022.3141050
   Scherer D, 2010, LECT NOTES COMPUT SC, V6354, P92, DOI 10.1007/978-3-642-15825-4_10
   Sharify S, 2018, DES AUT CON, DOI 10.1145/3195970.3196072
   Sun SY, 2018, CAAI T INTELL TECHNO, V3, P191, DOI 10.1049/trit.2018.1026
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Umuroglu Y, 2018, Arxiv, DOI arXiv:1709.04060
   Umuroglu Y, 2017, INT CONF COMPIL ARCH, DOI 10.1145/3125501.3125528
   Umuroglu Y, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3337929
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Verma V, 2022, SUSTAIN COMPUT-INFOR, V35, DOI 10.1016/j.suscom.2022.100742
   Wang A., 2022, 2022 4 INT C COMM IN, P213
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Waterman Andrew, 2019, The RISC-V Instruction Set Manual
   Wu Q, 2020, COMPUT BIOL MED, V121, DOI 10.1016/j.compbiomed.2020.103800
   Zechun Liu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12359), P143, DOI 10.1007/978-3-030-58568-6_9
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
   Zhao Cong, 2017, P C ADV NEUR INF PRO, P9
   Zhou Shuchang, 2016, arXiv
   Zhu SE, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3508390
   Zhuang BH, 2019, PROC CVPR IEEE, P413, DOI 10.1109/CVPR.2019.00050
NR 50
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 79
DI 10.1145/3608447
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500001
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Awais, M
   Zahir, A
   Shah, SAA
   Reviriego, P
   Ullah, A
   Ullah, N
   Khan, A
   Ali, H
AF Awais, Muhammad
   Zahir, Ali
   Shah, Syed Ayaz Ali
   Reviriego, Pedro
   Ullah, Anees
   Ullah, Nasim
   Khan, Adam
   Ali, Hazrat
TI Toward Optimal Softcore Carry-aware Approximate Multipliers on Xilinx
   FPGAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Neural Network
ID RADIX-8 BOOTH MULTIPLIERS; LOW-POWER; DESIGN
AB Domain-specific accelerators for signal processing, image processing, and machine learning are increasingly being implemented on SRAM-based field-programmable gate arrays (FPGAs). Owing to the inherent error tolerance of such applications, approximate arithmetic operations, in particular, the design of approximate multipliers, have become an important research problem. Truncation of lower bits is a widely used approximation approach; however, analyzing and limiting the effects of carry-propagation due to this approximation has not been explored in detail yet. In this article, an optimized carry-aware approximate radix-4 Booth multiplier design is presented that leverages the built-in slice look-up tables (LUTs) and carry-chain resources in a novel configuration. The proposed multiplier simplifies the computation of the upper and lower bits and provides significant benefits in terms of FPGA resource usage (LUTs saving 38.5%-42.9%), Power Delay Product (PDP saving 49.4%-53%), performance metric (LUTs x critical path delay (CPD) x PDP saving 68.9%-73.1%) and errors (70% improvement in mean relative error distance) compared to the latest state-of-the-art designs. Therefore, the proposed designs are an attractive choice to implement multiplication on FPGA-based accelerators.
C1 [Awais, Muhammad; Zahir, Ali; Shah, Syed Ayaz Ali] COM SATS Univ Islamabad, Dept Elect & Comp Engn, Islamabad, Pakistan.
   [Reviriego, Pedro] Univ Politecn Madrid, Dept Telemat Syst Engn, Madrid, Spain.
   [Ullah, Anees; Khan, Adam] Univ Engn & Technol, Dept Elect Engn, Peshawar, Pakistan.
   [Ullah, Nasim] Taif Univ KSA, Dept Elect Engn, Coll Engn, Taif, Saudi Arabia.
   [Ali, Hazrat] Hamad Bin Khalifa Univ, Coll Sci & Engn, Doha, Qatar.
C3 Universidad Politecnica de Madrid; University of Engineering &
   Technology Peshawar; Qatar Foundation (QF); Hamad Bin Khalifa
   University-Qatar
RP Awais, M (corresponding author), COM SATS Univ Islamabad, Dept Elect & Comp Engn, Islamabad, Pakistan.
EM awais9362@gmail.com; alizahir@cuiatd.edu.pk; ayaz@cuiatd.edu.pk;
   pedro.reviriego@upm.es; aneesullah@uetpeshawar.edu.pk;
   nasimullah@tu.edu.sa; adamkhan@uetpeshawar.edu.pk; haali2@hbku.edu.qa
RI Ali, Hazrat/J-2920-2019
OI Ali, Hazrat/0000-0003-3058-5794; Ullah, Nasim/0000-0001-7208-6374
FU ACHILLES [PID2019-104207RB-I00]; Go2Edge network - Spanish Agencia
   Estatal de Investigacion (AEI) [RED2018-102585-T, 10.13039/501100011033]
FX Pedro Reviriego acknowledges the support of the ACHILLES Project No.
   PID2019-104207RB-I00 and the Go2Edge network Project No.
   RED2018-102585-T funded by the Spanish Agencia Estatal de Investigacion
   (AEI) under Grant No. 10.13039/501100011033.
CR Ahmadinejad M, 2019, AEU-INT J ELECTRON C, V110, DOI 10.1016/j.aeue.2019.152859
   Ansari MS, 2021, IEEE T COMPUT, V70, P614, DOI 10.1109/TC.2020.2992113
   Chen K, 2019, IEEE T COMPUT, V68, P784, DOI 10.1109/TC.2018.2885044
   Dadda L., 1965, Alta Freq, V34, P349
   Jiang HL, 2019, IEEE T CIRCUITS-I, V66, P189, DOI 10.1109/TCSI.2018.2856245
   Jiang HL, 2016, IEEE T COMPUT, V65, P2638, DOI 10.1109/TC.2015.2493547
   Koren I., 2002, COMPUTER ARITHMETIC
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Lin CH, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P33, DOI 10.1109/ICCD.2013.6657022
   Liu C, 2014, DES AUT TEST EUROPE
   Liu WQ, 2020, P IEEE, V108, P394, DOI 10.1109/JPROC.2020.2975695
   Liu WQ, 2017, IEEE T COMPUT, V66, P1435, DOI 10.1109/TC.2017.2672976
   Lotric U, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10101175
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mrazek V, 2017, DES AUT TEST EUROPE, P258, DOI 10.23919/DATE.2017.7926993
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   Pilipovic R, 2021, IEEE T CIRCUITS-I, V68, P2535, DOI 10.1109/TCSI.2021.3069168
   Qiqieh I, 2017, DES AUT TEST EUROPE, P7, DOI 10.23919/DATE.2017.7926950
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   Sabetzadeh F, 2019, IEEE T CIRCUITS-I, V66, P4200, DOI 10.1109/TCSI.2019.2918241
   Strollo AGM, 2020, IEEE T CIRCUITS-I, V67, P3021, DOI 10.1109/TCSI.2020.2988353
   Ullah S, 2022, IEEE T COMPUT AID D, V41, P211, DOI 10.1109/TCAD.2021.3056337
   Ullah S, 2021, IEEE T COMPUT, V70, P384, DOI 10.1109/TC.2020.2988404
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3195996
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3196115
   Venkatachalam S, 2019, IEEE T COMPUT, V68, P1697, DOI 10.1109/TC.2019.2926275
   Walters EG, 2016, COMPUTERS, V5, DOI 10.3390/computers5040020
   Waris H, 2021, IEEE T CIRCUITS-II, V68, P1566, DOI 10.1109/TCSII.2021.3065333
   Waris H, 2020, IEEE T CIRCUITS-II, V67, P3367, DOI 10.1109/TCSII.2020.2975094
   Xilinx, 2018, 7 Series FPGAs Configuration User Guide (UG470)
   Xilinx, 2018, Vivado Design Suite
   Yang TX, 2017, PR IEEE COMP DESIGN, P89, DOI 10.1109/ICCD.2017.22
NR 32
TC 2
Z9 2
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2023
VL 22
IS 4
AR 76
DI 10.1145/3564243
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P9QZ2
UT WOS:001053965300017
DA 2024-07-18
ER

PT J
AU Mukherjee, A
   Mondal, J
   Dey, S
AF Mukherjee, Arijit
   Mondal, Jayeeta
   Dey, Swarnava
TI Accelerated Fire Detection and Localization at Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fire detection; localization; neural networks; drone; UAV; on-board
   processing
ID CONVOLUTIONAL NEURAL-NETWORKS; FLAME DETECTION; SURVEILLANCE;
   COMBINATION; COLOR
AB Fire-related incidents continue to be reported as a leading cause of life and property destruction. Automated fire detection and localization (AFDL) systems have grown in importance with the evolution of applied robotics, especially because use of robots in disaster situations can lead to avoidance of human fatality. The importance of AFDL on resource-constrained devices has further grown, as most unmanned vehicles (drones or ground vehicles) are battery operated with limited computational capacity, the disaster situations cannot guarantee uninterrupted communication with high-end resources in the cloud, and yet faster response time is a prime necessity. Traditional computer vision-based techniques require hand-engineered features on a caseby-case basis. Deep Learning-based classifiers perform well for fire/no-fire classification due to the availability of large datasets for training; however, a dearth of good fire localization datasets renders the localization performance below par. We have tried to address both problems with a multi-task learned cascaded model that triggers localization workflow only if the presence of fire is detected, through a strong classifier trained on available large fire datasets. This presents only fire images to a relatively weaker localization model, reducing false positives, false negatives, and thereby improving overall AFDL accuracy. The multi-task learning (MTL) approach for end-to-end training of a stitched classifier and object localizer model on diverse datasets enabled us to build a strong fire classifier and feature extractor. It also resulted in a single unified model, capable of running on "on-board" compute infrastructure without compromising on accuracy.
   To achieve the target inference rate for the AFDL deployment, we have investigated the effect of quantization and compression due to hardware acceleration on an MTL model. This article presents an approach to automate the hardware-software co-design to find the optimum parameter partitioning for a given MTL problem, especially when some parts of the model are hardware accelerated. We present combined evaluation results showing that our methodology and the corresponding AFDL model strikes a balance between the frames inferred per second and several accuracy metrics. We report fire localization accuracy in terms of mean average precision (object detection), which has not been done earlier for embedded AFDL systems.
C1 [Mukherjee, Arijit; Mondal, Jayeeta; Dey, Swarnava] TCS Res, Kolkata, India.
RP Mukherjee, A (corresponding author), TCS Res, Kolkata, India.
EM mukherjee.arijit@tcs.com; jayeeta.m@tcs.com; swarnava.dey@tcs.com
RI Dey, Swarnava/ABI-1644-2020; Mukherjee, Arijit/JCE-7349-2023
OI Dey, Swarnava/0000-0002-3988-1445; Mondal, Jayeeta/0000-0002-8809-494X;
   Mukherjee, Arijit/0000-0001-5052-4476
CR Ahrens M., 2021, FIRE SAFETY US 1980
   Ahrens M., 2020, FIRE LOSS US 2019
   Bilen H., 2016, ADV NEURAL INFORM PR, P235
   Borges PVK, 2010, IEEE T CIRC SYST VID, V20, P721, DOI 10.1109/TCSVT.2010.2045813
   Brushlinsky Ahrens, 2021, WORLD FIRE STAT CTR
   Cazzolato M.T., 2017, P BRAZ S DAT SBBD UB, P213
   Çelik T, 2009, FIRE SAFETY J, V44, P147, DOI 10.1016/j.firesaf.2008.05.005
   Chen TH, 2004, IEEE IMAGE PROC, P1707
   Chennupati S, 2019, IEEE COMPUT SOC CONF, P1200, DOI 10.1109/CVPRW.2019.00159
   Chino DYT, 2015, SIBGRAPI, P95, DOI 10.1109/SIBGRAPI.2015.19
   Di Lascio R, 2014, LECT NOTES COMPUT SC, V8814, P477, DOI 10.1007/978-3-319-11758-4_52
   Dimitropoulos K, 2015, IEEE T CIRC SYST VID, V25, P339, DOI 10.1109/TCSVT.2014.2339592
   Fan AEL, 2021, Arxiv, DOI arXiv:2004.07320
   Foggia P, 2015, IEEE T CIRC SYST VID, V25, P1545, DOI 10.1109/TCSVT.2015.2392531
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Gong FM, 2019, COMPUT INTEL NEUROSC, V2019, DOI 10.1155/2019/1939171
   Gonzalez-Garcia A, 2018, INT J COMPUT VISION, V126, P476, DOI 10.1007/s11263-017-1048-0
   Habiboglu YH, 2012, MACH VISION APPL, V23, P1103, DOI 10.1007/s00138-011-0369-1
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hoiem D, 2012, LECT NOTES COMPUT SC, V7574, P340, DOI 10.1007/978-3-642-33712-3_25
   Hu C, 2018, CHIN CONTR CONF, P9061, DOI 10.23919/ChiCC.2018.8483118
   Intel, 2021, INT DISTR OPENVINO T
   Intel, 2018, INT NEUR COMP STICK
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jadon Arpit, 2020, Procedia Computer Science, V171, P418, DOI 10.1016/j.procs.2020.04.044
   Jadon A, 2019, Arxiv, DOI arXiv:1905.11922
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim B, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9142862
   Kokkinos I, 2017, PROC CVPR IEEE, P5454, DOI 10.1109/CVPR.2017.579
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kumar C, 2020, INT J PROGRESSIVE RE, V1, P1
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   London Jack., 1906, COLLIERS WEEK, V37, P22
   Ma C, 2015, IEEE I CONF COMP VIS, P3074, DOI 10.1109/ICCV.2015.352
   Misra I, 2016, PROC CVPR IEEE, P3994, DOI 10.1109/CVPR.2016.433
   Mueller M, 2013, IEEE T IMAGE PROCESS, V22, P2786, DOI 10.1109/TIP.2013.2258353
   Muhammad K, 2019, IEEE T IND INFORM, V15, P3113, DOI 10.1109/TII.2019.2897594
   Muhammad K, 2019, IEEE T SYST MAN CY-S, V49, P1419, DOI 10.1109/TSMC.2018.2830099
   Muhammad K, 2018, IEEE ACCESS, V6, P18174, DOI 10.1109/ACCESS.2018.2812835
   Muhammad K, 2018, NEUROCOMPUTING, V288, P30, DOI 10.1016/j.neucom.2017.04.083
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   NODA S, 1994, 1994 VEHICLE NAVIGATION & INFORMATION SYSTEMS CONFERENCE PROCEEDINGS, pA57
   NVIDIA, 2020, JETS NAN DEV KIT
   Park K, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9010108
   Park Sung jae., 2019, FIRE DETECTION BASED
   Petrillo Jay T., 2020, FIREFIGHTER FATALITI
   Rafiee A., 2011, 2011 3rd International Conference on Computer Research and Development (ICCRD 2011), P262, DOI 10.1109/ICCRD.2011.5764295
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Rossi L, 2011, FIRE SAFETY J, V46, P9, DOI 10.1016/j.firesaf.2010.03.001
   Ruder S, 2017, Arxiv, DOI [arXiv:1706.05098, 10.48550/arXiv.1706.05098]
   Rudz S, 2013, MEAS SCI TECHNOL, V24, DOI 10.1088/0957-0233/24/7/075403
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sener O, 2018, ADV NEUR IN, V31
   Sharma Jivitesh, 2021, Advances and Trends in Artificial Intelligence. Artificial Intelligence Practices: 34th International Conference on Industrial, Engineering and Other Applications of Applied Intelligent Systems, IEA/AIE 2021, Proceedings. Lecture Notes in Computer Science, P101, DOI 10.1007/978-3-030-79457-6_9
   Sharma J, 2017, COMM COM INF SC, V744, P183, DOI 10.1007/978-3-319-65172-9_16
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sudhakar S, 2020, COMPUT COMMUN, V149, P1, DOI 10.1016/j.comcom.2019.10.007
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Tang ZY, 2020, AI-BASEL, V1, P166, DOI 10.3390/ai1020010
   The Mohamed Bin Zayed International Robotics Challenge (MBZIRC), 2020, CHALL 2020
   Yuan C, 2016, 2016 IEEE CHINESE GUIDANCE, NAVIGATION AND CONTROL CONFERENCE (CGNCC), P1870, DOI 10.1109/CGNCC.2016.7829074
   Zhang QJ, 2016, ADV SOC SCI EDUC HUM, V47, P568
NR 64
TC 1
Z9 1
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 70
DI 10.1145/3510027
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900004
DA 2024-07-18
ER

PT J
AU Pan, HY
   Badawi, D
   Cetin, AE
AF Pan, Hongyi
   Badawi, Diaa
   Cetin, Ahmet Enis
TI Block Walsh-Hadamard Transform-based Binary Layers in Deep Neural
   Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fast Walsh-Hadamard transform; block division; smooth-thresholding;
   image classification
ID RECOGNITION
AB Convolution has been the core operation of modern deep neural networks. It is well known that convolutions can be implemented in the Fourier Transform domain. In this article, we propose to use binary block Walsh-Hadamard transform (WHT) instead of the Fourier transform. We use WHT-based binary layers to replace some of the regular convolution layers in deep neural networks. We utilize both one-dimensional (1D) and 2D binary WHTs in this article. In both 1D and 2D layers, we compute the binary WHT of the input feature map and denoise the WHT domain coefficients using a nonlinearity that is obtained by combining soft-thresholding with the tanh function. After denoising, we compute the inverse WHT. We use 1D-WHT to replace the 1 x 1 convolutional layers, and 2D-WHT layers can replace the 3 x 3 convolution layers and Squeeze-and-Excite layers. 2D-WHT layers with trainable weights can be also inserted before the Global Average Pooling layers to assist the dense layers. In this way, we can reduce the number of trainable parameters significantly with a slight decrease in trainable parameters. In this article, we implement the WHT layers into MobileNet-V2, MobileNet-V3-Large, and ResNet to reduce the number of parameters significantly with negligible accuracy loss. Moreover, according to our speed test, the 2D-FWHT layer runs about 24 times as fast as the regular 3 x 3 convolution with 19.51% less RAM usage in an NVIDIA Jetson Nano experiment.
C1 [Pan, Hongyi; Badawi, Diaa; Cetin, Ahmet Enis] Univ Illinois, Dept Elect & Comp Engn, 1200 W Harrison St, Chicago, IL 60607 USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital
RP Pan, HY (corresponding author), Univ Illinois, Dept Elect & Comp Engn, 1200 W Harrison St, Chicago, IL 60607 USA.
EM hpan21@uic.edu; dbadaw2@uic.edu; aecyy@uic.edu
RI Pan, Hongyi/ACT-9012-2022
OI Pan, Hongyi/0000-0001-9421-3936
FU University of Illinois Chicago Discovery Partners Institute Seed Funding
   Program; NSF [1739396, 1934915]; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1739396] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1934915] Funding Source: National Science Foundation
FX Thiswork is funded by an award fromthe University of Illinois Chicago
   Discovery Partners Institute Seed Funding Program and NSF grants 1739396
   and 1934915.
CR Agante PM, 1999, COMPUT CARDIOL, V26, P535, DOI 10.1109/CIC.1999.826026
   Agarwal C, 2021, PROC SPIE, V11597, DOI 10.1117/12.2580738
   Alizadeh M., 2018, INT C LEARNING REPRE, P1
   Aslan Suleyman, 2020, Computational Collective Intelligence. 12th International Conference, ICCCI 2020. Lecture Notes in Artificial Intelligence. Subseries of Lecture Notes in Computer Science (LNAI 12496), P807, DOI 10.1007/978-3-030-63007-2_63
   Aslan S, 2019, INT CONF ACOUST SPEE, P8315, DOI [10.1109/ICASSP.2019.8683629, 10.1109/icassp.2019.8683629]
   Ayi M, 2020, 2020 10TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P287, DOI [10.1109/ccwc47524.2020.9031131, 10.1109/CCWC47524.2020.9031131]
   Badawi D, 2020, IEEE J-STSP, V14, P676, DOI 10.1109/JSTSP.2020.2976555
   Bannink Tom, 2021, Proceedings ofMachine Learning and Systems, V3, P680
   Bulat A, 2020, ARXIV
   Bulat A, 2020, IEEE T PATTERN ANAL, V42, P343, DOI 10.1109/TPAMI.2018.2866051
   Ceren Deveci T., 2018, ARXIV
   Cetin A.E, 2019, 2019 IEEE Global Conference on Signal and Information Processing (GlobalSIP), P1
   Çetin AE, 1993, IEEE T CIRC SYST VID, V3, P433, DOI 10.1109/76.260200
   Chen WL, 2015, PR MACH LEARN RES, V37, P2285
   Courbariaux M., 2016, ARXIV
   DONOHO DL, 1995, IEEE T INFORM THEORY, V41, P613, DOI 10.1109/18.382009
   FINO BJ, 1976, IEEE T COMPUT, V25, P1142, DOI 10.1109/TC.1976.1674569
   github, MOBILENET TENSORFLOW
   github, 2021, BLOCKWALSH HADAMARD
   Han Song, 2019, ARXIV
   He K., 2016, PROC CVPR IEEE, P770, DOI [10.1109/CVPR.2016.90, DOI 10.1109/CVPR.2016.90]
   He KM, 2016, LECT NOTES COMPUT SC, V9908, P630, DOI 10.1007/978-3-319-46493-0_38
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Huang ZL, 2019, IEEE I CONF COMP VIS, P603, DOI 10.1109/ICCV.2019.00069
   Hubara I, 2016, ADV NEUR IN, V29
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   JIAXIANGWU CL, 2016, P IEEE C COMPUTER VI, V21, P4820
   Jin YL, 2019, C IND ELECT APPL, P528, DOI [10.1109/ICIEA.2019.8834159, 10.1109/iciea.2019.8834159]
   Juefei-Xu F, 2017, PROC CVPR IEEE, P4284, DOI 10.1109/CVPR.2017.456
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee-Thorp J, 2021, ARXIV
   Li DP, 2015, PROC CVPR IEEE, P213, DOI 10.1109/CVPR.2015.7298617
   Lin XF, 2017, ADV NEUR IN, V30
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Marcellin M. W., 2000, Proceedings DCC 2000. Data Compression Conference, P523, DOI 10.1109/DCC.2000.838192
   Martinez B, 2020, ARXIV
   Muneeb U, 2020, INT CONF ACOUST SPEE, P2992, DOI [10.1109/icassp40776.2020.9054442, 10.1109/ICASSP40776.2020.9054442]
   Nasrin S, 2021, IEEE T CIRCUITS-I, V68, P1966, DOI 10.1109/TCSI.2021.3064033
   Pan H., 2021, P IEEECVF C COMPUTER, P4650
   Pan HY, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20102891
   Partaourides H, 2020, INT CONF ACOUST SPEE, P7199, DOI [10.1109/ICASSP40776.2020.9054762, 10.1109/icassp40776.2020.9054762]
   Poudel R.P., 2019, arXiv
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Redmon J., 2016, PROC CVPR IEEE, DOI [10.1109/CVPR.2016.91, DOI 10.1109/CVPR.2016.91]
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shen Z., 2021, ARXIV
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh P, 2019, PROC CVPR IEEE, P4830, DOI 10.1109/CVPR.2019.00497
   Stamoulis D, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240796
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   tensorflow, TRANSFER LEARNING FI
   Walsh JL, 1923, AM J MATH, V45, P5, DOI 10.2307/2387224
   Wang F, 2017, PROC CVPR IEEE, P6450, DOI 10.1109/CVPR.2017.683
   Wang ZW, 2019, PROC CVPR IEEE, P568, DOI 10.1109/CVPR.2019.00066
   Xie SN, 2017, PROC CVPR IEEE, P5987, DOI 10.1109/CVPR.2017.634
   Yu CQ, 2018, LECT NOTES COMPUT SC, V11217, P334, DOI 10.1007/978-3-030-01261-8_20
   Yu Mingchao, 2018, ARXIV
   Zechun Liu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12359), P143, DOI 10.1007/978-3-030-58568-6_9
   Zhao RCE, 2019, PROC CVPR IEEE, P11295, DOI 10.1109/CVPR.2019.01156
NR 60
TC 6
Z9 6
U1 4
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 69
DI 10.1145/3510026
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Tsouvalas, V
   Saeed, A
   Ozcelebi, T
AF Tsouvalas, Vasileios
   Saeed, Aaqib
   Ozcelebi, Tanir
TI Federated Self-training for Semi-supervised Audio Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Federated learning; semi-supervised learning; deep learning; audio
   classification; sound recognition; self-supervised learning
AB Federated Learning is a distributed machine learning paradigm dealing with decentralized and personal datasets. Since data reside on devices such as smartphones and virtual assistants, labeling is entrusted to the clients or labels are extracted in an automated way. Specifically, in the case of audio data, acquiring semantic annotations can be prohibitively expensive and time-consuming. As a result, an abundance of audio data remains unlabeled and unexploited on users' devices. Most existing federated learning approaches focus on supervised learning without harnessing the unlabeled data. In this work, we study the problem of semi-supervised learning of audio models via self-training in conjunction with federated learning. We propose FedSTAR to exploit large-scale on-device unlabeled data to improve the generalization of audio recognition models. We further demonstrate that self-supervised pre-trained models can accelerate the training of on-device models, significantly improving convergence within fewer training rounds. We conduct experiments on diverse public audio classification datasets and investigate the performance of our models under varying percentages of labeled and unlabeled data. Notably, we show that with as little as 3% labeled data available, FedSTAR on average can improve the recognition rate by 13.28% compared to the fully supervised federated model.
C1 [Tsouvalas, Vasileios; Saeed, Aaqib; Ozcelebi, Tanir] Eindhoven Univ Technol, Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Tsouvalas, V (corresponding author), Eindhoven Univ Technol, Eindhoven, Netherlands.
EM v.tsouvalas@tue.nl; a.saeed@tue.nl; t.ozcelebi@tue.nl
OI Saeed, Aaqib/0000-0003-1473-0322; Tsouvalas,
   Vasileios/0000-0001-9143-1188
CR [Anonymous], 2020, IJCNN
   Avent B., 2021, arXiv
   Berthelot D, 2019, Arxiv, DOI arXiv:1905.02249
   Beutel DJ, 2022, Arxiv, DOI arXiv:2007.14390
   Chan J, 2019, NPJ DIGIT MED, V2, DOI 10.1038/s41746-019-0128-7
   Foggia P, 2016, IEEE T INTELL TRANSP, V17, P279, DOI 10.1109/TITS.2015.2470216
   Fonseca E, 2022, Arxiv, DOI arXiv:2010.00475
   Gao Y, 2021, Arxiv, DOI arXiv:2104.14297
   Grandvalet Y, 2004, Advances in neural information processing systems, V17
   Hard A, 2020, Arxiv, DOI arXiv:2005.10406
   Hard A, 2019, Arxiv, DOI arXiv:1811.03604
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hosseini H, 2020, Arxiv, DOI arXiv:2007.04618
   Huang L, 2019, Arxiv, DOI [arXiv:1903.09296, 10.48550/ARXIV.1903.09296, DOI 10.48550/ARXIV.1903.09296]
   Itahara S, 2021, Arxiv, DOI arXiv:2008.06180
   Jeong W, 2021, Arxiv, DOI arXiv:2006.12097
   Jin YL, 2020, Arxiv, DOI arXiv:2002.11545
   Koizumi Y, 2019, Arxiv, DOI arXiv:1908.03299
   Konečny J, 2017, Arxiv, DOI arXiv:1610.05492
   Korbar B, 2018, ADV NEUR IN, V31
   Lee D.-H., 2013, PSEUDOLABEL SIMPLE E, V3, P896
   Leroy D, 2019, Arxiv, DOI [arXiv:1810.05512, 10.48550/ARXIV.1810.05512]
   Li T, 2019, Arxiv, DOI arXiv:1908.07873
   Li T, 2020, Arxiv, DOI arXiv:1812.06127
   Long Z., 2020, arXiv
   Loshchilov Ilya, 2016, arXiv
   Lake BM, 2016, Arxiv, DOI arXiv:1604.00289
   Mac Aodha O, 2018, PLOS COMPUT BIOL, V14, DOI 10.1371/journal.pcbi.1005995
   MacLean K, 2018, Voxforge
   McMahan H.B., 2016, arXiv
   Miyato T, 2018, Arxiv, DOI arXiv:1704.03976
   Oliver A, 2019, Arxiv, DOI [arXiv:1804.09170, 10.48550/arxiv.1804.09170]
   Park Chunjong, 2020, 22 INT C HUMAN COMPU, DOI [10.1145/3379503.3403535, DOI 10.1145/3379503.3403535]
   Ramaswamy S, 2019, Arxiv, DOI arXiv:1906.04329
   Saeed A, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P3875, DOI 10.1109/ICASSP39728.2021.9413528
   Stowell D, 2018, Arxiv, DOI arXiv:1807.05812
   Tagliasacchi M, 2019, Arxiv, DOI arXiv:1905.11796
   Tarvainen A, 2018, Arxiv, DOI arXiv:1703.01780
   van Berlo B, 2020, PROCEEDINGS OF THE THIRD ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING (EDGESYS'20), P31, DOI 10.1145/3378679.3394530
   van Engelen JE, 2020, MACH LEARN, V109, P373, DOI 10.1007/s10994-019-05855-6
   Warden P, 2018, Arxiv, DOI arXiv:1804.03209
   Wu YX, 2018, Arxiv, DOI [arXiv:1803.08494, 10.48550/arXiv.1803.08494]
   Xie QZ, 2020, Arxiv, DOI [arXiv:1911.04252, DOI 10.48550/ARXIV.1911.04252]
   Yang TMY, 2018, Arxiv, DOI arXiv:1812.02903
   Zhao Y, 2022, Arxiv, DOI arXiv:1806.00582
   Zhu X, 2009, Synthesis Lectures on Artificial Intelligence and Machine Learning, V3, P1, DOI 10.1007/978-3-031-01548-9
NR 46
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2022
VL 21
IS 6
AR 74
DI 10.1145/3520128
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6W3MS
UT WOS:000895635900008
OA Green Submitted, Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Zhao, Q
   Chen, MQ
   Gu, ZH
   Luan, SY
   Zeng, HB
   Chakrabory, S
AF Zhao, Qingling
   Chen, Mingqiang
   Gu, Zonghua
   Luan, Siyu
   Zeng, Haibo
   Chakrabory, Samarjit
TI CAN Bus Intrusion Detection Based on Auxiliary Classifier GAN and
   Out-of-distribution Detection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Automotive security; controller area network; intrusion detection; deep
   learning; GAN
ID DETECTION SYSTEM; ANOMALY DETECTION; FD MESSAGES; NETWORKS
AB The Controller Area Network (CAN) is a ubiquitous bus protocol present in the Electrical/Electronic (E/E) systems of almost all vehicles. It is vulnerable to a range of attacks once the attacker gains access to the bus through the vehicle's attack surface. We address the problem of Intrusion Detection on the CAN bus and present a series of methods based on two classifiers trained with Auxiliary Classifier Generative Adversarial Network (ACGAN) to detect and assign fine-grained labels to Known Attacks and also detect the Unknown Attack class in a dataset containing a mixture of (Normal + Known Attacks + Unknown Attack) messages. The most effective method is a cascaded two-stage classification architecture, with the multi-class Auxiliary Classifier in the first stage for classification of Normal and Known Attacks, passing Out-of-Distribution (OOD) samples to the binary Real-Fake Classifier in the second stage for detection of the Unknown Attack class. Performance evaluation demonstrates that our method achieves both high classification accuracy and low runtime overhead, making it suitable for deployment in the resource-constrained in-vehicle environment.
C1 [Zhao, Qingling; Chen, Mingqiang] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Key Lab Intelligent Percept & Syst High Dimens In, Minist Educ,PCA Lab, Nanjing 210094, Jiangsu, Peoples R China.
   [Zhao, Qingling; Chen, Mingqiang] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Jiangsu Key Lab Image & Video Understanding Socia, Nanjing 210094, Jiangsu, Peoples R China.
   [Gu, Zonghua; Luan, Siyu] Umea Univ, Dept Appl Phys & Elect, S-90187 Umea, Sweden.
   [Zeng, Haibo] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
   [Chakrabory, Samarjit] Univ N Carolina, Dept Comp Sci, Chapel Hill, NC 27599 USA.
C3 Nanjing University of Science & Technology; Nanjing University of
   Science & Technology; Umea University; Virginia Polytechnic Institute &
   State University; University of North Carolina; University of North
   Carolina Chapel Hill
RP Zhao, Q (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Key Lab Intelligent Percept & Syst High Dimens In, Minist Educ,PCA Lab, Nanjing 210094, Jiangsu, Peoples R China.; Zhao, Q (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Jiangsu Key Lab Image & Video Understanding Socia, Nanjing 210094, Jiangsu, Peoples R China.; Gu, ZH (corresponding author), Umea Univ, Dept Appl Phys & Elect, S-90187 Umea, Sweden.
EM ada_zhao@njust.edu.cn; chenmingqiang@njust.edu.cn; zonghua.gu@umu.se;
   siyu.luan@umu.se; hbzeng@vt.edu; samarjit@cs.unc.edu
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774; Luan, Siyu/0000-0002-6955-4445
FU NSFC [61902185]; Jiangsu Provincial NSF [BK20190448]; NSF [2038960];
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [2038960] Funding Source: National Science Foundation
FX Q. Zhao and M. Chen'sworkwas supported by NSFC Grant No. 61902185 and
   Jiangsu Provincial NSF Grant No. BK20190448. S. Chakraborty's work was
   supported by NSF Grant No. 2038960.
CR Abualhoul MY, 2016, IEEE INT VEH SYM, P508, DOI 10.1109/IVS.2016.7535434
   Akçay S, 2019, IEEE IJCNN, DOI 10.1109/ijcnn.2019.8851808
   Akcay S, 2019, LECT NOTES COMPUT SC, V11363, P622, DOI 10.1007/978-3-030-20893-6_39
   Alshammari A., 2018, Wireless Eng. Technol., V9, P79, DOI 10.4236/wet.2018.94007
   Ashraf J, 2021, IEEE T INTELL TRANSP, V22, P4507, DOI 10.1109/TITS.2020.3017882
   Bloom G., 2021, WORKSH AUT AUT VEH S
   Bloom G, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), P1334, DOI 10.1109/ICIT.2017.7915557
   Bulusu S, 2020, IEEE ACCESS, V8, P132330, DOI 10.1109/ACCESS.2020.3010274
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Chalapathy R, 2019, Arxiv, DOI [arXiv:1901.03407, 10.48550/ARXIV.1901.03407, DOI 10.48550/ARXIV.1901.03407]
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Cho KT, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1044, DOI 10.1145/2976749.2978302
   Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
   De Andrade R, 2018, IEEE ACCESS, V6, P21287, DOI 10.1109/ACCESS.2018.2826522
   Donahue J., 2016, arXiv
   Giannopoulos H, 2017, IEEE VEH TECHNOL MAG, V12, P60, DOI 10.1109/MVT.2017.2647814
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Grandini M, 2020, Arxiv, DOI [arXiv:2008.05756, DOI 10.48550/ARXIV.2008.05756, 10.48550/arXiv.2008.05756]
   Gu ZH, 2016, IEEE T PARALL DISTR, V27, P3044, DOI 10.1109/TPDS.2016.2520949
   Hanselmann M, 2020, IEEE ACCESS, V8, P58194, DOI 10.1109/ACCESS.2020.2982544
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hendrycks D, 2018, Arxiv, DOI arXiv:1610.02136
   Hossain MD, 2020, P INT COMP SOFTW APP, P10, DOI 10.1109/COMPSAC48688.2020.00011
   Javed AR, 2021, IEEE T NETW SCI ENG, V8, P1456, DOI 10.1109/TNSE.2021.3059881
   Jo HJ, 2022, IEEE T INTELL TRANSP, V23, P6123, DOI 10.1109/TITS.2021.3078740
   Kang MJ, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0155781
   Kang MJ, 2016, IEEE VTS VEH TECHNOL, DOI 10.1109/VTCSpring.2016.7504089
   Kong S., 2021, arXiv
   Korea University, 2018, CAR HACK DAT INTR DE
   Kulandaivel Sekar, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P195, DOI 10.1109/SP40001.2021.00122
   Labrado C, 2019, IEEE CONSUM ELECTR M, V8, P99, DOI 10.1109/MCE.2019.2941392
   Linder-Noren Erik, 2019, PYTORCH IMPLEMENTATI
   Lokman Siti Farhana, 2018, Int. J. Eng. Technol, V7, P375
   Longari S, 2021, IEEE T NETW SERV MAN, V18, P1913, DOI 10.1109/TNSM.2020.3038991
   Luan Siyu, 2021, IEEE Access, V9
   Moubayed A, 2020, Arxiv, DOI arXiv:2006.04595
   Mutter Arthur, 2021, SIG CAN XL
   Odena A, 2017, PR MACH LEARN RES, V70
   Olufowobi H, 2020, IEEE T VEH TECHNOL, V69, P1484, DOI 10.1109/TVT.2019.2961344
   Santa Barletta V, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10155062
   Schlegl T, 2017, LECT NOTES COMPUT SC, V10265, P146, DOI 10.1007/978-3-319-59050-9_12
   Seo E, 2018, ANN CONF PRIV SECUR, P286
   Song HM, 2021, IEEE T VEH TECHNOL, V70, P1098, DOI 10.1109/TVT.2021.3051026
   Song HM, 2020, VEH COMMUN, V21, DOI 10.1016/j.vehcom.2019.100198
   Song HM, 2016, 2016 INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN), P63, DOI 10.1109/ICOIN.2016.7427089
   Stabili D, 2017, 2017 AEIT INTERNATIONAL ANNUAL CONFERENCE
   Szilagyi C, 2009, I C DEPEND SYS NETWO, P165, DOI 10.1109/DSN.2009.5270342
   Taylor A, 2016, PROCEEDINGS OF 3RD IEEE/ACM INTERNATIONAL CONFERENCE ON DATA SCIENCE AND ADVANCED ANALYTICS, (DSAA 2016), P130, DOI 10.1109/DSAA.2016.20
   Taylor A, 2015, 2015 WORLD CONGRESS ON INDUSTRIAL CONTROL SYSTEMS SECURITY (WCICSS), P45, DOI 10.1109/WCICSS.2015.7420322
   The AUTOSAR Consortium, 2020, REQ INTR DET SYST
   Wu WF, 2020, IEEE T INTELL TRANSP, V21, P919, DOI 10.1109/TITS.2019.2908074
   Wu WF, 2018, IEEE ACCESS, V6, P45233, DOI 10.1109/ACCESS.2018.2865169
   Xie GQ, 2021, IEEE T INTELL TRANSP, V22, P4467, DOI 10.1109/TITS.2021.3055351
   Xie GQ, 2021, IEEE T VEH TECHNOL, V70, P5244, DOI 10.1109/TVT.2021.3061746
   Xie GQ, 2020, IEEE T COMPUT AID D, V39, P4413, DOI 10.1109/TCAD.2020.2979457
   Xie Y, 2021, SOFTWARE PRACT EXPER, V51, P2108, DOI 10.1002/spe.2965
   Yang L, 2022, IEEE INTERNET THINGS, V9, P616, DOI 10.1109/JIOT.2021.3084796
   Yang YD, 2021, J CIRCUIT SYST COMP, V30, DOI 10.1142/S0218126621500079
   Zhou J, 2021, IEEE ACCESS, V9, P2665, DOI 10.1109/ACCESS.2020.3046862
NR 59
TC 14
Z9 16
U1 6
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2022
VL 21
IS 4
AR 45
DI 10.1145/3540198
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5E8PF
UT WOS:000865883500011
OA Green Published
DA 2024-07-18
ER

PT J
AU Minakova, S
   Sapra, D
   Stefanov, T
   Pimentel, AD
AF Minakova, Svetlana
   Sapra, Dolly
   Stefanov, Todor
   Pimentel, Andy D.
TI Scenario Based Run-Time Switching for Adaptive CNN-Based Applications at
   the Edge
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional neural networks; run-time adaptation; execution at the
   edge
AB Convolutional Neural Networks (CNNs) are biologically inspired computational models that are at the heart of many modern computer vision and natural language processing applications. Some of the CNN-based applications are executed on mobile and embedded devices. Execution of CNNs on such devices places numerous demands on the CNNs, such as high accuracy, high throughput, low memory cost, and low energy consumption. These requirements are very difficult to satisfy at the same time, so CNN execution at the edge typically involves trade-offs (e.g., high CNN throughput is achieved at the cost of decreased CNN accuracy). In existing methodologies, such trade-offs are either chosen once and remain unchanged during a CNN-based application execution, or are adapted to the properties of the CNN input data. However, the application needs can also be significantly affected by the changes in the application environment, such as a change of the battery level in the edge device. Thus, CNN-based applications need a mechanism that allows to dynamically adapt their characteristics to the changes in the application environment at run-time. Therefore, in this article, we propose a scenario-based run-time switching (SBRS) methodology, that implements such a mechanism.
C1 [Minakova, Svetlana; Stefanov, Todor] Leiden Univ, Niels Bohrweg 1, NL-2333 CA Leiden, South Holland, Netherlands.
   [Sapra, Dolly; Pimentel, Andy D.] Univ Amsterdam, Sci Pk 904, NL-1098 XH Amsterdam, North Holland, Netherlands.
C3 Leiden University; Leiden University - Excl LUMC; University of
   Amsterdam
RP Minakova, S (corresponding author), Leiden Univ, Niels Bohrweg 1, NL-2333 CA Leiden, South Holland, Netherlands.
EM s.minakova@liacs.leidenuniv.nl; t.p.stefanov@liacs.leidenuniv.nl;
   a.d.pimentel@uva.nl
OI Stefanov, Todor/0000-0001-6006-9366; Pimentel, Andy/0000-0002-2043-4469;
   Sapra, Dolly/0000-0003-3590-0394
FU European Union's Horizon 2020 Research and Innovation program [780788];
   H2020 - Industrial Leadership [780788] Funding Source: H2020 -
   Industrial Leadership
FX This project has received funding from the European Union's Horizon 2020
   Research and Innovation program under grant agreement No. 780788.
CR Abadi M, 2017, MAPL'17: PROCEEDINGS OF THE 1ST ACM SIGPLAN INTERNATIONAL WORKSHOP ON MACHINE LEARNING AND PROGRAMMING LANGUAGES, P1, DOI 10.1145/3088525.3088527
   Abdel-Mottaleb M.M.A., 2020, Drug Delivery Aspects, V4, P1
   Bolukbasi T, 2017, PR MACH LEARN RES, V70
   Bonna R, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3342997
   Branco S, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8111289
   Cheng AC, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243494
   Cheng Y, 2018, IEEE SIGNAL PROC MAG, V35, P126, DOI 10.1109/MSP.2017.2765695
   Chollet F, 2015, KERAS
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Everingham M, 2012, PASCAL VISUAL OBJECT
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hsu Chi-Hung, 2018, ARXIV180610332V2
   HUANG G, 2017, PROC CVPR IEEE, P2261, DOI DOI 10.1109/CVPR.2017.243
   Huang L, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273909
   Hubara I, 2018, J MACH LEARN RES, V18
   Jiang W, 2020, IEEE T FUZZY SYST, V28, P1585, DOI 10.1109/TFUZZ.2019.2918999
   Joseph V, 2020, IEEE MICRO, V40, P17, DOI 10.1109/MM.2020.3012391
   Jungmo Ahn, 2016, 2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), DOI 10.1109/RTCSA.2016.29
   Krizhevsky Alex, 2013, CIFAR 10
   Kukkonen S, 2007, IEEE C EVOL COMPUTAT, P3983
   Kyrkou C, 2018, DES AUT TEST EUROPE, P967, DOI 10.23919/DATE.2018.8342149
   Lai Liangzhen, 2018, P SYST MOD LANG
   Liu LL, 2018, AAAI CONF ARTIF INTE, P3675
   Moreira, 2012, THESIS TU EINDHOVEN
   NVIDIA, 2016, JETS TX2
   NVIDIA, 2021, TENS FRAM
   Reagen B, 2018, PR MACH LEARN RES, V80
   Refaeilzadeh P., 2009, ENCYCL DATABASE SYST, V5, P532, DOI DOI 10.1007/978-0-387-39940-9565
   Rueda FM, 2018, INFORMATICS-BASEL, V5, DOI 10.3390/informatics5020026
   Rusk N, 2016, NAT METHODS, V13, P35, DOI 10.1038/nmeth.3707
   Sapra Dolly, 2020, P INT C IND ENG OTH
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Theodorakopoulos Ilias, 2017, ARXIV170105221V5
   Do TD, 2018, PROCEEDINGS OF 2018 4TH INTERNATIONAL CONFERENCE ON GREEN TECHNOLOGY AND SUSTAINABLE DEVELOPMENT (GTSD), P7, DOI 10.1109/GTSD.2018.8595590
   Véstias MP, 2019, ALGORITHMS, V12, DOI 10.3390/a12080154
   Wang Chuan-Chi, 2020, P INT C RES AD CONV, P13
   Wang Y, 2020, IEEE J-STSP, V14, P623, DOI 10.1109/JSTSP.2020.2979669
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Xu Yhui, 2020, ARXIV200106392V2
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yu J., 2019, P INT C LEARN REPR
   Zahangir Alom M., 2018, ARXIV180301164V2
   Zhai JT, 2018, IEEE T COMPUT AID D, V37, P2636, DOI 10.1109/TCAD.2018.2858365
NR 43
TC 2
Z9 2
U1 3
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2022
VL 21
IS 2
AR 14
DI 10.1145/3488718
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZX9SX
UT WOS:000772233800001
OA Bronze
DA 2024-07-18
ER

PT J
AU Zhou, Q
   Li, GH
   Chen, Q
   Li, JJ
AF Zhou, Quan
   Li, Guohui
   Chen, Qi
   Li, Jianjun
TI Guaranteeing Timely Response to Changes of Monitored Objects by
   Assigning Deadlines and Periods to Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deadline and period assignment; hybrid tasks; timely response; EDF
   scheduling; CPSs
ID MAINTAINING DATA FRESHNESS; TEMPORAL CONSISTENCY; SCHEDULING ALGORITHM;
   UPDATE TRANSACTIONS; LOAD ADJUSTMENT; CONSTRAINTS
AB Timely response to changes of monitored objects is the key to ensuring the safety and reliability of cyber-physical systems (CPSs). There are two kinds of tasks in CPSs: update tasks and control tasks. Update tasks are responsible for updating the data in the system based on the state of the objects they monitor. Control tasks are responsible for making decisions based on the data in the system. The response time of the system to the change of a monitored object consists of two parts: the time taken by update tasks to reflect the change to the system, and the time taken by control tasks to make decisions according to the data in the system. Deadlines and periods of update tasks and control tasks directly affect the response time. Reasonable deadline and period assignment is the key to ensuring timely response to the changes of monitored objects. In this paper, we study the deadline and period assignment in CPSs. To the best of our knowledge, all existing work only focuses on the deadline and period assignment for update tasks with the goal of ensuring the freshness of the data in CPSs, and this is the first study focusing on the deadline and period assignment for both update tasks and control tasks with the goal of ensuring timely response to the changes of monitored objects. A new problem about response time control and system workload control is defined in this paper. Two deadline and period assignment methods are proposed to solve the defined problem. All the proposed methods can be used in the CPSs adopting the earliest deadline first (EDF) scheduling method. Experiments with randomly generated tasks are conducted to evaluate the performance of the proposed methods in terms of acceptance ratio and execution efficiency.
C1 [Zhou, Quan; Li, Guohui; Chen, Qi; Li, Jianjun] Huazhong Univ Sci & Technol, 1037 Luoyu Rd, Wuhan, Peoples R China.
C3 Huazhong University of Science & Technology
RP Chen, Q (corresponding author), Huazhong Univ Sci & Technol, 1037 Luoyu Rd, Wuhan, Peoples R China.
EM quanzhou@hust.edu.cn; guohuili@hust.edu.cn; chenqijason@hust.edu.cn;
   jianjunli@hust.edu.cn
RI yang, zhuo/JPK-3133-2023; Li, Guo/JNR-1700-2023
FU National Natural Science Foundation of China [61802137]; Hubei
   Provincial Natural Science Foundation of China [2018CFB204]
FX The work was partially supported by the National Natural Science
   Foundation of China under Grant No. 61802137, and Hubei Provincial
   Natural Science Foundation of China under Grant No. 2018CFB204.
CR Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Biondi A, 2018, IEEE REAL TIME, P240, DOI 10.1109/RTAS.2018.00032
   Bouzeghoub M., 2004, P 2004 INT WORKSHOP, P59, DOI [DOI 10.1145/1012453.1012464, 10.1145/1012453.1012464]
   Feiertag Nico, 2009, IEEE REAL TIM SYST S
   Fu CC, 2019, IEEE T KNOWL DATA EN, V31, P1779, DOI 10.1109/TKDE.2018.2866842
   Fu CC, 2018, IEEE T COMPUT AID D, V37, P2743, DOI 10.1109/TCAD.2018.2857378
   GERBER R, 1994, REAL TIM SYST SYMP P, P192, DOI 10.1109/REAL.1994.342716
   Golomb D, 2018, I SYM OBJ-OR R-T D C, P174, DOI 10.1109/ISORC.2018.00034
   Gustafsson T, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P182, DOI 10.1109/RTTAS.2004.1317263
   Gustafsson T., 2004, P 2004 ACM S APPL CO, P846
   Han CC, 1996, IEEE T COMPUT, V45, P814, DOI 10.1109/12.508320
   Han S, 2016, IEEE T KNOWL DATA EN, V28, P756, DOI 10.1109/TKDE.2015.2496199
   Han S, 2014, IEEE T COMPUT, V63, P979, DOI 10.1109/TC.2012.266
   Han S, 2013, ACM IEEE INT CONF CY, P189, DOI 10.1109/ICCPS.2013.6604013
   Han S, 2013, IEEE T KNOWL DATA EN, V25, P2325, DOI 10.1109/TKDE.2012.173
   Han S, 2012, J SYST SOFTWARE, V85, P1729, DOI 10.1016/j.jss.2012.03.055
   Han S, 2009, REAL TIM SYST SYMP P, P115, DOI 10.1109/RTSS.2009.36
   Ho SJ, 1997, REAL TIM SYST SYMP P, P144, DOI 10.1109/REAL.1997.641277
   Jha AK, 2006, REAL TIM SYST SYMP P, P335, DOI 10.1109/RTSS.2006.30
   Jianjun Li, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P126, DOI 10.1109/RTSS.2011.19
   Kang KD, 2002, EUROMICRO, P203, DOI 10.1109/EMRTS.2002.1019200
   Kim Y.K., 1995, Adv. Real-time Syst., P509
   Ko J, 2010, P IEEE, V98, P1947, DOI 10.1109/JPROC.2010.2065210
   Kuo TW, 2000, IEEE T COMPUT, V49, P112, DOI 10.1109/12.833108
   KUO TW, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P76, DOI 10.1109/REAL.1993.393513
   Lam KY, 2004, REAL TIM SYST SYMP P, P276
   Li GH, 2019, IEEE T COMPUT, V68, P1077, DOI 10.1109/TC.2018.2889456
   Li GH, 2017, IEEE T COMPUT, V66, P1119, DOI 10.1109/TC.2016.2645205
   Li JJ, 2016, IEEE T COMPUT, V65, P1632, DOI 10.1109/TC.2015.2448088
   Lu CY, 2016, P IEEE, V104, P1013, DOI 10.1109/JPROC.2015.2497161
   Peralta V., 2006, DATA FRESHNESS DATA
   Shi XS, 2018, IEEE ACCESS, V6, P57425, DOI 10.1109/ACCESS.2018.2872778
   SONG X, 1995, IEEE T KNOWL DATA EN, V7, P786, DOI 10.1109/69.469820
   Wang JT, 2013, COMPUTING, V95, P993, DOI 10.1007/s00607-012-0242-8
   Wang JT, 2012, REAL-TIME SYST, V48, P387, DOI 10.1007/s11241-012-9150-4
   Xiong M, 2005, REAL TIM SYST SYMP P, P27
   Xiong M, 2004, IEEE T COMPUT, V53, P567, DOI 10.1109/TC.2004.1275297
   Xiong M, 2002, IEEE T KNOWL DATA EN, V14, P1155, DOI 10.1109/TKDE.2002.1033781
   Xiong M, 2008, IEEE T COMPUT, V57, P952, DOI 10.1109/TC.2008.16
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
   Zhu F., 2011, P EMC, V102, P351, DOI [10.1007/978-94-007-2105-0-32, DOI 10.1007/978-94-007-2105-0-32]
NR 42
TC 0
Z9 0
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 96
DI 10.1145/3477027
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600047
OA Bronze
DA 2024-07-18
ER

PT J
AU Marshall, J
   Gifford, R
   Bloom, G
   Parmer, G
   Simha, R
AF Marshall, James
   Gifford, Robert
   Bloom, Gedare
   Parmer, Gabriel
   Simha, Rahul
TI 7 Precise Cache Profiling for Studying Radiation Effects
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cache faults; cache profiling; single event upset
ID MULTIPLE-CELL UPSETS; MICROPROCESSORS
AB Increased access to space has led to an increase in the usage of commodity processors in radiation environments. These processors are vulnerable to transient faults such as single event upsets that may cause bit-flips in processor components. Caches in particular are vulnerable due to their relatively large area, yet are often omitted from fault injection testing because many processors do not provide direct access to cache contents and they are often not fully modeled by simulators. The performance benefits of caches make disabling them undesirable, and the presence of error correcting codes is insufficient to correct for increasingly common multiple bit upsets.
   This work explores building a program's cache profile by collecting cache usage information at an instruction granularity via commonly available on-chip debugging interfaces. The profile provides a tighter bound than cache utilization for cache vulnerability estimates (50% for several benchmarks). This can be applied to reduce the number of fault injections required to characterize behavior by at least two-thirds for the benchmarks we examine. The profile enables future work in hardware fault injection for caches that avoids the biases of existing techniques.
C1 [Marshall, James; Parmer, Gabriel; Simha, Rahul] George Washington Univ, Dept Comp Sci, 800 22nd St NW, Washington, DC 20052 USA.
   [Gifford, Robert] Univ Penn, Dept Comp Sci, 3330 Walnut St, Philadelphia, PA 19104 USA.
   [Bloom, Gedare] Univ Colorado, Dept Comp Sci, 1420 Austin Bluffs Pkwy, Colorado Springs, CO 80918 USA.
C3 George Washington University; University of Pennsylvania; University of
   Colorado System; University of Colorado at Colorado Springs
RP Marshall, J (corresponding author), George Washington Univ, Dept Comp Sci, 800 22nd St NW, Washington, DC 20052 USA.
EM jcmarsh@gwu.edu; gparmer@gwu.edu; gbloom@uccs.edu; rgif@seas.upenn.edu;
   simha@gwu.edu
OI Bloom, Gedare/0000-0002-5677-7092; Marshall, James/0000-0002-1128-6302
CR [Anonymous], 2011, ZYBO FPGA Board Reference Manual
   [Anonymous], 2016, Zynq-7000 all programable soc overview (ds 190 v1.9)
   [Anonymous], 2014, ISPASS
   Asadi G.-H., 2005, ISPASS
   Asadi Hossein, 2006, DATE
   Brais Hadi., 2019, ACM Transactions on Embedded Computing Systems (TECS), V18, P1
   Carlisle E, 2018, AEROSP CONF PROC
   Carlisle E, 2016, AEROSP CONF PROC
   Cho H., 2013, DAC
   Dennehy N., 2008, 5 ANN NASA MANAGEMEN
   Entrena L, 2012, IEEE T COMPUT, V61, P313, DOI 10.1109/TC.2010.262
   George AD, 2018, P IEEE, V106, P458, DOI 10.1109/JPROC.2018.2802438
   Guthaus M. R., 2001, WWC 4
   Hands A, 2012, IEEE T NUCL SCI, V59, P2824, DOI 10.1109/TNS.2012.2217383
   Heidt Hank, 2000, SMALLSAT
   Heinig Andreas, 2013, GI JAHRESTAGUNG
   Hiemstra DM, 1999, IEEE T NUCL SCI, V46, P1453, DOI 10.1109/23.819107
   Hoffmann Martin, 2015, RTAS
   Ibe E, 2010, IEEE T ELECTRON DEV, V57, P1527, DOI 10.1109/TED.2010.2047907
   IEEE, IEEE 1149 1
   Irom Farokh, 2008, TECHNICAL REPORT
   Kaliorakis M., 2015, IISWC
   Kayali S, 2012, AEROSP CONF PROC
   Lee DS, 2015, IEEE T NUCL SCI, V62, P2563, DOI 10.1109/TNS.2015.2498641
   Leveugle R., 2009, DATE
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Li Guanpeng, 2018, DSN
   Lohmeyer WQ, 2013, AEROSP CONF PROC
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Nethercote Nicholas, 2004, TECHNICAL REPORT
   Nowatzki Tony, 2014, 11TH ANNUALWORKSHOP
   Oberhumer MarkusF.X.J., LZO REAL TIME DATA C
   PORTELAGARCIA M, 2011, TDSC, V8, P308, DOI DOI 10.1109/TDSC.2010.50
   Quinn H, 2015, IEEE T NUCL SCI, V62, P2547, DOI 10.1109/TNS.2015.2498313
   Rath D., 2005, THESIS
   Rebaudengo Maurizio, 1999, VLSI TEST S
   Rehman S., 2011, CODES ISSS
   Ridenoure Rex, 2015, SMALLSAT
   Sangchoolie Behrooz, 2017, DSN
   Santini Thiago, 2014, ETS
   Santini Thiago, 2015, CASES
   Schirmeier H., 2015, DSN
   Shivakumar P., 2002, DSN
   SHYE A, 2009, TDSC, V6, P135, DOI DOI 10.1109/TDSC.2008.62
   Some Raphael R., 2001, DSN
   Swartwout M., CubeSat Database"
   Tambara Lucas Antunes, 2015, REDW
   Thomas Anna., 2013, SELSE
   Wei J., 2014, DSN
   Wilson Christopher, 2015, SMALLSAT
   Wirthlin M, 2014, IEEE T NUCL SCI, V61, P3080, DOI 10.1109/TNS.2014.2366913
   Wulf Nicholas, 2011, AEROCONF
   Ziade H., 2004, INT ARAB J INF TECHN, V1, P171
NR 53
TC 0
Z9 0
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 25
DI 10.1145/3442339
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500009
DA 2024-07-18
ER

PT J
AU Poudel, P
   Ray, B
   Milenkovic, A
AF Poudel, Prawar
   Ray, Biswajit
   Milenkovic, Aleksandar
TI Microcontroller Fingerprinting Using Partially Erased NOR Flash Memory
   Cells
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE NOR flash memory; microcontrollers; fingerprinting
ID PHYSICAL UNCLONABLE FUNCTIONS; RANDOM NUMBER GENERATION; SECURITY
AB Electronic device fingerprints, unique bit vectors extracted from device's physical properties, are used to differentiate between instances of functionally identical devices. This article introduces a new technique that extracts fingerprints from unique properties of partially erased NOR flash memory cells in modern microcontrollers. NOR flash memories integrated in modern systems-on-a-chip typically hold firmware and read-only data, but they are increasingly in-system-programmable, allowing designers to erase and program them during normal operation. The proposed technique leverages partial erase operations of flash memory segments that bring them into the state that exposes physical properties of the flash memory cells through a digital interface. These properties reflect semiconductor process variations and defects that are unique to each microcontroller or a flash memory segment within a microcontroller. The article explores threshold voltage variation in NOR flash memory cells for generating fingerprints and describes an algorithm for extracting fingerprints. The experimental evaluation utilizing a family of commercial microcontrollers demonstrates that the proposed technique is cost-effective, robust, and resilient to changes in voltage and temperature as well as to aging effects.
C1 [Poudel, Prawar; Ray, Biswajit; Milenkovic, Aleksandar] Univ Alabama, Dept Elect & Comp Engn, 301 Sparkman Dr, Huntsville, AL 35899 USA.
C3 University of Alabama System; University of Alabama Huntsville
RP Poudel, P (corresponding author), Univ Alabama, Dept Elect & Comp Engn, 301 Sparkman Dr, Huntsville, AL 35899 USA.
EM pp0030@uah.edu; biswajit.ray@uah.edu; milenka@uah.edu
RI Milenkovic, Aleksandar/C-5593-2011
OI Milenkovic, Aleksandar/0000-0002-9359-4594
FU National Science Foundation [2007403]; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [2007403] Funding
   Source: National Science Foundation
FX This research was supported in part by the National Science Foundation
   under Grant No 2007403.
CR Bacha A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P128, DOI 10.1145/2830772.2830814
   Clark LT, 2019, INTEGRATION, V65, P263, DOI 10.1016/j.vlsi.2017.10.001
   Duncan AR, 2016, IEEE T NUCL SCI, V63, P1276, DOI 10.1109/TNS.2016.2540803
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Hashemian MS, 2015, DES AUT TEST EUROPE, P647
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Jia SJ, 2015, LECT NOTES COMPUT SC, V9290, P437, DOI 10.1007/978-3-319-23318-5_24
   Kim JS, 2018, INT S HIGH PERF COMP, P194, DOI 10.1109/HPCA.2018.00026
   Lee Donghyuk, 2017, P ACM SIGMETRICS INT, V54, DOI [10.1145/3078505.3078533, DOI 10.1145/3078505.3078533]
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Liu MQ, 2017, I SYMPOS LOW POWER E
   Mandadi Harsha, 2017, REMOTE INTEGRITY CHE
   Nguyen TN, 2020, IEEE ACCESS, V8, P98637, DOI 10.1109/ACCESS.2020.2995891
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Poudel P, 2019, IEEE T COMPUT, V68, P307, DOI 10.1109/TC.2018.2866459
   Prabhu P, 2011, LECT NOTES COMPUT SC, V6740, P188, DOI 10.1007/978-3-642-21599-5_14
   Rosenblatt S, 2013, IEEE J SOLID-ST CIRC, V48, P2934, DOI 10.1109/JSSC.2013.2282114
   Sakib S, 2020, IEEE T ELECTRON DEV, V67, P937, DOI 10.1109/TED.2020.2968272
   Schaller A, 2019, IEEE T DEPEND SECURE, V16, P462, DOI 10.1109/TDSC.2018.2822298
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sutar S, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968519
   Talukder B. M. S. Bahar, 2018, LDPUF EXPLOITING DRA
   Tehranipoor F, 2017, IEEE T VLSI SYST, V25, P1085, DOI 10.1109/TVLSI.2016.2606658
   Texas Instruments, 2009, MSP430F543X MSP430F5
   Texas Instruments, 2008, MSP430 FLASH MEM CHA
   Wang YL, 2012, P IEEE S SECUR PRIV, P33, DOI 10.1109/SP.2012.12
NR 28
TC 0
Z9 0
U1 7
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 26
DI 10.1145/3448271
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500010
DA 2024-07-18
ER

PT J
AU Srinivasavarma, VSM
   Vidhyut, S
   Mahammad, SN
AF Srinivasavarma, Vegesna S. M.
   Vidhyut, Shiv
   Mahammad, Noor S.
TI A TCAM-based Caching Architecture Framework for Packet Classification
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Ternary CAMs; rule caching; statistical packet classification
ID OPTIMIZATION
AB Packet Classification is the enabling function for performing many networking applications like Integrated Services, Differentiated Services, Access Control/Firewalls, and Intrusion Detection. To cope with high-speed links and ever-increasing bandwidth requirements, time-efficient solutions are needed for which Ternary Content Addressable Memories (TCAMs) are popularly used. However, high cost, heavy power consumption, and poor scalability limit their use in many commercial switches. In this work, an efficient framework for caching the packet classification rules on TCAMs in accordance with traffic characteristics is proposed. The proposed design will have a two-level classification engine in which level-1 is a TCAM classifier with a smaller rule capacity and level-2 is a software classifier. The classifiers are assisted by a rule update engine that monitors the rule temporal behavior and performs timely updates of the rules onto level-1. Crucial challenges with respect to the proposed framework design are defined and addressed effectively in this work. Simulation results shows that the architecture can achieve a throughput of 250 Gbps on average by caching only 10% of the total rules for rule databases of sizes 10,000. The proposed architecture, to the best of our knowledge, is the only traffic-aware architecture using TCAMs that provides a completely deployable framework and also can scale for speeds beyond 250 Gbps (OC-1920 and beyond).
C1 [Srinivasavarma, Vegesna S. M.; Vidhyut, Shiv; Mahammad, Noor S.] IIITDM Kancheepuram, Dept CSE, Chennai 600127, Tamil Nadu, India.
C3 Indian Institute of Information Technology, Design & Manufacturing,
   Kancheepuram
RP Srinivasavarma, VSM (corresponding author), IIITDM Kancheepuram, Dept CSE, Chennai 600127, Tamil Nadu, India.
EM coe16d001@iiitdm.ac.in; coe15b017@iiitdm.ac.in; noor@iiitdm.ac.in
RI Srinivasavarma, Vegesna S M/AAY-9616-2021; Mahammad Sk, Noor/C-8197-2017
OI Srinivasavarma, Vegesna S M/0000-0001-7838-9982; Mahammad Sk,
   Noor/0000-0003-4708-4769
FU Ministry of Electronics and Information Technology, Government of India,
   under Visvesvaraya Ph.D. scheme [VISPHD-MEITY-873]
FX The work is supported by the Ministry of Electronics and Information
   Technology, Government of India, under Visvesvaraya Ph.D. scheme, grant
   number VISPHD-MEITY-873.
CR Agrawal B, 2008, IEEE T VLSI SYST, V16, P554, DOI 10.1109/TVLSI.2008.917538
   [Anonymous], [No title captured]
   [Anonymous], 2019, WITS WAIKATO INTERNE
   Baboescu F, 2001, ACM SIGCOMM COMP COM, V31, P199, DOI 10.1145/964723.383075
   Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Banerjee T, 2015, IEEE T COMPUT, V64, P1104, DOI 10.1109/TC.2014.2315645
   Bremlerr-Barr A, 2012, IEEE T COMPUT, V61, P18, DOI 10.1109/TC.2010.267
   Gupta P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1184, DOI 10.1109/INFCOM.2000.832490
   Gupta P, 1999, COMP COMM R, V29, P147, DOI 10.1145/316194.316217
   Gupta P, 2000, IEEE MICRO, V20, P34, DOI 10.1109/40.820051
   Hamed H, 2006, IEEE J SEL AREA COMM, V24, P1817, DOI 10.1109/JSAC.2006.877140
   Kogan K, 2014, ACM SIGCOMM COMP COM, V44, P15, DOI 10.1145/2740070.2626294
   Lakshman T. V., 1998, Computer Communication Review, V28, P203, DOI 10.1145/285243.285283
   Lan KC, 2006, COMPUT NETW, V50, P46, DOI 10.1016/j.comnet.2005.02.008
   Lee M, 2008, 2008 EMAP CONFERENCE PROCEEDINGS, P111, DOI 10.1109/EMAP.2008.4784242
   Li K, 2003, ICON 2003: 11TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS, P111
   Li YP, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010064
   Liu AX, 2010, IEEE ACM T NETWORK, V18, P490, DOI 10.1109/TNET.2009.2030188
   Liu H, 2002, HOT INTERCONNECTS 10, P95, DOI 10.1109/CONECT.2002.1039263
   Ma YD, 2012, ACM SIGCOMM COMP COM, V42, P335, DOI 10.1145/2377677.2377749
   Meiners CR, 2011, IEEE ACM T NETWORK, V19, P237, DOI 10.1109/TNET.2010.2061864
   Meiners CR, 2010, HARDWARE BASED PACKET CLASSIFICATION FOR HIGH SPEED INTERNET ROUTERS, P1, DOI 10.1007/978-1-4419-6700-8
   Qi YX, 2009, IEEE INFOCOM SER, P648, DOI 10.1109/INFCOM.2009.5061972
   Rottenstreich O, 2016, IEEE ACM T NETWORK, V24, P555, DOI 10.1109/TNET.2014.2382031
   Rottenstreich O, 2013, IEEE T COMPUT, V62, P1127, DOI 10.1109/TC.2012.59
   Singh S, 2003, ACM SIGCOMM COMP COM, V33, P213
   Taylor DE, 2007, IEEE ACM T NETWORK, V15, P499, DOI 10.1109/TNET.2007.893156
   Taylor DE, 2005, IEEE INFOCOM SER, P269
   Trabelsi Z, 2014, IET INFORM SECUR, V8, P250, DOI 10.1049/iet-ifs.2011.0146
   van Lunteren J, 2003, IEEE J SEL AREA COMM, V21, P560, DOI 10.1109/JSAC.2003.810527
   Wei R, 2016, IEEE ACM T NETWORK, V24, P968, DOI 10.1109/TNET.2015.2402093
   Woo T. Y. C., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1213, DOI 10.1109/INFCOM.2000.832499
   Xu B, 2005, 19th International Conference on Advanced Information Networking and Applications, Vol 1, Proceedings, P987
NR 33
TC 8
Z9 9
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2021
VL 20
IS 1
AR 2
DI 10.1145/3409109
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PT6RO
UT WOS:000608740800002
DA 2024-07-18
ER

PT J
AU Lukyanov, G
   Mokhov, A
   Lechner, J
AF Lukyanov, Georgy
   Mokhov, Andrey
   Lechner, Jakob
TI Formal Verification of Spacecraft Control Programs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Formal verification; instruction set architecture; functional
   programming; domain-specific languages
ID SOFTWARE
AB Verification of correctness of control programs is an essential task in the development of space electronics; it is difficult and typically outweighs design and programming tasks in terms of development hours. This article presents a verification approach designed to help spacecraft engineers reduce the effort required for formal verification of low-level control programs executed on custom hardware.
   The verification approach is demonstrated on an industrial case study. We present a REDuced instruction set for Fixed-point and INteger arithmetic (REDFIN), a processing core used in space missions, and its formal semantics expressed using the proposed metalanguage for state transformers, followed by examples of verification of simple control programs.
C1 [Lukyanov, Georgy; Mokhov, Andrey] Newcastle Univ, Newcastle Upon Tyne, Tyne & Wear, England.
   [Lechner, Jakob] RUAG Space GmbH, Vienna, Austria.
C3 Newcastle University - UK
RP Lukyanov, G (corresponding author), Newcastle Univ, Newcastle Upon Tyne, Tyne & Wear, England.
EM mail@geo2a.info; andrey.mokhov@newcastle.ac.uk; jakob.lechner@gmx.net
FU EPSRC [1948936] Funding Source: UKRI
CR [Anonymous], P INT C COMP AID VER
   Armstrong A, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290384
   Baldoni R, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3182657
   Ben-Ari Mordechai., 2001, ACM SIGCSE Bulletin, V33, P58
   Brady E, 2013, J FUNCT PROGRAM, V23, P552, DOI 10.1017/S095679681300018X
   Currie D, 2006, INT J PARALLEL PROG, V34, P61, DOI 10.1007/s10766-005-0004-8
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Degenbaev Ulan, 2012, THESIS U SAARLANDES
   Diehl Stephen, 2017, MONADS MACHINE CODE
   Erkok L., 2019, SBV SMT BASED VERIFI
   Fox A, 2010, LECT NOTES COMPUT SC, V6172, P243, DOI 10.1007/978-3-642-14052-5_18
   Jelvis Tikhon, 2016, ANAL PROGRAMS Z3 VID
   Kennedy C, 2013, INNOVATION AND CHANGE IN ENGLISH LANGUAGE EDUCATION, P13
   Leveson NG, 2004, J SPACECRAFT ROCKETS, V41, P564, DOI 10.2514/1.11950
   MIT, 2017, FORM SPEC RISC 5 ISA
   Mokhov A, 2019, PROCEEDINGS OF THE 12TH ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON HASKELL (HASKELL '19), P139, DOI 10.1145/3331545.3342593
   *NASA, 1999, TECHNICAL REPORT
   Reid A, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133912
   Vazou N, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2692915.2628161
   WADLER P, 1990, PROCEEDINGS OF THE 1990 ACM CONFERENCE ON LISP AND FUNCTIONAL PROGRAMMING, P61, DOI 10.1145/91556.91592
   Wall Lewis, 2017, ASM MONAD
NR 21
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 37
DI 10.1145/3391900
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000008
OA Green Published
DA 2024-07-18
ER

PT J
AU Barijough, KM
   Zhao, ZR
   Gerstlauer, A
AF Barijough, Kamyar Mirzazad
   Zhao, Zhuoran
   Gerstlauer, Andreas
TI Quality/Latency-Aware Real-time Scheduling of Distributed Streaming IoT
   Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Scheduling; real-time; streaming; IoT; open network
AB Embedded systems are increasingly networked and distributed, often, such as in the Internet of Things (IoT), over open networks with potentially unbounded delays. A key challenge is the need for real-time guarantees over such inherently unreliable and unpredictable networks. Generally, timeouts are used to provide timing guarantees while trading off data losses and quality. The schedule of distributed task executions and network timeouts thereby determines a fundamental latency-quality trade-off that is, however, not taken into account by existing scheduling algorithms. In this paper, we propose an approach for scheduling of distributed, real-time streaming applications under quality-latency goals. We formulate this as a problem of analytically deriving a static worst-case schedule of a given distributed dataflow graph that minimizes quality loss while meeting guaranteed latency constraints. Towards this end, we first develop a quality model that estimates SNR of distributed streaming applications under given network characteristics and an overall linearity assumption. Using this quality model, we then formulate and solve the scheduling of distributed dataflow graphs as a numerical optimization problem. Simulation results with random graphs show that quality/latency-aware scheduling improves SNR over a baseline schedule by 50% on average. When applied to a distributed neural network application for handwritten digit recognition, our scheduling methodology can improve classification accuracy by 10% over a naive distribution under tight latency constraints.
C1 [Barijough, Kamyar Mirzazad; Zhao, Zhuoran; Gerstlauer, Andreas] Univ Texas Austin, Dept Elect & Comp Engn, 2501 Speedway, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Barijough, KM (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, 2501 Speedway, Austin, TX 78712 USA.
EM kammirzazad@utexas.edu; zhuoran@utexas.edu; gerstl@ece.utexas.edu
FU National Science Foundation (NSF) [CNS-1421642]
FX The authors would like to thank the reviewers for their valuable
   comments and helpful suggestions. This work was partially supported by
   the National Science Foundation (NSF) under grant CNS-1421642.
CR Barijough Kamyar Mirzazad, 2019, QLA RTS
   Beal J, 2015, COMPUTER, V48, P22, DOI 10.1109/MC.2015.261
   BOVY C, 2002, PASS ACT MEAS WORKSH
   Cho Junguk, 2017, INT C EM NETW EXPERI
   Coluccia A, 2018, INTERNET TECHNOL LET, V1, DOI 10.1002/itl2.11
   Dean J, 2010, COMMUN ACM, V53, P72, DOI 10.1145/1629175.1629198
   Fradet Pascal, 2018, Principles of Modeling - Essays Dedicated to Edward A. Lee on the Occasion of His 60th Birthday. Lecture Notes in Computer Science (LNCS 10760), P254, DOI 10.1007/978-3-319-95246-8_15
   Francis S, 2017, IEEE EMBED SYST LETT, V9, P121, DOI 10.1109/LES.2017.2725826
   Frederick, 2003, 3550 RFC, P1
   Gould NIM., 2000, MOS-SIAM SER OPTIMIZ, DOI 10.1137/1.9780898719857
   Gropp William D, 1999, USING MPI PORTABLE P, V1
   Hong K, 2013, P 2 ACM SIGCOMM WORK, P15, DOI DOI 10.1145/2491266.2491270
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lin Changfu, 2018, INT C NETW PROT ICNP
   Mao Jiachen, 2017, DES AUT TEST EUR C E
   Nastic S., 2013, INT C SERV OR COMP A
   Parks TM., 1995, AS C SIGN SYST COMP
   Persson P, 2015, PROCEDIA COMPUT SCI, V52, P210, DOI 10.1016/j.procs.2015.05.059
   Pitt E., 2001, Java. rmi: The Remote Method Invocation Guide
   Ran Xukan, 2018, INT C COMP COMM INFO
   Schmidt DC, 2000, COMPUTER, V33, P56, DOI 10.1109/2.846319
   Siegel J., 2000, CORBA 3 FUNDAMENTALS, V2
   Son Hy Truong, 2015, NEURAL NETWORK IMPLE
   Stuijk S., 2006, APPL CONC SYST DES 6
   Toshniwal Ankit, 2014, INT C MAN DAT SIGMOD
   Varga A., 2008, ICST
   Wang Guolu, 2018, INT S CLUST CLOUD GR
   Xue YK, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3001934
   Zhao Yang, 2007, REAL TIM EMB TECHN A
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
NR 31
TC 1
Z9 1
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 83
DI 10.1145/3358209
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700039
DA 2024-07-18
ER

PT J
AU Yu, JC
   Lukefahr, A
   Das, R
   Mahlke, S
AF Yu, Jiecao
   Lukefahr, Andrew
   Das, Reetuparna
   Mahlke, Scott
TI TF-Net: Deploying Sub-Byte Deep Neural Networks on Microcontrollers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Deep neural networks; microcontrollers; sub-byte computation
AB Deep Neural Networks (DNNs) have become an essential component of various applications. While today's DNNs are mainly restricted to cloud services, network connectivity, energy, and data privacy problems make it important to support efficient DNN computation on low-cost, low-power processors like microcontrollers. However, due to the constrained computation resources, it is challenging to execute large DNN models on microcontrollers. Using sub-byte low-precision input activations and weights is a typical method to reduce DNN computation. But on byte-addressable microcontrollers, the sub-byte computation is not well supported. The sub-byte inputs and weights need to be unpacked from bitstreams before computation, which incurs significant computation and energy overhead.
   In this paper, we propose the TF-Net pipeline to efficiently deploy sub-byte DNNs on microcontrollers. While TF-Net allows for a range of weight and input precision, we find Ternary weights and Four-bit inputs provide the optimal balance between model accuracy, computation performance, and energy efficiency. TF-Net first includes a training framework for sub-byte low-precision DNN models. Two algorithms are then introduced to accelerate the trained models. The first, direct buffer convolution, amortizes unpacking overhead by caching unpacked inputs. The second, packed sub-byte multiply-accumulate, utilizes a single multiplication instruction to perform multiple sub-byte multiply-accumulate computations. To further accelerate DNN computation, we propose two instructions, Multiply-Shift-Accumulate and Unpack, to extend the existing microcontroller instruction set. On the tested networks, TF-Net can help improve the computation performance and energy efficiency by 1.83x and 2.28x on average, respectively.
C1 [Yu, Jiecao; Das, Reetuparna; Mahlke, Scott] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Lukefahr, Andrew] Indiana Univ Bloomington, Bloomington, IN USA.
C3 University of Michigan System; University of Michigan; Indiana
   University System; Indiana University Bloomington
RP Yu, JC (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM jiecaoyu@umich.edu; lukefahr@indiana.edu; reetudas@umich.edu;
   mahlke@umich.edu
OI Das, Reetuparna/0000-0002-5894-8342
FU Arm Ltd; National Science Foundation [XPS-1628991]
FX This work is supported in part by Arm Ltd and by the National Science
   Foundation under grant XPS-1628991. The authors would like to thank
   fellow members of the CCCP research group, and the anonymous reviewers
   for their time, suggestions, and valuable feedback.
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   [Anonymous], STM32 POW SHIELD DAT
   [Anonymous], 2016, ARXIV160202830
   [Anonymous], 2018, COMPUTER VISION PATT
   [Anonymous], XIL 8 BIT DOT PROD A
   [Anonymous], 2018, ARXIV180311232
   [Anonymous], PROC CVPR IEEE
   [Anonymous], 2017, IEEE I CONF COMP VIS, DOI DOI 10.1109/ICCV.2017.322
   [Anonymous], CUDNN INST GUID DEEP
   [Anonymous], ATMEL AT86RF212 TRAN
   [Anonymous], 2018, CONF PROC INT SYMP C, DOI DOI 10.1109/ISCA.2018.00037
   [Anonymous], 2017, CVPR
   [Anonymous], 2016, ARXIV
   [Anonymous], 2017, DEEP LEARN INT8 OPT
   [Anonymous], ARM INSTRUCTION SET
   [Anonymous], FITB FLEX TEARD
   [Anonymous], STM32 NUCLEO F411RE
   [Anonymous], 2015, 32 ICML
   [Anonymous], 2017, ARXIV171107128
   [Anonymous], 2011, DEEP LEARNING UNSUPE
   [Anonymous], ARXIV18129818
   Catanzaro B., 2014, ARXIV NEURAL EVOLUTI
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Courbariaux M, 2015, ADV NEUR IN, V28
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Ioffe S., 2015, P INT C MACH LEARN, VVolume 1, P448, DOI DOI 10.48550/ARXIV.1502.03167
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Lin M., 2013, P 2 INT C LEARNING R
   Park E, 2018, CONF PROC INT SYMP C, P688, DOI 10.1109/ISCA.2018.00063
   Park Jongsoo, 2016, ICLR
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Wang XW, 2019, INT S HIGH PERF COMP, P81, DOI 10.1109/HPCA.2019.00029
   Zhang D., 2018, P EUR C COMP VIS ECC, P365
   Zhou S., 2016, CORR
   Zhu C, 2016, ARXIV PREPRINT ARXIV
NR 39
TC 11
Z9 13
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 45
DI 10.1145/3358189
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700001
DA 2024-07-18
ER

PT J
AU Vasilios, K
   Georgios, K
   Nikolaos, V
AF Vasilios, Kelefouras
   Georgios, Keramidas
   Nikolaos, Voros
TI Combining Software Cache Partitioning and Loop Tiling for Effective
   Shared Cache Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cache partitioning; loop tiling; page coloring; data array layouts;
   memory management
ID COMPILATION; OPTIMIZATION
AB One of the biggest challenges in multicore platforms is shared cache management, especially for data-dominant applications. Two commonly used approaches for increasing shared cache utilization are cache partitioning and loop tiling. However, state-of-the-art compilers lack efficient cache partitioning and loop tiling methods for two reasons. First, cache partitioning and loop tiling are strongly coupled together, and thus addressing them separately is simply not effective. Second, cache partitioning and loop tiling must be tailored to the target shared cache architecture details and the memory characteristics of the corunning workloads.
   To the best of our knowledge, this is the first time that a methodology provides (1) a theoretical foundation in the above-mentioned cache management mechanisms and (2) a unified framework to orchestrate these two mechanisms in tandem (not separately). Our approach manages to lower the number of main memory accesses by an order of magnitude keeping at the same time the number of arithmetic/addressing instructions to a minimal level. We motivate this work by showcasing that cache partitioning, loop tiling, data array layouts, shared cache architecture details (i.e., cache size and associativity), and the memory reuse patterns of the executing tasks must be addressed together as one problem, when a (near)-optimal solution is requested. To this end, we present a search space exploration analysis where our proposal is able to offer a vast deduction in the required search space.
C1 [Vasilios, Kelefouras; Georgios, Keramidas; Nikolaos, Voros] Technol Educ Inst Western Greece, Antirio, Greece.
C3 Western Greece University of Applied Sciences (TEI of Western Greece)
RP Vasilios, K (corresponding author), Technol Educ Inst Western Greece, Antirio, Greece.
EM kelefouras@teiwest.gr; gkeramidas@teiwest.gr; voros@teiwest.gr
OI Voros, Nikolaos/0000-0003-2410-5205; Kelefouras,
   Vasileios/0000-0001-9591-913X
FU collaborative project "WCET-Aware Parallelization of Model-Based
   Applications for Heterogeneous Parallel Systems (ARGO)"; European
   Commission under Horizon 2020 Research and Innovation Action [688131];
   H2020 - Industrial Leadership [688131] Funding Source: H2020 -
   Industrial Leadership
FX This work was supported by the collaborative project "WCET-Aware
   Parallelization of Model-Based Applications for Heterogeneous Parallel
   Systems (ARGO)," which was funded by the European Commission under
   Horizon 2020 Research and Innovation Action, grant agreement 688131.
CR Agakov F, 2006, INT SYM CODE GENER, P295
   Almagor L, 2004, ACM SIGPLAN NOTICES, V39, P231, DOI 10.1145/998300.997196
   [Anonymous], 2008, P PROGRAMMING LANGUA
   Banerjee Utpal, 1993, LINEAR EQUATIONS INE, P49
   Bao Bin., 2013, Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), CGO'13, P1
   Baskaran MM, 2009, ACM SIGPLAN NOTICES, V44, P219, DOI 10.1145/1594835.1504209
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bondhugula U, 2008, ACM SIGPLAN NOTICES, V43, P101, DOI 10.1145/1379022.1375595
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   Chang J., 2014, P 25 ANN INT C SUP, P80, DOI DOI 10.1145/2591635
   Chang S-K, 2003, SERIES SOFTWARE ENG, V13
   Cooper KD, 2005, ACM SIGPLAN NOTICES, V40, P69, DOI 10.1145/1070891.1065921
   Cooper KD, 2006, J SUPERCOMPUT, V36, P135, DOI 10.1007/s11227-006-7954-5
   Ding XN, 2011, ACM SIGPLAN NOTICES, V46, P103, DOI 10.1145/2038037.1941568
   Dybdahl H, 2007, INT S HIGH PERF COMP, P2
   Haneda M, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P123
   Kandemir Mahmut, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P505, DOI 10.1145/1669112.1669176
   Kandemir M, 2010, ACM SIGPLAN NOTICES, V45, P74, DOI 10.1145/1809028.1806605
   Kaseridis Dimitris, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P18, DOI 10.1109/ICPP.2009.55
   Kelefouras V, 2015, COMPUT LANG SYST STR, V41, P21, DOI 10.1016/j.cl.2015.01.003
   Kim DaeGon., 2007, SC '07: Proceedings of the 2007 ACM/IEEE conference on Supercomputing, P1, DOI [10.1145/1362622.1362691, DOI 10.1145/1362622.1362691]
   Kim H, 2013, EUROMICRO, P80, DOI 10.1109/ECRTS.2013.19
   Knijnenburg PMW, 2004, CONCURR COMP-PRACT E, V16, P247, DOI 10.1002/cpe.773
   Kulkarni P, 2004, ACM SIGPLAN NOTICES, V39, P171, DOI 10.1145/996893.996863
   Kulkarni PA, 2007, INT SYM CODE GENER, P157
   Kulkarni PA, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1509864.1509865
   Lidman J., 2012, Dependable Systems and Networks Workshops (DSN-W), 2012 IEEE/IFIP 42nd International Conference on, P1
   Lin J, 2008, INT S HIGH PERF COMP, P339
   Liu J, 2011, PROCEED CGO, P161, DOI 10.1109/CGO.2011.5764684
   Monsifrot A, 2002, LECT NOTES ARTIF INT, V2443, P41
   Moreto M, 2008, LECT NOTES COMPUT SC, V4917, P337, DOI 10.1007/978-3-540-77560-7_23
   Nikolopoulos DS, 2003, LECT NOTES COMPUT SC, V2858, P54
   Park E, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P65
   Pouchet L.-N., 2012, POLYBENCH C BENCHMAR
   Reddy R, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698774
   Renganarayanan L, 2007, ACM SIGPLAN NOTICES, V42, P405, DOI 10.1145/1273442.1250780
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Stephenson M, 2003, ACM SIGPLAN NOTICES, V38, P77, DOI 10.1145/780822.781141
   Sundararajan KT, 2012, INT S HIGH PERF COMP, P311
   Sung IJ, 2012, INT J PARALLEL PROG, V40, P4, DOI 10.1007/s10766-011-0182-5
   TAM D., 2007, P WORKSH INT OP SYST
   Tartara M, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400705
   Whaley RC, 2001, PARALLEL COMPUT, V27, P3, DOI 10.1016/S0167-8191(00)00087-9
   Ye Y, 2014, INT CONFER PARA, P381, DOI 10.1145/2628071.2628104
   Yu CJ, 2010, DES AUT CON, P132
   Zhang X, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P89
   Zhou Xing, 2012, P 10 INT S COD GEN O, P207, DOI [DOI 10.1145/2259016.2259044, 10.1145/2259016.2259044]
NR 47
TC 8
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 72
DI 10.1145/3202663
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800015
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Zhang, JT
   Liu, YH
   Li, HF
   Zhu, XJ
   Chen, MY
AF Zhang, Jiutian
   Liu, Yuhang
   Li, Haifeng
   Zhu, Xiaojing
   Chen, Mingyu
TI PTAT: An Efficient and Precise Tool for Tracing and Profiling Detailed
   TLB Misses
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE TLB misses; hardware profiling tool; memory trace collector; efficiency;
   precision
AB As the memory access footprints of applications in areas like data analytics increase, the latency overhead of translation lookaside buffer (TLB) misses increases. Thus, the efficiency of TLB becomes increasingly critical for overall system performance. Analyzing TLB miss traces is useful for hardware architecture design and software application optimization. Utilizing cycle-accurate simulators or instrumentation tools is very time-consuming and/or inaccurate for tracing and profiling TLB misses. In this article, we propose an efficient and precise tool to collect and profile last-level TLB misses. This tool utilizes a novel software method called Page Table Access Tracing (PTAT), storing last-level page table entries of certain workload processes into a reserved uncached memory region. Therefore, each last-level TLB miss incurred by user process corresponds to one uncached page table access to main memory, which can be captured and recorded by a hardware memory bus monitor. The detected information is then dumped into offline storage. In this manner, full TLB miss traces are collected and can be analyzed flexibly. Compared to previous software-based methods, this method achieves higher performance. Experiments show that, compared with a state-of-the-art kernel instrumentation method (BadgerTrap), which lacks complete dumping trace function, the speedup is still up to 3.88-fold for memory-intensive benchmarks. Due to the improved efficiency and completeness of tracing, case studies validate that more flexible profiling can be conducted, which is of great significance for TLB performance optimization. The accuracy of PTAT is verified by both dedicated sequence and performance counters.
C1 [Zhang, Jiutian; Liu, Yuhang; Li, Haifeng; Zhu, Xiaojing; Chen, Mingyu] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, 6 Kexueyuan South Rd Zhongguancun, Beijing 100190, Peoples R China.
   [Zhang, Jiutian; Liu, Yuhang; Li, Haifeng; Zhu, Xiaojing; Chen, Mingyu] Univ Chinese Acad Sci, 6 Kexueyuan South Rd Zhongguancun, Beijing 100190, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Liu, YH (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, 6 Kexueyuan South Rd Zhongguancun, Beijing 100190, Peoples R China.; Liu, YH (corresponding author), Univ Chinese Acad Sci, 6 Kexueyuan South Rd Zhongguancun, Beijing 100190, Peoples R China.
EM zhangjiutian@ict.ac.cn; liuyuhang@ict.ac.cn; lihaifeng@ict.ac.cn;
   zhuxiaoj@ict.ac.cn; cmy@ict.ac.cn
RI Chen, Mingyu/KUD-1670-2024
FU National Key Research and Development Plan of China [2017YFB1001602];
   NSFC (National Science Foundation of China) [61772497, 61521092]; State
   Key Laboratory of Computer Architecture Foundation [CARCH2601]
FX This work is supported by National Key Research and Development Plan of
   China No. 2017YFB1001602, NSFC (National Science Foundation of China)
   No. 61772497 and No. 61521092, State Key Laboratory of Computer
   Architecture Foundation under Grant No. CARCH2601.
CR [Anonymous], P 11 INT WORKSH DAT
   Bader D. A., 2011, THE GRAPH 500 LIST
   Bao YG, 2008, PERF E R SI, V36, P229, DOI 10.1145/1384529.1375484
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen LC, 2014, ACM SIGPLAN NOTICES, V49, P65, DOI 10.1145/2674025.2576204
   Cohen Will, 2017, OPROFILE
   Gandhi Jayneel, 2014, ACM SIGARCH Computer Architecture News, V42, P20, DOI [10.1145/2669594.2669599, DOI 10.1145/2669594.2669599]
   Green Hills Software, 2017, SUP PROB
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Huang YB, 2012, INT CONFER PARA, P253
   Huang YB, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2579668
   Huang Yongbing, 2011, TECHNICAL REPORT
   Intel, 2017, INT VTUNE AMPL 2017
   Intel, 2018, AMN INT REPO 2017 18
   Interl, 2013, SYSTEM PROGRAMMI A 1, V3A, P64
   Jacob BL, 1998, ACM SIGPLAN NOTICES, V33, P295, DOI 10.1145/291006.291065
   Licheng Chen, 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P46, DOI 10.1109/ISPASS.2012.6189205
   Liu YH, 2017, ACM TRANS MODELING P, V2, DOI 10.1145/3038915
   Liu YH, 2015, PROC INT CONF PARAL, P879, DOI 10.1109/ICPP.2015.97
   Liu YH, 2015, J COMPUT SCI TECH-CH, V30, P227, DOI 10.1007/s11390-015-1517-2
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Moore SV, 2002, LECT NOTES COMPUT SC, V2330, P904
   Ohba N, 2014, LECT NOTES COMPUT SC, V8657, P245, DOI 10.1007/978-3-319-10696-0_20
   Pandiyan D, 2013, I S WORKL CHAR PROC, P133, DOI 10.1109/IISWC.2013.6704679
   Patel A, 2011, DES AUT CON, P1050
   Plimpton S.J., 2006, INT C CLUSTER COMPUT, P1
   Teledyne LeCroy, 2017, KIBR 480 AN
   Uhlig R, 2005, COMPUTER, V38, P48, DOI 10.1109/MC.2005.163
   Zhang LX, 2001, IEEE T COMPUT, V50, P1117, DOI 10.1109/12.966490
NR 30
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 62
DI 10.1145/3182174
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800005
DA 2024-07-18
ER

PT J
AU Li, F
   Yang, YB
   Chi, ZC
   Zhao, LY
   Yang, YW
   Luo, J
AF Li, Feng
   Yang, Yanbing
   Chi, Zicheng
   Zhao, Liya
   Yang, Yaowen
   Luo, Jun
TI Trinity: Enabling Self-Sustaining WSNs Indoors with Energy-Free Sensing
   and Networking
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Sustainable sensor networks; indoor energy harvesting; duty-cycle;
   synchronization
AB Whereas a lot of efforts have been put on energy conservation in wireless sensor networks (WSNs), the limited lifetime of these systems still hampers their practical deployments. This situation is further exacerbated indoors, as conventional energy harvesting (e.g., solar) may not always work. To enable long-lived indoor sensing, we report in this article a self-sustaining sensing system that draws energy from indoor environments, adapts its duty-cycle to the harvested energy, and pays back the environment by enhancing the awareness of the indoor microclimate through an "energy-free" sensing. First of all, given the pervasive operation of heating, ventilation, and air conditioning (HVAC) systems indoors, our system harvests energy from airflow introduced by the HVAC systems to power each sensor node. Secondly, as the harvested power is tiny, an extremely low but synchronous duty-cycle has to be applied whereas the system gets no energy surplus to support existing synchronization schemes. So, we design two complementary synchronization schemes that cost virtually no energy. Finally, we exploit the feature of our harvester to sense the airflow speed in an energy-free manner. To our knowledge, this is the first indoor wireless sensing system that encapsulates energy harvesting, network operating, and sensing all together.
C1 [Li, Feng] Shandong Univ, Sch Comp Sci & Technol, Jinan, Shandong, Peoples R China.
   [Yang, Yanbing] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Chi, Zicheng] Univ Maryland Baltimore Cty, Dept Comp Sci & Elect Engn, Baltimore, MD 21228 USA.
   [Zhao, Liya] Univ Technol Sydney, Sch Mech & Mechatron Engn, Sydney, NSW, Australia.
   [Yang, Yaowen; Luo, Jun] Nanyang Technol Univ, Sch Civil & Environm Engn, Singapore, Singapore.
C3 Shandong University; Nanyang Technological University; University System
   of Maryland; University of Maryland Baltimore County; University of
   Technology Sydney; Nanyang Technological University
RP Li, F (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Shandong, Peoples R China.
EM fli@sdu.edu.cn; yyang017@sdu.edu.cn; zicheng1@umbc.edu;
   liya.zhao@uts.edu.au; yyw@ntu.edu.sg; junluo@ntu.edu.sg
RI Yang, Yaowen/A-3773-2011; Luo, Jun/A-3699-2011; Chi,
   Zicheng/AAK-1009-2021
OI Yang, Yaowen/0000-0002-7856-2009; Luo, Jun/0000-0002-7036-5158; Zhao,
   Liya/0000-0002-6229-4871; Yang, Yanbing/0000-0002-9266-8600
FU NSFC [61702304]; Shandong Provincial Natural Science Foundation
   [ZR2017QF005]; Key Research & Development Plan of Shandong Province
   [2017GGX10110]; Fundamental Research Funds of Shandong University
   [2016HW003]; AcRF Tier 2 [MOE2016-T2-2-022]
FX This work is partially supported by NSFC (61702304), Shandong Provincial
   Natural Science Foundation (ZR2017QF005), Key Research & Development
   Plan of Shandong Province (2017GGX10110), The Fundamental Research Funds
   of Shandong University (2016HW003) and AcRF Tier 2 Grant
   MOE2016-T2-2-022. The preliminary results have been presented in
   Proceedings of the 11th ACM SenSys 2013 [49].
CR Abdulhadi AE, 2016, IEEE T IND INFORM, V12, P801, DOI 10.1109/TII.2015.2470538
   Agarwal Y., 2010, P 2 ACM WORKSH EMB S, P1, DOI [DOI 10.1145/1878431.1878433, 10.1145/1878431.1878433]
   [Anonymous], 2013, P 11 ACM C EMB NETW
   [Anonymous], 1351995 ASHRAE ANSIA
   [Anonymous], P 11 ACM SENSYS
   [Anonymous], MODERN COURSE AEROEL
   [Anonymous], P 4 IGCC
   [Anonymous], TESTBEDS RES INFRAST
   Anton SR, 2007, SMART MATER STRUCT, V16, pR1, DOI 10.1088/0964-1726/16/3/R01
   Barrero-Gil A, 2009, J FLUID STRUCT, V25, P1236, DOI 10.1016/j.jfluidstructs.2009.07.001
   Buettner M., 2006, SenSys ?06, P307, DOI [DOI 10.1145/1182807.1182838, 10.1145/1182807.1182838]
   Chandrakasan A, 1999, PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P279, DOI 10.1109/CICC.1999.777291
   Chen JM, 2013, IEEE T VEH TECHNOL, V62, P3287, DOI 10.1109/TVT.2013.2254732
   Cheng L, 2016, IEEE ACM T NETWORK, V24, P3676, DOI 10.1109/TNET.2016.2549017
   Corke P, 2010, P IEEE, V98, P1903, DOI 10.1109/JPROC.2010.2068530
   Corke Peter., 2007, P 4 WORKSHOP EMBEDDE, P33, DOI DOI 10.1145/1278972.1278980
   Dutta P., 2010, Proceedings of the 8th ACM Conference on Embedded Networked Sensor Systems, P1, DOI [DOI 10.1145/1869983.1869985, 10.1145/1869983.1869985]
   Ganeriwal S., 2003, P 1 INT C EMB NETW S, P138, DOI [10.1145/958491.958508, DOI 10.1145/958491.958508]
   Gnawali O, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1, DOI 10.1145/1644038.1644040
   Gu Y, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544388
   Gu Y, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P321
   Guo XF, 2016, IEEE INFOCOM SER
   Huang H, 2013, IEEE INFOCOM SER, P2661
   Li F, 2017, IEEE T MOBILE COMPUT, V16, P662, DOI 10.1109/TMC.2016.2573303
   Li L., 2011, P 9 INT C MOBILE SYS, P169
   Li Y, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3014583
   Li ZJ, 2014, IEEE T MOBILE COMPUT, V13, P1495, DOI 10.1109/TMC.2013.108
   Liang CJM, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P15
   Lin Kris., 2005, P 3 ACM INT C EMBEDD, P309, DOI DOI 10.1145/1098918.1098974
   Maroti M., 2004, P 2 INT C EMB NETW S, P39, DOI DOI 10.1145/1031495.1031501
   Martin Paul., 2012, Proceedings of the 10th ACM Conference on Embedded Network Sensor Systems, SenSys '12, P225
   Matthews A, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2767128
   Nishimoto H, 2010, IEEE SENSOR, P1282, DOI 10.1109/ICSENS.2010.5690588
   Paidoussis M. P., 2011, FluidStructure Interactions: Cross-Flow-Induced Instabilities
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Qifen Dong, 2010, Wireless Sensor Network, V2, P703, DOI 10.4236/wsn.2010.29085
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sirohi J, 2012, J VIB ACOUST, V134, DOI 10.1115/1.4004674
   Watthanawisuth N, 2009, IEEE SENSOR, P1814, DOI 10.1109/ICSENS.2009.5398587
   Werner-Allen G, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P483
   Williams C. B., 1995, 8th International Conference on Solid-State Sensors and Actuators and Eurosensors IX. Digest of Technical Papers (IEEE Cat. No.95TH8173), P369
   Wu ZZ, 2009, 2009 WRI WORLD CONGRESS ON SOFTWARE ENGINEERING, VOL 3, PROCEEDINGS, P22, DOI 10.1109/WCSE.2009.366
   Yanbing Yang, 2017, 2017 IEEE International Conference on Pervasive Computing and Communications (PerCom), P247, DOI 10.1109/PERCOM.2017.7917871
   Yang Y, 2013, APPL PHYS LETT, V102, DOI 10.1063/1.4788679
   Yerva L, 2012, IPSN'12: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P197, DOI 10.1109/IPSN.2012.6920957
   Zhang Chengjie., 2011, P 9 ACM C EMBEDDED N, P204
   Zhu T, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P319
NR 47
TC 25
Z9 27
U1 1
U2 28
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 57
DI 10.1145/3173039
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500029
DA 2024-07-18
ER

PT J
AU Qian, K
   Wu, CS
   Yang, Z
   Liu, YH
   He, FG
   Xing, TZ
AF Qian, Kun
   Wu, Chenshu
   Yang, Zheng
   Liu, Yunhao
   He, Fugui
   Xing, Tianzhang
TI Enabling Contactless Detection of Moving Humans with Dynamic Speeds
   Using CSI
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Noninvasive; motion detection; channel state information; phase
   difference
ID LOCALIZATION SYSTEM
AB Device-free passive detection is an emerging technology to detect whether there exist any moving entities in the areas of interest without attaching any device to them. It is an essential primitive for a broad range of applications including intrusion detection for safety precautions, patient monitoring in hospitals, child and elder care at home, and so forth. Despite the prevalent signal feature Received Signal Strength (RSS), most robust and reliable solutions resort to a finer-grained channel descriptor at the physical layer, e.g., the Channel State Information (CSI) in the 802.11n standard. Among a large body of emerging techniques, however, few of them have explored the full potential of CSI for human detection. Moreover, space diversity supported by nowadays popular multiantenna systems are not investigated to a comparable extent as frequency diversity. In this article, we propose a novel scheme for device-free PAssive Detection of moving humans with dynamic Speed (PADS). Both full information (amplitude and phase) of CSI and space diversity across multiantennas in MIMO systems are exploited to extract and shape sensitive metrics for accuracy and robust target detection. We prototype PADS on commercial WiFi devices, and experiment results in different scenarios demonstrate that PADS achieves great performance improvement in spite of dynamic human movements.
C1 [Wu, Chenshu] Tsinghua Univ, Beijing, Peoples R China.
   [Qian, Kun; Yang, Zheng; Liu, Yunhao] Tsinghua Univ, Sch Software & TNList, Beijing, Peoples R China.
   [Wu, Chenshu] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
   [He, Fugui] West Anhui Univ, Dept Informat Engn, Liuan, Anhui, Peoples R China.
   [Xing, Tianzhang] Northwest Univ Xian, Sch Informat & Technol, Xian, Shanxi, Peoples R China.
C3 Tsinghua University; Tsinghua University; University System of Maryland;
   University of Maryland College Park; West Anhui University; Northwest
   University Xi'an
RP Qian, K (corresponding author), Tsinghua Univ, Sch Software & TNList, Beijing, Peoples R China.
EM qiank10@gmail.com; wucs.32@gmail.com; hmilyyz@gmail.com;
   yunhaoliu@gmail.com; fuguihe@163.com; xtz@nwu.edu.cn
RI Wu, Chenshu/E-8190-2012; yang, zheng/HGC-7753-2022; YANG,
   ZHENG/A-3223-2012
OI Wu, Chenshu/0000-0002-9700-4627; YANG, ZHENG/0000-0003-4048-2684; Qian,
   Kun/0000-0003-4971-8075
FU NSFC [61522110, 61332004, 61472098, 61672319, 61632008, 61702375];
   National Key Research Plan [2016YFC0700100]
FX This work is supported in part by the NSFC under grants 61522110,
   61332004, 61472098, 61672319, and 61632008, 61702375 and the National
   Key Research Plan under grant no. 2016YFC0700100.
CR Adib Fadel, 2014, Usenix NSDI, V14, P317
   Archasantisuk S, 2015, INT SYM MED INFORM, P59, DOI 10.1109/ISMICT.2015.7107498
   DAVIES L, 1993, J AM STAT ASSOC, V88, P782, DOI 10.2307/2290763
   Halperin D, 2010, ACM SIGCOMM COMP COM, V40, P159, DOI 10.1145/1851275.1851203
   Kellogg Bryce, 2014, 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14), V14, P303
   Kosba AE, 2012, INT CONF PERVAS COMP, P180, DOI 10.1109/PerCom.2012.6199865
   Liu XF, 2014, REAL TIM SYST SYMP P, P346, DOI 10.1109/RTSS.2014.30
   Patwari N, 2010, P IEEE, V98, P1961, DOI 10.1109/JPROC.2010.2052010
   Pu S., 2013, P 19 ANN INT C MOB C, P27, DOI 10.1145/2500423.2500436
   Qian K, 2014, INT C PAR DISTRIB SY, P1, DOI 10.1109/PADSW.2014.7097784
   Seifeldin M, 2013, IEEE T MOBILE COMPUT, V12, P1321, DOI 10.1109/TMC.2012.106
   Sen S., 2012, Proceedings of the International Conference on Mobile Systems, Applications, and Services (MobiSys), P183, DOI [DOI 10.1145/2307636.2307654, 10.1145/2307636.2307654.]
   Shangguan LF, 2017, IEEE ACM T NETWORK, V25, P596, DOI 10.1109/TNET.2016.2590996
   Tian X, 2017, IEEE T MOBILE COMPUT, V16, P2847, DOI 10.1109/TMC.2016.2645221
   Tian XH, 2017, IEEE T MOBILE COMPUT, V16, P2545, DOI 10.1109/TMC.2016.2636823
   Wang W, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P65, DOI 10.1145/2789168.2790093
   Wilson J, 2011, IEEE T MOBILE COMPUT, V10, P612, DOI 10.1109/TMC.2010.175
   Wilson J, 2010, IEEE T MOBILE COMPUT, V9, P621, DOI 10.1109/TMC.2009.174
   Wu C., 2015, P IEEE INFOCOM, P2038, DOI DOI 10.1109/INFOCOM.2015.7218588
   Wu CS, 2015, IEEE J SEL AREA COMM, V33, P2329, DOI 10.1109/JSAC.2015.2430294
   Wu CS, 2015, IEEE T MOBILE COMPUT, V14, P444, DOI 10.1109/TMC.2014.2320254
   Xi W, 2014, IEEE INFOCOM SER, P361, DOI 10.1109/INFOCOM.2014.6847958
   Xiao J, 2013, INT CON DISTR COMP S, P236, DOI 10.1109/ICDCS.2013.49
   Xiao J, 2012, INT C PAR DISTRIB SY, P229, DOI 10.1109/ICPADS.2012.40
   Xie YX, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P53, DOI 10.1145/2789168.2790124
   Yang JJ, 2010, EURASIP J IMAGE VIDE, DOI 10.1155/2010/461450
   Yang Z, 2012, MOBICOM 12: PROCEEDINGS OF THE 18TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P269
   Yang Z, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2676430
   Yang Z, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2543581.2543592
   Youssef M, 2007, MOBICOM'07: PROCEEDINGS OF THE THIRTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P222
   Zhao Y, 2012, IPSN'12: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P129
   Zheng XY, 2013, IEEE INFOCOM SER, P485
   Zhou ZM, 2015, IEEE T WIREL COMMUN, V14, P6125, DOI 10.1109/TWC.2015.2448540
   Zhou ZM, 2015, TSINGHUA SCI TECHNOL, V20, P1
   Zhou ZM, 2014, IEEE T PARALL DISTR, V25, P1819, DOI 10.1109/TPDS.2013.274
NR 35
TC 65
Z9 71
U1 1
U2 36
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 52
DI 10.1145/3157677
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500024
DA 2024-07-18
ER

PT J
AU Real, MM
   Wehner, P
   Lapotre, V
   Göhringer, D
   Gogniat, G
AF Real, Maria Mendez
   Wehner, Philipp
   Lapotre, Vianney
   Goehringer, Diana
   Gogniat, Guy
TI Application Deployment Strategies for Spatial Isolation on Many-Core
   Accelerators
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cache-based SCAs; many-core accelerator
ID ATTACKS
AB Current cache Side-Channel Attacks (SCAs) countermeasures have not been designed for many-core architectures and need to be revisited in order to be practical for these new technologies. Spatial isolation of resources for sensitive applications has been proposed taking advantage of the large number of resources offered by these architectures. This solution avoids cache sharing with sensitive processes. Consequently, their cache activity cannot be monitored and cache SCAs cannot be performed. This work focuses on the implementation of this technique in order to minimize the induced performance overhead. Different strategies for the management of isolated secure zones are implemented and compared.
C1 [Real, Maria Mendez; Lapotre, Vianney; Gogniat, Guy] Univ Bretagne Sud, UMR 6285, Lab STICC, F-56100 Lorient, France.
   [Wehner, Philipp] Ruhr Univ Bochum, Univ Str 150, D-44801 Bochum, Germany.
   [Goehringer, Diana] Tech Univ Dresden, D-01069 Dresden, Germany.
   [Real, Maria Mendez] Univ Nantes, UMR CNRS 6164, IETR, Polytech Nantes, Rue C Pauc,BP 50609, F-44306 Nantes 3, France.
   [Lapotre, Vianney; Gogniat, Guy] Univ Bretagne Sud, Lab STICC, Rue St Maude, F-56100 Lorient, France.
C3 Universite de Bretagne Occidentale; Ruhr University Bochum; Technische
   Universitat Dresden; Nantes Universite
RP Real, MM (corresponding author), Univ Bretagne Sud, UMR 6285, Lab STICC, F-56100 Lorient, France.; Real, MM (corresponding author), Univ Nantes, UMR CNRS 6164, IETR, Polytech Nantes, Rue C Pauc,BP 50609, F-44306 Nantes 3, France.
EM maria.mendez@univ-nantes.fr; philipp.wehner@rub.de;
   vianney.lapotre@univ-ubs.fr; diana.goehringer@tu-dresden.de;
   guy.gogniat@univ-ubs.fr
RI Goehringer, Diana/ABG-4285-2021
OI GOGNIAT, Guy/0000-0002-9528-5277; MENDEZ REAL,
   Maria/0000-0002-9336-9936; Lapotre, Vianney/0000-0002-8091-0703
FU French Agence Nationale de la Recherche [ANR-13-INSE-0002-02]; Agence
   Nationale de la Recherche (ANR) [ANR-13-INSE-0002] Funding Source:
   Agence Nationale de la Recherche (ANR)
FX The work presented in this article was realized in the frame of the
   TSUNAMY project (TSUNAMY 2016) number ANR-13-INSE-0002-02 supported by
   the French Agence Nationale de la Recherche.
CR Almaless Ghassan, 2014, THESIS
   [Anonymous], 23 USENIX SEC S
   [Anonymous], 2016, DAC
   [Anonymous], 2017, AES IMPLEMENTATION 3
   [Anonymous], 2016, AXTLS EMBEDDED SSL
   Barthe G, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1267, DOI 10.1145/2660267.2660283
   Bernstein D. J., 2005, TECHNICAL REPORT
   Blömer J, 2007, LECT NOTES COMPUT SC, V4876, P96
   Bonneau J, 2006, LECT NOTES COMPUT SC, V4249, P201
   Burgio Paolo, 2016, P EUR DIG SYST DES D
   Campo Juan, 2016, THESIS
   Crane Stephen, 2015, P ANN NETW DISTR SYS, P142
   Daemen J, 2020, The design of rijndael: the advanced encryption standard (AES), V2nd, DOI DOI 10.1007/978-3-662-60769-53
   Evtyushkin Dmitry, 2016, MICR MICRO 2016 49 A, P1, DOI DOI 10.1109/MICRO.2016.7783743
   Ge Q, 2018, J CRYPTOGR ENG, V8, P1, DOI 10.1007/s13389-016-0141-6
   Gruss Daniel, 2016, P C DET INTR MALW VU
   Guanciale Roberto, 2016, P S SEC PRIV SP
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Irazoqui G, 2016, ASIA CCS'16: PROCEEDINGS OF THE 11TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P353, DOI 10.1145/2897845.2897867
   Irazoqui Gorka, 2015, P S SEC PRIV SP
   Jicheng Shi, 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W), P194, DOI 10.1109/DSNW.2011.5958812
   Kim Taesoo, 2012, P 21 SEC S
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Mendez M. Real, 2016, P INT C EMB COMP SYS
   Nist AES test vectors, 2001, REC BLOCK CIPH MOD O
   Osvik Dag A., 2006, P RSA C CRYPT TRACK
   Page Dan, 2005, 280 CRYPT EPRING ARC
   Percival Colin., 2005, PROC BSDCAN 2005
   Raj H., 2009, P ACM WORKSH CLOUD C, P77, DOI DOI 10.1145/1655008.1655019
   Real Maria Mendez, 2016, P INT S REC COMM CEN
   Reinbrecht Cezar, 2016, P 29 S INT CIRC SYST
   Reinbrecht Cezar, 2016, P COMP SOC ANN S VLS
   Sepúlveda MJ, 2015, IEEE EMBED SYST LETT, V7, P7, DOI 10.1109/LES.2014.2384744
   TILE-Gx36, 2017, MELL PROD TILE GX36
   TILE-Gx72, 2017, MELL TECHN END TO EN
   Tolero Cesar Fuguet, 2016, THESIS
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   Trung-Dung Pham, 2016, Journal of Automation and Control Engineering, V4, P147, DOI 10.12720/joace.4.2.147-152
   Wang Yao, 2014, P 6 INT S NETW CHIP
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Wehner P., 2015, P INT C EMB COMP SYS
NR 41
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 55
DI 10.1145/3168383
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500027
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Smyth, S
   Motika, C
   Rathlev, K
   Von Hanxleden, R
   Mendler, M
AF Smyth, Steven
   Motika, Christian
   Rathlev, Karsten
   Von Hanxleden, Reinhard
   Mendler, Michael
TI SCEst: Sequentially Constructive Esterel
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Synchronous languages; sequential constructiveness; esterel
ID LANGUAGES
AB The synchronous language Esterel provides determinate concurrency for reactive systems. Determinacy is ensured by the signal coherence rule, which demands that signals have a stable value throughout one reaction cycle. This is natural for the original application domains of Esterel, such as controller design and hardware development; however, it is unnecessarily restrictive for software development. Sequentially Constructive Esterel (SCEst) overcomes this restriction by allowing values to change instantaneously, as long as determinacy is still guaranteed, adopting the recently proposed Sequentially Constructive model of computation. SCEst is grounded in the minimal Sequentially Constructive Language (SCL), which also provides a novel semantic definition and compilation approach for Esterel.
C1 [Smyth, Steven; Motika, Christian; Rathlev, Karsten; Von Hanxleden, Reinhard] Univ Kiel, Dept Comp Sci, Olshausenstr 40, D-24098 Kiel, Germany.
   [Mendler, Michael] Bamberg Univ, Dept Comp Sci, Weberei 5, D-96047 Bamberg, Germany.
C3 University of Kiel; Otto Friedrich University Bamberg
RP Smyth, S (corresponding author), Univ Kiel, Dept Comp Sci, Olshausenstr 40, D-24098 Kiel, Germany.
EM ssm@informatik.uni-kiel.de; cmot@informatik.uni-kiel.de;
   krat@informatik.uni-kiel.de; rvh@informatik.uni-kiel.de;
   michael.mendler@uni-bamberg.de
FU German Science Foundation (DFG), PRETSY project [HA 4407/6-1, ME
   1427/6-2]
FX This work was supported by the German Science Foundation (DFG HA
   4407/6-1 and ME 1427/6-2) as part of the PRETSY project.
CR Aguado J, 2014, LECT NOTES COMPUT SC, V8410, P229
   Andalam Sidharta, 2009, P WORKSH REC PERF PR
   Andre Charles, 2003, I3SRR200324 ISRN
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   Appel AW, 1998, ACM SIGPLAN NOTICES, V33, P17, DOI 10.1145/278283.278285
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G, 2000, FOUNDAT COMPUT, P425
   Boussinot F, 2006, CONCURR COMP-PRACT E, V18, P445, DOI 10.1002/cpe.919
   Caspi P, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P11
   Colaco J.-L., 2006, EMSOFT, P73
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   FUCHS M, 1995, KLUW S VLSI, V307, P9
   Fuhrmann Insa, 2014, P C REC PERF PRED RE
   Girault Alain, 2005, ELECT NOTES THEORETI
   Hoare CAR., 1985, Communicating Sequential Processes
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Potop-Butucaru Dumitru., 2007, Compiling Esterel, V1st
   Rathlev Karsten, 2015, THESIS
   Rathlev Karsten, 2015, P 13 ACM IEEE INT C
   Schneider K, 2001, SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, P143, DOI 10.1109/CSD.2001.981772
   Sewell P, 2010, COMMUN ACM, V53, P89, DOI 10.1145/1785414.1785443
   Smyth Steven, 2015, P 18 K PROGR GRUNDL
   Talpin JP, 2014, SCI COMPUT PROGRAM, V96, P377, DOI 10.1016/j.scico.2014.04.009
   Tardieu O., 2006, P 6 ACM IEEE INT C E, P142
   Tardieu Olivier, 2004, P SYNCHR LANG APPL P
   Tardieu Olivier, 2007, P C MOD DRIV HIGH LE
   von Hanxleden R, 2014, P ACM SIGPLAN C PROG
   Von Hanxleden R, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2627350
   Yip E, 2013, INT CONF APPL CONCUR, P160, DOI 10.1109/ACSD.2013.19
   Yu F, 2012, ACM SIGPLAN NOTICES, V47, P139, DOI 10.1145/2345141.2248438
NR 32
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 33
DI 10.1145/3063129
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500005
DA 2024-07-18
ER

PT J
AU Pinisetty, S
   Roop, PS
   Smyth, S
   Allen, N
   Tripakis, S
   Von Hanxleden, R
AF Pinisetty, Srinivas
   Roop, Partha S.
   Smyth, Steven
   Allen, Nathan
   Tripakis, Stavros
   Von Hanxleden, Reinhard
TI Runtime Enforcement of Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Runtime Monitoring; Runtime Enforcement; Automata; Timed Properties;
   Cyber-Physical Systems; Synchronous Programming; SCCharts
ID TIMED PROPERTIES; MEDICAL DEVICES
AB Many implantable medical devices, such as pacemakers, have been recalled due to failure of their embedded software. This motivates rethinking their design and certification processes. We propose, for the first time, an additional layer of safety by formalising the problem of run-time enforcement of implantable pacemakers. While recent work has formalised run-time enforcement of reactive systems, the proposed framework generalises existing work along the following directions: (1) we develop bi-directional enforcement, where the enforced policies depend not only on the status of the pacemaker (the controller) but also of the heart (the plant), thus formalising the run-time enforcement problem for cyber-physical systems (2) we express policies using a variant of discrete timed automata (DTA), which can cover all regular properties unlike earlier frameworks limited to safety properties, (3) we are able to ensure the timing safety of implantable devices through the proposed enforcement, and (4) we show that the DTA-based approach is efficient relative to its dense time variant while ensuring that the discretisation error is relatively small and bounded. The developed approach is validated through a prototype system implemented using the open source KIELER framework. The experiments show that the framework incurs minimal runtime overhead.
C1 [Pinisetty, Srinivas] Aalto Univ, Espoo, Finland.
   [Pinisetty, Srinivas] Univ Gothenburg, Gothenburg, Sweden.
   [Roop, Partha S.; Allen, Nathan] Univ Auckland, Dept Elect & Comp Engn, Private Bag 92019, Auckland, New Zealand.
   [Smyth, Steven; Von Hanxleden, Reinhard] Univ Kiel, Kiel, Germany.
   [Tripakis, Stavros] Univ Calif Berkeley, Berkeley, CA USA.
   [Pinisetty, Srinivas] Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden.
   [Smyth, Steven; Von Hanxleden, Reinhard] Christian Albrechts Univ Kiel, Inst Informat, Olshausenstr 40, D-24098 Kiel, Germany.
   [Tripakis, Stavros] Aalto Univ, Dept Comp Sci, Konemiehentie 2, Espoo 02150, Finland.
C3 Aalto University; University of Gothenburg; University of Auckland;
   University of Kiel; University of California System; University of
   California Berkeley; Chalmers University of Technology; University of
   Kiel; Aalto University
RP Pinisetty, S (corresponding author), Aalto Univ, Espoo, Finland.; Pinisetty, S (corresponding author), Univ Gothenburg, Gothenburg, Sweden.; Pinisetty, S (corresponding author), Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden.
EM Srinivas.pinisetty@gu.se; p.roop@aucklanduni.ac.nz;
   ssm@informatik.uni-kiel.de; nall426@aucklanduni.ac.nz;
   stavros.tripakis@aalto.fi; rvh@informatik.uni-kiel.de
RI Roop, Partha/AAL-2839-2020
OI Allen, Nathan/0000-0001-7876-819X; Tripakis, Stavros/0000-0002-1777-493X
FU Academy of Finland; U.S. National Science Foundation [1329759, 1139138];
   Deutsche Forschungsgemeinschaft (PRETSY2 project) [DFG HA 4407/6-2];
   Swedish Research Council [2015-04154]; University of Auckland Faculty
   Research Development Fund [3707500]; Swedish Research Council
   [2015-04154] Funding Source: Swedish Research Council; Direct For
   Computer & Info Scie & Enginr [1139138] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations
   [1139138] Funding Source: National Science Foundation
FX This work has been partially supported by the Academy of Finland, the
   U.S. National Science Foundation (awards #1329759 and #1139138), the
   Deutsche Forschungsgemeinschaft (PRETSY2 project, award DFG HA
   4407/6-2), the Swedish Research Council (grant Nr. 2015-04154, PolUser:
   Rich User-Controlled Privacy Policies) and the University of Auckland
   Faculty Research Development Fund (grant Nr. 3707500).
CR Ai WW, 2016, DES AUT TEST EUROPE, P846
   Alemzadeh H, 2013, IEEE SECUR PRIV, V11, P14, DOI 10.1109/MSP.2013.49
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   André C, 2001, SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, P133, DOI 10.1109/CSD.2001.981771
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Bloem Roderick, 2015, TACAS LNCS, V9035
   Bozga M, 1999, LECT NOTES COMPUT SC, V1703, P125
   Bu L., 2011, SIGBED, V2, P7, DOI DOI 10.1145/2000367.2000368
   Chen T., 2013, Proceedings of the 16th international conference on Hybrid systems: computation and control, P131, DOI DOI 10.1145/2461328.2461351
   Dolzhenko E, 2015, INT J INF SECUR, V14, P47, DOI 10.1007/s10207-014-0239-8
   Falcone Y, 2016, SCI COMPUT PROGRAM, V123, P2, DOI 10.1016/j.scico.2016.02.008
   Falcone Y, 2011, FORM METHOD SYST DES, V38, P223, DOI 10.1007/s10703-011-0114-4
   Halbwachs Nicolas., 1994, Algebraic Methodology and Software Technology (AMAST'93), P83, DOI DOI 10.1007/978-1-4471-3227-1_8
   Jiang ZH, 2014, INT J SOFTW TOOLS TE, V16, P191, DOI 10.1007/s10009-013-0289-7
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Jiang ZH, 2012, P IEEE, V100, P122, DOI 10.1109/JPROC.2011.2161241
   Kwiatkowska M, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HEALTHCARE INFORMATICS (ICHI), P23, DOI 10.1109/ICHI.2014.11
   Ligatti J, 2009, ACM T INFORM SYST SE, V12, DOI 10.1145/1455526.1455532
   Pinisetty S, 2014, FORM METHOD SYST DES, V45, P381, DOI 10.1007/s10703-014-0215-y
   Roop Partha S., 2016, APPL VERIFICATION CO
   Schneider F. B., 2000, ACM T INFORM SYSTEM, V3, P1
   von Essen Christian, 2013, PROGRAM REPAIR REGRE, P896, DOI DOI 10.1007/978-3-642-39799-8_64
   Xu FY, 2011, IEEE INFOCOM SER, P1862, DOI 10.1109/INFCOM.2011.5934987
   Ye P, 2008, IET SYST BIOL, V2, P24, DOI 10.1049/iet-syb:20070001
   Yip Eugene, 2016, ARXIV160305315
NR 25
TC 25
Z9 25
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 178
DI 10.1145/3126500
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800061
DA 2024-07-18
ER

PT J
AU Pagliari, DJ
   Casu, MR
   Carloni, LP
AF Pagliari, Daniele Jahier
   Casu, Mario R.
   Carloni, Luca P.
TI Accelerators for Breast Cancer Detection
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Microwave imaging for breast cancer detection
ID HIGH-LEVEL SYNTHESIS
AB Algorithms used in microwave imaging for breast cancer detection require hardware acceleration to speed up execution time and reduce power consumption. In this article, we present the hardware implementation of two accelerators for two alternative imaging algorithms that we obtain entirely from SystemC specifications via high-level synthesis. The two algorithms present opposite characteristics that stress the design process and the capabilities of commercial HLS tools in different ways: the first is communication bound and requires overlapping and pipelining of communication and computation in order to maximize the application throughput; the second is computation bound and uses complex mathematical functions that HLS tools do not directly support. Despite these difficulties, thanks to HLS, in the span of only 4 months we were able to explore a large design space and derive about 100 implementations with different cost-performance profiles, targeting both a Field-Programmable Gate Array (FPGA) platform and a 32-nm standard-cell Application Specific Integrated Circuit (ASIC) library. In addition, we could obtain results that outperform a previous Register-Transfer Level (RTL) implementation, which confirms the remarkable progress of HLS tools.
C1 [Pagliari, Daniele Jahier] Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
   [Casu, Mario R.] Politecn Torino, Dipartimento Elettron & Telecomunicaz, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
   [Carloni, Luca P.] Columbia Univ City New York, Dept Comp Sci, 1214 Amsterdam Ave, New York, NY 10027 USA.
C3 Polytechnic University of Turin; Polytechnic University of Turin;
   Columbia University
RP Pagliari, DJ (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
EM daniele.jahier@polito.it; mario.casu@polito.it; luca@cs.columbia.edu
RI PAGLIARI, DANIELE JAHIER/Z-5988-2019; Casu, Mario R./AAL-1627-2020;
   Jahier Pagliari, Daniele/AAU-8670-2021
OI Casu, Mario R./0000-0002-1026-0178; Jahier Pagliari,
   Daniele/0000-0002-2872-7071; Carloni, Luca/0000-0001-5600-8931
FU NSF [1219001]; C-FAR [2013-MA-2384]; SRC STARnet centers; Italian MIUR
   (project MICENEA); Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1219001] Funding Source:
   National Science Foundation
FX This work is partially supported by the NSF (Award #: 1219001), by C-FAR
   (Contract #: 2013-MA-2384), one of the six SRC STARnet centers, and by
   the Italian MIUR (project MICENEA).
CR Amaro J, 2015, IEEE T ULTRASON FERR, V62, P862, DOI 10.1109/TUFFC.2014.006938
   [Anonymous], 2010, COMPUTER ARITHMETIC
   [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   [Anonymous], 2013, 2013 IEEE 77 VEHICUL
   Bond EJ, 2003, IEEE T ANTENN PROPAG, V51, P1690, DOI 10.1109/TAP.2003.815446
   Bui A., 2012, 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC), P94, DOI 10.1109/ASPDAC.2012.6165071
   Burfeindt MJ, 2012, IEEE ANTENN WIREL PR, V11, P1610, DOI 10.1109/LAWP.2012.2236293
   Butt SA, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2871737
   Butt SA, 2014, J ELECTRON IMAGING, V23, DOI 10.1117/1.JEI.23.5.053012
   Casu MR, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2530534
   Colonna F., 2013, VLSI DESIGN, V2013, P11
   Cong J, 2012, DES AUT CON, P843
   Cong J, 2011, IEEE DES TEST COMPUT, V28, P6, DOI 10.1109/MDT.2010.141
   Cota E. G., 2015, P 52 ANN DES AUT C D
   Elahi M., 2015, P 2015 9 EUROPEAN C, P1
   Hannig Frank, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P485, DOI 10.1109/FPT.2010.5681464
   IEEE, 2011, IEEE STAND SYSTEMC L
   Inggs Gordon, 2015, FPGA Based Accelerators for Financial Applications, P97
   Koren I., 2002, COMPUTER ARITHMETIC
   Li S, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2445572.2445577
   Li X, 2005, IEEE ANTENN PROPAG M, V47, P19, DOI 10.1109/MAP.2005.1436217
   Liu HP, 2012, PROCEEDINGS OF THE SECOND NORTHEAST ASIA INTERNATIONAL SYMPOSIUM ON LANGUAGE, LITERATURE AND TRANSLATION, P641
   Liu XH, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P224, DOI 10.1145/2847263.2847274
   Malazgirt G. A., 2015, P ACM SIGDA INT S FI, P277, DOI http://doi.acm.org/10.1145/2684746.2689151
   Martin G, 2009, IEEE DES TEST COMPUT, V26, P18, DOI 10.1109/MDT.2009.83
   Navarro D, 2013, IEEE T IND INFORM, V9, P1371, DOI 10.1109/TII.2013.2239302
   Nikolova NK, 2011, IEEE MICROW MAG, V12, P78, DOI 10.1109/MMM.2011.942702
   Oppermann Julian, 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI 10.1109/FPL.2015.7294019
   Pagliari DJ, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P475, DOI 10.1109/ICCD.2015.7357152
   Prost-Boucle A, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P201, DOI 10.1109/DSD.2013.30
   Ruvio G, 2013, IEEE ANTENN WIREL PR, V12, P853, DOI 10.1109/LAWP.2013.2271560
   SCHMIDT RO, 1986, IEEE T ANTENN PROPAG, V34, P276, DOI 10.1109/TAP.1986.1143830
   Shahzad A, 2014, IEEE ENG MED BIO, P2456, DOI 10.1109/EMBC.2014.6944119
   Solimene R, 2012, PROG ELECTROMAGN RES, V131, P243, DOI 10.2528/PIER12062103
   Xilinx, 2013, ZYNQ 7000 ALL PROGR
   Xu ML, 2012, J PARALLEL DISTR COM, V72, P1106, DOI 10.1016/j.jpdc.2011.10.013
NR 36
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 80
DI 10.1145/2983630
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300019
DA 2024-07-18
ER

PT J
AU Shen, ZY
   He, ZJ
   Li, S
   Wang, QX
   Shao, ZL
AF Shen, Zhaoyan
   He, Zhijian
   Li, Shuai
   Wang, Qixin
   Shao, Zili
TI A Multi-Quadcopter Cooperative Cyber-Physical System for Timely Air
   Pollution Localization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cyber-physical system; air pollution source; pollutant dynamics;
   multi-quadcopter; control laws
ID ALGORITHM; IDENTIFICATION; STABILIZATION
AB We propose a cyber-physical system of unmanned quadcopters to locate air pollution sources in a timely manner. The system consists of a physical part and a cyber part. The physical part includes unmanned quadcopters equipped with multiple sensors. The cyber part carries out control laws. We simplify the control laws by decoupling the quadcopters' horizontal-plane motion control from vertical motion control. To control the quadcopter's horizontal-plane motions, we propose a controller that combines pollutant dynamics with quadcopter physics. To control the quadcopter's vertical motions, we adopt an anti-windup proportional-integral (PI) controller. We further extend the horizontal-plane control laws from a single quadcopter to multiple quadcopters. The multi-quadcopter control laws are distributed and convergent. We implement a prototype quadcopter and carry out experiments to verify the vertical control laws. We also carry out simulations to evaluate the horizontal-plane control laws. With quadcopter parameters set commensurate with our prototype implementation's, our simulations show that the control laws can drive quadcopters to locate pollution source(s) in a timely way.
C1 [Shen, Zhaoyan; He, Zhijian; Li, Shuai; Wang, Qixin; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
C3 Hong Kong Polytechnic University
RP Shen, ZY (corresponding author), Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
EM cszyshen@comp.polyu.edu.hk; cszjhe@comp.polyu.edu.hk;
   cssli@comp.polyu.edu.hk; csqwang@comp.polyu.edu.hk;
   cszlshao@comp.polyu.edu.hk
RI Li, Shuai/ABD-5132-2021; Shen, Zhaoyan/T-3711-2019; Li,
   Shuai/ABD-6426-2021; Shao, Zili/AAX-3339-2020; Wang, Qixin/A-9372-2008
OI Li, Shuai/0000-0002-9574-9609; Li, Shuai/0000-0001-8316-5289; Shao,
   Zili/0000-0002-2173-2847; Wang, Qixin/0000-0002-1466-441X; Shen,
   Zhaoyan/0000-0001-9526-6634
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [GRF 152138/14E, GRF 15222315/15E, GRF 152164/14E]; National
   Natural Science Foundation of China [61272103, 61373049, 61401385];
   National 863 Program [2013AA013202]; Hong Kong Polytechnic University
   [4-ZZD7, G-YK24, G-YM10, G-YN36, G-YN37, A-PL82]; Hong Kong Research
   Grants Council Early Career Scheme [25214015, ECS 5328/12E];
   Departmental General Research Fund of Hong Kong Polytechnic University
   [G.61.37.UA7L]
FX The work described in this article is partially supported by grants from
   the Research Grants Council of the Hong Kong Special Administrative
   Region, China (GRF 152138/14E, GRF 15222315/15E, GRF 152164/14E),
   National Natural Science Foundation of China (Project 61272103, Project
   61373049, and Project 61401385), National 863 Program 2013AA013202, the
   Hong Kong Polytechnic University (4-ZZD7, G-YK24, G-YM10 and G-YN36,
   G-YN37, A-PL82), Hong Kong Research Grants Council Early Career Scheme
   (25214015, ECS 5328/12E), and Departmental General Research Fund of Hong
   Kong Polytechnic University (G.61.37.UA7L).
CR Adar SD, 2013, PLOS MED, V10, DOI 10.1371/journal.pmed.1001430
   [Anonymous], 2004, ALGORITHMIC FDN ROBO, DOI DOI 10.1007/978-3-540-45058-0_17
   [Anonymous], 2012, FINITE ELEMENT METHO
   [Anonymous], AMBIENT AIR POLLUTIO
   [Anonymous], INT J DISTRIBUTED SE
   Ardupilot, 2015, APM PLAN
   Astrom K., 1993, Control Eng. Pract, V1, P669
   Bistrovs Vadims, 2015, ELEKTRON ELEKTROTECH, V93, P15
   Biyik E, 2008, ASIAN J CONTROL, V10, P201, DOI 10.1002/asjc.019
   Bouabdallah S., 2004, 2004 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) (IEEE Cat. No.04CH37566), P2451
   Boubrima A., 2015, P 24 INT C COMP COMM, P1
   Brambilla M, 2013, SWARM INTELL-US, V7, P1, DOI 10.1007/s11721-012-0075-2
   Bruemmer D. J., 2002, P SPECTR REN NV US A
   Bychkovskiy V, 2003, LECT NOTES COMPUT SC, V2634, P301
   Caron F, 2006, INFORM FUSION, V7, P221, DOI 10.1016/j.inffus.2004.07.002
   Castillo P, 2005, IEEE CONTR SYST MAG, V25, P45, DOI 10.1109/MCS.2005.1550152
   Chang D, 2013, IEEE INT CONF ROBOT, P921, DOI 10.1109/ICRA.2013.6630683
   Crimaldi JP, 2001, EXP FLUIDS, V31, P90, DOI 10.1007/s003480000263
   Derrac J, 2011, SWARM EVOL COMPUT, V1, P3, DOI 10.1016/j.swevo.2011.02.002
   Dikmen IC, 2009, RAST 2009: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SPACE TECHNOLOGIES, P722, DOI 10.1109/RAST.2009.5158286
   Escareno J., 2006, 2006 AM CONTR C
   Ferri G, 2009, ROBOT AUTON SYST, V57, P393, DOI 10.1016/j.robot.2008.07.004
   Gabriele F, 2006, 1 IEEE RAS EMBS INT, P573
   Gahinet P, 2013, Automated PID controller design, Patent No. [8467888B2, 8467888]
   Hakan A., 2014, INT J INTELL SYST AP, V2, P58, DOI DOI 10.18201/IJISAE.58843
   Hayes AT, 2001, IROS 2001: PROCEEDINGS OF THE 2001 IEEE/RJS INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P1073, DOI 10.1109/IROS.2001.976311
   He R, 2008, IEEE INT CONF ROBOT, P1814, DOI 10.1109/ROBOT.2008.4543471
   He Zhijian, 2015, P ACM IEEE 6 INT C C, P255
   Henderson T. C., 2004, 2004 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) (IEEE Cat. No.04CH37566), P1792
   Hua Wang, 2010, Proceedings of the 2010 International Conference on Communications and Mobile Computing (CMC 2010), P63, DOI 10.1109/CMC.2010.332
   Johnson Kenneth S., 2015, J ATMOSPHERIC OCEANI, V32
   Khedo K. K., 2010, ARXIV10051737
   Kim H. J, 2012, ROBOTICS AUTOMATION, V19, P33
   Klitgaard Michael, 2015, US Patent, Patent No. [20,150,322,925, 20150322925]
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lerman K, 2005, LECT NOTES COMPUT SC, V3342, P143
   Li S, 2014, IEEE INT CONF ROBOT, P67, DOI 10.1109/ICRA.2014.6906591
   Li S, 2012, IEEE INT CONF ROBOT, P1107, DOI 10.1109/ICRA.2012.6224713
   Lilienthal A, 2004, ROBOT AUTON SYST, V48, P3, DOI 10.1016/j.robot.2004.05.002
   Liu Wenyao, 2015, INT C ED MAN COMM SO
   Luo X, 2015, PROC SPIE, V9794, DOI 10.1117/12.2200953
   Luo Y, 2012, AUTOMATICA, V48, P2159, DOI 10.1016/j.automatica.2012.05.072
   Luukkonen T., 2011, MODELLING CONTROL QU
   Madani T, 2006, 2006 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-12, P3255, DOI 10.1109/IROS.2006.282433
   Martin Philippe, 2010, 2010 IEEE International Conference on Robotics and Automation (ICRA 2010), P1623, DOI 10.1109/ROBOT.2010.5509980
   Meng QH, 2012, SENSORS-BASEL, V12, P4737, DOI 10.3390/s120404737
   Munir A, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680538
   Olfati-Saber R, 2007, P IEEE, V95, P215, DOI 10.1109/JPROC.2006.887293
   Pang S, 2006, IEEE T SYST MAN CY B, V36, P1068, DOI 10.1109/TSMCB.2006.874689
   Raffo GV, 2010, AUTOMATICA, V46, P29, DOI 10.1016/j.automatica.2009.10.018
   Rajkumar R, 2010, DES AUT CON, P731
   Sa I, 2012, IEEE INT CONF ROBOT, P2202, DOI 10.1109/ICRA.2012.6224896
   Seibold B., 2008, A Compact and Fast Matlab Code Solving the Incompressible NavierStokes Equations on Rectangular Domains mit18086_navierstokes.m
   Sha L., 2009, Cyber-physical systems: A new frontier, Machine Learning in Cyber Trust, P3, DOI [10.1007/978-0-387-88735-7_1, DOI 10.1007/978-0-387-88735-7_1]
   Shih YY, 2013, IEEE T VEH TECHNOL, V62, P2763, DOI 10.1109/TVT.2013.2245693
   Soloviev Andrey, 2001, P 2004 NAT TECHN M I, P923
   Sonnenburg CR, 2013, J FIELD ROBOT, V30, P371, DOI 10.1002/rob.21452
   Tayebi A, 2004, IEEE DECIS CONTR P, P1216, DOI 10.1109/CDC.2004.1430207
   Toscano R, 2005, J PROCESS CONTR, V15, P81, DOI 10.1016/j.jprocont.2004.03.005
   Xu XH, 2011, SENSORS-BASEL, V11, P6555, DOI 10.3390/s110706555
   ZEITZ M, 1987, SYST CONTROL LETT, V9, P149, DOI 10.1016/0167-6911(87)90021-1
   Zemalache KM, 2006, 2005 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, P404
   Zhang F., 2007, 46 IEEE C DECISION C, P3579
   Zuo Z, 2010, IET CONTROL THEORY A, V4, P2343, DOI 10.1049/iet-cta.2009.0336
NR 64
TC 10
Z9 12
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 70
DI 10.1145/3005716
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300009
DA 2024-07-18
ER

PT J
AU Kartal, YB
   Schmidt, EG
   Schmidt, KW
AF Kartal, Yusuf Bora
   Schmidt, Ece Guran
   Schmidt, Klaus Werner
TI Modeling Distributed Real-Time Systems in TIOA and UPPAAL
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Distributed real-time systems; timed input/output automata; UPPAAL;
   formal verification
ID CHECKING; AUTOMATA; VERIFICATION; PROTOCOL; DESIGN; PVS
AB The mission- and life-critical properties of distributed real-time systems require concurrent modeling, analysis, and formal verification in the design stage. The timed input/output automata (TIOA) framework and the UPPAAL software package are two widely used modeling and verification tools for this purpose. To this end, we develop the algorithm TUConvert for converting distributed TIOA models to UPPAAL behavioral models and formally prove its correctness. We demonstrate the applicability of our algorithm by the formal verification of a distributed real-time industrial communication protocol that is modeled by TIOA.
C1 [Kartal, Yusuf Bora; Schmidt, Ece Guran] Middle East Tech Univ, Dept Elect & Elect Engn, Dumlupinar Bulvari 1, TR-06800 Cankaya, Turkey.
   [Schmidt, Klaus Werner] Cankaya Univ, Dept Mechatron Engn, Mahallesi Mimar Sinan Caddesi 4, TR-06790 Etimesgut Ankara, Turkey.
C3 Middle East Technical University; Cankaya University
RP Kartal, YB (corresponding author), Middle East Tech Univ, Dept Elect & Elect Engn, Dumlupinar Bulvari 1, TR-06800 Cankaya, Turkey.
EM bkartal@aselsan.com.tr; eguran@metu.edu.tr; schmidt@cankaya.edu.tr
RI schmidt, Klaus/ABB-8956-2020
OI schmidt, Klaus/0000-0003-3840-2737; Schmidt, Ece
   Guran/0000-0002-4062-389X
FU Scientific and Technological Research Council of Turkey (TUBITAK)
   [Career Award] [109E261]
FX This work was supported by the Scientific and Technological Research
   Council of Turkey (TUBITAK) [Career Award 109E261].
CR Abdellatif T, 2012, ROBOT AUTON SYST, V60, P1563, DOI 10.1016/j.robot.2012.09.005
   ALUR R, 1993, INFORM COMPUT, V104, P2, DOI 10.1006/inco.1993.1024
   ALUR R, 1992, LECT NOTES COMPUT SC, V600, P74, DOI 10.1007/BFb0031988
   Alur R., 1990, P 17 INT C AUT LANG, P322
   [Anonymous], 2013, NEW YENI S J
   [Anonymous], 2012, UPPAAL WEB HELP
   Ayoub Anaheed, 2003, FOR SPEC DES LANG, P456
   Behrmann G, 2011, SOFTWARE PRACT EXPER, V41, P133, DOI 10.1002/spe.1006
   BERARD B., 2010, SYSTEMS SOFTWARE VER
   Berendsen J, 2008, LECT NOTES COMPUT SC, V5215, P233, DOI 10.1007/978-3-540-85778-5_17
   Berendsen J, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/1952522.1952527
   Bourke T, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539040
   David A, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P91
   Ding ZJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2406336.2406340
   Dong JS, 2008, IEEE T SOFTWARE ENG, V34, P844, DOI 10.1109/TSE.2008.52
   Eidson JC, 2012, P IEEE, V100, P45, DOI 10.1109/JPROC.2011.2161237
   Cambronero ME, 2010, SOFTW TEST VERIF REL, V20, P3, DOI 10.1002/stvr.405
   Fan R, 2007, LECT NOTES COMPUT SC, V4574, P211
   Gilbert S, 2009, ACM T AUTON ADAP SYS, V4, DOI 10.1145/1552297.1552300
   Godary-Dejean K, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2406336.2406342
   Gómez R, 2013, FORM ASP COMPUT, V25, P289, DOI 10.1007/s00165-011-0185-4
   HENZINGER TA, 1994, INFORM COMPUT, V111, P193, DOI 10.1006/inco.1994.1045
   Kaynar Dilsun, 2010, The theory of timed I/O automata
   Kim M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814544
   Kuhn F, 2009, SPAA'09: PROCEEDINGS OF THE TWENTY-FIRST ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P270
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lim HP, 2005, LECT NOTES COMPUT SC, V3829, P17
   Louati A, 2013, P INT C SMART COMM N, P1
   Meseguer J, 2012, WOODHEAD PUBL MECH E, P1
   Mokadem HB, 2010, IEEE T AUTOM SCI ENG, V7, P921, DOI 10.1109/TASE.2010.2050199
   Robson C. M., 2004, THESIS
   Rodriguez-Navas G, 2013, IEEE T SOFTWARE ENG, V39, P857, DOI 10.1109/TSE.2012.73
   Schmidt KW, 2012, IEEE T PARALL DISTR, V23, P1856, DOI 10.1109/TPDS.2011.300
   Umeno S, 2007, LECT NOTES COMPUT SC, V4416, P557
   Vaandrager FW, 2006, FORM ASP COMPUT, V18, P433, DOI 10.1007/s00165-006-0008-1
   Visser W., 2003, Automated Software Engineering, V10, P203, DOI 10.1023/A:1022920129859
NR 36
TC 6
Z9 6
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 22
DI 10.1145/2964202
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900022
DA 2024-07-18
ER

PT J
AU Xi, K
   Hu, J
   Kumar, BVKV
AF Xi, Kai
   Hu, Jiankun
   Kumar, B. V. K. Vijaya
TI FE-SViT: A SViT-Based Fuzzy Extractor Framework
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Fuzzy extractor; fingerprint security; biometric template protection;
   key generation
ID FINGERPRINT AUTHENTICATION; PERFORMANCE; TEMPLATES
AB As a promising bio-cryptographic technique, the fuzzy extractor seamlessly binds biometrics and cryptography for template protection and key generation. However, most existing methods hardly solve the following issues simultaneously: (1) Fingerprint registration, (2) Verification accuracy, (3) Security strength, and (4) Computational efficiency. In this article, we introduce a bio-crypto-oriented fingerprint verification scheme - Selective Vertex-indexed Triangulation (SViT) which maps minutia global topology to local triangulation with minimum information loss. Then, a SViT-based fuzzy extractor framework (FE-SViT) is proposed and high verification accuracy is achieved. The FE-SViT is highly parallelizable and efficient which makes it suitable for embedded devices.
C1 [Xi, Kai] Monash Univ, High Performance Comp Grp, Monash eRes Ctr, Melbourne, Vic, Australia.
   [Hu, Jiankun] Univ New S Wales, Sch Engn & Informat Technol, Canberra, ACT, Australia.
   [Kumar, B. V. K. Vijaya] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Monash University; University of New South Wales Sydney; Carnegie Mellon
   University
RP Xi, K (corresponding author), Monash Univ, High Performance Comp Grp, Monash eRes Ctr, Melbourne, Vic, Australia.
EM kai.xi@monash.edu; j.hu@adfa.edu.au; kumar@ece.cmu.edu
RI Hu, Jiankun/D-9856-2012
OI Bhagavatula, Vijayakumar/0000-0001-7126-6381; Hu,
   Jiankun/0000-0003-0230-1432
FU Multi-modal Australian ScienceS Imaging and Visualisation Environment
   (MASSIVE); ARC [LP110100602, LP100200538, LP100100404, LP120100595]
FX This work was supported by the Multi-modal Australian ScienceS Imaging
   and Visualisation Environment (MASSIVE) (www.massive.org.au) [Goscinski
   and etc. 2014], and ARC Grants LP110100602, LP100200538, LP100100404 and
   LP120100595.
CR Ahmad T, 2011, PATTERN RECOGN, V44, P2555, DOI 10.1016/j.patcog.2011.03.015
   Aliasgari Mehrdad, 2012, IACR CRYPTOL
   Mariño RA, 2012, INFORM SCIENCES, V195, P91, DOI 10.1016/j.ins.2012.01.042
   Anil K.J., 2008, EURASIP J ADV SIGNAL
   Arakala A, 2007, LECT NOTES COMPUT SC, V4642, P760
   Bhanu B, 2003, IEEE T PATTERN ANAL, V25, P616, DOI 10.1109/TPAMI.2003.1195995
   Bolluyt Jess, 2015, MUCH CAN YOU TRUST Y
   Buhan I. R., 2007, 0752 CTIT U TWENT
   Dodis Y, 2008, SIAM J COMPUT, V38, P97, DOI 10.1137/060651380
   Ercole Chiara, 2007, SECURE BIOMETRIC AUT
   Goscinski WJ, 2014, FRONT NEUROINFORM, V8, DOI 10.3389/fninf.2014.00030
   Jain A.K., 2003, HDB FINGERPRINT RECO
   Jeffries JudsonL., 2006, BLACK POWER BELLY BE, P1
   Juels A., 2002, IEEE INT INF THEOR S
   Li P, 2010, J NETW COMPUT APPL, V33, P207, DOI 10.1016/j.jnca.2009.12.003
   Li Peng, 2012, EXPERT SYSTEMS APPL, V39
   Liu EY, 2011, PATTERN RECOGN LETT, V32, P666, DOI 10.1016/j.patrec.2010.12.015
   Nagar A., 2008, ICPR, P1
   NALINI K, 2007, IEEE T PATTERN ANAL, V29, P561, DOI DOI 10.1109/TPAMI.2007.1004
   Nandakumar K, 2007, IEEE T INF FOREN SEC, V2, P744, DOI 10.1109/TIFS.2007.908165
   Natarajan A. M., 2012, J BIOMETRICS BIOSTAT
   NeuroTechnology, 2015, VERIFINGER SDK
   Ratha NK, 2001, LECT NOTES COMPUT SC, V2091, P223
   Reyzin Leonid, 2015, IMPLEMENTATION PINSK
   SAVVIDES M, 2004, ICPR
   Shoup V., 2015, NTL LIB DOING NUMBER
   Simoens K, 2009, P IEEE S SECUR PRIV, P188, DOI 10.1109/SP.2009.24
   Teoh ABJ, 2006, IEEE T PATTERN ANAL, V28, P1892, DOI 10.1109/TPAMI.2006.250
   Topcu B., 2013, INT C BIOM SPEC INT, P1
   Verbitskiy EA, 2010, IEEE T INF FOREN SEC, V5, P269, DOI 10.1109/TIFS.2010.2046965
   Wang S, 2012, PATTERN RECOGN, V45, P4129, DOI 10.1016/j.patcog.2012.05.004
   Wang Yangsheng, 2002, ICPR
   Xi Kai, 2011, IEEE ICIEA
   Xi Kai, 2010, SECURITY COMM NE DEC
   Xi Kai, 2011, ICIEA
   Xi Kai, 2009, IEEE C IND EL APPL
   Yang WC, 2014, IEEE T INF FOREN SEC, V9, P1179, DOI 10.1109/TIFS.2014.2328095
   Yang WC, 2014, PATTERN RECOGN, V47, P1309, DOI 10.1016/j.patcog.2013.10.001
   Yang Wencheng, 2012, IEEE TRUSTCOM 2012, V2012, P66
   Yau Wei-Yun, 2000, ICPR
NR 40
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 78
DI 10.1145/2930669
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100017
OA Bronze
DA 2024-07-18
ER

PT J
AU Gebotys, CH
   White, BA
AF Gebotys, Catherine H.
   White, Brian A.
TI A Sliding Window Phase-Only Correlation Method for Side-Channel
   Alignment in a Smartphone
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Physical Security; Side-channel analysis; EM attack; cache attack
AB Future wireless embedded devices will be increasingly powerful, supporting many more applications including one of the most crucial, security. Although many embedded devices offer resistance to bus probing attacks due to their compact size and high levels of integration, susceptibility to attacks on their electromagnetic side channel must be analyzed. This side channel is often quite complex to analyze due to the complexities of the embedded device including operating system, interrupts, and so forth. This article presents a new methodology for analyzing a complex system's vulnerability to the EM side channel. The methodology proposes a sliding window phase-only correlation method for aligning electromagnetic emanations from a complex smartphone running native code utilizing an on-chip cache. Unlike previous research, experimental results demonstrate that data written to on-chip cache within an advanced 312MHz 0.13um processor executing AES can be attacked utilizing this new methodology. Furthermore, for the first time, it has been shown that the point of side-channel attack is not a spike of increased EM but an area of low EM amplitude, unlike what is noted in previous findings. This research is important for advancing side-channel analysis understanding in complex embedded processors and ensuring secure implementations in future embedded ubiquitous devices.
C1 [Gebotys, Catherine H.; White, Brian A.] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Gebotys, CH (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
EM cgebotys@uwaterloo.ca; bawhite@ieee.org
FU Blackberry; NSERC; OCE
FX This research was supported in part by grants from Blackberry, NSERC,
   and OCE.
CR *ARM, 2005, 01001 ARM DDI
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Batina L, 2008, LECT NOTES COMPUT SC, V5222, P341, DOI 10.1007/978-3-540-85886-7_24
   Batina L, 2011, J CRYPTOL, V24, P269, DOI 10.1007/s00145-010-9084-8
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Brodzik AK, 2006, IEEE T SIGNAL PROCES, V54, P2456, DOI 10.1109/TSP.2006.873717
   Chari S, 2002, LECT NOTES COMPUT SC, V2523, P13
   Clavier C, 2001, LECT NOTES COMPUT SC, V1965, P252
   Dai CX, 2006, IEEE SIGNAL PROC LET, V13, P737, DOI 10.1109/LSP.2006.879852
   Debande N., 2011, 2011 IEEE International Workshop on Information Forensics and Security (WIFS 2011), DOI 10.1109/WIFS.2011.6123143
   Gebotys CH, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376812
   Gebotys CH, 2005, LECT NOTES COMPUT SC, V3659, P250
   Gierlichs B, 2008, LECT NOTES COMPUT SC, V5154, P426
   Guilley S, 2011, LECT NOTES COMPUT SC, V6633, P100, DOI 10.1007/978-3-642-21040-2_7
   Hodgers P., 2011, P IEEE INT WORKSH IN, P1
   Homma N, 2006, LECT NOTES COMPUT SC, V4249, P187
   Huang W, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.42
   James GM, 2007, ANN APPL STAT, V1, P480, DOI 10.1214/07-AOAS127
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kuglin C. D., 1975, Proceedings of the 1975 International Conference on Cybernetics and Society, P163
   Mowery K., 2012, 2012 ACM Cloud Computing Security Workshop, P19
   Salvador S., 2004, P SIGKDD WORKSH MIN, P561
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   van Woudenberg JGJ, 2011, LECT NOTES COMPUT SC, V6558, P104, DOI 10.1007/978-3-642-19074-2_8
   Veyrat-Charvillon N, 2009, LECT NOTES COMPUT SC, V5747, P429
NR 25
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 80
DI 10.1145/2783441
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600020
DA 2024-07-18
ER

PT J
AU Jiang, JM
   Zhu, HB
   Li, Q
   Zhao, YX
   Zhao, L
   Zhang, S
   Gong, P
   Hong, Z
AF Jiang, Jian-Min
   Zhu, Huibiao
   Li, Qin
   Zhao, Yongxin
   Zhao, Lin
   Zhang, Shi
   Gong, Ping
   Hong, Zhong
TI Analyzing Event-Based Scheduling in Concurrent Reactive Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Scheduling; priority; correctness; concurrent reactive systems
ID SIMULATION
AB The traditional research on scheduling focuses on task scheduling and schedulability analysis in concurrent reactive systems. In this article, we dedicate ourselves to event-based scheduling. We first formally define an event-based scheduling policy and propose the notion of the correctness of a scheduling policy in terms of weak termination. Then we investigate the correctness of the decomposition of scheduling controls and finally obtain a decentralized scheduling method. The method can automatically decompose the scheduling policies of a concurrent reactive system into atomic scheduling policies. Every atomic scheduling policy corresponds to one subsystem. Each of the subsystems is a completely independent system, which may be developed and deployed independently. An experiment demonstrates these results that may help engineers to design correct and efficient schedule policies for a concurrent reactive system.
C1 [Jiang, Jian-Min; Zhang, Shi; Gong, Ping; Hong, Zhong] Fujian Normal Univ, Dept Comp Sci & Technol, Fuzhou 350007, Peoples R China.
   [Zhu, Huibiao; Li, Qin; Zhao, Yongxin] E China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
   [Zhao, Lin] Beijing Jiaotong Univ, State Key Lab Rail Traff Control & Safety, Beijing 100044, Peoples R China.
C3 Fujian Normal University; East China Normal University; Beijing Jiaotong
   University
RP Jiang, JM (corresponding author), Fujian Normal Univ, Dept Comp Sci & Technol, Fuzhou 350007, Peoples R China.
EM jjm@fjnu.edu.cn; hbzhu@sei.ecnu.edu.cn; qli@sei.ecnu.edu.cn;
   yxzhao@sei.ecnu.edu.cn; lzhao3@bjtu.edu.cn; shi@fjnu.edu.cn;
   tnfair@126.com; fjfzhz@fjnu.edu.cn
FU National Natural Science Foundation of China [61402176, 61361136002,
   61321064, 61175123]; Shanghai Collaborative Innovation Center of
   Trustworthy Software for Internet of Things [ZF1213]; Open Project of
   Shanghai Key Laboratory of Trustworthy Computing [07dz22304201401]; NSF
   of Fujian province [2014J01221]
FX This work is supported by National Natural Science Foundation of China
   (grants 61402176, 61361136002, 61321064, and 61175123), Shanghai
   Collaborative Innovation Center of Trustworthy Software for Internet of
   Things (grant ZF1213), the Open Project of Shanghai Key Laboratory of
   Trustworthy Computing (grant 07dz22304201401), and the NSF of Fujian
   province (grant 2014J01221).
CR Agerwala Tilak, 1973, P 1 ANN S COMP ARCH, P81, DOI [DOI 10.1145/800123.803973, 10.1145]
   Anand M, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2501626.2501629
   [Anonymous], 1987, PODC
   Audsley N. C., 1993, Control Engineering Practice, V1, P71, DOI 10.1016/0967-0661(93)92105-D
   Baldan P, 2004, THEOR COMPUT SCI, V323, P129, DOI 10.1016/j.tcs.2004.04.001
   Bliudze S, 2008, IEEE T COMPUT, V57, P1315, DOI 10.1109/TC.2008.26
   Blood EA, 2008, IEEE POW ENER SOC GE, P5601
   BOLOGNESI T, 1987, COMPUT NETWORKS ISDN, V14, P25, DOI 10.1016/0169-7552(87)90085-7
   BRAND D, 1983, J ACM, V30, P323, DOI 10.1145/322374.322380
   Bujorianu MC, 2009, MED C CONTR AUTOMAT, P1166, DOI 10.1109/MED.2009.5164704
   Coraiola A., 2000, Signal und Draht, V92, P42
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   Decker G, 2007, LECT NOTES COMPUT SC, V4714, P305
   Dong HR, 2010, IEEE CIRC SYST MAG, V10, P6, DOI 10.1109/MCAS.2010.936782
   Gupta Vineet, 2005, CSTR931369 STANF U
   HENNESSY M, 1995, THEOR COMPUT SCI, V138, P353, DOI 10.1016/0304-3975(94)00172-F
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Jian-min Jiang, 2011, Proceedings of the 2011 IEEE Asia-Pacific Services Computing Conference (APSCC), P442, DOI 10.1109/APSCC.2011.81
   Jiang JM, 2012, SCI CHINA INFORM SCI, V55, P2738, DOI 10.1007/s11432-012-4744-y
   JianMin Jiang, 2013, Software Engineering Notes, V38, P37, DOI 10.1145/2492248.2492267
   Kang E., 2014, P 29 ANN ACM S APPL, P1080, DOI DOI 10.1145/2554850.2554929
   Kim KD, 2012, P IEEE, V100, P1287, DOI 10.1109/JPROC.2012.2189792
   Lanese I., 2013, P 28 ANN ACM S APPL, P1339
   Li Q, 2012, IEEE T VEH TECHNOL, V61, P297, DOI 10.1109/TVT.2011.2176520
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LUCKHAM DC, 1993, J SYST SOFTWARE, V21, P253, DOI 10.1016/0164-1212(93)90027-U
   Maréchal O, 2004, LECT NOTES COMPUT SC, V3291, P1502
   MILNER R, 1992, INFORM COMPUT, V100, P1, DOI [10.1016/0890-5401(92)90008-4, 10.1016/0890-5401(92)90009-5]
   Milner R, 1982, CALCULUS COMMUNICATI
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Qiao Li, 2012, SCHEDULING CYBER PHY
   Schmidt K., 2005, EMISA, V75, P236
   SCHRUBEN L, 1983, COMMUN ACM, V26, P957, DOI 10.1145/182.358460
   Stankovic JA., 1998, DEADLINE SCHEDULING, DOI [10.1007/978-1-4615-5535-3, DOI 10.1007/978-1-4615-5535-3]
   Talcott Carolyn, 2008, Software-Intensive Systems and New Computing Paradigms, P101
   Tan Y, 2009, IEEE INT CON DIS, P44, DOI 10.1109/ICDCSW.2009.82
   Tang QH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331167
   van Glabbeek RJ, 2009, THEOR COMPUT SCI, V410, P4111, DOI 10.1016/j.tcs.2009.06.014
   VANGLABBEEK RJ, 1995, IEEE S LOG, P199, DOI 10.1109/LICS.1995.523257
   Wang H, 2013, IEEE T INTELL TRANSP, V14, P819, DOI 10.1109/TITS.2012.2237509
   WINSKEL G, 1995, HDB LOGIC COMPUTER S, V4
   Wu J, 2010, INT CONF COMP SCI, P50, DOI 10.1109/ICCSIT.2010.5563537
   Yellin DM, 1997, ACM T PROGR LANG SYS, V19, P292, DOI 10.1145/244795.244801
   Zhang FM, 2008, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2008.52
NR 44
TC 21
Z9 23
U1 1
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 86
DI 10.1145/2783438
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600026
DA 2024-07-18
ER

PT J
AU Cilardo, A
   Fusella, E
   Gallo, L
   Mazzeo, A
AF Cilardo, Alessandro
   Fusella, Edoardo
   Gallo, Luca
   Mazzeo, Antonino
TI Exploiting Concurrency for the Automated Synthesis of MPSoC
   Interconnects
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Embedded systems; systems-on-chip;
   design automation; parallel architectures; on-chip interconnects;
   communication scheduling
ID DESIGN; SYSTEM; EXPLORATION; BUS; NETWORKS
AB Multiprocessor Systems-on-Chip (MPSoC) applications can rely today on a very large spectrum of interconnection topologies potentially meeting given communication requirements, determining various trade-offs between cost and performance. Building interconnects that enable concurrent communication tasks introduces decisive opportunities for reducing the overall communication latency. This work identifies three levels of parallelism at the interconnect level: global parallelism across different independent domains; local or intradomain parallelism, relying on inherently concurrent interconnect components such as crossbars; and interdomain parallelism, where multiple concurrent paths across different local domains are exploited. We propose an automated methodology to search the design space, aimed at maximizing the exploitation of these forms of parallelism. The approach also takes into consideration possible dependencies between communication tasks, which further constrains the design space, making the identification of a feasible solution more challenging. By jointly solving a scheduling and interconnect synthesis problem, the methodology turns the description of the application communication requirements, including data dependencies, into an on-chip synthesizable interconnection structure along with a communication schedule satisfying given area constraints. The article thoroughly describes the formalisms and the methodology used to derive such optimized heterogeneous topologies. It also discusses some case studies emphasizing the impact of the proposed approach and highlighting the essential differences with a few other solutions presented in the technical literature.
C1 [Cilardo, Alessandro; Fusella, Edoardo; Gallo, Luca; Mazzeo, Antonino] Univ Naples Federico II, Dept Elect Engn & Informat Technol, I-80125 Naples, Italy.
C3 University of Naples Federico II
RP Cilardo, A (corresponding author), Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
EM acilardo@unina.it; edoardo.fusella@unina.it; luca.gallo@unina.it;
   mazzeo@unina.it
OI Mazzeo, Antonino/0000-0002-4404-7738
CR [Anonymous], 1949, Psychometrika, DOI DOI 10.1007/BF02289146
   [Anonymous], 2012, ZYNQ 7000 ALL PROGR
   [Anonymous], CORECONNECT INT STAN
   [Anonymous], VLSI DESIGN
   [Anonymous], DES AUTOM EMBED SYST
   ARM, 2011, AMBA AXI ACE PROT SP
   ARM Limited, 2008, AMBA SPEC REV 2 0
   Arteris, 2009, BUS CROSSB NETW ON C
   Bambha NK, 2005, IEEE T PARALL DISTR, V16, P99, DOI 10.1109/TPDS.2005.20
   Bambha NK, 2004, 4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P263, DOI 10.1109/IWSOC.2004.1319891
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bhojwani P, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P382, DOI 10.1109/ICVD.2003.1183166
   Burjorjee K.M., 2013, P 12 WORKSHOP FDN GE, P37, DOI [10.1145/2460239.2460244, DOI 10.1145/2460239.2460244]
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   Cilardo A, 2014, DES AUT TEST EUROPE
   Cilardo Alessandro, 2013, FIELD PROGR LOG APPL, P1
   Cuong Pham-Quoc, 2012, RECONFIGURABLE COMPU, P1
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Devanur NR, 2011, LECT NOTES COMPUT SC, V6844, P326, DOI 10.1007/978-3-642-22300-6_28
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Edmonds J., 1968, Optimum branchings
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Giovanni DM, 1994, SYNTHESIS OPTIMIZATI
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Jae Young Hur, 2011, THESIS TU DELFT DELF
   Jun M, 2012, IEEE T COMPUT, V61, P73, DOI 10.1109/TC.2010.211
   Jun MJ, 2009, IEEE T COMPUT AID D, V28, P926, DOI 10.1109/TCAD.2009.2017079
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kim S, 2006, IEEE T VLSI SYST, V14, P681, DOI 10.1109/TVLSI.2006.878260
   Lahiri K, 2004, IEEE T COMPUT AID D, V23, P952, DOI 10.1109/TCAD.2004.828127
   Lahtinen Vesa, 2003, P 2003 INT S CRIC SY, V5
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mello A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P178
   Micheli Giovanni De, 2006, NETWORKS CHIPS TECHN
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   Mujuni E., 2008, Proceedings of the fourteenth symposium on Computing: the Australasian theory, V77, P75
   Murali S, 2004, P C DES AUT TEST EUR, V2
   Murali S, 2007, IEEE T COMPUT AID D, V26, P1283, DOI 10.1109/TCAD.2006.888284
   Murali Srinivasan., 2006, P INT C COMPUTER AID, P355
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Pande PP, 2005, IEEE INT SYMP CIRC S, P1774, DOI 10.1109/ISCAS.2005.1464952
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pasricha S, 2006, ASIA S PACIF DES AUT, P30, DOI 10.1109/ASPDAC.2006.1594641
   STMicroelectronics, 2007, STBUS COMM SYST CONC
   Strehl A, 2002, EIGHTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-02)/FOURTEENTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE (IAAI-02), PROCEEDINGS, P93, DOI 10.1162/153244303321897735
   Todorov V, 2013, DES AUT TEST EUROPE, P1783
   Xilinx, 2012, LOGICORE IP AXI INT
   Yoo J, 2009, IEEE T VLSI SYST, V17, P1034, DOI 10.1109/TVLSI.2009.2017442
NR 51
TC 15
Z9 15
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 57
DI 10.1145/2700075
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800019
DA 2024-07-18
ER

PT J
AU Millo, JV
   Kofman, E
   De Simone, R
AF Millo, Jean-Vivien
   Kofman, Emilien
   De Simone, Robert
TI Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core
   Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Reliability; Theory; Adequation algorithm
   architecture; dataflow process network; network-on-chip; routing
ID AFFINE SCHEDULING PROBLEM; EFFICIENT SOLUTIONS
AB The advent of chip-level parallel architectures prompted a renewal of interest into dataflow process networks. The trend is to model an application independently from the architecture, then the model is morphed to best fit the target architecture. One downplayed aspect is the mapping of communications through the on-chip topology. The cost of such communications is often prevalent with regard to computations.
   This article establishes a dataflow process network called K-periodically Routed Graph (KRG), which serves the role of representing the various routing decisions during the transformation of a genuine application into a architecture-aware version for this application.
C1 [Millo, Jean-Vivien; Kofman, Emilien] Univ Nice Sophia Antipolis, Nice, France.
   [De Simone, Robert] INRIA Sophia Mediterranee, Valbonne, France.
C3 Universite Cote d'Azur
RP Millo, JV (corresponding author), INRIA Mediterranee, 2004 Route Lucioles, F-06902 Valbonne, France.
EM jean-vivien.millo@inria.fr; emilien.kofman@inria.fr;
   Robert.de_Simone@inria.fr
CR Allen Randy, 1984, BEST OF PLDI, P75
   Altman E, 2000, J ACM, V47, P752, DOI 10.1145/347476.347482
   [Anonymous], 1995, THESIS U CALIFORNIA
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], PROGRAMMING MULTICOR
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Bhattacharyya Shuvra S., 1996, SOFTWARE SYNTHESIS D
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Boucaron J, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P175, DOI 10.1109/MEMCOD.2006.1695923
   Brandner Florian., 2012, Proceedings of the 20th International Conference on Real-Time and Network Systems, P61, DOI DOI 10.1145/2392987.2392995
   Buck J.T., 1993, Ph. D. Dissertation
   Cano Jose, 2011, P 5 ACM IEEE INT S N, P1
   Chrzastowski-Wachtel P., 1993, Fundamentals of Computation Theory. 9th International Conference, FCT '93 Proceedings, P171
   Coadou Anthony, 2010, THESIS U NICE SOPHIA
   Cohen A, 2006, ACM SIGPLAN NOTICES, V41, P180, DOI 10.1145/1111320.1111054
   Commoner F., 1971, Journal of Computer and System Sciences, V5, P511, DOI 10.1016/S0022-0000(71)80013-2
   COSNARD M, 1993, ALGORITHMES ARCHITEC
   Cudennec L, 2012, PROCEDIA COMPUT SCI, V9, P146, DOI 10.1016/j.procs.2012.04.016
   de Micheli Giovanni, 2006, NETWORKS ON CHIPS
   de Rumeur Jean, 1994, COMMUNICATION RESEAU
   Djemal Manel, 2012, P C DES ARCH SIGN IM, P1
   FEAUTRIER P, 1992, INT J PARALLEL PROG, V21, P389, DOI 10.1007/BF01379404
   FEAUTRIER P, 1992, INT J PARALLEL PROG, V21, P313, DOI 10.1007/BF01407835
   Fradet P, 2012, DES AUT TEST EUROPE, P769
   Goossens Kees, 2010, 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC 2010), P306
   Gordon Michael I., 2010, THESIS MIT CAMBRIDGE
   Hromkovic Juraj, 2005, DISSEMINATION INFO 1
   Kalray, 2012, MPPA MANYCORE
   Karczmarek M, 2003, ACM SIGPLAN NOTICES, V38, P103, DOI 10.1145/780731.780747
   KARP RM, 1967, J ACM, V14, P563, DOI 10.1145/321406.321418
   Kienhuis B., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P13, DOI 10.1109/HSC.2000.843699
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   LAMPORT L, 1974, COMMUN ACM, V17, P83, DOI 10.1145/360827.360844
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   McDonald, 2001, PARALLEL PROGRAMMING
   Melpignano D, 2012, DES AUT CON, P1137
   Millo JV, 2013, NAT COMPUT, V12, P353, DOI 10.1007/s11047-013-9378-5
   Milner R, 1982, CALCULUS COMMUNICATI
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Petri CA., 1962, THESIS TU DARMSTADT
   Rantala V., 2006, Network on chip routing algorithms
   Ravindran K., 2012, P C DES ARCH SIGN IM, P1
   Samman FA, 2008, DES AUT TEST EUROPE, P1200
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Verdoolaege Sven., 2013, Handbook of Signal Processing Systems, P1335, DOI DOI 10.1007/978-1-4614-6859-2_41
   Wang MA, 2011, J SYST ARCHITECT, V57, P134, DOI 10.1016/j.sysarc.2010.10.008
   Wetter M., 2013, P EL SYST LEV SYNTH, P1
   Wiggers MH, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P183, DOI 10.1109/RTAS.2008.10
NR 51
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 46
DI 10.1145/2700081
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800008
DA 2024-07-18
ER

PT J
AU Diamantopoulos, D
   Siozios, K
   Xydis, S
   Soudris, D
AF Diamantopoulos, Dionysios
   Siozios, Kostas
   Xydis, Sotirios
   Soudris, Dimitrios
TI GENESIS: Parallel Application Placement onto Reconfigurable
   Architectures (Invited for the Special Issue on Runtime Management)
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Genetic algorithm; placement; CAD tool;
   reconfigurable architectures; search space exploration
ID ALGORITHM
AB Placement is though as the most time-consuming processes in physical implementation flows for reconfigurable architectures, while it highly affects the quality of derived application implementation, as it has impact on the maximum operating frequency. Throughout this article, we propose a novel placer, based on genetic algorithm, targeting to FPGAs. Rather than relevant approaches, which are executed sequentially, the new placer exhibits inherent parallelism, which can benefit from multicore processors. Experimental results prove the effectiveness of this solution, as it achieves average reduction of execution runtime and application's delay by 67 x and 16%, respectively.
C1 [Diamantopoulos, Dionysios; Siozios, Kostas; Soudris, Dimitrios] NTUA, Sch Elect & Comp Engn, Dept Comp Sci, Athens 15780, Greece.
   [Xydis, Sotirios] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20133 Milan, Italy.
C3 National Technical University of Athens; Polytechnic University of Milan
RP Diamantopoulos, D (corresponding author), NTUA, Sch Elect & Comp Engn, Dept Comp Sci, 9 Heroon Polytech,Zographou Campus, Athens 15780, Greece.
EM diamantd@microlab.ntua.gr; ksiop@microlab.ntua.gr; xydis@elet.polimi.it;
   dsoudris@microlab.ntua.gr
RI Siozios, Kostas/F-9726-2011; Xydis, Sotirios/AAM-8015-2021; Soudris,
   Dimitrios/I-5252-2014; Soudris, Dimitrios/O-8843-2019
OI Siozios, Kostas/0000-0002-0285-2202; Soudris,
   Dimitrios/0000-0002-6930-6847
FU 2PARMA (FP7-STREP) project [FP7-ICT-2009-4-248716]
FX This work is partially supported by 2PARMA (FP7-STREP) project, under
   the contract no. FP7-ICT-2009-4-248716.
CR Ababei C, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/514754
   [Anonymous], 1968, P 1968 ACM NAT C
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   CASOTTO A, 1987, IEEE T COMPUT AID D, V6, P838, DOI 10.1109/TCAD.1987.1270327
   Choong A., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P31, DOI 10.1109/FPL.2010.17
   Darwen P, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, P166, DOI 10.1109/ICEC.1995.489138
   Diamantopoulos D., 2013, P PARMA WORKSH HIPEA
   Emmert J. M., 1999, Field Programmable Logic and Applications. 9th International Workshop, FPL'99. Proceedings (Lecture Notes in Computer Science Vol.1673), P81
   Hartmann S, 2002, NAV RES LOG, V49, P433, DOI 10.1002/nav.10029
   HONG TP, 1996, P 1996 INT C SYST MA, P2000
   Jamieson Peter., 2010, GEM, P16
   Kalenteridis V, 2005, MICROPROCESS MICROSY, V29, P247, DOI 10.1016/j.micpro.2004.09.001
   Kanungo T, 2002, IEEE T PATTERN ANAL, V24, P881, DOI 10.1109/TPAMI.2002.1017616
   KRAVITZ SA, 1987, IEEE T COMPUT AID D, V6, P534, DOI 10.1109/TCAD.1987.1270301
   Lamoureux J, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P701
   Livnat A, 2008, P NATL ACAD SCI USA, V105, P19803, DOI 10.1073/pnas.0803596105
   Ludwin A, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1970353.1970355
   Ludwin A, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P14
   MOSCATO P, 1990, ADV APPL PROBAB, V18, P747
   Ronald E., 1995, P 6 INT C GEN ALG, P167
   ROSE JS, 1988, IEEE T COMPUT AID D, V7, P387, DOI 10.1109/43.3172
   Sankar Y., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P157, DOI 10.1145/296399.296449
   Selvakkumaran N, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P726
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Sidiropoulos H., 2011, 2011 International Conference on Field Programmable Logic and Applications, P238, DOI 10.1109/FPL.2011.110
   Sidiropoulos H, 2012, IEEE SYM PARA DISTR, P328, DOI 10.1109/IPDPSW.2012.40
   Smecher Graeme, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P159, DOI 10.1109/FPT.2009.5377668
   Smith RE, 2003, LECT NOTES COMPUT SC, V2724, P1382
   SRINIVAS M, 1994, IEEE T SYST MAN CYB, V24, P656, DOI 10.1109/21.286385
   Tessier R, 2002, ACM T DES AUTOMAT EL, V7, P284, DOI 10.1145/544536.544540
   Ting CK, 2003, INFORM SCIENCES, V156, P189, DOI 10.1016/S0020-0255(03)00176-2
   Wang C, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P153
   WITTE EE, 1991, IEEE T PARALL DISTR, V2, P483, DOI 10.1109/71.97904
   Wrighton MichaelG., 2003, FPGA 03, P33
   Xydis S., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P102, DOI 10.1109/ICSAMOS.2010.5642078
   Zaccaria V., 2010, P 23 INT C ARCH COMP, P325
NR 38
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 18
DI 10.1145/2629651
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200018
DA 2024-07-18
ER

PT J
AU Lin, YJ
   Yang, CL
   Huang, JW
   Lin, TJ
   Hsueh, CW
   Chang, N
AF Lin, Ye-Jyun
   Yang, Chia-Lin
   Huang, Jiao-We
   Lin, Tay-Jyi
   Hsueh, Chih-Wen
   Chang, Naehyuck
TI System-Level Performance and Power Optimization for MPSoC: A Memory
   Access-Aware Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memory; Performance; Power; MPSoC; memory scheduling; power gating
ID FAIRNESS
AB As the number of IPs in a multimedia Multi-Processor System-on-Chip (MPSoC) continues to increase, concurrent memory accesses from different IPs increasingly stress memory systems, which presents both opportunities and challenges for future MPSoC design. The impact of such requirements on the system-level design for MPSoC is twofold. First, contention among IPs prolongs memory access time, which exacerbates the persisting memory wall problem. Second, longer memory accesses lead to longer IP stall time, which results in unnecessary leakage waste. In this article, we propose two memory access-aware system-level design approaches for performance and leakage optimization. To alleviate the memory wall problem, we propose a Hierarchical Memory Scheduling (HMS) policy that schedules memory requests from the same IP and application consecutively to reduce interference among memory accesses from different IPs with a fairness guarantee. To reduce IP leakage waste due to long memory access, we propose a memory access-aware power-gating policy. A straightforward power-gating approach is to power gate an IP when it needs to fetch data from memory. However, due to the response time variation among memory accesses, aggressively power gating an IP whenever a memory request occurs may result in incorrect power-gating decisions. The proposed memory access-aware power-gating policy makes these decisions judiciously, based on the predicted memory latency of an individual IP and its energy breakeven time. The experimental results show that the proposed HMS memory scheduling policy improves system throughput by 42% compared to First-Come-First-Serve (FCFS) and by 21% compared to First-Ready First-Come-First-Serve (FR-FCFS) on an MPSoC for mobile phones. For the improvement of fairness, HMS improves fairness by 1.52x compared to FCFS and by 1.23x compared to FRFCFS. In the aspect of leakage optimization, our memory access-aware power-gating mechanism improves energy savings by 3.88x and reduces the performance penalty by 70% compared to conventional timeout-based power gating. We further demonstrate that our HMS memory scheduler can regulate memory access orders, thereby reducing memory response time variation. This leads to more accurate power-down decisions for both conventional timeout power gating and the proposed memory access-aware power gating.
C1 [Lin, Ye-Jyun; Yang, Chia-Lin; Huang, Jiao-We; Hsueh, Chih-Wen] Natl Taiwan Univ, Taipei, Taiwan.
   [Lin, Tay-Jyi] Natl Chung Cheng Univ, Minxiong, Taiwan.
   [Chang, Naehyuck] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 151, South Korea.
   [Yang, Chia-Lin] Natl Taiwan Univ, Grad Inst Networking & Multimedia, Taipei 10764, Taiwan.
   [Yang, Chia-Lin] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10764, Taiwan.
C3 National Taiwan University; National Chung Cheng University; Seoul
   National University (SNU); National Taiwan University; National Taiwan
   University
RP Lin, YJ (corresponding author), Nation Taiwan Univ, Dept Comp Sci & Informat Engn, Roosevelt Rd, Taipei 10617, Taiwan.
EM d95027@csie.ntu.edu.tw; yangc@csie.ntu.edu.tw; r97086@csie.ntu.edu.tw;
   tjlin@cs.ccu.edu.tw; cwhsueh@csie.ntu.edu.tw; naehyuck@elpl.snu.ac.kr
RI Chang, Naehyuck/J-3203-2014
OI YANG, CHIA-LIN/0000-0003-0091-5027
FU Ministry of Science and Technology of Taiwan [103-2220-E-002-005-,
   103-2220-E-002-003-, 102-2220-E-002-005-, 102-2220-E-002-001-,
   100-2221-E-002-248-MY3]; Excellent Research Projects of National Taiwan
   University [103R890822, 103R8300]; Industrial Technology Research
   Institute of Taiwan [B5-10210-2F-1]; Macronix International Co., Ltd.
   [103-S-C05]; Etron Technology Inc. [103R7150]
FX This work is supported in part by research grants from the Ministry of
   Science and Technology of Taiwan (103-2220-E-002-005-,
   103-2220-E-002-003-, 102-2220-E-002-005-, 102-2220-E-002-001-, and
   100-2221-E-002- 248-MY3), the Excellent Research Projects of National
   Taiwan University (103R890822, 103R8300), the Industrial Technology
   Research Institute of Taiwan (B5-10210-2F-1), Macronix International
   Co., Ltd. (103-S-C05), and Etron Technology Inc. (103R7150).
CR Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
   Burchard A, 2005, DES AUT TEST EUROPE, P20, DOI 10.1109/DATE.2005.34
   Dilip B., 2012, ELECT SIGNALS SYSTEM, V2, P72
   Ebrahimi E, 2011, INT SYMP MICROARCH, P362
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Hur I, 2004, INT SYMP MICROARCH, P343
   Kahng A.B., 2012, PROC ACMIEEE INT S L, P203
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   Kwon WC, 2008, DES AUT CON, P447
   Lee KB, 2005, IEEE T CIRC SYST VID, V15, P620, DOI 10.1109/TCSVT.2005.846412
   Lungu A, 2009, I SYMPOS LOW POWER E, P377
   McKee SA, 2000, IEEE T COMPUT, V49, P1255, DOI 10.1109/12.895941
   Micron, 2007, 128MB LOW POW DDR SD
   Muralidhara SP, 2011, INT SYMP MICROARCH, P374
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Park SI, 2003, IEEE T CONSUM ELECTR, V49, P1348, DOI 10.1109/TCE.2003.1261239
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Rafique  N., 2007, P 16 INT C PAR ARCH, P245
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Shao J, 2007, INT S HIGH PERF COMP, P285
   Subramanian L, 2013, INT S HIGH PERF COMP, P639, DOI 10.1109/HPCA.2013.6522356
   Synopsys Inc, 2014, PLATF ARCH
   Vleeschauwer Koenraad De, 2009, MPEG 2 DEC US GUID
   Youssef A, 2006, INT SYMP MICROARCH, P371
NR 26
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 8
DI 10.1145/2656339
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200008
DA 2024-07-18
ER

PT J
AU Tillenius, M
   Larsson, E
   Badia, RM
   Martorell, X
AF Tillenius, Martin
   Larsson, Elisabeth
   Badia, Rosa M.
   Martorell, Xavier
TI Resource-Aware Task Scheduling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Dependency aware; dynamic scheduling; resource
   contention; task parallel
AB Dependency-aware task-based parallel programming models have proven to be successful for developing efficient application software for multicore-based computer architectures. The programming model is amenable to programmers, thereby supporting productivity, whereas hardware performance is achieved through a run-time system that dynamically schedules tasks onto cores in such a way that all dependencies are respected. However, even if the scheduling is completely successful with respect to load balancing, the scaling with the number of cores may be suboptimal due to resource contention. Here we consider the problem of scheduling tasks not only with respect to their interdependencies but also with respect to their usage of resources, such as memory and bandwidth. At the software level, this is achieved by user annotations of the task resource consumption. In the runtime system, the annotations are translated into scheduling constraints. Experimental results for different hardware, demonstrating performance gains both for model examples and real applications, are presented. Furthermore, we provide a set of tools to detect resource sensitivity and predict the performance improvements that can be achieved by resource-aware scheduling. These tools are solely based on parallel execution traces and require no instrumentation or modification of the application code.
C1 [Tillenius, Martin; Larsson, Elisabeth] Uppsala Univ, Dept Informat Technol, SE-75105 Uppsala, Sweden.
   [Badia, Rosa M.; Martorell, Xavier] Barcelona Supercomput Ctr, Barcelona 08034, Spain.
C3 Uppsala University
RP Tillenius, M (corresponding author), Uppsala Univ, Dept Informat Technol, Box 337, SE-75105 Uppsala, Sweden.
EM martin.tillenius@gmail.com; elisabeth.larsson@it.uu.se;
   rosa.m.badia@bsc.es; xavier.martorell@bsc.es
RI Larsson, Elisabeth/AAE-8133-2022; Badia, Rosa M/KFB-1336-2024; Larsson,
   Elisabeth/AAE-8788-2020; Badia, Rosa M/L-1980-2014; Martorell,
   Xavier/G-6120-2015
OI Badia, Rosa M/0000-0003-2941-5499; Larsson,
   Elisabeth/0000-0003-1154-9587; Martorell, Xavier/0000-0002-0417-3430
FU SNIC through UPPMAX [p2009014]
FX Parts of the experiments were performed on the Kalkyl cluster provided
   by SNIC through UPPMAX under project p2009014.
CR Agullo E, 2009, J PHYS CONF SER, V180, DOI 10.1088/1742-6596/180/1/012037
   Al-Omary R., 2013, DENSE CHOLESKY UNPUB
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Ayguadé E, 2010, INT J PARALLEL PROG, V38, P440, DOI 10.1007/s10766-010-0135-4
   Bhadauria Major, 2010, 24th ACM International Conference on Supercomputing 2010, P189
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Blagodurov S, 2010, ACM T COMPUT SYST, V28, DOI 10.1145/1880018.1880019
   Ceballos German, 2013, P 6 SWED WORKSH MULT, P61
   Datta K., 2008, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, page, P4
   Duran A, 2011, PARALLEL PROCESS LET, V21, P173, DOI 10.1142/S0129626411000151
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Eklov D., 2011, 2011 International Conference on Parallel Processing, P165, DOI 10.1109/ICPP.2011.15
   El- Moursy A, 2006, P 20 INT PAR DISTR P
   Fedorova Alexandra., 2005, ATEC 05, P26
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Leiserson CE, 2010, J SUPERCOMPUT, V51, P244, DOI 10.1007/s11227-010-0405-3
   Niethammer C., 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P743, DOI 10.1109/ISPA.2012.109
   Perez JM, 2008, IEEE INT C CL COMP, P142, DOI 10.1109/CLUSTR.2008.4663765
   Planas J, 2009, INT J HIGH PERFORM C, V23, P284, DOI 10.1177/1094342009106195
   Snavely A, 2000, ACM SIGPLAN NOTICES, V35, P234, DOI 10.1145/384264.379244
   Tillenius M., 2013, P 8 INT C HIGH PERF
   Tillenius M., 2012, THESIS UPPSALA U
   Tillenius Martin, 2010, PARA 2010 STAT ART S
   Tillenius Martin, 2012, SUPERGLUE PROJECT
   Vandierendonck H., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P1, DOI 10.1109/PACT.2011.7
   Williams S, 2009, PARALLEL COMPUT, V35, P178, DOI 10.1016/j.parco.2008.12.006
   YarKhan Asim, 2011, ICLUT1102
   Zafari Afshin, 2012, CSE 2012
   Zhuravlev S, 2012, ACM COMPUT SURV, V45, DOI 10.1145/2379776.2379780
NR 29
TC 20
Z9 26
U1 3
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 5
DI 10.1145/2638554
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200005
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Andersson, B
   Raravi, G
AF Andersson, Bjoren
   Raravi, Gurulingesh
TI Provably Good Task Assignment for Two-Type Heterogeneous Multiprocessors
   Using Cutting Planes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Theory; Cutting planes; heterogeneous
   multiprocessors; linear programming; real-time scheduling
ID REAL-TIME TASKS; ALGORITHMS
AB Consider scheduling of real-time tasks on a multiprocessor where migration is forbidden. Specifically, consider the problem of determining a task-to-processor assignment for a given collection of implicit-deadline sporadic tasks upon a multiprocessor platform in which there are two distinct types of processors. For this problem, we propose a new algorithm, LPC (task assignment based on solving a Linear Program with Cutting planes). The algorithm offers the following guarantee: for a given task set and a platform, if there exists a feasible task-to-processor assignment, then LPC succeeds in finding such a feasible task-to-processor assignment as well but on a platform in which each processor is 1.5x faster and has three additional processors. For systems with a large number of processors, LPC has a better approximation ratio than state-of-the-art algorithms. To the best of our knowledge, this is the first work that develops a provably good real-time task assignment algorithm using cutting planes.
C1 [Andersson, Bjoren] Carnegie Mellon Univ, Inst Software Engn, Pittsburgh, PA 15213 USA.
   [Raravi, Gurulingesh] Polytech Inst Porto, ISEP, CISTER, INESC TEC, Oporto, Portugal.
C3 Software Engineering Institute; Carnegie Mellon University; INESC TEC;
   Instituto Politecnico do Porto
RP Andersson, B (corresponding author), Carnegie Mellon Univ, Inst Software Engn, Pittsburgh, PA 15213 USA.
EM baandersson@sei.cmu.edu
FU Department of Defense [FA8721-05-C-0003]; National Funds through FCT
   (Portuguese Foundation for Science and Technology); ERDF (European
   Regional Development Fund) through COMPETE (Operational Programme
   Thematic Factors of Competitiveness) [FCOMP-01-0124-FEDER-037281]; FCT;
   EU ARTEMIS JU funding [ARTEMIS/0003/2012]; JU grant [333053]; ESF
   (European Social Fund) through POPH (Portuguese Human Potential
   Operational Program) [SFRH/BD/66771/2009]; Fundação para a Ciência e a
   Tecnologia [SFRH/BD/66771/2009] Funding Source: FCT
FX This material is based upon work funded and supported by the Department
   of Defense under contract no. FA8721-05-C-0003 with Carnegie Mellon
   University for the operation of the Software Engineering Institute, a
   federally funded research and development center. This material has been
   approved for public release and unlimited distribution. DM-0000244. This
   work was partially funded by National Funds through FCT (Portuguese
   Foundation for Science and Technology) and by ERDF (European Regional
   Development Fund) through COMPETE (Operational Programme Thematic
   Factors of Competitiveness), within project FCOMP-01-0124-FEDER-037281
   (CISTER), by FCT and the EU ARTEMIS JU funding, within project no.
   ARTEMIS/0003/2012, JU grant no. 333053 (CONCERTO), and by FCT and by ESF
   (European Social Fund) through POPH (Portuguese Human Potential
   Operational Program), under Ph.D. grant SFRH/BD/66771/2009.
CR Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   Andersson B, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P243, DOI 10.1109/ECRTS.2008.9
   Andersson B, 2014, REAL-TIME SYST, V50, P270, DOI 10.1007/s11241-013-9195-z
   [Anonymous], INT AT PROC
   [Anonymous], AMD EMB PROC
   [Anonymous], SAMS EX PROC
   [Anonymous], 2013, NVIDIA BRINGS KEPLER
   [Anonymous], QUAD COR NEXT GEN DE
   [Anonymous], OMAP MOB PROC
   [Anonymous], P 29 ACM S THEOR COM
   [Anonymous], APPL A5X DUAL COR CP
   [Anonymous], TEGR 4 SUP PROC
   [Anonymous], BAY TRAIL MULT SOC F
   [Anonymous], 4 GEN INT COR PROC C
   Baruah S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P536, DOI 10.1109/RTTAS.2004.1317301
   Baruah SK, 2004, PROC INT CONF PARAL, P467
   BernhardKorte Jens, 2006, COMBINATORIALOPTIMIZ
   Correa JR, 2012, MATH OPER RES, V37, P379, DOI 10.1287/moor.1110.0520
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   HOROWITZ E, 1976, J ACM, V23, P317, DOI 10.1145/321941.321951
   Jansen K., 1999, Proceedings of the Thirty-First Annual ACM Symposium on Theory of Computing, P408, DOI 10.1145/301250.301361
   KARMARKAR N, 1984, COMBINATORICA, V4, P373, DOI 10.1007/BF02579150
   LENSTRA JK, 1990, MATH PROGRAM, V46, P259, DOI 10.1007/BF01585745
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   POTTS CN, 1985, DISCRETE APPL MATH, V10, P155, DOI 10.1016/0166-218X(85)90009-5
   Raravi G, 2012, REAL TIM SYST SYMP P, P117, DOI 10.1109/RTSS.2012.64
   Raravi G, 2013, REAL-TIME SYST, V49, P29, DOI 10.1007/s11241-012-9161-1
   Wiese A, 2013, REAL-TIME SYST, V49, P219, DOI 10.1007/s11241-012-9164-y
NR 29
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 160
DI 10.1145/2660495
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300016
DA 2024-07-18
ER

PT J
AU Chattopadhyay, S
   Roychoudhury, A
AF Chattopadhyay, Sudipta
   Roychoudhury, Abhik
TI Cache-Related Preemption Delay Analysis for Multilevel Noninclusive
   Caches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Verification; Cache-related preemption delay; WCET;
   multilevel caches; multicore; shared caches
AB With the rapid growth of complex hardware features, timing analysis has become an increasingly difficult problem. The key to solving this problem lies in the precise and scalable modeling of performance-enhancing processor features (e.g., cache). Moreover, real-time systems are often multitasking and use preemptive scheduling, with fixed or dynamic priority assignment. For such systems, cache related preemption delay (CRPD) may increase the execution time of a task. Therefore, CRPD may affect the overall schedulability analysis. Existing works propose to bound the value of CRPD in a single-level cache. In this article, we propose a CRPD analysis framework that can be used for a two-level, noninclusive cache hierarchy. In addition, our proposed framework is also applicable in the presence of shared caches. We first show that CRPD analysis faces several new challenges in the presence of a multilevel, noninclusive cache hierarchy. Our proposed framework overcomes all such challenges and we can formally prove the correctness of our framework. We have performed experiments with several subject programs, including an unmanned aerial vehicle (UAV) controller and an in-situ space debris monitoring instrument. Our experimental results suggest that we can provide sound and precise CRPD estimates using our framework.
C1 [Chattopadhyay, Sudipta] Linkoping Univ, Linkoping, Sweden.
   [Roychoudhury, Abhik] Natl Univ Singapore, Singapore 117548, Singapore.
C3 Linkoping University; National University of Singapore
RP Chattopadhyay, S (corresponding author), Linkoping Univ, Linkoping, Sweden.
EM sudipta.chattopadhyay@liu.se
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391; ROYCHOUDHURY,
   Abhik/0000-0002-7127-1137
FU A*STAR Public Sector Funding "Scalable Timing Analysis Methods for
   Embedded Software" [1121202007]
FX This work was partially supported by A*STAR Public Sector Funding
   Project no. 1121202007 "Scalable Timing Analysis Methods for Embedded
   Software".
CR Altmeyer S, 2010, ACM SIGPLAN NOTICES, V45, P153, DOI 10.1145/1755951.1755911
   Altmeyer S, 2009, EUROMICRO, P109, DOI 10.1109/ECRTS.2009.21
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Balakrishnan G, 2004, LECT NOTES COMPUT SC, V2985, P5
   Chattopadhyay S., 2010, P INT WORKSH SOFTW C
   Chattopadhyay S., 2012, P 18 IEEE REAL TIM E
   Freescale, 2008, I MX31 APPL PROC
   Gustafsson J., 2010, P 10 INT WORKSH WORS
   Hardy D., 2008, P REAL TIM SYST S RT
   Hardy D., 2009, P 30 IEEE REAL TIM S
   Huynh B. K., 2011, P 17 IEEE REAL TIM E
   Kuitunen J., 2001, P 3 EUR C SPAC DEBR
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Li X., 2007, CHRONOS TIMING ANAL
   Li Y., 2009, REAL-TIME SYST, V48, P638
   Negi H. S., 2003, P 1 IEEE ACM IFIP IN
   Nemer F., 2006, P WORKSH WORST CAS E
   Staschulat J., 2004, P 4 ACM INT C EMB SO
   Tan Y., 2004, P 8 INT WORKSH SOFTW
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Tomiyama H., 2000, P 8 INT WORKSH HARDW
   Yan J., 2008, P IEEE REAL TIM EMB
   Zahran M., 2007, INT J COMPUTERS THEI, V14, P99
NR 23
TC 3
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 147
DI 10.1145/2632156
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300003
DA 2024-07-18
ER

PT J
AU Dewan, F
   Fisher, N
AF Dewan, Farhana
   Fisher, Nathan
TI Bandwidth Allocation for Fixed-Priority-Scheduled Compositional
   Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Design; Algorithms; Compositional real-time systems; bandwidth
   allocation; FPTAS; fixed-priority scheduling
AB Recent research in compositional real-time systems has focused on determination of a component's real-time interface parameters. An important objective in interface-parameter determination is minimizing the bandwidth allocated to each component of the system while simultaneously guaranteeing component schedulability. With this goal in mind, in this article, we explore fixed-priority schedulability in compositional setting. First we derive an efficient exact test based on iterative convergence for sporadic task systems scheduled by fixed-priority (e.g., deadline monotonic, rate monotonic) upon an explicit-deadline periodic (EDP) resource. Then we address the time complexity of the exact test by developing a fully-polynomial-time approximation scheme (FPTAS) for allocating bandwidth to components. Our parametric algorithm takes the task system and an accuracy parameter is an element of > 0 as input and returns a bandwidth which is guaranteed to be at most a factor (1 + is an element of) times the optimal minimum bandwidth required to successfully schedule the task system. We perform thorough simulation over synthetically generated task systems to compare the performance of our proposed efficient-exact and the approximate algorithm and observe a significant decrease in runtime and a very small relative error when comparing the approximate algorithm with the exact algorithm and the sufficient algorithm.
C1 [Dewan, Farhana; Fisher, Nathan] Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
C3 Wayne State University
RP Dewan, F (corresponding author), Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
EM farhanad@wayne.edu
FU National Science Foundation [CNS-0953585]; Wayne State University's
   Office; Division Of Computer and Network Systems; Direct For Computer &
   Info Scie & Enginr [0953585] Funding Source: National Science Foundation
FX This research has been supported in part by a National Science
   Foundation CAREER Award (CNS-0953585) and a grant from Wayne State
   University's Office of the Vice President for Research.
CR Ahmed M, 2011, SUSTAIN COMPUT-INFOR, V1, P226, DOI 10.1016/j.suscom.2011.05.006
   Albers K, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P211, DOI 10.1109/ECRTS.2008.19
   Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley N, 1991, IEEE WORKSH REAL TIM
   BARUAH SK, 1993, THEOR COMPUT SCI, V118, P3, DOI 10.1016/0304-3975(93)90360-6
   Bernat G., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P68, DOI 10.1109/REAL.1999.818829
   Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   Bini E., 2007, PROC 15 C REALTIME N, P95
   Davis RI, 2008, IEEE T COMPUT, V57, P1261, DOI 10.1109/TC.2008.66
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   Dewan Farhana, 2012, P IEEE 18 INT C EMB
   Dewan Farhana, 2010, P 16 IEEE REAL TIM T
   Dewan Farhana, 2012, BANDWIDTH ALLOCATION
   Easwaran A., 2007, THESIS U PENNSYLVANI
   Easwaran A., 2007, P IEEE REAL TIM SYST
   Easwaran A, 2009, IEEE INT CONF EMBED, P371, DOI 10.1109/RTCSA.2009.46
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Fisher N., 2009, P 17 INT C REAL TIM
   Fisher N, 2012, REAL-TIME SYST, V48, P223, DOI 10.1007/s11241-011-9144-7
   Fisher Nathan, 2005, P EUROMICRO C REAL T
   Hettiarachchi PM, 2012, IEEE REAL TIME, P67, DOI 10.1109/RTAS.2012.17
   Lehoczky J. P., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P261
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Mok A., 1988, PROC 5 IEEE WORKSHOP, P42
   Mok A.K.-L., 1983, Fundamental Design Problems of Distributed Systems for the HardReal-Time Environment
   Okwudire CGU, 2010, P ETFA, P1
   Rajkumar Raj., 2001, Readings in multimedia computing and networking, P476
   Shin I, 2004, REAL TIM SYST SYMP P, P57
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Shin I., 2008, P EUROMICRO C REAL T
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Sjödin M, 1998, REAL TIM SYST SYMP P, P399, DOI 10.1109/REAL.1998.739773
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   Sprunt B., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P251, DOI 10.1109/REAL.1988.51120
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   van den Heuvel Martijn M. M. H. P., 2012, 1203 CS TUE
NR 38
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 91
DI 10.1145/2560038
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200018
DA 2024-07-18
ER

PT J
AU Saifullah, A
   Wu, CJ
   Tiwari, PB
   Xu, Y
   Fu, Y
   Lu, CY
   Chen, YX
AF Saifullah, Abusayeed
   Wu, Chengjie
   Tiwari, Paras Babu
   Xu, You
   Fu, Yong
   Lu, Chenyang
   Chen, Yixin
TI Near Optimal Rate Selection for Wireless Control Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Wireless sensor networks; multichannel;
   wireless control; optimization
ID NETWORK DESIGN; CO-DESIGN; COMMUNICATION; OPTIMIZATION; ASSIGNMENT
AB With the advent of industrial standards such as WirelessHART, process industries are now gravitating towards wireless control systems. Due to limited bandwidth in a wireless network shared by multiple control loops, it is critical to optimize the overall control performance. In this article, we address the scheduling-control co-design problem of determining the optimal sampling rates of feedback control loops sharing a WirelessHART network. The objective is to minimize the overall control cost while ensuring that all data flows meet their end-to-end deadlines. The resulting constrained optimization based on existing delay bounds for WirelessHART networks is challenging since it is nondifferentiable, nonlinear, and not in closed-form. We propose four methods to solve this problem. First, we present a subgradient method for rate selection. Second, we propose a greedy heuristic that usually achieves low control cost while significantly reducing the execution time. Third, we propose a global constrained optimization algorithm using a simulated annealing (SA) based penalty method. We study SA method under both constant factor penalty and adaptive penalty. Finally, we formulate rate selection as a differentiable convex optimization problem that provides a quick solution through a convex optimization technique. This is based on a new delay bound that is convex and differentiable, and hence simplifies the optimization problem. We study both the gradient descent method and the interior point method to solve it. We evaluate all methods through simulations based on topologies of a 74-node wireless sensor network testbed. The subgradient method is disposed to incur the longest execution time as well as the highest control cost among all methods. Among the SA-based constant penalty method, the greedy heuristic, and the gradient descent method, the first two represent the opposite ends of the tradeoff between control cost and execution time, while the third one hits the balance between the two. We further observe that the SA based adaptive penalty method is superior to the constant penalty method, and that the interior point method is superior to the gradient method. Thus, the interior point method and the SA-based adaptive penalty method are the two most effective approaches for rate selection. While both methods are competitive against each other in terms of control cost, the interior point method is significantly faster than the penalty method. As a result, the interior point method upon convex relaxation is more suitable for online rate adaptation than the SA based adaptive penalty method due to their significant difference in run-time efficiency.
C1 [Saifullah, Abusayeed; Wu, Chengjie; Tiwari, Paras Babu; Xu, You; Fu, Yong; Lu, Chenyang; Chen, Yixin] Washington Univ, Dept Comp Sci & Engn, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Saifullah, A (corresponding author), Washington Univ, Dept Comp Sci & Engn, Campus Box 1045,1 Brookings Dr, St Louis, MO 63130 USA.
EM saifullah@wustl.edu; wuchengjie@wustl.edu; pbtiwari@wustl.edu;
   youxu@wustl.edu; yong.fu@wustl.edu; lu@wustl.edu; ychen25@wustl.edu
RI Chen, Yi/JBR-7728-2023; Chen, Yi/HIR-2608-2022; Chen, Yi/HPD-0595-2023;
   Chen, Yukun/KGK-4521-2024; Chen, Yu/Y-3292-2019; chen,
   yu-cheng/IQT-1648-2023
FU NSF [CNS-1144552, CNS-1035773, CNS-1017701, CNS-0708460]; Microsoft
   Research New Faculty Fellowship; Sloan-Kettering Center grant; Division
   Of Computer and Network Systems; Direct For Computer & Info Scie &
   Enginr [1144552] Funding Source: National Science Foundation; Division
   Of Computer and Network Systems; Direct For Computer & Info Scie &
   Enginr [1035773] Funding Source: National Science Foundation
FX This research was supported in part by NSF under grants CNS-1144552
   (NeTS), CNS-1035773 (CPS), CNS-1017701 (NeTS), CNS-0708460 (CRI), a
   Microsoft Research New Faculty Fellowship, and a Sloan-Kettering Center
   grant.
CR Alur R, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P223, DOI 10.1109/RTAS.2009.40
   [Anonymous], IEEE C EM TECHN FACT
   Ben Gaid ME, 2006, IEEE T CONTR SYST T, V14, P776, DOI 10.1109/TCST.2006.872504
   Bini E, 2008, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2008.45
   Branicky MS, 2002, IEEE DECIS CONTR P, P1211, DOI 10.1109/CDC.2002.1184679
   Chen D, 2010, WIRELESSHART: REAL-TIME MESH NETWORK FOR INDUSTRIAL AUTOMATION, P1, DOI 10.1007/978-1-4419-6047-4
   Chen YX, 2010, COMPUT OPTIM APPL, V47, P33, DOI 10.1007/s10589-008-9208-3
   Dai SL, 2010, IEEE T CONTR SYST T, V18, P66, DOI 10.1109/TCST.2008.2010459
   Grant M., 2012, CVX: Matlab software for disciplined convex programming
   HALEVI Y, 1990, J DYN SYST-T ASME, V112, P365, DOI 10.1115/1.2896153
   Han S, 2011, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2011.9
   Körber HJ, 2007, IEEE T IND INFORM, V3, P111, DOI 10.1109/TII.2007.898451
   Lian FL, 2003, P AMER CONTR CONF, P3329
   Lian FL, 2002, IEEE T CONTR SYST T, V10, P297, DOI 10.1109/87.987076
   Liu X., 2006, ACM T SENSOR NETWORK, V2, P263
   Liu XH, 2004, IEEE DECIS CONTR P, P2823, DOI 10.1109/CDC.2004.1428892
   Liu Xiangheng., 2005, Systems and Control: Foundations and Applications
   Martí P, 2004, IEEE T IND ELECTRON, V51, P1159, DOI 10.1109/TIE.2004.837873
   Polyak BT, 1987, INTRO OPTIMIZATION
   Python, 2009, PYTH SIM ANN MOD
   Saifullah A, 2011, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2011.10
   Saifullah A, 2011, EUROMICRO, P35, DOI 10.1109/ECRTS.2011.12
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   Saifullah Abusayeed, 2011, 201186 WASH U ST LOU
   Seto DB, 1996, REAL TIM SYST SYMP P, P13, DOI 10.1109/REAL.1996.563693
   Sha L, 2000, IEEE DECIS CONTR P, P4877, DOI 10.1109/CDC.2001.914703
   Sharma Sanjeev, 2010, SUBGRADIENT SOLVER S
   Shu WH, 2008, REAL TIM SYST SYMP P, P431, DOI 10.1109/RTSS.2008.22
   Soldati P., 2009, P 10 EUR CONTR C ECC
   WirelessHART, 2007, WIRELESSHART SPEC
   WUSTL, 2006, WIR SENS NETW TESTB
   Xia Feng., 2008, Dynamics of Cont., V13, P1352
   Xiao L, 2005, LECT NOTES COMPUT SC, V3355, P248
   Zhang Haibo, 2010, P SECON 10
   Zhang L, 2006, AUTOMATICA, V42, P953, DOI 10.1016/j.automatica.2006.01.022
NR 35
TC 35
Z9 39
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 128
DI 10.1145/2584652
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zheng, QS
   Goulding-Hotta, N
   Ricketts, S
   Swanson, S
   Taylor, MB
   Sampson, J
AF Zheng, Qiaoshi
   Goulding-Hotta, Nathan
   Ricketts, Scott
   Swanson, Steven
   Taylor, Michael Bedford
   Sampson, Jack
TI Exploring Energy Scalability in Coprocessor-Dominated Architectures for
   Dark Silicon
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; CoDA; coprocessor; conservation core; dark silicon;
   energy efficiency; scalable specialization
ID ILP
AB As chip designers face the prospect of increasingly dark silicon, there is increased interest in incorporating energy-efficient specialized coprocessors into general-purpose designs. For specialization to be a viable means of leveraging dark silicon, it must provide energy savings over the majority of execution for large, diverse workloads, and this will require deploying coprocessors in large numbers. Recent work has shown that automatically generated application-specific coprocessors can greatly improve energy efficiency, but it is not clear that current techniques will scale to Coprocessor-Dominated Architectures (CoDAs) with hundreds or thousands of coprocessors.
   We show that scaling CoDAs to include very large numbers of coprocessors is challenging because of the energy cost of interconnects, the memory system, and leakage. These overheads grow with the number of coprocessors and, left unchecked, will squander the energy gains that coprocessors can provide. The article presents a detailed study of energy costs across a wide range of tiled CoDA designs and shows that careful choice of cache configuration, tile size, coarse-grain power management and transistor implementation can limit the growth of these overheads. For multithreaded workloads, designer must also take care to avoid excessive contention for coprocessors, which can significantly increase energy consumption. The results suggest that, for CoDAs that target larger workloads, amortizing shared overheads via multithreading can provide up to 3.8x reductions in energy per instruction, retaining much of the 5.3x potential of smaller designs.
C1 [Ricketts, Scott; Sampson, Jack] Univ Calif San Diego, San Diego, CA 92103 USA.
   [Zheng, Qiaoshi; Goulding-Hotta, Nathan; Swanson, Steven; Taylor, Michael Bedford] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
   [Sampson, Jack] Penn State Univ, University Pk, PA 16802 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego;
   Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park
RP Sampson, J (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM jsampson@cs.ucsd.edu
OI Swanson, Steven/0000-0002-5896-1037
FU NSF [06483880, 0811794, 1018850, 1228992]; C-FAR, one of six centers of
   STARnet, a Semiconductor Research Corporation program - MARCO; DARPA;
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1228992] Funding Source: National Science Foundation;
   Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [0811794, 1018850] Funding Source: National
   Science Foundation
FX This work was partially supported by NSF awards 06483880, 0811794,
   1018850, 0811794, and 1228992, and by C-FAR, one of six centers of
   STARnet, a Semiconductor Research Corporation program sponsored by MARCO
   and DARPA.
CR Allred J., 2012, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, P255
   [Anonymous], 2006, SPEC CPU 2006 BENCHM
   [Anonymous], 2011, P 14 INT WORKSH SOFT, DOI DOI 10.1145/1988932.1988941
   [Anonymous], 2008, 2008 IEEE HOT CHIPS
   [Anonymous], 2000, SPEC CPU 2000 BENCHM
   [Anonymous], P 17 AS S PAC DES AU
   Bohr M., 2011, Intel's revolutionary, 22 nm transistor technology
   Buck I, 2004, ACM T GRAPHIC, V23, P777, DOI 10.1145/1015706.1015800
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   Clark N, 2008, CONF PROC INT SYMP C, P389, DOI 10.1109/ISCA.2008.33
   Dadgour HF, 2007, DES AUT CON, P306, DOI 10.1109/DAC.2007.375177
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Embedded Microprocessor Benchmark Consortium, 2002, EEMBC BENCHM SUIT
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Goulding Nathan, 2010, GREENDROID MOBILE AP
   Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Govindaraju V, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.51
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Henry M. B., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P286, DOI 10.1109/VLSID.2011.66
   Henry MB, 2010, DES AUT TEST EUROPE, P130
   IMOD Technology Overview, 2008, IMOD TECHNOLOGY OVER
   Jotwani Ravi, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P106, DOI 10.1109/ISSCC.2010.5434076
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Mishra M, 2006, ACM SIGPLAN NOTICES, V41, P163, DOI 10.1145/1168918.1168878
   Owens John D., 2005, Computer Graphics Forum, P21
   Sampson J, 2011, INT S HIGH PERF COMP, P491, DOI 10.1109/HPCA.2011.5749754
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   Seok M, 2008, SYMP VLSI CIRCUITS, P188, DOI 10.1109/VLSIC.2008.4586001
   Swanson S, 2007, ACM T COMPUT SYST, V25, P1, DOI 10.1145/1233307.1233308
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Taylor MB, 2013, IEEE MICRO, V33, P8, DOI 10.1109/MM.2013.90
   Taylor MB, 2012, DES AUT CON, P1131
   Thoziyoor S., 2008, HPL200820
   Venkatesh G, 2011, INT SYMP MICROARCH, P163
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   Vuletic M, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P197, DOI 10.1109/FPT.2006.270312
   Wang PH, 2007, ACM SIGPLAN NOTICES, V42, P156, DOI 10.1145/1273442.1250753
NR 38
TC 3
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 130
DI 10.1145/2584657
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100013
DA 2024-07-18
ER

PT J
AU Schmoll, F
   Heinig, A
   Marwedel, P
   Engel, M
AF Schmoll, Florian
   Heinig, Andreas
   Marwedel, Peter
   Engel, Michael
TI Improving the Fault Resilience of an H.264 Decoder using Static Analysis
   Methods
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Flexible error handling; delayed error handling; error
   classification; transient faults; application knowledge; annotations;
   type qualifier; static analysis; embedded systems
AB Fault tolerance rapidly evolves into one of the most significant design objectives for embedded systems due to reduced semiconductor structures and supply voltages. However, resource-constrained systems cannot afford traditional error correction for overhead and cost reasons. New methods are required to sustain acceptable service quality in case of errors while avoiding crashes.
   We present a flexible fault-tolerance approach that is able to select correction actions depending on error semantics using application annotations and static analysis approaches. We verify the validity of our approach by analyzing the vulnerability and improving the reliability of an H. 264 decoder using flexible error handling.
C1 [Schmoll, Florian; Heinig, Andreas; Marwedel, Peter; Engel, Michael] TU Dortmund, D-44221 Dortmund, Germany.
C3 Dortmund University of Technology
RP Engel, M (corresponding author), TU Dortmund, D-44221 Dortmund, Germany.
EM michael.engel@tu-dortmund.de
CR AFONSO F, 2008, P SIES 08, P126
   [Anonymous], 2009, International Technology Roadmap for Semiconductors
   Benso A, 2000, INT TEST CONF P, P170, DOI 10.1109/TEST.2000.894204
   Carter NP, 2010, DES AUT TEST EUROPE, P1023
   CHALIN P, 2006, P 8 WORKSH FORM TECH
   Chin B, 2005, ACM SIGPLAN NOTICES, V40, P85, DOI 10.1145/1064978.1065022
   Engel M., 2011, P WS4C
   Foster JS, 1999, ACM SIGPLAN NOTICES, V34, P192, DOI 10.1145/301631.301665
   Graham SL, 2004, ACM SIGPLAN NOTICES, V39, P49, DOI 10.1145/989393.989401
   Heinig A., 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P121, DOI 10.1109/ESTMED.2010.5666989
   *ICD, 2008, ICD C COMP FRAM
   Kwak SW, 2000, SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P517, DOI 10.1109/RTCSA.2000.896436
   Lee K., 2006, P 2006 INT C COMPILE, P411, DOI DOI 10.1145/1176760.1176810
   LI CCJ, 1994, SOFTWARE PRACT EXPER, V24, P871, DOI 10.1002/spe.4380241002
   Li XH, 2007, INT S HIGH PERF COMP, P181
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Mehrara M, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1455650.1455653
   Mitra S, 2010, DES AUT TEST EUROPE, P1029
   Perry F, 2007, ACM SIGPLAN NOTICES, V42, P42, DOI 10.1145/1273442.1250741
   Polian I., 2008, P 2 WORKSH DEP SEC N
   Polian I, 2006, INT SYM DEFEC FAU TO, P274, DOI 10.1109/DFT.2006.40
   PRADHAN DK, 1994, IEEE T COMPUT, V43, P1163, DOI 10.1109/12.324542
   Punnekkat S, 2001, REAL-TIME SYST, V20, P83, DOI 10.1023/A:1026589200419
   Richardson P, 2001, IEEE MICRO, V21, P41, DOI 10.1109/40.958698
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Synopsys, 2012, COMET VIRT PROT SOL
   Zhang Y, 2003, INT SYM DEFEC FAU TO, P320, DOI 10.1109/DFTVS.2003.1250127
NR 27
TC 7
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 31
DI 10.1145/2536747.2536753
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500006
DA 2024-07-18
ER

PT J
AU Anand, M
   Fischmeister, S
   Lee, I
AF Anand, Madhukar
   Fischmeister, Sebastian
   Lee, Insup
TI A Comparison of Compositional Schedulability Analysis Techniques for
   Hierarchical Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Theory; Design; Performance; Compositionality; state-based scheduling;
   real-time systems
AB Schedulability analysis of hierarchical real-time embedded systems involves defining interfaces that represent the underlying system faithfully and then compositionally analyzing those interfaces. Whereas commonly used abstractions, such as periodic and sporadic tasks and their interfaces, are simple and well studied, results for more complex and expressive abstractions and interfaces based on task graphs and automata are limited. One contributory factor may be the hardness of compositional schedulability analysis with task graphs and automata. Recently, conditional task models, such as the recurring branching task model, have been introduced with the goal of reaching a middle ground in the trade-off between expressivity and ease of analysis. Consequently, techniques for compositional analysis with conditional models have also been proposed, and each offer different advantages. In this work, we revisit those techniques, compare their advantages using an automotive case study, and identify limitations that would need to be addressed before adopting these techniques for use with real-world problems.
C1 [Anand, Madhukar] Cisco Syst Inc, San Jose, CA USA.
   [Fischmeister, Sebastian] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
   [Lee, Insup] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
C3 Cisco Systems Inc; University of Waterloo; University of Pennsylvania
RP Fischmeister, S (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
EM sfishme@uwaterloo.ca
FU NSF [CNS-0834524]; ARO [W911NF-11-1-0403]; NSERC [DG 357121-2008]; ORF
   [RE03-045, RE-04-036]; ISOP [IS09-06-037]
FX This work is supported in part by NSF CNS-0834524, ARO W911NF-11-1-0403,
   NSERC DG 357121-2008, ORF RE03-045, ORE RE-04-036, and ISOP IS09-06-037.
CR Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   ANAND M., 2008, THESIS U PENNSYLVANI
   ANAND M, 2008, P 11 IEEE INT S OBJ
   [Anonymous], 1994, SAE HDB, V1994
   Baruah SK, 1998, EUROMICRO, P138, DOI 10.1109/EMWRTS.1998.685078
   Baruah SK, 1998, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.1998.739736
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bordoloi UD, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P147
   CHAKRABORTY S, 2003, P C DES AUT TEST EUR
   COMPANY F. M., 1988, ETX I FINAL REPORT, V1
   Davis RI, 2005, REAL TIM SYST SYMP P, P389
   Easwaran A, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P129
   FENG X. A., 2002, P IEEE REAL TIM SYST
   Ghosal Arkadeb., 2006, EMSOFT 06, P132
   IERCAN D, 2005, THESIS POLITEHNICA U
   KOPETZ H., 1994, 41994 TU WIEN I TECH
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Matic S, 2005, REAL TIM SYST SYMP P, P99
   Meyerowitz T, 2003, DES AUT CON, P312
   Plessl C, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P345, DOI 10.1109/FPT.2006.270344
   *SAE, 1993, J20561 SAE
   SAEWONG S, 2002, P EUR C REAL TIM SYS
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   SHIN I., 2004, P IEEE REAL TIM SYST
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   TINDELL K., 1997, 94229 YCS U YORK DEP
NR 27
TC 6
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 2
DI 10.1145/2501626.2501629
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Forte, D
   Srivastava, A
AF Forte, Domenic
   Srivastava, Ankur
TI Energy- and Thermal-Aware Video Coding via Encoder/Decoder Workload
   Balancing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Management; Performance; Reliability; Distributed video coding; energy
   management; thermal management; video coding; Wyner-Ziv coding
ID DISTORTION; COMMUNICATION; DEVICES
AB Video coding and compression are essential components of multimedia services but are known to be computationally intensive and energy demanding. Traditional video coding paradigms, predictive and distributed video coding (PVC and DVC), result in excessive computation at either the encoder (PVC) or decoder (DVC). Several recent papers have proposed a hybrid PVC/DVC codec which shares the video coding workload between encoder and decoder. In this article, we propose a controller for such hybrid coders that considers energy and temperature to dynamically split the coding workload of a system comprised of one encoder and one decoder. We also present two heuristic algorithms for determining safe operating temperatures in the controller solution: (1) stable state thermal modeling algorithm, which focuses on long term temperatures, and (2) transient thermal modeling algorithm, which is better for short-term thermal behavior. Results show that the proposed algorithms result in more balanced energy utilization, improve overall system lifetime, and reduce operating temperatures when compared to strictly PVC and DVC systems.
C1 [Forte, Domenic; Srivastava, Ankur] Univ Maryland, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Forte, D (corresponding author), Univ Maryland, College Pk, MD 20742 USA.
EM dforte@umd.edu
OI SRIVASTAVA, ANKUR/0000-0002-5445-904X; Forte,
   Domenic/0000-0002-2794-7320
FU Office of Naval Research [N00014-0910664]
FX This work was partially supported by the Office of Naval Research
   (N00014-0910664).
CR Aaron A., 2006, P PICT COD S PCS 06
   [Anonymous], 2003, H.264 and MPEG-4 video compression: video coding for next generation multimedia
   Bannister K., 2008, P WORKSH EMB NETW SE, P1
   Chen H, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, P801, DOI 10.1109/ICME.2008.4607556
   Chhetri AS, 2005, 2005 7TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION (FUSION), VOLS 1 AND 2, P558
   Cohen A., 2003, IEEE COMPUT ARCHIT L, V2, P1
   Girod B, 2005, P IEEE, V93, P71, DOI 10.1109/JPROC.2004.839619
   He ZH, 2005, IEEE T CIRC SYST VID, V15, P645, DOI 10.1109/TCSVT.2005.846433
   He ZH, 2008, IEEE T CIRC SYST VID, V18, P596, DOI 10.1109/TCSVT.2008.918802
   Inchoon Yeo, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P321, DOI 10.1145/1393921.1394007
   Lee W, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P316, DOI 10.1109/LPE.2006.4271856
   Macchiavello B., 2009, EURASIP J IMAGE VIDE, V1, P1
   Pu W, 2006, IEEE ICC, P441
   PURI R, 2003, M036 UCBERL U CAL EE
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Slowack J, 2010, SIGNAL PROCESS-IMAGE, V25, P94, DOI 10.1016/j.image.2009.12.002
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   WYNER AD, 1976, IEEE T INFORM THEORY, V22, P1, DOI 10.1109/TIT.1976.1055508
   Zhang J., 2009, J COMMUN, V4, P600
NR 20
TC 0
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 96
DI 10.1145/2465787.2465798
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Salajegheh, M
   Wang, Y
   Jiang, A
   Learned-Miller, E
   Fu, K
AF Salajegheh, Mastooreh
   Wang, Yue
   Jiang, Anxiao (Andrew)
   Learned-Miller, Erik
   Fu, Kevin
TI Half-Wits: Software Techniques for Low-Voltage Probabilistic Storage on
   Microcontrollers with NOR Flash Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Measurement; Flash memory;
   low-power devices; approximate computing; reliable computing with
   unreliable components
ID ERROR-CORRECTION; CODES
AB This work analyzes the stochastic behavior of writing to embedded flash memory at voltages lower than recommended by a microcontroller's specifications in order to reduce energy consumption. Flash memory integrated within a microcontroller typically requires the entire chip to operate on a common supply voltage almost twice as much as what the CPU portion requires.
   Our software approach allows the flash memory to tolerate a lower supply voltage so that the CPU may operate in a more energy-efficient manner. Energy-efficient coding algorithms then cope with flash memory writes that behave unpredictably. Our software-only coding algorithms (in-place writes, multiple-place writes, RS-Berger codes, and slow writes) enable reliable storage at low voltages on unmodified hardware by exploiting the electrically cumulative nature of half-written data in write-once bits. For a sensor monitoring application using the MSP430, coding with in-place writes reduces the overall energy consumption by 34%. In-place writes are competitive when the time spent on low-voltage operations such as computation are at least four times greater than the time spent on writes to flash memory. Our evaluation shows that tightly maintaining the digital abstraction for storage in embedded flash memory comes at a significant cost to energy consumption with minimal gain in reliability. We find our techniques most effective for embedded workloads that have significant duty cycling, rare writes, or energy harvesting.
C1 [Salajegheh, Mastooreh; Learned-Miller, Erik; Fu, Kevin] Univ Massachusetts Amherst, Dept Comp Sci, Amherst, MA 01003 USA.
   [Wang, Yue; Jiang, Anxiao (Andrew)] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst;
   Texas A&M University System; Texas A&M University College Station
RP Salajegheh, M (corresponding author), Univ Massachusetts Amherst, Dept Comp Sci, 140 Governors Dr, Amherst, MA 01003 USA.
EM negin@cs.umass.edu
FU Sloan Research Fellowship; Armstrong Fund for Science; NSF under CAREER
   Award [CCF-0747415, CNS-0627476, CNS-0627529, CNS-0845874, CNS-0923313,,
   ECCS-0802107]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1331652] Funding Source: National Science
   Foundation
FX This material is supported by a Sloan Research Fellowship, the Armstrong
   Fund for Science, and the NSF under CAREER Award CCF-0747415,
   CNS-0627476 (prime), CNS-0627529, CAREER Award CNS-0845874, CNS-0923313,
   and ECCS-0802107. Any opinions, findings, and conclusions expressed in
   this material are those of the authors and do not necessarily reflect
   the views of the NSF.
CR Agrawal D, 2010, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2010.10
   Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], P C RFID SEC
   [Anonymous], 2014, P WORKSHOP APPL MOBI
   [Anonymous], 2008, P 7 ACM WORKSH HOT T
   [Anonymous], 2002, WSNA '02
   [Anonymous], 2005, P 4 INT S INF PROC S
   Barg A, 2010, IEEE T INFORM THEORY, V56, P3158, DOI 10.1109/TIT.2010.2048455
   BERGER JM, 1961, INFORM CONTROL, V4, P68, DOI 10.1016/S0019-9958(61)80037-5
   Blaauw D, 2009, IEEE SPECTRUM, V46, P40, DOI 10.1109/MSPEC.2009.5186555
   Buettner Michael, 2011, P 8 USENIX S NETW SY
   Chen BN, 2008, IEEE WRK SIG PRO SYS, P94, DOI 10.1109/SIPS.2008.4671744
   Chen S., 2007, WHAT TYPES ECC SHOUL
   Cheng W. H, 2008, THESIS U CALIFORNIA
   Fujino M, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P641, DOI 10.1109/ICECS.2002.1046250
   Godard B, 2008, PROC EUR TEST SYMP, P84, DOI 10.1109/ETS.2008.21
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Gregori S, 2003, P IEEE, V91, P602, DOI 10.1109/JPROC.2003.811709
   Gummeson J., 2010, P 8 ANN ACM USENIX I
   Jiang A, 2008, IEEE INT SYMP INFO, P1731, DOI 10.1109/ISIT.2008.4595284
   Jiang AX, 2010, IEEE T INFORM THEORY, V56, P2112, DOI 10.1109/TIT.2010.2043764
   Kahn J. M., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P271, DOI 10.1145/313451.313558
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Karlof Chris., 2004, SENSYS 04
   Klove T., 1995, ERROR CORRECTING COD
   Lin Kris, 2005, P ACM SENS
   Liu S., 2011, P INT C ARCH SUPP PR
   Lo B.P.L., 2005, ADJUNCT P 3 INT C PE, P77
   Mathur G, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P374
   Meninger S, 2001, IEEE T VLSI SYST, V9, P64, DOI 10.1109/92.920820
   Misailovic Sasa, 2010, 32 INT C SOFTW ENG, p25S34, DOI [10.1145/1806799.1806808, DOI 10.1145/1806799.1806808]
   Papirla V, 2009, DES AUT CON, P658
   Pavan P, 1997, P IEEE, V85, P1248, DOI 10.1109/5.622505
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Ransford B., 2011, P 16 ARCH SUPP PROGR
   REED IS, 1960, J SOC IND APPL MATH, V8, P300, DOI 10.1137/0108018
   Rivest R. L., 1995, Fast Software Encryption. Second International Workshop. Proceedings, P86
   RIVEST RL, 1982, INFORM CONTROL, V55, P1, DOI 10.1016/S0019-9958(82)90344-8
   Salajegheh M., 2009, P 18 USENIX SEC S
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sampson A., 2011, P C PROGR LANG DES I
   Shnayder Victor., 2005, SenSys, V5, P314
   Tamo I, 2010, IEEE T INFORM THEORY, V56, P2551, DOI 10.1109/TIT.2010.2046241
   Weddle C., 2007, ACM T STORAGE, V3
   Zeinalipour-Yazti D, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   ZEMOR G, 1991, IEEE T INFORM THEORY, V37, P730, DOI 10.1109/18.79943
   Zhang F, 2010, IEEE INT SYMP INFO, P859, DOI 10.1109/ISIT.2010.5513603
   Zhang H., 2011, UMCS2011020 DEP COMP
NR 48
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2013
VL 12
SU 2
AR 91
DI 10.1145/2465787.2465793
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FI
UT WOS:000321215900006
DA 2024-07-18
ER

PT J
AU Misler, M
   Jerger, NE
AF Misler, Matthew
   Jerger, Natalie Enright
TI Moths: Mobile Threads for On-Chip Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Thread migration; network-on-chip;
   runtime algorithm
AB As the number of cores integrated on a single chip continues to increase, communication has the potential to become a severe bottleneck to overall system performance. The presence of thread sharing and the distribution of data across cache banks on the chip can result in longdistance communication. Long-distance communication incurs substantial latency that impacts performance; furthermore, this communication consumes significant dynamic power when packets are switched over many Network-on-Chip (NoC) links and routers. Thread migration can mitigate problems created by long distance communication. This article presents Moths, an efficient runtime algorithm that responds automatically to dynamic NoC traffic patterns, providing beneficial thread migration to decrease overall traffic volume and average packet latency. Moths reduces on-chip network latency by up to 28.4% (18.0% on average) and traffic volume by up to 24.9% (20.6% on average) across a variety of commercial and scientific benchmarks.
C1 [Misler, Matthew; Jerger, Natalie Enright] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada.
C3 University of Toronto
RP Misler, M (corresponding author), TD Bank, Jersey City, NJ 07310 USA.
EM enright@eecg.toronto.edu
OI Enright Jerger, Natalie/0000-0002-0526-2080
FU University of Toronto; Natural Sciences and Engineering Research Council
   of Canada
FX This work was supported by the University of Toronto and the Natural
   Sciences and Engineering Research Council of Canada.
CR [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], P INT S PERF AN SYST
   Ben-Itzhak Y., 2010, P C HIGH PERF EMB AR
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   Brown J. A., 2011, P INT S HIGH PERF CO
   Carvalho E., 2007, P RSP07
   Dally W., 2001, P DES AUT C
   Das R., 2009, P 42 INT S MICR
   David F. M., 2007, P EXPCS07
   Grot B., 2009, P INT S MICR
   Hung W., 2004, P INT C COMP DES
   Jerger Natalie Enright, 2007, 2007 IEEE International Symposium on Workload Characterization, P47, DOI 10.1109/IISWC.2007.4362180
   Kinsy M, 2009, CONF PROC INT SYMP C, P208, DOI 10.1145/1555815.1555782
   Kumar A., 2007, P INT C COMP DES
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Laudon J., 1997, P 24 INT S COMP ARCH
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Marty MR, 2007, CONF PROC INT SYMP C, P46, DOI 10.1145/1273440.1250670
   McVoy L., 1996, P ATEC96
   MOGUL JC, 1991, SIGPLAN NOTICES, V26, P75, DOI 10.1145/106973.106982
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Nollet V., 2005, P C DES AUT TEST EUR
   Ogras U., 2005, P C DES AUT TEST EUR
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Rajagopalan M., 2007, P HOTOS07
   Rangan K. K., 2009, P INT S COMP ARCH 09
   Shang Li., 2003, ICS '03: Proceedings of the 17th Annual International Conference on Supercomputing, P98
   SNYDER JS, 1995, MICROPROCESS MICROSY, V19, P35, DOI 10.1016/0141-9331(95)93086-X
   Suh G. E., 2002, P INT S HIGH PERF CO
   Trivino F., 2010, J MICROPROCESSORS MI
   von Behren R., 2003, SIGOPS OPER SYST REV, V37, P5
   Wang H., 2003, P INT S MICR
   Wentzlaff D., 2010, P SOCC10
   Zhou X., 2006, P 43 DES AUT C
   Zhuravlev S., 2010, P 15 INT C ARCH SUPP
NR 36
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 56
DI 10.1145/2435227.2435252
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400005
DA 2024-07-18
ER

PT J
AU Paolieri, M
   Mische, J
   Metzlaff, S
   Gerdes, M
   Quiñones, E
   Uhrig, S
   Ungerer, T
   Cazorla, FJ
AF Paolieri, Marco
   Mische, Joerg
   Metzlaff, Stefan
   Gerdes, Mike
   Quinones, Eduardo
   Uhrig, Sascha
   Ungerer, Theo
   Cazorla, Francisco J.
TI A Hard Real-Time Capable Multi-Core SMT Processor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Multi-core; SMT; multithreading; real-time;
   worst-case execution time
AB Hard real-time applications in safety critical domains require high performance and time analyzability. Multi-core processors are an answer to these demands, however task interferences make multi-cores more difficult to analyze from a worst-case execution time point of view than single-core processors. We propose a multi-core SMT processor that ensures a bounded maximum delay a task can suffer due to inter-task interferences. Multiple hard real-time tasks can be executed on different cores together with additional non real-time tasks. Our evaluation shows that the proposed MERASA multi-core provides predictability for hard real-time tasks and also high performance for non hard real-time tasks.
C1 [Paolieri, Marco] Univ Politecn Cataluna, Barcelona Supercomp Ctr, E-08028 Barcelona, Spain.
   [Mische, Joerg; Metzlaff, Stefan; Gerdes, Mike; Ungerer, Theo] Univ Augsburg, Augsburg, Germany.
   [Quinones, Eduardo] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Uhrig, Sascha] Tech Univ Dortmund, Dortmund, Germany.
   [Cazorla, Francisco J.] Spanish Natl Res Council, Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; University of Augsburg;
   Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Dortmund University of Technology; Consejo Superior de
   Investigaciones Cientificas (CSIC); Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS)
RP Paolieri, M (corresponding author), Univ Politecn Cataluna, Barcelona Supercomp Ctr, E-08028 Barcelona, Spain.
EM marco.paolieri@bsc.cs
RI Quinones, Eduardo/C-4697-2016; Cazorla, Francisco J./D-7261-2016
OI Quinones, Eduardo/0000-0002-5465-964X; Cazorla, Francisco
   J./0000-0002-3344-376X
FU MERASA STREP-FP7 European Project [216415]; Catalan Ministry for
   Innovation, Universities and Enterprise of the Catalan Government;
   European Social Funds; Spanish Ministry of Science and Innovation
   [JCI2009-05455]; Ministry of Science and Technology of Spain
   [TIN-2007-60625]
FX This work has been mainly funded by MERASA STREP-FP7 European Project
   under grant agreement number 216415. M. Paolieri is partially supported
   by the Catalan Ministry for Innovation, Universities and Enterprise of
   the Catalan Government and European Social Funds. E. Quinones is
   partially funded by the Spanish Ministry of Science and Innovation under
   the grant Juan de la Cierva JCI2009-05455. The Ministry of Science and
   Technology of Spain has been partially funding this work under contract
   TIN-2007-60625.
CR Al Khatib I, 2006, DES AUT CON, P125, DOI 10.1109/DAC.2006.229190
   Andrei A, 2008, I CONF VLSI DESIGN, P103, DOI 10.1109/VLSI.2008.33
   [Anonymous], 2008, Memory Systems: Cache, DRAM
   [Anonymous], 2005, SIGARCH Comput. Archit. News
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   CASSE H., 2006, PROCEEDINGS OF THE E
   De Bosschere K, 2007, LECT NOTES COMPUT SC, V4050, P5, DOI 10.1007/978-3-540-71528-3_2
   Egger B., 2006, INT C COMPILERS ARCH, P223
   El-Haj-Mahmoud A., 2005, P 2005 INT C COMPILE, P213, DOI DOI 10.1145/1086297.1086326
   Gerdes M., 2011, 2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES), P91, DOI 10.1109/SIES.2011.5953688
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   HILY S., 1998, TECH REP RR 3391
   INFINEON TECHNOLOGIES AG, 2008, TRICORE 1 USERS MANU
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   JEDEC Solid State Technology Association, 2008, JEDEC DDR2 SDRAM SPE
   Lickly B., 2008, COMPILERS ARCHITECTU, P137
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   MAY D., 2009, THE XMOS XS1 ARCHITE
   Metzlaff S., 2008, MEDEA 08 P 9 WORKSHO, P38, DOI DOI 10.1145/1509084.1509090
   Metzlaff S, 2011, LECT NOTES COMPUT SC, V6566, P122, DOI 10.1007/978-3-642-19137-4_11
   MIKULU F., 2010, PROCEEDINGS OF THE 1, V268, P92
   MISCHE J., 2010, PROCEEDINGS OF THE 2
   Mische J, 2008, PR IEEE COMP DESIGN, P371, DOI 10.1109/ICCD.2008.4751887
   Paolieri M., 2011, 2011 Proceedings of IEEE 14th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC 2011), P233, DOI 10.1109/ISORC.2011.36
   PAOLIERI M., 2009, PROCEEDINGS OF THE 3
   PAOLIERI M., 2011, PROCEEDINGS OF RTAS, P433
   Paolieri M, 2009, IEEE EMBED SYST LETT, V1, P86, DOI 10.1109/LES.2010.2041634
   Pellizzoni R, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   PREUSSER TB, 2007, P 5 INT WORKSH JAV T, P206
   RAPITA SYSTEMS LTD, 2008, RAPITIME WHITE PAPER
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Schoeberl M, 2004, LECT NOTES COMPUT SC, V3292, P371
   TASKING, 2005, TRICORE V22 C COMPIL
   THIELE L., 2004, PROCEEDINGS OF THE D
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Wolf Wayne., 2007, HIGH PERFORMANCE EMB
NR 37
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 79
DI 10.1145/2442116.2442129
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900013
DA 2024-07-18
ER

PT J
AU Yun, JH
   Kim, CJ
   Kim, S
   Choe, KM
   Han, T
AF Yun, Jeong-Han
   Kim, Chul-Joo
   Kim, Seonggun
   Choe, Kwang-Moo
   Han, Taisook
TI Detection of Harmful Schizophrenic Statements in Esterel
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Verification; Synchronous languages; static
   analysis
ID PROGRAMMING LANGUAGE; SEMANTICS; DESIGN
AB In imperative synchronous languages, a statement is called schizophrenic if it is executed more than once in a single clock. When a schizophrenic statement is translated into a circuit, the circuit can behave abnormally because of the multiple executions. To solve the problems caused by schizophrenic statements, compilers duplicate the statements to avoid multiple executions. Esterel is an imperative synchronous language. Schizophrenic statements in Esterel are considered to occur due to the instantaneous reentrance of local signal declarations or parallel statements. However, if the corresponding circuit of a schizophrenic statement behaves normally, it is harmless and thus curing is not necessary. In this paper, we identify the conditions under which a schizophrenic statement of the Esterel program must be cured during circuit translation. We also propose an algorithm to detect schizophrenic statements that have to be cured on the control flow graphs (CFGs) of source codes. Our algorithm detects all schizophrenic statements that have to be cured and results in fewer false alarms on the benchmark programs used in the previous work. It is simple and based on the CFG of a program, implying that it can be merged into existing compilers easily.
C1 [Yun, Jeong-Han] Attached Inst ETRI, Taejon 305600, South Korea.
   [Kim, Chul-Joo] Samsung Elect Co Ltd, Digital Media & Communicat R&D Ctr, Suwon 443742, Gyeonggi Do, South Korea.
   [Kim, Seonggun; Choe, Kwang-Moo; Han, Taisook] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI);
   Samsung; Samsung Electronics; Korea Advanced Institute of Science &
   Technology (KAIST)
RP Yun, JH (corresponding author), Attached Inst ETRI, POB 1, Taejon 305600, South Korea.
EM jeonghan.yun@gmail.com; chuljoo.kim@gmail.com;
   seonggun.kim@arcs.kaist.ac.kr; choe@kaist.ac.kr; han@cs.kaist.ac.kr
RI Han, Taisook/C-2014-2011; Choe, Kwang-Moo/C-1883-2011; Yun,
   Jeong-Han/AAJ-5360-2020
FU MKE (The Ministry of Knowledge Economy), Korea, under the ITRC
   (Information Technology Research Center) Support program
   [NIPA-2011-C1090-1131-0004]; Engineering Research Center of Excellence
   Program of Korea Ministry of Education, Science and Technology
   (MEST)/National Research Foundation of Korea (NRF) [2011-0000965]
FX This research was supported by the MKE (The Ministry of Knowledge
   Economy), Korea, under the ITRC (Information Technology Research Center)
   Support program supervised by the NIPA (National IT Industry Promotion
   Agency) (NIPA-2011-C1090-1131-0004) and the Engineering Research Center
   of Excellence Program of Korea Ministry of Education, Science and
   Technology (MEST)/National Research Foundation of Korea (NRF) (Grant
   2011-0000965).
CR BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G., 1993, Foundations of Software Technology and Theoretical Computer Science. 13th Conference Proceedings, P72
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry G, 2007, INT HIGH LEVEL DESIG, P133, DOI 10.1109/HLDVT.2007.4392800
   BRANDT J., 2009, METHODEN BESCHREIBUN, P97
   Brandt J, 2009, ACM INT C P SERIES, P1
   Brzozowski Janusz A, 1995, Asynchronous Circuits
   CLOSSE E., 2002, ELECT NOTES THEORETI, V65, P80
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Edwards S.A., 2007, EURASIP J EMBEDDED S, V2007, P1
   Edwards SA, 2003, DES AUT CON, P159
   Esterel Technologies, 2005, EST V7 REF MAN VERS
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   Kim CJ, 2010, IEICE T INF SYST, VE93D, P985, DOI 10.1587/transinf.E93.D.985
   MALIK S, 1994, IEEE T COMPUT AID D, V13, P950, DOI 10.1109/43.293952
   Maraninchi F, 2001, COMPUT LANG, V27, P61, DOI 10.1016/S0096-0551(01)00016-9
   POIGNE A, 1995, ARBEITSPAPIERE GMD
   Potop-Butucaru Dumitru., 2007, Compiling Esterel, V1st
   Potop-Butucaru Dumitru, 2002, THESIS ECOLE MINES P THESIS ECOLE MINES P
   RIEDEL M. D., 2009, J DISCRETE APPL MATH
   Schneider K., 2001, P INT C COMP ARCH SY, P49
   Schneider K, 2006, ELECTRON NOTES THEOR, V153, P71, DOI 10.1016/j.entcs.2006.02.028
   Schneider K, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P165, DOI 10.1109/MEMCOD.2006.1695922
   Schneider Klaus, 2009, Technical Report. Internal Report 375
   SHIPLE TR, 1996, THESIS U CALIFORNIA
   Stok L., 1992, PROC INT C COMPUTER, P345, DOI DOI 10.1109/ICCAD.1992.279349
   Tardieu O., 2005, ACM T EMBED COMPUT S, V4, P708, DOI DOI 10.1145/1113830.1113832
   TARDIEU O, 2004, THESIS ECOLE MINES P
   Tardieu O, 2007, ACM T PROGR LANG SYS, V29, DOI 10.1145/1216374.1216376
   Tini S, 2001, THEOR COMPUT SCI, V269, P231, DOI 10.1016/S0304-3975(00)00420-5
   Vecchié E, 2009, DES AUT TEST EUROPE, P1580
   YUN J., 2010, CSTR2010335 KAIST
   YUN J., 2009, P 7 ACM IEEE INT C F
   YUN J., 2011, THESIS KAIST
NR 36
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 80
DI 10.1145/2442116.2442130
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900014
DA 2024-07-18
ER

PT J
AU Blech, JO
   Périn, M
AF Blech, Jan Olaf
   Perin, Michael
TI Generating Invariant-Based Certificates for Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Reliability; Verification; Certification; result
   verification; theorem proving; Coq; BIP
ID TRANSLATION VALIDATION; FORMAL VERIFICATION; INDUSTRIAL USE; CODE
AB Automatic verification tools, such as model checkers and tools based on static analysis or on abstract interpretation, have become popular in software and hardware development. They increase confidence and potentially provide rich feedback. However, with increasing complexity, verification tools themselves are more likely to contain errors.
   In contrast to automatic verification tools, higher-order theorem provers use mathematically founded proof strategies checked by a small proof checker to guarantee selected properties. Thus, they enjoy a high level of trustability. Properties of software and hardware systems and their justifications can be encapsulated into a certificate, thereby guaranteeing correctness of the systems, with respect to the properties. These results offer a much higher degree of confidence than results achieved by verification tools. However, higher-order theorem provers are usually slow, due to their general and minimalistic nature. Even for small systems, a lot of human interaction is required for establishing a certificate.
   In this work, we combine the advantages of automatic verification tools (i.e., speed and automation) with those of higher-order theorem provers (i.e., high level of trustability). The verification tool generates a certificate for each invocation. This is checked by the higher-order theorem prover, thereby guaranteeing the desired property. The generation of certificates is much easier than producing the analysis results of the verification tool in the first place. In our work, we are able to create certificates that come with an algorithmic description of the proof of the desired property as justification. We concentrate on verification tools that generate invariants of systems and certify automatically that these do indeed hold. Our approach is applied to the certification of the verdicts of a deadlock-detection tool for an asynchronous component-based language.
EM joblech@gmail.com; michaelperin@imag.fr
OI Blech, Jan Olaf/0000-0003-3840-0811
CR ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   APPEL A. W., 2001, P ANN IEEE S LOG COM
   Appel AW, 2003, J AUTOM REASONING, V31, P231, DOI 10.1023/B:JARS.0000021013.61329.58
   ARMAND M., 2010, P 1 INT C INT THEOR
   Basu A, 2006, I C SOFTW ENG FORM M, P3
   Bensalem S, 1999, FORM METHOD SYST DES, V15, P75, DOI 10.1023/A:1008744030390
   Bensalem S, 2008, LECT NOTES COMPUT SC, V5311, P64, DOI 10.1007/978-3-540-88387-6_7
   Besson F, 2006, THEOR COMPUT SCI, V364, P273, DOI 10.1016/j.tcs.2006.08.012
   BLECH J. O., 2008, P 7 WORKSH COMP OPT
   BLECH J. O., 2009, P 12 INT WORKSH SOFT
   BLECH J. O., 2009, P WORKSH INV GEN WIN
   BLECH J. O., 2009, P 8 WORKSH COMP OPT
   Blech JO, 2007, ELECTRON NOTES THEOR, V190, P65, DOI 10.1016/j.entcs.2007.09.008
   BOHME S., 2010, P 1 INT C INT THEOR
   Chetali B, 2008, LECT NOTES COMPUT SC, V5014, P198, DOI 10.1007/978-3-540-68237-0_15
   FILLIATRE J.-C., 2007, LECT NOTES COMPUTER, V4590
   Henzinger T. A., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P526
   Henzinger TA, 2004, ACM SIGPLAN NOTICES, V39, P232, DOI 10.1145/982962.964021
   JAFFE MS, 1991, IEEE T SOFTW ENG
   Leroy X, 2006, ACM SIGPLAN NOTICES, V41, P42, DOI 10.1145/1111320.1111042
   LESCUYER S., 2008, P INT C EM TRENDS TH
   Lev-Ami T, 2005, LECT NOTES ARTIF INT, V3632, P99
   Li Tan, 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P455
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   MOSKAL M., 2008, LECT NOTES COMPUTER, V4963
   Namjoshi KS, 2001, LECT NOTES COMPUT SC, V2102, P2
   Necula G. C., 1997, Conference Record of POPL '97: The 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P106, DOI 10.1145/263699.263712
   Necula GC, 2000, ACM SIGPLAN NOTICES, V35, P83, DOI 10.1145/358438.349314
   Paulin-Mohring C., 1996, LECT NOTES COMPUTER, V1512, P28
   Pnueli A, 1998, LECT NOTES COMPUT SC, V1384, P151, DOI 10.1007/BFb0054170
   Presburger M., 1929, COMPT REND 1 C MATH
   Pugh W., 1991, Proceedings Supercomputing '91 (Cat. No.91CH3058-5), P4, DOI 10.1145/125826.125848
   SCHNECK R. R., 2002, LECT NOTES COMPUTER, V2392
   Srivas MK, 1996, FORM METHOD SYST DES, V8, P153, DOI 10.1007/BF00122419
   Stump A., 2002, LECT NOTES COMPUTER, V2392, P185
   Tristan JB, 2008, ACM SIGPLAN NOTICES, V43, P17, DOI 10.1145/1328897.1328444
   WEBER T., 2009, J APPL LOGIC
   WILDMOSER M., 2004, LECT NOTES COMPUTER, V3223
   Wu Dinghao., 2003, Proceedings of the 5th ACM SIGPLAN International Conference on Principles and Practice of Declaritive Programming, PPDP'03, P264
   Zhang LT, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P880
   Zuck L, 2003, J UNIVERS COMPUT SCI, V9, P223
NR 41
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 34
DI 10.1145/2220336.2220346
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900009
DA 2024-07-18
ER

PT J
AU Boissinot, B
   Brisk, P
   Darte, A
   Rastello, F
AF Boissinot, Benoit
   Brisk, Philip
   Darte, Alain
   Rastello, Fabrice
TI SSI Properties Revisited
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Theory; Control-flow graph; interval graph;
   liveness analysis; loop nesting forest; static single assignment (SSA);
   static single information (SSI); intersection/interference graph;
   program structure tree (PST)
ID REGISTER ALLOCATION; LOOPS
AB The static single information (SSI) form is an extension of the static single assignment (SSA) form, a well-established compiler intermediate representation that has been successfully used for numerous compiler analysis and optimizations. Several interesting results have also been shown for SSI form concerning liveness analysis and the representation of live-ranges of variables, which could make SSI form appealing for just-in-time compilation. Unfortunately, we have uncovered several mistakes in the previous literature on SSI form, which, admittedly, is already quite sparse. This article corrects the mistakes that are most germane to SSI form. We first explain why the two definitions of SSI form proposed in past literature, first by C. S. Ananian, then by J. Singer, are not equivalent. Our main result is then to prove that basic blocks, and thus program points, can be totally ordered so that live-ranges of variables correspond to intervals on a line, a result that holds for both variants of SSI form. In other words, in SSI form, the intersection graph defined by live-ranges is an interval graph, a stronger structural property than for SSA form for which the intersection graph of live-ranges is chordal. Finally, we show how this structure of live-ranges can be used to simplify liveness analysis.
C1 [Boissinot, Benoit; Darte, Alain; Rastello, Fabrice] UCB Lyon 1, ENS Lyon, CNRS, UMR,LIP,Compsys Team,Inria 5668, Lyon, France.
   [Brisk, Philip] Univ Calif Riverside, Riverside, CA 92521 USA.
C3 Universite Claude Bernard Lyon 1; Centre National de la Recherche
   Scientifique (CNRS); Ecole Normale Superieure de Lyon (ENS de LYON);
   University of California System; University of California Riverside
RP Boissinot, B (corresponding author), UCB Lyon 1, ENS Lyon, CNRS, UMR,LIP,Compsys Team,Inria 5668, Lyon, France.
EM benoit.boissinot@ens-lyon.org; philip@cs.ucr.edu; alain.darte@inria.fr;
   fabrice.rastello@inria.fr
RI Brisk, Philip/T-1258-2019
OI Brisk, Philip/0000-0003-0083-9781
FU Nano2012 Mediacom; Compiler group of STMicroelectronics, Grenoble
FX This work was supported by the Nano2012 Mediacom contract with the
   Compiler group of STMicroelectronics, Grenoble.
CR Alpern B., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P1, DOI 10.1145/73560.73561
   Ananian C, 1999, MITLCSTR801
   Appel A.W., 2002, MODERN COMPILER IMPL, V2nd
   Boissinot B, 2009, INT SYM CODE GENER, P114, DOI 10.1109/CGO.2009.19
   BOUCHEZ F, 2005, RR200533 LIP ENS LYO
   Bouchez F, 2007, LECT NOTES COMPUT SC, V4382, P283, DOI 10.1007/978-3-540-72521-3_21
   Briggs P, 1998, SOFTWARE PRACT EXPER, V28, P859, DOI 10.1002/(SICI)1097-024X(19980710)28:8<859::AID-SPE188>3.0.CO;2-8
   Brisk P, 2005, IEEE T COMPUT AID D, V25, P772, DOI 10.1109/TCAD.2006.870409
   Brisk Philip, 2007, P 10 INT WORKSH SOFT, V235, P101, DOI DOI 10.1145/1269843.1269858
   Budimlic Z, 2002, ACM SIGPLAN NOTICES, V37, P25, DOI 10.1145/543552.512534
   Chaitin G. J., 1982, SIGPLAN Notices, V17, P98, DOI 10.1145/872726.806984
   CHAITIN GJ, 1981, COMPUT LANG, V6, P47, DOI 10.1016/0096-0551(81)90048-5
   Cooper KeithD., 2004, Engineering a Compiler
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Golumbic M.C., 2004, ANN DISCRETE MATH, V57
   Hack S, 2006, LECT NOTES COMPUT SC, V3923, P247
   Havlak P, 1997, ACM T PROGR LANG SYS, V19, P557, DOI 10.1145/262004.262005
   JOHNSON R, 1994, SIGPLAN NOTICES, V29, P171, DOI 10.1145/773473.178258
   Pereira FMQ, 2005, LECT NOTES COMPUT SC, V3780, P315
   Poletto M, 1999, ACM T PROGR LANG SYS, V21, P895, DOI 10.1145/330249.330250
   Ramalingam G, 2002, ACM T PROGR LANG SYS, V24, P455, DOI 10.1145/570886.570887
   Rosen B. K., 1988, Conference Record of the Fifteenth Annual ACM Symposium on Principles of Programming Languages, P12, DOI 10.1145/73560.73562
   Singer J, 2006, UCAMCLTR660
   Sreedhar VC, 1996, ACM T PROGR LANG SYS, V18, P649, DOI 10.1145/236114.236115
   Sreedhar VC, 1999, LECT NOTES COMPUT SC, V1694, P194
   STEENSGAARD B., 1993, MSRTR9314
   WEGMAN MN, 1991, ACM T PROGR LANG SYS, V13, P181, DOI 10.1145/103135.103136
   YANNAKAKIS M, 1987, INFORM PROCESS LETT, V24, P133, DOI 10.1016/0020-0190(87)90107-4
NR 28
TC 8
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 21
DI 10.1145/2180887.2180898
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kumar, TSR
   Govindarajan, R
   Ravikumar, CP
AF Kumar, T. S. Rajesh
   Govindarajan, R.
   Ravikumar, C. P.
TI On-Chip Memory Architecture Exploration Framework for DSP
   Processor-Based Embedded System on Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Design space exploration; genetic algorithm; logical and
   physical memory architectures; memory architecture exploration;
   system-on-chip
AB Today's SoCs are complex designs with multiple embedded processors, memory subsystems, and application specific peripherals. The memory architecture of embedded SoCs strongly influences the power and performance of the entire system. Further, the memory subsystem constitutes a major part (typically up to 70%) of the silicon area for the current day SoC. In this article, we address the on-chip memory architecture exploration for DSP processors which are organized as multiple memory banks, where banks can be single/dual ported with non-uniform bank sizes. In this paper we propose two different methods for physical memory architecture exploration and identify the strengths and applicability of these methods in a systematic way. Both methods address the memory architecture exploration for a given target application by considering the application's data access characteristics and generates a set of Pareto-optimal design points that are interesting from a power, performance and VLSI area perspective. To the best of our knowledge, this is the first comprehensive work on memory space exploration at physical memory level that integrates data layout and memory exploration to address the system objectives from both hardware design and application software development perspective. Further we propose an automatic framework that explores the design space identifying 100's of Pareto-optimal design points within a few hours of running on a standard desktop configuration.
C1 [Kumar, T. S. Rajesh] ST Ericsson India Ltd, Modem R&D, Ferns Icon, KR Puram Hobli, Bangalore 560037, Karnataka, India.
   [Govindarajan, R.] Indian Inst Sci, Supercomp Educ & Res Ctr, Bangalore 560012, Karnataka, India.
   [Ravikumar, C. P.] Texas Instruments India Pvt Ltd, Bagamane Tech Pk, Bangalore 560093, Karnataka, India.
C3 Ericsson; Indian Institute of Science (IISC) - Bangalore; Texas
   Instruments
RP Kumar, TSR (corresponding author), ST Ericsson India Ltd, Modem R&D, Ferns Icon, KR Puram Hobli, Outer Ring Rd, Bangalore 560037, Karnataka, India.
EM rajesh.srinivasa@stericsson.com
CR ACOSTA R., 2006, EMBEDDED SYSTEMS GAL
   ASCIA G., 2001, P ACM 2 INT C COMP A
   Avissar O., 2001, P ACM 2 INT C COMP A
   BENINI L., 2002, P ACM 3 INT C COMP A
   DEB K., 1996, MULTIOBJECTIVE EVOLU
   DUTT N. D., 1997, P EURODESIGN
   Hiser JD, 2004, ACM SIGPLAN NOTICES, V39, P182, DOI 10.1145/998300.997190
   KO M, 2003, P INT WORKSH SOFTW C
   LEUPERS R., 2001, P INT C AC SPEECH SI
   PALESI M., 2002, P INT WORKSH HARDW S
   Panda P.R., 1998, MEMORY ISSUES EMBEDD
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   RAJESH KUMAR T.S., 2008, THESIS INDIAN I SCI
   RAJESH KUMAR T.S., 2003, P INT C VLSI DES
   Saghir MAR, 1996, ACM SIGPLAN NOTICES, V31, P234, DOI 10.1145/248209.237193
   SCHMIT H., 1995, P ISSS
   *SEMATECH, 2001, INT TECHN ROADM SEM
   Seo J, 2003, IEEE T VLSI SYST, V11, P928, DOI 10.1109/TVLSI.2003.817116
   Seo J, 2002, DES AUT CON, P608, DOI 10.1109/DAC.2002.1012697
   SJODIN J., 2001, P ACM 2 INT C COMP A
   SRIRAM S., 2000, EMBEDDED MULTIPROCEC
   SUNDARAM A., 1998, P ACM SPEC INT GROUP, P205
   SZYMANEK R., 2004, P DES AUT TEST EUR
   Texas Instruments, 2001, TMS320C55X DSP CPU R
   TOMIYAMA H., 2002, P ISSS
   UDAYAKUMARAN S, 2005, ACM T EMBED COMPUT S, V5, P1
NR 26
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2012
VL 11
IS 1
AR 5
DI 10.1145/2146417.2146422
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 922ON
UT WOS:000302557400005
DA 2024-07-18
ER

PT J
AU Cucinotta, T
   Checconi, F
   Abeni, L
   Palopoli, L
AF Cucinotta, Tommaso
   Checconi, Fabio
   Abeni, Luca
   Palopoli, Luigi
TI Adaptive Real-Time Scheduling for Legacy Multimedia Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Performance; Measurement
ID QOS; QUALITY
AB Multimedia applications are often executed on standard personal computers. The absence of established standards has hindered the adoption of real-time scheduling solutions in this class of applications. Developers have adopted a wide range of heuristic approaches to achieve an acceptable timing behavior but the result is often unreliable. We propose a mechanism to extend the benefits of real-time scheduling to legacy applications based on the combination of two techniques: (1) a real-time monitor that observes and infers the activation period of the application, and (2) a feedback mechanism that adapts the scheduling parameters to improve its real-time performance.
C1 [Abeni, Luca; Palopoli, Luigi] Univ Trento, Trento, Italy.
C3 University of Trento
RP Cucinotta, T (corresponding author), Alcatel Lucent, Bell Labs, Dublin, Ireland.
EM cucinotta@sssup.it
RI Abeni, Luca/H-1561-2016; Abeni, Luca/AAF-8220-2020
OI Abeni, Luca/0000-0002-7080-9601; Abeni, Luca/0000-0002-7080-9601;
   Cucinotta, Tommaso/0000-0002-0362-0657
CR Abeni L., 2002, P REAL TIM SYST S
   ABENI L, 1998, P IEEE REAL TIM SYST
   ABENI L., 2009, P 7 IEEE WORKSH EMB
   ABENI L., 2005, REAL TIME SYST J, V29, P2
   ABENI L, 2009, IEEE T IND INFORM, V5, P3
   ABENI L, 1999, P IEEE REAL TIM COMP
   Abeni L, 2008, IEEE INT C EMERG, P583, DOI 10.1109/ETFA.2008.4638457
   [Anonymous], P 6 INT WORKSH QUAL
   Bogert B., 1963, P S TIME SERIES ANAL, P209
   CASIMIRO A, 2001, P 20 IEEE S REL DIST
   CUCINOTTA T., 2010, P EUR C COM IN PRESS
   EIDE E., 2004, P 10 IEEE REAL TIM T
   GOEL A., 2004, P 10 IEEE REAL TIM T
   *IEEE, 2004, INF TECHN PORT OP 1
   JONES M. B, 1996, P 7 ACM SIGOPS EUR W
   KEDEM B, 1986, P IEEE, V74, P1477, DOI 10.1109/PROC.1986.13663
   Krasic C., 2009, P EUR
   Krishnamurthy Y, 2001, ACM SIGPLAN NOTICES, V36, P230, DOI 10.1145/384196.384228
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LESLIE I. M., 1996, IEEE J SEL AREA COMM, V14, P7
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu C., 2002, RT SYST J CONTROL TH, V23, p1/2
   MERCER C, 1993, P WORKSH ROL REAL TI
   Mok AK, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P75, DOI 10.1109/RTTAS.2001.929867
   Palopoli L, 2009, SOFTWARE PRACT EXPER, V39, P1, DOI 10.1002/spe.883
   PISZCZALSKI M, 1979, J ACOUST SOC AM, V66, P710, DOI 10.1121/1.383221
   Rajkumar R, 1998, P SPIE ACM C MULT CO
   Steere DC, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P145
   Tsetsekas C, 2001, LECT NOTES COMPUT SC, V2094, P108
   Veríssimo P, 2002, IEEE T COMPUT, V51, P916, DOI 10.1109/TC.2002.1024739
   Wüst CC, 2005, REAL-TIME SYST, V30, P7, DOI 10.1007/s11241-005-0502-1
   Yang Ting, 2008, P 8 USENIX S OP SYST
NR 32
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 86
DI 10.1145/2362336.2362353
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700017
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gordon-Ross, A
   Vahid, F
   Dutt, N
AF Gordon-Ross, Ann
   Vahid, Frank
   Dutt, Nikil
TI Combining Code Reordering and Cache Configuration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Configurable cache; code reordering; code reorganization; code
   layout; cache hierarchy; cache exploration; cache optimization; low
   power; low energy; architecture tuning
AB The instruction cache is a popular optimization target due to the cache's high impact on system performance and power and because of the cache's predictable temporal and spatial locality. This article is an in depth study on the interaction of code reordering (a long-known technique) and cache configuration (a relatively new technique). Experimental results show that code reordering coupled with cache configuration reveals additional energy savings as high as 10-15% for several benchmarks with reduced cache area as high as 48%. To exploit these additional benefits, we architect and evaluate several design exploration heuristics for combining these two methods.
C1 [Gordon-Ross, Ann] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
   [Gordon-Ross, Ann] Univ Florida, CHREC, Gainesville, FL 32611 USA.
   [Vahid, Frank] Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
   [Vahid, Frank] Univ Calif Riverside, Ctr Embedded Comp Syst, Riverside, CA 92521 USA.
   [Dutt, Nikil] Univ Calif Irvine, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida; University of
   California System; University of California Riverside; University of
   California System; University of California Riverside; University of
   California System; University of California Irvine
RP Gordon-Ross, A (corresponding author), Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
EM ann@ece.ufl.edu
FU National Science Foundation [CNS-0953447, CCR-0203829, CCR-9876006]
FX This research was supported in part by the National Science Foundation
   under Grant Nos. CNS-0953447, CCR-0203829, and CCR-9876006.
CR Albonesi D.H., 2002, J INSTRUCTION LEVEL
   ALTERA, 2010, NIOS EMB PROC SYST D
   Aydin H., 2000, Computer Architecture News, V28, P62, DOI 10.1145/346023.346046
   BAER J., 1999, P WIND NT S
   BALASUBRAMONIAN R., 2000, P 33 INT S MICR
   Bartolini S., 2005, ACM Transactions on Embedded Computing Systems (TECS), V4, P934, DOI DOI 10.1145/1113830.1113839
   BENINI L., 1999, P INT S LOW POW EMB
   BURGER D, 2000, CSTR1308 U WISC MAD
   CALDER B, 1994, P 6 INT C ARCH SUPP
   CHEN J, 1997, P USENIX WIND NT WOR
   Chen Y, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1250727.1250730
   COHN R., 1997, P USENIX WIND NT WOR
   COHN R, 2000, J INSTRUCTION LEVEL, V2
   GHOSH A., 2003, P INT C COMP AID DES
   GIVARGIS T., 2002, IEEE T COMPUT AID DE
   Gloy N, 1997, INT SYMP MICROARCH, P303, DOI 10.1109/MICRO.1997.645824
   GORDON-ROSS A., 2009, IEEE T VLSI
   GORDON-ROSS A., 2002, P INT C COMP DES
   GORDON-ROSS A., 2002, COMPUT ARCHITEC LETT, P1
   Gordon-Ross A, 2008, P 18 ACM GREAT LAK S
   GRUNWALD D.A., 1998, P 3 WORKSH INT COMP
   GUPTA M., P IEEE MICR
   HASHEMI A., 1997, P INT C PROGR LANG D
   Hines S., 2007, P IEEE ACM INT S MIC
   HUANG X., 2006, P ACM INT C VIRT EX
   HUANG X., 2006, P INT S MEM MAN
   HWU WW, 1989, P 16 ANN INT S COMP
   KALMATIANOS J., 1999, CODE REORDERING MULT
   KALMATIANOS J., 2000, P IEEE INT S PERF AN
   LEE C, 1997, P 30 ANN INT S MICR
   MALIK A, 2000, P INT S LOW POW EL D
   MCFARLING S, 1989, P 3 INT C ARCH SUPP
   MOSELEY P., P 3 IEEE INT WORKSH
   MOYER W., 1999, NCSETR41199 U MICH
   Muth R, 2001, SOFTWARE PRACT EXPER, V31, P67, DOI 10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A
   PALESI M., 2002, P INT WORKSH HARDW S
   Pettis Karl, 1990, P ACM SIGPLAN C PROG
   Ramirez A, 2005, IEEE T COMPUT, V54, P22, DOI 10.1109/TC.2005.13
   Ramirez A, 2002, INT J PARALLEL PROG, V30, P373, DOI 10.1023/A:1019992713965
   Ramirez A, 2001, P IEEE, V89, P1588, DOI 10.1109/5.964440
   RAMIREZ A., 2000, P INT C PAR ARCH COM
   RAMIREZ A., 2005, P ACM SIGPLAN C PROG
   REINMAN G, 1999, CACTI2 0 INTEGRADED
   SAMPLES AD, 1988, 88447 UCBCSD
   SANGHAI K., 2007, P WORKSH OPT DSP EMB
   SCALES D., 1998, WRL985
   SCHARZ B., 2001, P WORKSH BIN TRANSL
   Schmidt WJ, 1998, IBM SYST J, V37, P270, DOI 10.1147/sj.372.0270
   SRIVASTAVA A, 1993, J PROGRAM LANG, V1, P1
   SU C, 1995, P INT S LOW POW EL D
   TENSILICA, 2010, XTENS PROC GEN
   VILLARREAL J., 2001, UCRCSR0103
   ZHANG C., 2004, P DES AUT TEST DATE
   ZHANG C, 2003, P 30 ANN INT S COMP
   Zhang C., 2003, P 14 IEEE INT WORKSH
NR 55
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 88
DI 10.1145/2362336.2399177
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700019
DA 2024-07-18
ER

PT J
AU Scharfenberger, C
   Chakraborty, S
   Färber, G
AF Scharfenberger, Christian
   Chakraborty, Samarajiit
   Faerber, Georg
TI Robust Image Processing for an Omnidirectional Camera-based Smart Car
   Door
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Robust image processing; embedded computing;
   omnidirectional vision; road user extraction; driver assistance systems;
   smart car door; image processing
ID DENSITY-ESTIMATION
AB Over the last decade, there has been an increasing emphasis on driver-assistance systems for the automotive domain. In this article, we report our work on designing a camera-based surveillance system embedded in a "smart" car door. Such a camera is used to monitor the ambient environment outside the car, for instance, the presence of obstacles such as approaching cars or cyclists who might collide with the car door if opened-and automatically control the car door operations. This is an enhancement to the currently available side-view mirrors that the driver/passenger checks before opening the car door. The focus of this article is on fast and robust image processing algorithms specifically targeting such a smart car door system. The requirement is to quickly detect traffic objects of interest from grayscale images captured by omnidirectional cameras. While known algorithms for object extraction from the image processing literature rely on color information and are sensitive to shadows and illumination changes, our proposed algorithms are highly robust, can operate on grayscale images (color images are not available in our setup), and output results in real time. We present a number of experimental results based on image sequences captured from real-life traffic scenarios to demonstrate the applicability of our algorithm.
C1 [Scharfenberger, Christian; Chakraborty, Samarajiit; Faerber, Georg] Tech Univ Munich, Inst Real Time Comp Syst, D-80290 Munich, Germany.
C3 Technical University of Munich
RP Scharfenberger, C (corresponding author), Tech Univ Munich, Inst Real Time Comp Syst, D-80290 Munich, Germany.
EM c.scharfenberger@tum.de; samarajiit@tum.de; georg.faerber@tum.de
RI Chakraborty, Samarjit/AAU-9569-2020
OI Chakraborty, Samarjit/0000-0002-0503-6235
FU BMW AG, Germany
FX This work was supported by BMW AG, Germany, in the framework of CAR@TUM.
CR ACHLER O., 2002, P C INT TRANSP SYST
   [Anonymous], P 18 BRAZ S COMP GRA
   ARDOE H., 2006, P 17 BRIT MACH VIS C
   Baker S, 2001, MG COMP SCI, P39
   Baker S, 1999, INT J COMPUT VISION, V35, P175, DOI 10.1023/A:1008128724364
   Bayer B. E., 1976, U.S. patent, Patent No. 3,971,065
   BHASKAR H, 2007, P LNCS 3 GERM WORKSH, P130
   Brunelli R., 2009, Template matching techniques in computer vision: theory and practice, DOI DOI 10.1002/9780470744055
   DINKAR B., 1996, P C COMP VIS PATT RE
   Elgammal A, 2002, P IEEE, V90, P1151, DOI 10.1109/JPROC.2002.801448
   FARIN D., 2003, P C IM PROC ICIP
   Friedman N., 1997, P C UNC ART INT UAI
   Gandhi T, 2004, 2004 IEEE INTELLIGENT VEHICLES SYMPOSIUM, P560
   HARITAOGLU I., 1998, P C AUT FAC GEST REC
   KARMAN KP, 1990, TIME VARYING IMAGE P, P297
   Massey M, 1996, IBM SYST J, V35, P557, DOI 10.1147/sj.353.0557
   OKUTOMI M, 1993, IEEE T PATTERN ANAL, V15, P353, DOI 10.1109/34.206955
   RABINER LR, 1989, P IEEE, V77, P257, DOI 10.1109/5.18626
   Ridder C., 1995, P INT C REC ADV MECH
   Scaramuzza D., 2006, P IEEE C COMP VIS SY
   Scaramuzza D., 2006, P IEEE INT C INT SYS
   SCHARFENBERGER C., 2009, P JOINT C COMP VIS I
   STENGER D., 2001, P INT C COMP VIS ICC
   STROLZ M., 2008, P IEEE INT VEH S 4
   SUHR J., 2010, German Patent, Patent No. [DE102009012435A1, 102009012435]
   Zabih R., 1994, P EUR C COMP VIS ECC
   ZHONG J., 2003, P INT C COMP VIS ICC
   Zivkovic Z, 2006, PATTERN RECOGN LETT, V27, P773, DOI 10.1016/j.patrec.2005.11.005
NR 28
TC 5
Z9 5
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 87
DI 10.1145/2362336.2362354
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700018
DA 2024-07-18
ER

PT J
AU Dos Santos, OM
   Wellings, A
AF Dos Santos, Osmar Marchi
   Wellings, Andy
TI Measuring and Policing Blocking Times in Real-Time Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Measurement; Reliability; Real-time specification for Java;
   POSIX standard; timing errors; error detection
AB In real-time systems, the execution-time overrun of a thread may lead to a deadline being missed by the thread or even others threads in the system. From a fault tolerance perspective, both execution time overruns and deadline misses can be considered timing errors that could potentially cause a failure in the system's ability to deliver its services in a timely manner. In this context, the ideal is to detect the error in the system as soon as possible, so that the propagation of the error can be limited and error recovery strategies can take place with more accurate information. The run-time support mechanism usually deployed for monitoring the timing requirements of real-time systems is based on deadline monitoring, that is, the system calls specific application code whenever a deadline is violated. Recognizing that deadline monitoring may not be enough for providing an adequate level of fault tolerance for timing errors, major real-time programming standards, like Ada, POSIX and the Real-Time Specification for Java (RTSJ), have proposed different mechanisms for monitoring the execution time of threads. Nevertheless, in order to provide a complete fault tolerance approach for timing errors, the potential blocking time of threads also has to be monitored. In this article, we propose mechanisms for measuring and policing the blocking time of threads in the context of both basic priority inheritance and priority ceiling protocols. The notion of blocking-time clocks and timers for the POSIX standard is proposed, implemented and evaluated in the open-source real-time operating system MaRTE OS. Also, a blocking time monitoring model for measuring and policing blocking times in the RTSJ framework is specified. This model is implemented and evaluated in the (RTSJ-compliant) open-source middleware jRate, running on top of MaRTE OS.
C1 [Dos Santos, Osmar Marchi; Wellings, Andy] Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
C3 University of York - UK
RP Dos Santos, OM (corresponding author), Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
EM osantos@cs.york.ac.uk; andy@cs.york.ac.uk
RI dos Santos, Osmar M Marchi/A-8479-2018
CR [Anonymous], 10031 IEEE
   AVIZIENIS A, 2001, CSTR739 NEWC U
   BARNES J, 2005, ADA USER J, V26, P1
   Belliardi R., 2004, REAL TIME SPECIFICAT
   BOUGUEROUA L, 2006, P 4 INT WORKSH JAV T, P1
   Burns A., 1993, Ada Letters, V13, P54
   Burns A., 2001, REAL TIME SYSTEMS TH
   Corsaro A, 2003, IEEE T PARALL DISTR, V14, P1155, DOI 10.1109/TPDS.2003.1247675
   dos Santos OM, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P347, DOI 10.1109/RTCSA.2008.39
   Gai P, 2001, EUROMICRO, P199, DOI 10.1109/EMRTS.2001.934032
   *GCJ, 2007, GNU COMP JAV PROGR L
   HARBOUR MG, 1998, P 1998 AD EUR INT C, P90
   *IEEE, 2003, 1003132003 IEEE
   LAMPSON BW, 1980, COMMUN ACM, V23, P105, DOI 10.1145/358818.358824
   Laprie J.-C., 1985, Fifteenth Annual International Symposium on Fault-Tolerant Computing FTCS 15. Digest of Papers. (Cat. No. 85CH2143-6), P2
   Lee P. A., 1990, Fault Tolerance: Principles and Practice, V2nd
   Liu J., 2000, Real-Time Systems
   Manson J, 2005, REAL TIM SYST SYMP P, P62
   Massam Diane, 2006, P 14 INT WORKSH PAR, P1
   Nett E, 2001, REAL-TIME SYST, V20, P211, DOI 10.1023/A:1008146006209
   PUENTE JA, 2003, ACM SIGADA ADA LETT, V23, P82
   Rajkumar R., 1991, SYNCHRONIZATION REAL
   Rivas M. A., 2001, Ada Letters, V21, P20
   Rivas MA, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P161, DOI 10.1109/EMRTS.2003.1212739
   RIVAS MA, 2001, LNCS, V2043, P305
   SANTOS OM, 2008, P 6 INT WORKSH JAV T, P135
   Stewart DB, 1997, COMMUN ACM, V40, P87, DOI 10.1145/242857.242883
   Tres C, 2007, 10TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P354, DOI 10.1109/ISORC.2007.52
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 29
TC 2
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 2
DI 10.1145/1814539.1814541
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900002
DA 2024-07-18
ER

PT J
AU Bombieri, N
   Fummi, F
   Quaglia, D
AF Bombieri, Nicola
   Fummi, Franco
   Quaglia, Davide
TI System/Network Design-Space Exploration Based on TLM for Networked
   Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Verification; Transaction level modeling; networked
   embedded systems
AB This article presents amethodology for the design of Networked Embedded Systems (NESs), which extends Transaction Level Modeling (TLM) to perform system/network design-space exploration. As a result, a new design dimension is added to the traditional TLM refinement process to represent network configuration alternatives. Each network configuration can be used to drive both architecture exploration and system validation after each refinement step. A system/network simulation taxonomy is investigated aiming at precisely identifying the role of cosimulation in system/network design-space exploration. Furthermore, a general criterion to map functionalities to system and network models is presented. As a case study, the proposed methodology is applied to the design of a Voice-over-IP client.
C1 [Bombieri, Nicola; Fummi, Franco; Quaglia, Davide] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy.
C3 University of Verona
RP Bombieri, N (corresponding author), Univ Verona, Dipartimento Informat, Str Grazie 15, I-37134 Verona, Italy.
EM nicola.bombieri@univr.it; franco.fummi@univr.it; davide.quaglia@univr.it
RI Bombieri, Nicola/AAD-9726-2019
OI Bombieri, Nicola/0000-0003-3256-5885; Quaglia,
   Davide/0000-0002-0775-939X
CR [Anonymous], 1998, An Architecture for Differentiated Services, RFC 2475 Informational
   *ARM, 1999, AMB SPEC 2 0
   Aue V, 2001, INT CONF ACOUST SPEE, P1253, DOI 10.1109/ICASSP.2001.941152
   Baillieul J, 2007, P IEEE, V95, P9, DOI 10.1109/JPROC.2006.887290
   Barberis A, 2001, COMPUT COMMUN, V24, P757, DOI 10.1016/S0140-3664(00)00349-2
   Benini L, 2003, COMPUTER, V36, P53, DOI 10.1109/MC.2003.1193229
   BOLOT J, 1994, P C COMP COMM INFOCO
   Bombieri N, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P321, DOI 10.1109/ISQED.2005.59
   BOMBIERI N, 2006, P IEEE ACM IFIP CODE, P58
   Bragagnini A, 2007, IEEE I C ELECT CIRC, P629, DOI 10.1109/ICECS.2007.4511070
   BRAHME D, 2000, CDNLTR20000825 CAD B
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Clouard A, 2003, SYSTEM C: METHODOLOGIES AND APPLICATIONS, P29
   Conti M, 2005, DES AUT TEST EUROPE, P118, DOI 10.1109/DATE.2005.288
   DAVINI G, 2003, P C COMM ICC IEEE LO, P577
   Desmet D, 1999, HARDW SOFTW CODES, P38, DOI 10.1109/HSC.1999.777388
   DIETTERLE D, 2002, P 3 INT C INT COMP, P225
   DIETTERLE D, 2006, P INT C PERV COMP CO, P478
   Fleischmann J, 1999, COMPUTER, V32, P116, DOI 10.1109/2.745726
   Fummi F, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P168, DOI 10.1109/DATE.2004.1269225
   Fummi F, 2003, DES AUT CON, P42
   FUMMI F, 2006, P C DES AUT TEST EUR
   Gerstlauer A, 2005, ASIA S PACIF DES AUT, P45, DOI 10.1145/1120725.1120740
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   *IBM, IBM COR CONN
   Jacobson V., 1988, Computer Communication Review, V18, P314, DOI 10.1145/52325.52356
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Kozen D, 1998, IEEE DATA COMPR CONF, P229, DOI 10.1109/DCC.1998.672151
   Krause M., 2006, P 13 WORKSH SYNTH SY
   LUGIL N, 2000, P IEEE S SPREAD SPEC, P491
   *NS2, NS NET SIM
   *OMNET, OMNET DISCR EV SIM S
   Pasko R, 2000, IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P64, DOI 10.1109/HLDVT.2000.889561
   Postel J., 1981, Rfc0793: Transmission control protocol
   Rose Adam., TRANSACTION LEVEL MO
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Schulzrinne H., 2003, RTP TRANSPORT PROTOC
   *T LEV MOD WORK GR, 2006, OSCI TLM 2 0
   YIN NY, 1991, IEEE J SEL AREA COMM, V9, P1003, DOI 10.1109/49.103548
   Zhu H, 2005, IEEE T WIREL COMMUN, V4, P1779, DOI 10.1109/TWC.2005.847113
NR 40
TC 16
Z9 18
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 37
DI 10.1145/1721695.1721703
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900008
DA 2024-07-18
ER

PT J
AU Klues, K
   Xing, GL
   Lu, CY
AF Klues, Kevin
   Xing, Guoliang
   Lu, Chenyang
TI Link Layer Driver Architecture for Unified Radio Power Management in
   Wireless Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Design; Wireless sensor networks; radio power
   management; architecture; framework
AB Wireless Sensor Networks (WSNs) represent a new generation of networked embedded systems that must achieve long lifetimes on scarce amounts of energy. Since radio communication accounts for the primary source of power drain in these networks, a large number of different radio power management protocols have been proposed. However, the lack of operating system support for flexibly integrating them with a diverse set of applications and network platforms has made them difficult to use. This article focuses on providing link layer support toward realizing a unified power management architecture (UPMA) for WSNs. In contrast to existing monolithic approaches, we provide (i) a set of standard interfaces that separate link layer power management protocols from common MAC level functionality, (ii) an architectural framework that allows applications to easily swap out different power-management protocols depending on its needs, and (iii) a mechanism for coordinating multiple applications with different power management requirements. We have implemented our approach on both the Mica2 and Telosb radio drivers in TinyOS-2.0, the second generation of the de facto standard operating system for WSNs. Microbenchmark results show that our approach can coordinate the power-management requirements of multiple applications in a platform independent fashion while incurring negligible overhead.
C1 [Klues, Kevin] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Xing, Guoliang] Michigan State Univ, E Lansing, MI 48824 USA.
   [Lu, Chenyang] Washington Univ, St Louis, MO 63130 USA.
C3 University of California System; University of California Berkeley;
   Michigan State University; Washington University (WUSTL)
RP Klues, K (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
EM klueska@eecs.berkeley.edu; glxing@msu.edu; lu@cse.wustl.edu
RI Wang, Rong/JQI-7854-2023
OI Wang, Rong/0009-0009-5350-5743
FU NSF NeTS-NOSS [CNS-0627126]
FX This work is supported by NSF NeTS-NOSS grant # CNS-0627126.
CR Ahn Gahng-Seop, 2006, P 4 ACM C EMB NETW S
   [Anonymous], P INT C EMB NETW SEN
   BERKELEY U, NETWORK ARCHITECTURE
   Buettner M., 2006, P 4 ACM C EMB NETW S
   CERPA A, 2002, P 21 ANN JOINT C IEE
   Chen K, 2001, NAT MED, V7, P331, DOI 10.1038/85480
   *CHIPC, 2004, CC2420 RAD DAT SHEET
   El-Hoiydi A, 2004, IEEE SYMP COMP COMMU, P244
   Elson J, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P147, DOI 10.1145/1060289.1060304
   Ganeriwal S., 2003, P 1 INT C EMB NETW S, P138, DOI [10.1145/958491.958508, DOI 10.1145/958491.958508]
   Gay D., 2003, P ACM SIGPLAN C PROG
   Gay D, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274860
   Heidemann J., 2006, P INT C EMB NETW SEN
   Hill J., 2000, Proc. 9 th International Conference on Architectural Support for Programming Languages and Operating Systems, P93, DOI DOI 10.1145/356989.356998
   IEEE, 2003, 154 IEEE
   KLUES K, 2007, P 1 INT WORKSH WIR S
   KLUES K, 2007, P 21 ACM S OP SYST P
   KLUES K, 2007, P 5 ACM C EMB NETW S
   Maroti M., 2004, P 2 INT C EMB NETW S, P39, DOI DOI 10.1145/1031495.1031501
   Polastre Joseph., 2004, P SENSYS
   Rajendran V., 2003, P INT C EMB NETW SEN
   Rhee I., 2006, P 7 ACM INT S MOB AD
   Santi P, 2005, ACM COMPUT SURV, V37, P164, DOI 10.1145/1089733.1089736
   Szewczyk R., 2004, P INT C EMB NETW SEN
   Tian H., 2006, ACM Trans. Sensor Networks, V2, P1, DOI DOI 10.1145/1138127.1138128
   TOLLE G, 2005, P INT C EMB NETW SEN
   *USC, ARCH TIER WIR SENS N
   Van Dam T., 2003, P INT C EMB NETW SEN
   XU Y, 2001, P 7 ANN C MOB COMP N
   Ye F., 2003, P 23 INT C DISTR COM
   YE W, 2004, IEEE ACM T NETWORKIN
NR 31
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 41
DI 10.1145/1721695.1721707
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yang, L
   Dick, RP
   Lekatsas, H
   Chakradhar, S
AF Yang, Lei
   Dick, Robert P.
   Lekatsas, Haris
   Chakradhar, Srimat
TI High-Performance Operating System Controlled Online Memory Compression
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Embedded system; memory; compression
ID ARCHITECTURES
AB Online memory compression is a technology that increases the amount of memory available to applications by dynamically compressing and decompressing their working datasets on demand. It has proven extremely useful in embedded systems with tight physical RAM constraints. The technology can be used to increase functionality, reduce size, and reduce cost, without modifying applications or hardware. This article presents a new software-based online memory compression algorithm for embedded systems. In comparison with the best algorithms used in online memory compression, our new algorithm has a competitive compression ratio but is twice as fast. In addition, we describe several practical problems encountered in developing an online memory compression infrastructure and present solutions. We present a method of adaptively managing the uncompressed and compressed memory regions during application execution. This memory management scheme adapts to the predicted memory requirements of applications. It permits efficient compression for a wide range of applications. We have evaluated our techniques on a portable embedded device and have found that the memory available to applications can be increased by 2.5x with negligible performance and power consumption penalties, and with no changes to hardware or applications. Our techniques allow existing applications to execute with less physical memory. They also allow applications with larger working datasets to execute on unchanged embedded system hardware, thereby increasing functionality.
C1 [Yang, Lei; Dick, Robert P.] Northwestern Univ, Evanston, IL 60208 USA.
C3 Northwestern University
RP Yang, L (corresponding author), Google Inc, Mountain View, CA 94043 USA.
EM leiyang@google.com; dickrp@eecs.umich.edu; lekatsas@nec-labs.com;
   chak@nec-labs.com
RI Dick, Robert P/B-7137-2009
FU NEC Labs America; National Science Foundation [CNS-0721978, CNS-0347941]
FX This work was supported in part by NEC Labs America and in part by the
   National Science Foundation under awards CNS-0721978 and CNS-0347941.
CR [Anonymous], P DES AUT TEST EUR C
   Benini L, 2004, IEEE T VLSI SYST, V12, P255, DOI 10.1109/TVLSI.2004.824304
   *COMPR CACH, COMPR CACH LIN VIRT
   Cortes T, 2000, SOFTWARE PRACT EXPER, V30, P567, DOI 10.1002/(SICI)1097-024X(20000425)30:5<567::AID-SPE312>3.0.CO;2-Z
   DOUGLIS F, 1993, PROCEEDINGS OF THE WINTER 1993 USENIX CONFERENCE, P519
   Kjelso M, 1999, J SYST ARCHITECT, V45, P571, DOI 10.1016/S1383-7621(98)00006-X
   KJELSO M., 1996, 22 EUROMICRO C, P423, DOI DOI 10.1109/EURMIC.1996.546466
   Lee Chunho., MEDIABENCH TOOL EVAL
   Lefurgy C., 2000, Proceedings ofthe International Symposium on High-Performance Computer Architecture (HPCA), P218
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   Leon-Garcia A., 1989, PROBABILITY RANDOM P
   MOORE KE, 2003, COMPRESSING MEMORY M
   Oberhumer MarkusF.X.J., LZO REAL TIME DATA C
   RIZZO L, 1997, OPER SYST REV, V31, P36
   ROY S, 2001, P PAR DISTR PROC S
   RUSSINOVICH M, 1996, RAM COMPRESSION ANAL
   SHAW C, 2003, P INT C VLSI DES
   Tremaine RB, 2001, IBM J RES DEV, V45, P271, DOI 10.1147/rd.452.0271
   Tuduce IC, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK: 2005 UNENIX ANNUAL TECHNICAL CONFERENCE, P237
   Vahalia U., 1996, UNIX Internals: The New Frontiers
   Wilson PR, 1999, PROCEEDINGS OF THE 1999 USENIX ANNUAL TECHNICAL CONFERENCE, P101
   Xu X.H., 2004, P 1 C COMPUTING FRON, P451, DOI [10.1145/977091, DOI 10.1145/977091]
   YANG L, 2005, P INT C HARDW SOFTW
   Yang L, 2006, DES AUT CON, P701, DOI 10.1109/DAC.2006.229311
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 25
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 30
DI 10.1145/1721695.1721696
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900001
DA 2024-07-18
ER

PT J
AU Inoue, H
   Sakai, J
   Edahiro, M
AF Inoue, Hiroaki
   Sakai, Junji
   Edahiro, Masato
TI A Robust Seamless Communication Architecture for Next-Generation Mobile
   Terminals on Multi-CPU SoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Multi-CPU; linux; interprocess communication; Taguchi Method
AB We propose a robust seamless communication architecture that enables legacy mobile terminal software designed for single-CPU processors to be run on multi-CPU processors without any software modifications. This architecture features two new technologies: proxy processes, which help achieve the design of its user-level system-call hooking and a robust design method, which reduces bandwidth variation by systematic parameter optimization. Our evaluations confirmed that this architecture achieves fundamental features with satisfactory performance, that we have succeeded in getting actual mobile terminal software to run on three CPUs without modifying the software, and that the robust design method reduces bandwidth variation by 21%.
C1 [Inoue, Hiroaki; Sakai, Junji; Edahiro, Masato] NEC Corp Ltd, Syst IP Core Res Labs, Nakahara Ku, Kanagawa 2118666, Japan.
C3 NEC Corporation
RP Inoue, H (corresponding author), NEC Corp Ltd, Syst IP Core Res Labs, Nakahara Ku, 1753 Shimonumabe, Kanagawa 2118666, Japan.
EM h-inoue@ce.jp.nec.com; jsakai@bc.jp.nec.com; eda@bp.jp.nec.com
RI Edahiro, Masato/M-4834-2014
CR Accetta M., 1986, Proceedings of the Summer 1986 USENIX Conference, P93
   [Anonymous], 1997, ART COMPUTER PROGRAM
   *ARM, 2006, ARM11 MPCORE PROC TE
   BARON M, 2006, OMAP3 SETS SPECS CEL
   CHAOUI J, 2000, OMAP ENABLING MULTIM
   FLEISH BD, 1986, P ACM SIGCOMM 86, P386
   Franke Hubertus, 2002, P OTTAWA LINUX S, V85, P479
   GLOSSNER J, 2006, P JOINT IST WORKSH M, P2
   Ishikawa SY, 2006, INT CONF ACOUST SPEE, P177
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   MALOY JP, 2004, P OTT LIN S
   MPI Forum, 1997, MPI 2 EXT MESS PASS
   MULLENDER SJ, 1990, COMPUTER, V23, P44, DOI 10.1109/2.53354
   NIKITOVIC M, 2002, P INT C COMP ARCH SY, P43, DOI DOI 10.1145/581630.581638
   *OMG, 2004, CORBA IIOP SPEC VERS
   Paulin PG, 2006, DES AUT TEST EUROPE, P480, DOI 10.1049/iet-tv.46.839
   Rozier M., 1988, Computing Systems, V1, P305
   Saitou K, 2005, J COMPUT INF SCI ENG, V5, P214, DOI 10.1115/1.2013290
   SAKAI J, 2005, P IEEE S LOW POW HIG, P198
   Sakai J, 2008, IEEE MICRO, V28, P54, DOI 10.1109/MM.2008.75
   SHARIF M, 1999, DIPC LINUX WAY DISTR
   Steen M., 1999, IEEE CONCURRENCY, V7, P70
   Stevens W.R., 1998, UNIX NETWORK PROGRAM
   Taguchi G., 1993, Taguchi methods: design of experiments
   Tan CM, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, P28, DOI 10.1109/CLUSTR.2002.1137725
   Tanenbaum A.S., 2002, DISTRIBUTED SYSTEMS
   Torii S., 2005, P IEEE INT SOL STAT, P136
   TSUJI H, 2005, NTT DOCOMO TECH J, V7, P40
NR 28
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 19
DI 10.1145/1698772.1698777
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000005
DA 2024-07-18
ER

PT J
AU Banerjee, P
   Sur-Kolay, S
   Bishnu, A
   Das, S
   Nandy, SC
   Bhattacharjee, S
AF Banerjee, Pritha
   Sur-Kolay, Susmita
   Bishnu, Arijit
   Das, Sandip
   Nandy, Subhas C.
   Bhattacharjee, Subhasis
TI FPGA Placement Using Space-Filling Curves: Theory Meets Practice
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE FPGA placement; approximation algorithm; hypergraph; linear arrangement;
   space filling curve
ID LINEAR ARRANGEMENT; ALGORITHMS
AB Research in VLSI placement, an NP-hard problem, has branched in two different directions. The first one employs iterative heuristics with many tunable parameters to produce a near-optimal solution but without theoretical guarantee on its quality. The other one considers placement as a graph-embedding problem and designs approximation algorithms with provable bounds on the quality of the solution. In this article, we aim at unifying the above two directions. First, we extend the existing approximation algorithms for graph embedding in 1D and 2D grid to those for hypergraphs, which typically model circuits to be placed on a FPGA. We prove an approximation bound of O(d root logn log log n) for 1D, that is, linear arrangement and O(d log nlog log n) for the 2D grid, where d is the maximum degree of hyperedges and n, the number of vertices in the hypergraph. Next, we propose an efficient method based on linear arrangement of the CLBs and the notion of space-filling curves for placing the configurable logic blocks (CLBs) of a netlist on island-style FPGAs with an approximation guarantee of O((4)root log n root kd log log n), where k is the number of nets. For the set of FPGA placement benchmarks, the running time is near linear in the number of CLBs thus allowing for scalability towards large circuits. We obtained a 33x speed-up, on average, with only 1.31x degradation in the quality of the solution compared to that produced by the popular FPGA tool VPR, thereby demonstrating the suitability of this very fast method for FPGA placement, with a provable performance guarantee.
C1 [Banerjee, Pritha; Sur-Kolay, Susmita; Bishnu, Arijit; Das, Sandip; Nandy, Subhas C.] Indian Stat Inst, Kolkata, India.
   [Bhattacharjee, Subhasis] Synopsis Pvt Ltd, Bangalore, Karnataka, India.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata
RP Banerjee, P (corresponding author), Indian Stat Inst, Kolkata, India.
EM prithab@rediffmail.com
RI Bhattacharjee, Subhasis/L-5538-2013
OI Bhattacharjee, Subhasis/0000-0002-3015-3388; Banerjee,
   Pritha/0009-0005-3184-6871
CR Abramowitz M, 1972, Handbook of Mathematical Functions with Formulas, Graphs, and Mathematical Tables
   ADOLPHSON D, 1973, SIAM J APPL MATH, V25, P403, DOI 10.1137/0125042
   ALPERT CJ, 1995, INTEGRATION, V19, P1, DOI 10.1016/0167-9260(95)00008-4
   Asano T, 1997, THEOR COMPUT SCI, V181, P3, DOI 10.1016/S0304-3975(96)00259-9
   Banerjee P., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P415
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   BHASKER J, 1987, J VLSI COMPUT SYST, V2, P87
   Breinholt G, 1998, ACM T MATH SOFTWARE, V24, P184, DOI 10.1145/290200.290219
   Chen RJ, 2006, PLANT CELL MONOGR, V1, P139, DOI 10.1007/7089_009
   EMMERT JM, 1999, P 9 INT WORKSH FIELD, P81
   Even G, 2000, J ACM, V47, P585, DOI 10.1145/347476.347478
   Feige U, 2007, INFORM PROCESS LETT, V101, P26, DOI 10.1016/j.ipl.2006.07.009
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gopalakrishnan P, 2006, DES AUT CON, P460, DOI 10.1109/DAC.2006.229237
   Gotsman C, 1996, IEEE T IMAGE PROCESS, V5, P794, DOI 10.1109/83.499920
   Hilbert David, 1891, MATH ANN, V38, P459, DOI [DOI 10.1007/BF01199431, 10.1007/bf01199431]
   Karypis G, 1999, IEEE T VLSI SYST, V7, P69, DOI 10.1109/92.748202
   Kernighan B. W., 1970, The Bell System Technical Journal, V49, P291, DOI [10.1002/j.1538-7305.1970.tb01770.x, DOI 10.1002/J.1538-7305.1970.TB01770.X]
   Maidee P, 2003, DES AUT CON, P598
   MULPURI C., 2001, P FPGA, P29
   Nandy SC, 1997, COMPUT MATH APPL, V34, P121, DOI 10.1016/S0898-1221(97)00239-3
   Peano G., 1890, Math. Ann., V36, P157, DOI [DOI 10.1007/BF01199438, 10.1007/BF01199438]
   RAO S., 1998, PROC 9 ANN ACM SIAM, P211
   Sagan H., 1994, SPACE FILLING CURVES
   Sarrafzadeh M., 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P82, DOI 10.1145/369691.369742
   Sechen C., 1988, VLSI PLACEMENT GLOBA
   SHAHOOKAR K, 1991, COMPUT SURV, V23, P143, DOI 10.1145/103724.103725
   SHILOACH Y, 1979, SIAM J COMPUT, V8, P15, DOI 10.1137/0208002
   Vazirani V.V., 2001, APPROXIMATION ALGORI, DOI 10.1007/978-3-662-04565-7
   VEMPALA S, 1998, P IEEE S FDN COMP SC
   VICENTE JD, 2004, ACM T DES AUTOMAT EL, V9, P310
   Vygen J, 2007, INTEGRATION, V40, P305, DOI 10.1016/j.vlsi.2005.12.012
   Wang MG, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P891
   WONG DF, 1988, SIMULATED ANNEALING
   Wood D., 1987, THEORY COMPUTATION
   XU Y, 2005, P IEEE INT C FIELD P, P555
NR 37
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2009
VL 9
IS 2
AR 12
DI 10.1145/1596543.1596546
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 512AG
UT WOS:000271213500003
DA 2024-07-18
ER

PT J
AU Koo, HM
   Mishra, P
AF Koo, Heon-Mo
   Mishra, Prabhat
TI Functional Test Generation Using Design and Property Decomposition
   Techniques
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Verification; Algorithms; Model checking; test generation; pipelined
   processor; design decomposition; property decomposition; functional
   validation
AB Functional verification of microprocessors is one of the most complex and expensive tasks in the current system-on-chip design methodology. Simulation using functional test vectors is the most widely used form of processor validation. A significant bottleneck in the validation of such systems is the lack of automated techniques for directed test generation. While existing model checking-based approaches have proposed several promising ideas for automated test generation, many challenges remain in applying them to industrial microprocessors. The time and resources required for test generation using existing model checking-based techniques can be prohibitively large. This article presents an efficient test generation technique using decompositional model checking. The contribution of the article is the development of both property and design decomposition procedures for efficient test generation of pipelined processors. Our experimental results using a multi-issue MIPS processor and an industrial processor based on Power Architecture(TM) Technology demonstrate several orders-of-magnitude reduction in validation effort by drastically reducing both test generation time and test program length.
C1 [Koo, Heon-Mo; Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Koo, HM (corresponding author), Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
EM hkoo@cise.ufl.edu; prabhat@cise.ufl.edu
OI Mishra, Prabhat/0000-0003-3653-6221
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0746261] Funding Source: National Science Foundation
CR Adir A, 2003, EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P23, DOI 10.1109/HLDVT.2003.1252470
   Adir A, 2004, IEEE DES TEST COMPUT, V21, P84, DOI 10.1109/MDT.2004.1277900
   AHARON A, 1995, DES AUT CON, P279, DOI 10.1109/DAC.1995.249960
   Amla N, 2005, LECT NOTES COMPUT SC, V3725, P254
   Amla N, 2003, LECT NOTES COMPUT SC, V2619, P34
   AMLA N, 2004, P FORM METH COMP AID, P260
   [Anonymous], 2003, Computer Architecture
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   Biere A., 2003, Advances in Computers, V58
   Bjesse P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P156, DOI 10.1109/DATE.2004.1268842
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   CAMPENHOUT DV, 1999, P 36 DES AUT C, P185
   Clarke EM, 1999, MODEL CHECKING, P1
   CLARKE EM, 1995, DES AUT CON, P427
   Copty F, 2001, LECT NOTES COMPUT SC, V2102, P436
   Fine S, 2003, DES AUT CON, P286
   *FREESC, POWERPCTM E500 COR F
   Gargantini A, 1999, LECT NOTES COMPUT SC, V1687, P146, DOI 10.1145/318774.318939
   Gluska A, 2006, DES AUT CON, P332, DOI 10.1109/DAC.2006.229280
   Goldberg E, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P142, DOI 10.1109/DATE.2002.998262
   Halambi A, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P485, DOI 10.1109/DATE.1999.761170
   Ho PH, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P529, DOI 10.1109/ICCAD.1998.743029
   HO R, 1995, P INT S COMP ARCH IS
   IWASHITA H, 1994, IEEE IC CAD, P580
   JACOBI C, 2002, P COMP AID VER CAV, P309
   Jhala R, 2001, LECT NOTES COMPUT SC, V2102, P396
   JIN H, 2005, P INT WORKSH BOUND M, P51
   Kohno K, 2001, DES AUT CON, P816, DOI 10.1109/DAC.2001.935618
   KOO H, 2006, P DES AUT TEST EUR D
   KOO H, 2006, P ACM GREAT LAK S VL
   KOO H, 2006, P MICR TEST VER MTV
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   MATHAIKUTTY D, 2007, P HIGH LEV DES VAL T
   MATHAIKUTTY D, 2007, P DES AUT TEST EUR D
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   Mishra P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P182, DOI 10.1109/DATE.2004.1268846
   Mishra P, 2008, MORG KAUF SER SYST, P1
   Mishra P, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P99, DOI 10.1109/HLDVT.2002.1224436
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Parthasarathy G, 2004, IEEE DES TEST COMPUT, V21, P132, DOI 10.1109/MDT.2004.1277906
   Patel HD, 2007, DES AUT CON, P29, DOI 10.1109/DAC.2007.375047
   Prasad M. R., 2005, International Journal on Software Tools for Technology Transfer, V7, P156, DOI 10.1007/s10009-004-0183-4
   Shen J, 2000, J ELECTRON TEST, V16, P67, DOI 10.1023/A:1008388623771
   Shtrichman O., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P58
   TUERK T, 2007, P INT HAIF VER C HVC, P1
   Ur S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P175, DOI 10.1109/DAC.1999.781305
   Utamaphethai N, 2000, IEEE DES TEST COMPUT, V17, P38, DOI 10.1109/54.895005
   Wagner I, 2005, DES AUT CON, P783
   Whittemore J, 2001, DES AUT CON, P542, DOI 10.1109/DAC.2001.935567
NR 49
TC 15
Z9 19
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2009
VL 8
IS 4
AR 32
DI 10.1145/1550987.1550995
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487KU
UT WOS:000269273800008
DA 2024-07-18
ER

PT J
AU Nguyen, N
   Dominguez, A
   Barua, R
AF Nguyen, Nghi
   Dominguez, Angel
   Barua, Rajeev
TI Memory Allocation for Embedded Systems with a Compile-Time-Unknown
   Scratch-Pad Size
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Algorithms; Management; Design; Memory allocation;
   scratch-pad; compiler; embedded systems; downloadable codes; embedded
   loading; data linked list
AB This article presents the first memory allocation scheme for embedded systems having a scratch-pad memory whose size is unknown at compile time. A scratch-pad memory (SPM) is a fast compiler-managed SRAM that replaces the hardware-managed cache. All existing memory allocation schemes for SPM require the SPM size to be known at compile time. Unfortunately, because of this constraint, the resulting executable is tied to that size of SPM and is not portable to other processor implementations having a different SPM size. Size-portable code is valuable when programs are downloaded during deployment either via a network or portable media. Code downloads are used for fixing bugs or for enhancing functionality. The presence of different SPM sizes in different devices is common because of the evolution in VLSI technology across years. The result is that SPM cannot be used in such situations with downloaded codes.
   To overcome this limitation, our work presents a compiler method whose resulting executable is portable across SPMs of any size. Our technique is to employ a customized installer software, which decides the SPM allocation just before the program's first run, since the SPM size can be discovered at that time. The installer then, based on the decided allocation, modifies the program executable accordingly. The resulting executable places frequently used objects in SPM, considering both code and data for placement. To keep the overhead low, much of the preprocessing for the allocation is done at compile time. Results show that our benchmarks average a 41% speedup versus an all-DRAM allocation, while the optimal static allocation scheme, which knows the SPM size at compile time and is thus an unachievable upper-bound and is only slightly faster (45% faster than all-DRAM). Results also show that the overhead from our customized installer averages about 1.5% in code size, 2% in runtime, and 3% in compile time for our benchmarks.
C1 [Nguyen, Nghi; Dominguez, Angel; Barua, Rajeev] Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Nguyen, N (corresponding author), Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
EM nghi@eng.umd.edu; angelod@eng.umd.edu; barua@eng.umd.edu
CR *AN DEV, 2004, TIVERSHARC ADSP TS20
   *AN DEV, 1996, ADSP 21 XX 16 BIT DS
   Analog Devices, 2001, SHARC ADSP 21160M 32
   ANGIOLINI F, 2004, P INT C COMP ARCH SY, P259
   Angiolini Federico., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P318, DOI DOI 10.1145/951710.951751
   [Anonymous], P 10 INT S HARDW SOF
   ARM, 2004, ARM968E S 32 BIT EMB
   *ATMEL, 2004, ATM AT9UC140 16 32 B
   AVISSAR O, 2002, ACM T EMBED SYST, V1
   Avissar O., 2001, P ACM 2 INT C COMP A
   BOHR M, 2002, IRTR200210
   *CNETX, DOWNL SOFTW
   DOMINGUEZ A, 2005, J EMBED COMPUT, V1
   Edler J., 2004, Dineroiv cache simulator
   Hallnor G., 2000, P 27 INT S COMP ARCH
   *HAND, DOWNL SOFTW
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   HISER JD, 2004, P 2004 ACM SIGPLAN S, P182
   Hitachi/Renesas, 1999, SH7050 32 BIT CPU
   Hitachi/Renesas, 2004, M32R 32192 32 BIT EM
   Infineon, 2001, XC 166 16 BIT EMB FA
   *INT FLASH, INT WIR FLASH MEM W3
   Janzen J., 2001, DesignLine Journal, V10
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   *LANDWARE INC, 2003, POCK QUICK PPC20 MAN
   MORITZ CA, 2000, P 2 WORKSH INT MEM S
   Motorola/Freescale, 2002, MPC500 32 BIT MCU FA
   Motorola/Freescale, 2003, DRAG MC68SZ328 32 BI
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   PANEL L, 2003, P ACM C LANG COMP TO
   *PHATWARE CORP, DOWNL SOFTW
   *PHATWARE CORP, 2006, PHATNOTES PROF ED VE
   SHIVAKUMAR P, 2004, CACTI 3 2
NR 33
TC 7
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 21
DI 10.1145/1509288.1509293
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Schirner, G
   Dömer, R
AF Schirner, Gunar
   Doemer, Rainer
TI Quantitative Analysis of the Speed/Accuracy Trade-Off in Transaction
   Level Modeling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; System level design; transaction level modeling; system-on-chip
AB The increasing complexity of embedded systems requires modeling at higher levels of abstraction. Transaction level modeling (TLM) has been proposed to abstract communication for high-speed system simulation and rapid design space exploration. Although being widely accepted for its high performance and efficiency, TLM often exhibits a significant loss in model accuracy.
   In this article, we systematically analyze and quantify the speed/accuracy trade-off in TLM. To this end, we provide a classification of TLM abstraction levels based on model granularity and define appropriate metrics and test setups to quantitatively measure and compare the performance and accuracy of such models.
   Addressing several classes of embedded communication protocols, we apply our analysis to three common bus architectures, the industry-standard AMBA advanced high-performance bus (AHB) as an on-chip parallel bus, the controller area network ( CAN) as an off-chip serial bus, and the Motorola ColdFire Master Bus as an example for a custom embedded processor bus.
   Based on the analysis of these individual busses, we then generalize our results for a broader conclusion. The general TLM trade-off offers gains of up to four orders of magnitude in simulation speed, generally however, at the price of low accuracy. We conclude further that model granularity is the key to efficient TLM abstraction, and we identify conditions for accuracy of abstract models. As a result, this article provides general guidelines that allow the system designer to navigate the TLM trade-off effectively and choose the most suitable model for the given application with fast and accurate results.
C1 [Schirner, Gunar; Doemer, Rainer] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Schirner, G (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM hschirne@uci.edu; doemer@uci.edu
RI Doemer, Rainer/AAD-6677-2020; Schirner, Gunar/JXN-0071-2024
OI Doemer, Rainer/0000-0001-9586-4861; Schirner, Gunar/0000-0002-5408-8496
CR [Anonymous], 2003, AMBA AHB CYCL LEV IN
   [Anonymous], 1997, MCF5206 COLDFIRE INT
   [Anonymous], CAN SPEC 2 0
   *ARM, 1999, AMBA SPEC REV 2 0 AR
   BREM D, 2003, P EKOMPASS WORKSH
   Cai L., 2003, P INT C HARDW SOFTW
   CALDARI M, 2003, P DES AUT TEST EUR D
   COPPOLA M, 2003, P DEC AUT TEST EUR D
   GAJSKI DD, 2000, SPECC SPEC LANG DES
   GASTEIER M, 1996, P INT S SYST SYNTH
   GERSTLAUER A, 2005, P AS S PAC DES AUT C
   GERSTLAUER A, 2002, P INT S SYST SYNTH
   Gerstlauer A, 2007, IEEE T COMPUT AID D, V26, P1676, DOI 10.1109/TCAD.2007.895794
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Hartwich Florian., 1999, CONFIGURATION CAN BI
   Haverinen A., 2002, SystemC based SoC Communication Modeling for the OCP Protocol
   *IBM, 2004, SA14253804 IBM
   *ISO, 1994, 7498 ISOIEC
   Lahiri K, 2001, IEEE T COMPUT AID D, V20, P768, DOI 10.1109/43.924830
   Lajolo M, 2003, IEE P-COMPUT DIG T, V150, P227, DOI 10.1049/ip-cdt:20030691
   PASRICHA S, 2004, P INT C HARDW SOFTW
   *PHIL, 2000, I2C BUS SPEC
   *PHIL, P8XC592 8 BIT MICR O
   Rose A., 2005, Transaction Level Modeling in SystemC
   SARMENTO A, 2001, P DES AUT TEST EUR D
   Schirner G., 2005, From Specification to Embedded Systems Application
   SCHIRNER G, 2005, CECSTR0503 U CAL
   SCHIRNER G, 2006, P DES AUT TEST EUR D
   SGROI M, 2001, P DES AUT C
   SIEGMUND R, 2001, P DES AUT TEST EUR D
NR 30
TC 14
Z9 14
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 4
DI 10.1145/1457246.1457250
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 389YE
UT WOS:000262130700004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ayav, T
   Fradet, P
   Girault, A
AF Ayav, Tolga
   Fradet, Pascal
   Girault, Alain
TI Implementing fault-tolerance in real-time programs by automatic program
   transformations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE fault-tolerance; heartbeating; checkpointing; program transformations;
   correctness proofs
AB We present a formal approach to implement fault-tolerance in real-time embedded systems. The initial fault-intolerant system consists of a set of independent periodic tasks scheduled onto a set of fail-silent processors connected by a reliable communication network. We transform the tasks such that, assuming the availability of an additional spare processor, the system tolerates one failure at a time (transient or permanent). Failure detection is implemented using heartbeating, and failure masking using checkpointing and rollback. These techniques are described and implemented by automatic program transformations on the tasks' programs. The proposed formal approach to fault-tolerance by program transformations highlights the benefits of separation of concerns. It allows us to establish correctness properties and to compute optimal values of parameters to minimize fault-tolerance overhead. We also present an implementation of our method, to demonstrate its feasibility and its efficiency.
C1 [Ayav, Tolga] Izmir Inst Technol, Dept Comp Engn, TR-35430 Urla Izmir, Turkey.
   Univ Grenoble, Grenoble, France.
C3 Izmir Institute of Technology; Communaute Universite Grenoble Alpes;
   Universite Grenoble Alpes (UGA)
EM TolgaAyav@iyte.edu.tr; Pascal.Fradet@inria.fr; Alain.Girault@inria.fr
RI Ayav, Tolga/B-6369-2012
OI Ayav, Tolga/0000-0003-1426-5694
FU ARTIST2 Network of Excellence
FX This work has been funded in part by the ARTIST2 Network of Excellence
   http://www.artistembedded.org
CR AGGARWAL A, 2002, FAILURE DETECTORS DI
   Aguilera MK, 1997, LECT NOTES COMPUT SC, V1320, P126, DOI 10.1007/BFb0030680
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], 1994, Fault Tolerance in Distributed Systems
   [Anonymous], 1992, Semantics with applications: a formal introduction
   Arora A, 1998, INT CON DISTR COMP S, P436, DOI 10.1109/ICDCS.1998.679772
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Aydin H, 2000, SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P289, DOI 10.1109/RTCSA.2000.896404
   BAILLE G, 1999, 0229 CYCAB INR RHNE
   Beck M., 1994, COMPILER ASSISTED CH
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   CASPI P, 1999, P SAFECOMP 99 LOND U, P396
   Chandra TD, 1996, J ACM, V43, P225, DOI 10.1145/226643.226647
   Colin A, 2000, REAL-TIME SYST, V18, P249, DOI 10.1023/A:1008149332687
   CRISTIAN F, 1991, COMMUN ACM, V34, P56, DOI 10.1145/102792.102801
   DEAN A, 1998, P EUR C VAST SWED
   DUMITRESCU E, 2007, WORKSH DEP CONTR DIS, P23
   DUMITRESCU E, 2004, WORKSH DISCR EV SYST
   FISCHER MJ, 1985, J ACM, V32, P374, DOI 10.1145/3149.214121
   GIRAULT A, 2006, P INT C EM TECHN FAC, P86
   Girault A, 2005, ELECTRON NOTES THEOR, V133, P81, DOI 10.1016/j.entcs.2004.08.059
   Grandpierre T., 2003, P INT C FORM METH MO
   Grangier P, 1999, EUR PHYS J D, V7, P99, DOI 10.1007/s100530050353
   Kalaiselvi S, 2000, SADHANA-ACAD P ENG S, V25, P489, DOI 10.1007/BF02703630
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kulkarni SS, 2000, LECT NOTES COMPUT SC, V1926, P82
   LISPER B, 2006, P IFIP WORK C DISTR, P85
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LIU Z, 1992, FORM ASP COMPUT, V4, P442
   Milner R., 1990, The Definition of Standard ML
   Mossé D, 2003, IEEE T SOFTWARE ENG, V29, P752, DOI 10.1109/TSE.2003.1223648
   NELSON VP, 1990, COMPUTER, V23, P19, DOI 10.1109/2.56849
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   PUSCHNER P, 2002, DESIGN ANAL DISTRIBU
   RAMADGE PJ, 1987, SIAM J CONTROL OPTIM, V25, P206, DOI 10.1137/0325013
   SEKHAVAT S, 2000, P IEEE C INT ROB SYS
   Silva LM, 1998, SYM REL DIST SYST, P68, DOI 10.1109/RELDIS.1998.740476
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Ziv A, 1997, IEEE T COMPUT, V46, P976, DOI 10.1109/12.620479
NR 39
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2008
VL 7
IS 4
AR 45
DI 10.1145/1376804.1376813
PG 43
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 351NZ
UT WOS:000259432400009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Aamodt, TM
   Chow, P
AF Aamodt, Tor M.
   Chow, Paul
TI Compile-time and instruction-set methods for improving floating- to
   fixed-point conversion accuracy
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; economics; performance; compilation; fixed-point;
   signal-to-noise ratio; fractional multiplication; scaling; digital
   signal processing
ID NOISE
AB This paper proposes and evaluates compile time and instruction-set techniques for improving the accuracy of signal-processing algorithms run on fixed-point embedded processors. These techniques are proposed in the context of a profile guided floating-to fixed-point compiler-based conversion process. A novel fixed-point scaling algorithm (IRP) is introduced that exploits correlations between values in a program by applying fixed-point scaling, retaining as much precision as possible without causing overflow. This approach is extended into a more aggressive scaling algorithm ( IRP-SA) by leveraging the modulo nature of 2' s complement addition and subtraction to discard most significant bits that may not be redundant sign-extension bits. A complementary scaling technique (IDS) is then proposed that enables the fixed-point scaling of a variable to be parameterized, depending upon the context of its definitions and uses. Finally, a novel instruction-set enhancement - fractional multiplication with internal left shift (FMLS) - is proposed to further leverage interoperand correlations uncovered by the IRP-SA scaling algorithm. FMLS preserves a different subset of the full product's bits than traditional fractional fixed-point or integer multiplication. On average, FMLS combined with IRP-SA improves accuracy on processors with uniform bitwidth register architectures by the equivalent of 0.61 bits of additional precision for a set of signal-processing benchmarks ( up to 2 bits). Even without employing FMLS, the IRP-SA scaling algorithm achieves additional accuracy over two previous fixed-point scaling algorithms by averages of 1.71 and 0.49 bits. Furthermore, as FMLS combines multiplication with a scaling shift, it reduces execution time by an average of 9.8%. An implementation of IDS, specialized to singlenested loops, is found to improve accuracy of a lattice filter benchmark by the equivalent of more than 16- bits of precision.
C1 [Aamodt, Tor M.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada.
   [Chow, Paul] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada.
C3 University of British Columbia; University of Toronto
RP Aamodt, TM (corresponding author), Univ British Columbia, Dept Elect & Comp Engn, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM aamodt@ece.ubc.ca; pc@eecg.toronto.edu
CR AAMODT T, 2000, 3 INT C COMP ARCH SY
   AAMODT T, 2001, THESIS U TORONTO
   *ALT GROUP, 1994, FIX POINT OPT US GUI
   ANSPACH KM, 1996, IEEE T CIRCUITS-II, V43, P3
   BORTOFF SA, 1997, AUTOMATICA, V33, P8
   CHUNG JG, 1995, IEEE T CIRCUITS-II, V42, P4
   HWANG SY, 1977, IEEE T ACOUST SPEECH, V25, P273, DOI 10.1109/TASSP.1977.1162971
   JACKSON LB, 1970, IEEE T AUDIO ELECTRO, V18, P2
   JACKSON LB, 1970, BELL SYST TECH J, V49, P2
   KIM KY, 1994, OXID MET, V41, P11, DOI 10.1007/BF01196641
   Kim P, 1998, NEUROL DIS, V45, P11
   KUM K, 1999, P IEEE INT C AC SPEE, V4, P2163
   Kum KI, 2001, IEEE T COMPUT AID D, V20, P921, DOI 10.1109/43.936374
   Kum KI, 2000, IEEE T CIRCUITS-II, V47, P840, DOI 10.1109/82.868453
   KUM KI, 1997, P 2 SUIF COMP WORKSH
   MENARD D, 2002, 5 INT C COMP ARCH SY
   MULLIS CT, 1976, IEEE T CIRCUITS SYST, V23, P551, DOI 10.1109/TCS.1976.1084254
   OPPEHEIM AV, 1970, IEEE T AUDIO ELECTRO, V18, P2
   PENG SH, 1999, THESIS U TORONTO
   PUJARE S, 1995, P 6 ICSPAT, P860
   SAGHIR MA, 1998, THESIS U TORONTO
   SAGHIR MA, 1993, THESIS U TORONTO
   SAGHIR MAR, 1994, P INT C AC SPEECH SI, P437
   SINGH V, 1992, THESIS U TORONTO
   Spang I., 1962, IRE Transaction on Communications Systems, V10, P373
   Stoodley MG, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P262, DOI 10.1109/MICRO.1996.566467
   Sundaramoorthy K., 2000, ASPLOS, P257
   *SYN, 2000, SYN COCENTRIC FIX PO
   *SYN, 2000, PRESS REL SYN ACC SY
   *TEX INSTR, 1993, TMS320C5X US GUID
   WILLEMS M, 1997, P ICASSP
   Zilles C, 2002, INT SYMP MICROARCH, P85, DOI 10.1109/MICRO.2002.1176241
NR 32
TC 6
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 26
DI 10.1145/1347375.1347379
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Scholz, B
   Burgstaller, B
   Xue, JL
AF Scholz, Bernhard
   Burgstaller, Bernd
   Xue, Jingling
TI Minimal placement of bank selection instructions for partitioned memory
   architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 2nd Embedded Systems Week
CY OCT, 2006
CL Seoul, SOUTH KOREA
DE algorithms; languages; performance; partitioned boolean quadratic
   programming; bank selection; partitioned memory architectures
ID CODE
AB We have devised an algorithm for minimal placement of bank selections in partitioned memory architectures. This algorithm is parameterizable for a chosen metric, such as speed, space, or energy. Bank switching is a technique that increases the code and data memory in microcontrollers without extending the address buses. Given a program in which variables have been assigned to data banks, we present a novel optimization technique that minimizes the overhead of bank switching through cost-effective placement of bank selection instructions. The placement is controlled by a number of different objectives, such as runtime, low power, small code size or a combination of these parameters. We have formulated the minimal placement of bank selection instructions as a discrete optimization problem that is mapped to a partitioned boolean quadratic programming (PBQP) problem. We implemented the optimization as part of a PIC Microchip backend and evaluated the approach for several optimization objectives. Our benchmark suite comprises programs from MiBench and DSPStone plus a microcontroller real-time kernel and drivers for microcontroller hardware devices. Our optimization achieved a reduction in program memory space of between 2.7 and 18.2%, and an overall improvement with respect to instruction cycles between 5.0 and 28.8%. Our optimization achieved the minimal solution for all benchmark programs. We investigated the scalability of our approach toward the requirements of future generations of microcontrollers. This study was conducted as a worst-case analysis on the entire MiBench suite. Our results show that our optimization (1) scales well to larger numbers of memory banks, (2) scales well to the larger problem sizes that will become feasible with future microcontrollers, and (3) achieves minimal placement for more than 72% of all functions from MiBench.
C1 [Scholz, Bernhard] Univ Sydney, Sch Informat Technol, Sydney, NSW 2006, Australia.
   [Burgstaller, Bernd] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Xue, Jingling] Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW 2052, Australia.
C3 University of Sydney; Yonsei University; University of New South Wales
   Sydney
RP Scholz, B (corresponding author), Univ Sydney, Sch Informat Technol, Sydney, NSW 2006, Australia.
EM scholz@it.usyd.edu.au; bburg@cs.yonsei.ac.kr; jingling@cse.unsw.edu.au
RI Xue, Jingling/AAE-1991-2020
OI Xue, Jingling/0000-0003-0380-3506
CR Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bryant R. E., 2003, Computer systems: a programmer's perspective
   Cai Q, 2003, INT SYM CODE GENER, P91, DOI 10.1109/CGO.2003.1191536
   Cho J, 2004, ACM T DES AUTOMAT EL, V9, P52, DOI 10.1145/966137.966140
   DATTALO TS, 2006, GPSIM SW SIMULATOR P
   Delaluz V., 2000, P 2000 INT C COMPILE, P138
   ECKSTEIN E, 2003, THESIS VIENNA U TECH
   Fursin G, 2007, LECT NOTES COMPUT SC, V4367, P245
   *GARTN DAT, 2004, 2003 MICR MARK SHAR
   *GARTN DAT, 2001, P IEEE 4 ANN WORKSH, P3
   Hames L, 2006, LECT NOTES COMPUT SC, V4228, P346
   Hempstead M, 2005, CONF PROC INT SYMP C, P208, DOI 10.1109/ISCA.2005.12
   Hempstead M., 2006, Proc. of the 2006 International Conference on Compilers, Architecture, P368
   *HI TECH SOFTW, 2006, PICC ANSI C COMP
   KIYOHARA T, 1993, P 20 ANN INT S COMP, P247
   Kleinberg JonM., 1999, FOCS, P14
   KNOOP J, 1994, ACM T PROGR LANG SYS, V16, P1117, DOI 10.1145/183432.183443
   Leupers R, 2001, INT CONF ACOUST SPEE, P1121, DOI 10.1109/ICASSP.2001.941118
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   *MICR TECHN INC, 2006, PIC18F97J60 MICR TEC
   *MICR TECHN INC, 1997, PICMICRO MID RANG MC
   *MICR TECHN INC, 2003, PIC16F87XA MICR TECH
   *MICROCHIPC, 2006, PIC MICR C
   Muchnick S., 1997, ADV COMPILER DESIGN
   Nazhandali L., 2005, International Conference on Compilers, Architecture and Synthesis for Embedded Systems, P249
   Nystrom E, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P103, DOI 10.1109/MICRO.1998.742773
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   PANDA PR, 2002, ACM T DES AUTOMAT EL, V5, P682
   Ravindran RA, 2005, IEEE T COMPUT, V54, P998, DOI 10.1109/TC.2005.132
   Scholz B, 2004, ACM SIGPLAN NOTICES, V39, P221, DOI 10.1145/998300.997195
   Scholz B., 2002, SIGPLAN Notices, V37, P139, DOI 10.1145/566225.513854
   Sudarsanam A, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P388, DOI 10.1109/ICCAD.1995.480145
   Udayakumaran S., 2003, P 2003 INT C COMP AR
   Verma M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1264, DOI 10.1109/DATE.2004.1269069
   Zhuang XT, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P68, DOI 10.1109/PACT.2002.1106005
   ZHUGE Q, 2002, P 16 INT PAR DISTR P, P332
   [No title captured]
NR 37
TC 11
Z9 11
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 2
AR 12
DI 10.1145/1331331.1331336
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LF
UT WOS:000256880800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bourke, T
   Pesin, B
   Pouzet, M
AF Bourke, Timothy
   Pesin, Basile
   Pouzet, Marc
TI Verified Compilation of Synchronous Dataflow with State Machines
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Stream languages; verified compilation; interactive theorem proving
ID PROGRAMMING LANGUAGE; SEMANTICS; CLOCKS
AB Safety-critical embedded software is routinely programmed in block-diagram languages. Recent work in the Velus project specifies such a language and its compiler in the Coq proof assistant. It builds on the CompCert verified C compiler to give an end-to-end proof linking the dataflow semantics of source programs to traces of the generated assembly code. We extend this work with switched blocks, shared variables, reset blocks, and state machines; define a relational semantics to integrate these block- and mode-based constructions into the existing stream-based model; adapt the standard source-to-source rewriting scheme to compile the new constructions; and reestablish the correctness theorem.
C1 [Bourke, Timothy; Pesin, Basile; Pouzet, Marc] Ecole Normale Super, Dept Informat, 45 Rue Ulm, F-75230 Paris 05, France.
C3 Universite PSL; Ecole Normale Superieure (ENS)
RP Bourke, T (corresponding author), Ecole Normale Super, Dept Informat, 45 Rue Ulm, F-75230 Paris 05, France.
EM timothy.bourke@inria.fr; basile.pesin@inria.fr; marc.pouzet@di.ens.fr
FU ANR [19-CE25-0014]
FX This work was supported by the ANR JCJC FidelR 19-CE25-0014 project
   "Fidelity in Reactive Systems Design and Compilation".
CR Andre C., 1996, Symposium on Discrete Events and Manufacturing Systems. CESA'96 IMACS Multiconference. Computational Engineering in Systems Applications, P19
   Andre C., 1995, Technical Report. I3S. RR 95-52
   [Anonymous], 1999, The Coq Proof Assistant
   Ballabriga C, 2010, LECT NOTES COMPUT SC, V6399, P35, DOI 10.1007/978-3-642-16256-5_6
   Benveniste A, 2011, LCTES 11: PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2011 CONFERENCE ON LANGUAGES, COMPILERS, TOOLS AND THEORY FOR EMBEDDED SYSTEMS, P61
   Berry G., 1983, Proceedings of the Real-Time Systems Symposium, P30
   Berry G., 1993, Foundations of Software Technology and Theoretical Computer Science. 13th Conference Proceedings, P72
   Berry G., 1990, Real time programming: special purpose or general purpose languages
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Biernacki D, 2008, ACM SIGPLAN NOTICES, V43, P121, DOI 10.1145/1379023.1375674
   Blazy S, 2009, J AUTOM REASONING, V43, P263, DOI 10.1007/s10817-009-9148-3
   Bourke T., 2013, HSCC, P113
   Bourke T, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477041
   Bourke T, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371112
   Bourke T, 2017, ACM SIGPLAN NOTICES, V52, P586, DOI [10.1145/3140587.3062358, 10.1145/3062341.3062358]
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   CASPI P, 1992, THEOR COMPUT SCI, V94, P125, DOI 10.1016/0304-3975(92)90326-B
   CASPI P, 1994, ANN R AUT P, V18, P81, DOI 10.1016/0066-4138(94)90015-9
   Caspi P., 2008, Synchronous Functional Programming: The Lucid Synchrone Experiment
   Caspi P., 1998, ENTCS, V11
   Colaco J.-L., 2006, EMSOFT, P73
   Colaco J.-L., 2023, ACM TECS same issue
   Colaco J L, 2005, P 5 ACM INT C EMB SO, P173, DOI DOI 10.1145/1086228.1086261
   Colaço JL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P4
   Colaço JL, 2003, LECT NOTES COMPUT SC, V2855, P134
   Gérard L, 2012, ACM SIGPLAN NOTICES, V47, P51, DOI [10.1145/2345141.1967685, 10.1145/2345141.2248426]
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Hamon G, 2004, LECT NOTES COMPUT SC, V2984, P229
   Hamon G., 2000, Proceedings of the 2nd International ACM SIGPLAN Conference on Principles and Practice of Declarative Programming (PPDP '00), P289, DOI 10.1145/351268.351300
   Hamon G., 2002, Ph.D. Dissertation
   Hamon Gregoire., 2005, Proceedings of the 5th ACM International Conference on Embedded Software, EMSOFT '05, P164, DOI DOI 10.1145/1086228.1086260
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Kumar R, 2014, ACM SIGPLAN NOTICES, V49, P179, DOI 10.1145/2535838.2535841
   Leroy X, 2009, J AUTOM REASONING, V43, P363, DOI 10.1007/s10817-009-9155-4
   Leroy X, 2009, COMMUN ACM, V52, P107, DOI 10.1145/1538788.1538814
   Maraninchi F, 1996, LECT NOTES COMPUT SC, V1135, P72
   Maraninchi F, 1998, LECT NOTES COMPUT SC, V1381, P185, DOI 10.1007/BFb0053571
   Maraninchi F., 1991, P IEEE WORKSH VIS LA, P254
   Pottier Francois., 2016, MENHIR REFERENCE MAN
   Pouzet M., 2006, Lucid Synchrone, v. 3. Tutorial and Reference Manual, V3
   Rieg L., 2022, arXiv
   Shi G, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-016-9270-0
   Shi G, 2017, PROC IEEE ACM INT C, P109, DOI 10.1109/ICSE-C.2017.83
   The Mathworks, 2022, Stateflow (R) User's Guide, V10
   Zhao JZ, 2012, POPL 12: PROCEEDINGS OF THE 39TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P427
NR 45
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608102
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300040
OA Green Published
DA 2024-07-18
ER

PT J
AU Odema, M
   Bouzidi, H
   Ouarnoughi, H
   Niar, S
   Al Faruque, MA
AF Odema, Mohanad
   Bouzidi, Halima
   Ouarnoughi, Hamza
   Niar, Smail
   Al Faruque, Mohammad Abdullah
TI MaGNAS: A Mapping-Aware Graph Neural Architecture Search Framework for
   Heterogeneous MPSoC Deployment
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Graph neural networks; MPSoCs; HW-SW codesign; edge computing
AB Graph Neural Networks (GNNs) are becoming increasingly popular for vision-based applications due to their intrinsic capacity in modeling structural and contextual relations between various parts of an image frame. On another front, the rising popularity of deep vision-based applications at the edge has been facilitated by the recent advancements in heterogeneous multi-processor Systems on Chips (MPSoCs) that enable inference under real-time, stringent execution requirements. By extension, GNNs employed for vision-based applications must adhere to the same execution requirements. Yet contrary to typical deep neural networks, the irregular flow of graph learning operations poses a challenge to running GNNs on such heterogeneous MPSoC platforms. In this paper, we propose a novel unified design-mapping approach for efficient processing of vision GNN workloads on heterogeneousMPSoC platforms. Particularly, we developMaGNAS, a mappingaware Graph Neural Architecture Search framework. MaGNAS proposes a GNN architectural design space coupled with prospective mapping options on a heterogeneous SoC to identify model architectures that maximize on-device resource efficiency. To achieve this, MaGNAS employs a two-tier evolutionary search to identify optimal GNNs and mapping pairings that yield the best performance trade-offs. Through designing a supernet derived from the recent Vision GNN (ViG) architecture, we conducted experiments on four (04) state-of-the-art vision datasets using both (i) a real hardware SoC platform (NVIDIA Xavier AGX) and (ii) a performance/cost model simulator for DNN accelerators. Our experimental results demonstrate that MaGNAS is able to provide 1.57x latency speedup and is 3.38x more energy-efficient for several vision datasets executed on the Xavier MPSoC vs. the GPU-only deployment while sustaining an average 0.11% accuracy reduction from the baseline.
C1 [Odema, Mohanad; Al Faruque, Mohammad Abdullah] Univ Calif Irvine, Irvine, CA 92697 USA.
   [Bouzidi, Halima; Ouarnoughi, Hamza; Niar, Smail] Univ Polytech Hauts De France, Valenciennes, France.
C3 University of California System; University of California Irvine;
   Universite Polytechnique Hauts-de-France
RP Odema, M (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM modema@uci.edu; Halima.Bouzidi@uphf.fr; Hamza.Ouarnoughi@uphf.fr;
   Smail.Niar@uphf.fr; alfaruqu@uci.edu
OI Al Faruque, Mohammad Abdullah/0000-0002-5390-0497; Bouzidi,
   Halima/0000-0002-1885-6080; Niar, Smail/0000-0002-7550-484X; Odema,
   Mohanad/0000-0002-0828-949X; Ouarnoughi, Hamza/0000-0002-7490-5350
FU National Science Foundation (NSF) [CCF-2140154]
FX This work was supported by the National Science Foundation (NSF) under
   award CCF-2140154.
CR Auten A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218751
   Bouzidi H, 2023, DES AUT TEST EUROPE, DOI 10.23919/DATE56975.2023.10137095
   Bouzidi Halima, 2023, P 60 ACM IEEE DES AU
   Cai Han, 2019, INT C LEARN REPR
   Chen C., 2022, arXiv, DOI 10.48550/arXiv.2209.13232
   Chen C, 2021, DES AUT CON, P1201, DOI 10.1109/DAC18074.2021.9586298
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Dagli I., 2022, P 59 ACM IEEE DES AU
   developer, NVIDIA Jetson AGX Xavier Delivers 32 TeraOps for New Era of AI in Robotics
   docs.nvidia, Power management and clock frequency scaling
   Fasfous N, 2022, DES AUT TEST EUROPE, P238, DOI 10.23919/DATE54114.2022.9774574
   Gaide B, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P84, DOI 10.1145/3289602.3293906
   Gao Y, 2020, PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P1403
   Garg R, 2022, INT PARALL DISTRIB P, P571, DOI 10.1109/IPDPS53621.2022.00062
   Hamilton WL, 2017, ADV NEUR IN, V30
   Han K., 2022, Advances in Neural Information Processing Systems
   Kim J, 2023, IEEE T COMPUT, V72, P1666, DOI 10.1109/TC.2022.3218991
   Kiningham Kevin, 2020, IEEE Trans. Comput
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Landrieu L, 2018, PROC CVPR IEEE, P4558, DOI 10.1109/CVPR.2018.00479
   Li GH, 2019, IEEE I CONF COMP VIS, P9266, DOI 10.1109/ICCV.2019.00936
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Malawade AV, 2022, IEEE INTERNET THINGS, V9, P9379, DOI 10.1109/JIOT.2022.3141044
   Pujol Roger, 2019, 31 EUR C REAL TIM SY, V23
   Shang K, 2021, IEEE T EVOLUT COMPUT, V25, P1, DOI 10.1109/TEVC.2020.3013290
   Shi M, 2022, KNOWL-BASED SYST, V247, DOI 10.1016/j.knosys.2022.108752
   Stevens JR, 2021, DES AUT CON, P955, DOI 10.1109/DAC18074.2021.9586122
   Talpes E, 2020, IEEE MICRO, V40, P25, DOI 10.1109/MM.2020.2975764
   Wang Y, 2019, ACM T GRAPHIC, V38, DOI 10.1145/3326362
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xu DF, 2017, PROC CVPR IEEE, P3097, DOI 10.1109/CVPR.2017.330
   Xu K, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337923
   Xun L, 2020, DES AUT TEST EUROPE, P1556, DOI [10.23919/date48585.2020.9116235, 10.23919/DATE48585.2020.9116235]
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Yan SJ, 2018, AAAI CONF ARTIF INTE, P7444
   Yang JW, 2018, LECT NOTES COMPUT SC, V11205, P690, DOI 10.1007/978-3-030-01246-5_41
   You HR, 2022, INT S HIGH PERF COMP, P460, DOI 10.1109/HPCA53966.2022.00041
   You J., 2020, Adv. Neural Inform. Process. Syst., P17009
   Yu J., 2019, P INT C LEARN REPR
   Yu Jiahui, 2020, COMPUTER VISIONECCV
   Yu SY, 2022, IEEE T INTELL TRANSP, V23, P7941, DOI 10.1109/TITS.2021.3074854
   Zhang BY, 2022, INT C HIGH PERFORM, P11, DOI 10.1109/HiPC56025.2022.00015
   Zhang Y., 2021, 2021 IEEE ACM INT C, P1
   Zhou Ao, 2023, P 60 ACM IEEE DES AU
   Zhou KX, 2022, FRONT BIG DATA, V5, DOI 10.3389/fdata.2022.1029307
NR 46
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 108
DI 10.1145/3609386
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300011
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Peeck, J
   Ernst, R
AF Peeck, Jonas
   Ernst, Rolf
TI ImprovingWorst-case TSN Communication Times of Large Sensor Data Samples
   by Exploiting Synchronization
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Safety; real-time; Ethernet; verification; automated driving; TSN
ID SYSTEM-LEVEL
AB Higher levels of automated driving also require a more sophisticated environmental perception. Therefore, an increasing number of sensors transmit their data samples as frame bursts to other applications for further processing. As a vehicle has to react to its environment in time, such data is subject to safety-critical latency constraints. To keep up with the resulting data rates, there is an ongoing transition to a Time-Sensitive Networking (TSN)-based communication backbone. However, the use of TSN-related industry standards does not match the automotive requirements of large timely sensor data transmission, nor it offers benefits on timecritical transmissions of single control data packets. By using the full data rate of prioritized IEEE 802.1Q Ethernet, giving time guarantees on large data samples is possible, but with strongly degraded results due to data collision. Resolving such collisions with time-aware shaping comes with significant overhead. Hence, rather than optimizing the parameters of the existing protocol, we propose a system design that synchronizes the transmission times of sensor data samples. This limits network protocol complexity and hardware requirements by avoiding tight time synchronization and time-aware shaping. We demonstrate that individual sensor data samples are transmitted without significant interference, exclusively at full Ethernet data rate. We provide a synchronous event model together with a straightforward response time analysis for synchronous multi-frame sample transmissions. The results show that worst-case latencies of such sample communication, in contrast to non-synchronized approaches, are close to their theoretical minimum as well as to simulative results while keeping the overall network utilization high.
C1 [Peeck, Jonas; Ernst, Rolf] TU Braunschweig, Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Peeck, J (corresponding author), TU Braunschweig, Braunschweig, Germany.
EM peeck@ida.ing.tu-bs.de; ernst@ida.ing.tu-bs.de
OI Peeck, Jonas/0000-0003-1222-3327
FU Federal Ministry of Education and Research of Germany (BMBF) [FKZ
   01IS22088A]
FX This research is accomplished within the project "AUTOtech.agil" (FKZ
   01IS22088A). We acknowledge the financial support for the project by the
   Federal Ministry of Education and Research of Germany (BMBF).
CR Alcon M, 2020, IEEE REAL TIME, P267, DOI 10.1109/RTAS48715.2020.000-1
   [Anonymous], 2015, IEEE P802.1Qbv/D3.1, P1
   [Anonymous], 2018, ISO 26262
   [Anonymous], 2016, IEEE Standard 802.3br2016, P1
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2021, IEC/IEEE 61588-2021, P1, DOI [10.1109/IEEESTD.2021.9456762, DOI 10.1109/IEEESTD.2021.9456762]
   Arestova A, 2021, 2021 IFIP NETWORKING CONFERENCE AND WORKSHOPS (IFIP NETWORKING), DOI [10.23919/IFIPNETWORKING52078.2021.9472830, 10.23919/IFIPNetworking52078.2021.9472830]
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Palencia JC, 2017, IEEE T PARALL DISTR, V28, P2017, DOI 10.1109/TPDS.2016.2642960
   Daigmorte H, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P35, DOI 10.1145/2997465.2997477
   Diemer J., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P1, DOI 10.1109/SIES.2012.6356564
   Diemer J., 2012, IFAC Proceedings, V45, P848
   Diemer Jonas, 2012, P WATERS, P46
   Ernst R, 2018, IEEE IND ELEC, P4084, DOI 10.1109/IECON.2018.8591550
   Farcas E, 2005, ACM SIGPLAN NOTICES, V40, P31, DOI 10.1145/1070891.1065915
   Gemlau KB, 2022, P INT CONF EMB SOFTW, P21, DOI 10.1109/EMSOFT55006.2022.00017
   Gemlau KB, 2022, IEEE INT C EMERG, DOI 10.1109/ETFA52439.2022.9921445
   Grenier Mathieu, 2008, 4 EUR C EMB REAL TIM
   Institute of Computer and Network Engineering, 2020, IDA TSN Simulator
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Le Boudec J.-Y., 2001, NETWORK CALCULUS THE
   Navet N, 2018, SAE INT J PASSENG CA, V11, P197, DOI 10.4271/2018-01-0756
   omnetpp, 2022, OMNeT++ Discrete Event Simulator-last visited
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Pannell D., 2019, P802.1DG-TSN profile for automotive in-vehicle ethernet communications
   Pannell D., 2019, Use cases-IEEE P802. 1DG V0. 4
   Prisaznuk PJ, 2008, DIGIT AVION SYST CON, P218
   Redell O, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P164, DOI 10.1109/RTTAS.2002.1137391
   Schliecker S., 2008, CODESISSS, P161
   Schliecker Simon, 2008, P 6 IEEE ACM IFIP IN, P185
   Thiele D, 2016, IEEE INT C EMERG
   Thiele D, 2015, DES AUT CON, DOI 10.1145/2744769.2744854
   Tindell K., 1994, Adding time-offsets to schedulability analysis
   Tuohy S, 2015, IEEE T INTELL TRANSP, V16, P534, DOI 10.1109/TITS.2014.2320605
   Xie GQ, 2020, IEEE T IND INFORM, V16, P5629, DOI 10.1109/TII.2020.2978889
NR 35
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3609120
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300042
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Sharma, H
   Pfromm, L
   Topaloglu, RO
   Doppa, JR
   Ogras, UY
   Kalyanraman, A
   Pande, PP
AF Sharma, Harsh
   Pfromm, Lukas
   Topaloglu, Rasit Onur
   Doppa, Janardhan Rao
   Ogras, Umit Y.
   Kalyanraman, Ananth
   Pande, Partha Pratim
TI Florets for Chiplets: Data Flow-aware High-Performance and
   Energy-efficient Network-on-Interposer for CNN Inference Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Chiplet Architecture; In-Memory Compute; CNN Inferencing; Server-Scale
   Computing; High-Performance Computing; Space Filling Curve;
   Network-on-Package
AB Recent advances in 2.5D chiplet platforms provide a new avenue for compact scale-out implementations of emerging compute- and data-intensive applications including machine learning. Network-on-Interposer (NoI) enables integration of multiple chiplets on a 2.5D system. While these manycore platforms can deliver high computational throughput and energy efficiency by running multiple specialized tasks concurrently, conventional NoI architectures have a limited computational throughput due to their inherent multi-hop topologies. In this paper, we propose Floret, a novel NoI architecture based on space-filling curves (SFCs). The Floret architecture leverages suitable task mapping, exploits the data flow pattern, and optimizes the inter-chiplet data exchange to extract high performance for multiple types of convolutional neural network (CNN) inference tasks running concurrently. We demonstrate that the Floret architecture reduces the latency and energy up to 58% and 64%, respectively, compared to state-of-the-art NoI architectures while executing datacenter-scale workloads involving multiple CNN tasks simultaneously. Floret achieves high performance and significant energy savings with much lower fabrication cost by exploiting the data-flow awareness of the CNN inference tasks.
C1 [Sharma, Harsh; Doppa, Janardhan Rao; Kalyanraman, Ananth; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99163 USA.
   [Pfromm, Lukas; Ogras, Umit Y.] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Topaloglu, Rasit Onur] Topallabs, Poughkeepsie, NY USA.
C3 Washington State University; University of Wisconsin System; University
   of Wisconsin Madison
RP Sharma, H (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99163 USA.
EM harsh.sharma@wsu.edu; lukaspfromm@gmail.com; rasit@topallabs.com;
   doppa@wsu.edu; uogras@wisc.edu; ananth@wsu.edu; pande@wsu.edu
RI Ogras, Umit/JQX-1586-2023; Topaloglu, Rasit Onur/I-1018-2013
OI Ogras, Umit/0000-0002-5045-5535; Topaloglu, Rasit
   Onur/0000-0001-8759-6959; Sharma, Harsh/0000-0002-0334-4269
FU US National Science Foundation (NSF) [CNS-1955353]; Semiconductor
   Research Corporation [3012.001, 3014.001]
FX This work was supported, in part by the US National Science Foundation
   (NSF) under grants CNS-1955353 and Semiconductor Research Corporation
   under task ID 3012.001 and task ID 3014.001.
CR Aluru S, 1997, FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, P230, DOI 10.1109/HIPC.1997.634498
   [Anonymous], 2015, Report Ch 1
   Bergsma Shane, 2021, SOSP '21: Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles CD-ROM, P376, DOI 10.1145/3477132.3483590
   Bethel E. W., 2015, P INT PAR DISTR PROC
   Bharadwaj S, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218539
   Chen WH, 2019, NAT ELECTRON, V2, P420, DOI 10.1038/s41928-019-0288-0
   Chi P., 2016, P INT S COMP ARCH IS
   Chittamuru SVR, 2018, IEEE T PARALL DISTR, V29, P2402, DOI 10.1109/TPDS.2018.2833876
   cloud, About us
   CUNNINGHAM JA, 1990, IEEE T SEMICONDUCT M, V3, P60, DOI 10.1109/66.53188
   DeFord D, 2013, PROC INT CONF PARAL, P170, DOI 10.1109/ICPP.2013.26
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Ebadollah T., 2022, P 41 IEEE ACM INT C
   Gad G, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11111785
   Giordano Massimo, 2021, 2021 Symposium on VLSI Circuits, DOI 10.23919/VLSICircuits52068.2021.9492347
   Gotsman C, 1996, IEEE T IMAGE PROCESS, V5, P794, DOI 10.1109/83.499920
   Gupta U, 2021, INT S HIGH PERF COMP, P854, DOI 10.1109/HPCA51647.2021.00076
   Haque MM, 2009, IEEE INT C BIOINFORM, P379, DOI 10.1109/BIBM.2009.71
   Hazra T. K., 2016, P 7 ANN INF TECHN EL
   Hilbert David, 1891, MATH ANN, V38, P459, DOI [DOI 10.1007/BF01199431, 10.1007/bf01199431]
   Imani M, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P802, DOI 10.1145/3307650.3322237
   Intel, 2019, Intel Foveros Interconnect
   JAGADISH HV, 1990, SIGMOD REC, V19, P332, DOI 10.1145/93605.98742
   Jerger NE, 2014, INT SYMP MICROARCH, P458, DOI 10.1109/MICRO.2014.61
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Juan D. C., P PAC AS C KNOWL DIS
   Kannan A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P546, DOI 10.1145/2830772.2830808
   Karunaratne G, 2020, NAT ELECTRON, V3, P327, DOI 10.1038/s41928-020-0410-3
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Krishnan G, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476999
   Kumar S, 2022, J NETW COMPUT APPL, V201, DOI 10.1016/j.jnca.2022.103342
   Li B, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3375699
   Li F., 2022, P 41 IEEE ACM INT C
   Majumder T, 2013, SUSTAIN COMPUT-INFOR, V3, P36, DOI 10.1016/j.suscom.2013.01.001
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Moon B, 2001, IEEE T KNOWL DATA EN, V13, P124, DOI 10.1109/69.908985
   Morton G. M., 1966, COMPUTER ORIENTED GE
   MURTY KG, 1987, MATH PROGRAM, V39, P117, DOI 10.1007/BF02592948
   Pati S, 2023, Arxiv, DOI arXiv:2302.02825
   Peng XC, 2019, INT EL DEVICES MEET
   Roy K, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218505
   Sagan H., 2012, Space-filling curves
   Sarkar S, 2010, IEEE T COMPUT, V59, P29, DOI 10.1109/TC.2009.133
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Sharma H, 2022, IEEE T COMPUT AID D, V41, P4145, DOI 10.1109/TCAD.2022.3197500
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Stow D, 2017, ICCAD-IEEE ACM INT, P728, DOI 10.1109/ICCAD.2017.8203849
   Tan ZH, 2021, CONF PROC INT SYMP C, P1013, DOI 10.1109/ISCA52012.2021.00083
   Tirthapura S, 2006, PROC INT CONF PARAL, P505, DOI 10.1109/ICPP.2006.7
   Verma A, 2014, IEEE INT C CL COMP, P48, DOI 10.1109/CLUSTER.2014.6968735
   Vivet P, 2021, IEEE J SOLID-ST CIRC, V56, P79, DOI 10.1109/JSSC.2020.3036341
   Xu P, 2018, PROC INT CONF DATA, P1236, DOI 10.1109/ICDE.2018.00119
   Xu P, 2012, INT PARALL DISTRIB P, P1295, DOI 10.1109/IPDPS.2012.118
   Zimmer B, 2020, IEEE J SOLID-ST CIRC, V55, P920, DOI 10.1109/JSSC.2019.2960488
NR 55
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
DI 10.1145/3608098
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300035
DA 2024-07-18
ER

PT J
AU Szeto, M
   Andert, E
   Shrivastava, A
   Reisslein, M
   Lin, CW
   Richmond, C
AF Szeto, Matthew
   Andert, Edward
   Shrivastava, Aviral
   Reisslein, Martin
   Lin, Chung-Wei
   Richmond, Christ
TI B-AWARE: Blockage Aware RSU Scheduling for 5G Enabled Autonomous
   Vehicles
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE mmWave; V2I; CAV; RSU; selection; user association; autonomous vehicles;
   5G; vehicular networks
ID VEHICULAR NETWORKS; HANDOVER; IMPACT
AB 5G MillimeterWave (mmWave) technology holds great promise for Connected Autonomous Vehicles (CAVs) due to its ability to achieve data rates in the Gbps range. However, mmWave suffers from a high beamforming overhead and requirement of line of sight (LOS) to maintain a strong connection. For Vehicle-to-Infrastructure (V2I) scenarios, where CAVs connect to roadside units (RSUs), these drawbacks become apparent. Because vehicles are dynamic, there is a large potential for link blockages. These blockages are detrimental to the connected applications running on the vehicle, such as cooperative perception and remote driver takeover. Existing RSU selection schemes base their decisions on signal strength and vehicle trajectory alone, which is not enough to prevent the blockage of links. Many modern CAVs motion planning algorithms routinely use other vehicle's near-future path plans, either by explicit communication among vehicles, or by prediction. In this paper, we make use of the knowledge of other vehicle's near future path plans to further improve the RSU association mechanism for CAVs. We solve the RSU association algorithm by converting it to a shortest path problem with the objective to maximize the total communication bandwidth. We evaluate our approach, titled B-AWARE, in simulation using Simulation of Urban Mobility (SUMO) and Digital twin for self-dRiving Intelligent VEhicles (DRIVE) on 12 highway and city street scenarios with varying traffic density and RSU placements. Simulations show B-AWARE results in a 1.05x improvement of the potential datarate in the average case and 1.28x in the best case vs. the state-of-the-art. But more impressively, B-AWARE reduces the time spent with no connection by 42% in the average case and 60% in the best case as compared to the state-of-the-art methods. This is a result of B-AWARE reducing nearly 100% of blockage occurrences.
C1 [Szeto, Matthew; Andert, Edward; Shrivastava, Aviral] Arizona State Univ, Centerpoint,Off 202 03,660 South Mill Ave, Tempe, AZ 85281 USA.
   [Reisslein, Martin] Arizona State Univ, POB 875706, Tempe, AZ 85287 USA.
   [Lin, Chung-Wei] Natl Taiwan Univ, 1,Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
   [Richmond, Christ] Duke Univ, 305 Teer Engn Bldg,Box 90271 Durham, Durham, NC 90271 USA.
C3 Arizona State University; Arizona State University-Tempe; Arizona State
   University; Arizona State University-Tempe; National Taiwan University;
   Duke University
RP Szeto, M (corresponding author), Arizona State Univ, Centerpoint,Off 202 03,660 South Mill Ave, Tempe, AZ 85281 USA.
EM maszeto@asu.edu; edward.andert@asu.edu; aviral.shrivastava@asu.edu;
   reisslein@asu.edu; cwlin@csie.ntu.edu.tw; christ.richmond@duke.edu
RI Reisslein, Martin/B-3278-2014
OI Reisslein, Martin/0000-0003-1606-233X; Andert,
   Edward/0000-0003-4722-9032; Shrivastava, Aviral/0000-0002-1075-897X
CR Aldalbahi A, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11125601
   Alkhateeb A, 2018, IEEE GLOB CONF SIG, P1055, DOI 10.1109/GlobalSIP.2018.8646438
   Andert E, 2017, P 54 ANN DES AUT C 2
   Andert E, 2022, IEEE INT C INTELL TR, P3595, DOI 10.1109/ITSC55140.2022.9922598
   [Anonymous], 1983, Data Structures and Network Algorithms
   [Anonymous], 2010, 3GPP TS 36.331
   Arvinte Marius, 2019, P IEEE CISS, P1
   Autoware Foundation, 2023, Autoware
   Baidu Apollo team, 2023, Apollo: Open Source Autonomous Driving
   Boban M, 2019, IEEE ACCESS, V7, P9724, DOI 10.1109/ACCESS.2019.2892238
   Chattopadhyay A, 2021, VEH TECHNOL CONFE, DOI 10.1109/VTC2021-Spring51267.2021.9448835
   Chen S, 2020, 2020 2ND 6G WIRELESS SUMMIT (6G SUMMIT)
   Dahhani M, 2019, C LOCAL COMPUT NETW, P398, DOI [10.1109/LCN44214.2019.8990684, 10.1109/lcn44214.2019.8990684]
   Garcia N, 2016, IEEE INT WORK SIGN P
   Goyal S, 2017, IEEE WCNC
   Hasan KF, 2018, IEEE T INTELL TRANSP, V19, P3915, DOI 10.1109/TITS.2017.2789291
   Jain IK, 2019, IEEE J SEL AREA COMM, V37, P854, DOI 10.1109/JSAC.2019.2898756
   Jiao L, 2022, IEEE T WIREL COMMUN, V21, P2243, DOI 10.1109/TWC.2021.3110522
   Joshi KC, 2020, IEEE SYST J, V14, P2144, DOI 10.1109/JSYST.2019.2937568
   Khayatian M, 2021, ACM IEEE INT CONF CY, P11, DOI 10.1145/3450267.3450530
   Li XT, 2020, COMPUT NETW, V172, DOI 10.1016/j.comnet.2020.107173
   Li Zhiyuan, 2018, P IEEE WCSP, P1
   Liu JB, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (IEEE-ROBIO 2021), P978, DOI 10.1109/ROBIO54168.2021.9739407
   Lu Y, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20216290
   Mavromatis I, 2018, IEEE INT CONF COMM
   Mavromatis Ioannis, 2020, P IEEE ISCC, P1
   Mezzavilla M, 2016, 2016 EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS (EUCNC), P100
   Morais J, 2022, Arxiv, DOI arXiv:2205.09054
   Mutzenich C, 2021, COGN RES, V6, DOI 10.1186/s41235-021-00271-8
   Parada Raul, 2018, P EW VDE CAT IT, P1
   Parr Hannah, 2023, Investigating levels of remote operation in high-level on-road autonomous vehicles using operator sequence diagrams, DOI [10.21203/rs.3.rs-2510863/v1, DOI 10.21203/RS.3.RS-2510863/V1]
   Polese M, 2017, IEEE J SEL AREA COMM, V35, P2069, DOI 10.1109/JSAC.2017.2720338
   Schulz Bernhard, 2017, White Paper
   SongWang Jingqi Huang, 2020, P ACM MOBICOM
   Sun L, 2021, IEEE T MOBILE COMPUT, V20, P3423, DOI 10.1109/TMC.2020.3000189
   Sun Y, 2018, IEEE T MOBILE COMPUT, V17, P1456, DOI 10.1109/TMC.2017.2762668
   Talukdar A, 2014, IEEE VTS VEH TECHNOL
   Tunc C, 2021, IEEE OPEN J INTEL TR, V2, P225, DOI 10.1109/OJITS.2021.3100856
   Tunc C, 2021, IEEE T VEH TECHNOL, V70, P529, DOI 10.1109/TVT.2020.3046501
   Turkmen A, 2021, IEEE OPEN J COMM SOC, V2, P2714, DOI 10.1109/OJCOMS.2021.3133543
   Huynh NV, 2021, IEEE T COMMUN, V69, P5948, DOI 10.1109/TCOMM.2021.3088305
   Wang Junsheng, 2019, P IEEE WCNCW, P1
   Wang Xiong, 2019, P IEEE IWQOS, P1
   Yamamoto A, 2008, IEEE T VEH TECHNOL, V57, P65, DOI 10.1109/TVT.2007.901890
NR 44
TC 0
Z9 0
U1 4
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 154
DI 10.1145/3609133
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300057
DA 2024-07-18
ER

PT J
AU Luo, YL
   Zhang, SQ
   Zhang, SS
   Liu, JX
   Wang, YH
   Yang, S
AF Luo, Yuling
   Zhang, Shiqi
   Zhang, Shunsheng
   Liu, Junxiu
   Wang, Yanhu
   Yang, Su
TI A Secure and Efficient Framework for Outsourcing Large-scale Matrix
   Determinant and Linear Equations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Cloud computing; secure outsourcing; lu factorization; linear equations;
   matrix determinant
ID CLOUD; COMPUTATION; RECONSTRUCTION; ALGORITHM; SYSTEMS; SERVICE
AB Large-scale matrix determinants and linear equations are two basic computational tools in science and engineering fields. However, it is difficult for a resource-constrained client to solve large-scale computational tasks. Cloud computing service provides additional computing resources for resource-constrained clients. To solve the problem of large-scale computation, in this article, a secure and efficient framework is proposed to outsource large-scale matrix determinants and linear equations to a cloud. Specifically, the proposed framework contains two protocols, which solve large-scale matrix determinant and linear equations, respectively. In the outsourcing protocols of large-scale matrix determinants and linear equations, the task matrix is encrypted and sent to the cloud by the client. The encrypted task matrix is directly computed by using LU factorization in the cloud. The computed result is returned and verified by the cloud and the client, respectively. The computed result is decrypted if it passes the verification. Otherwise, it is returned to the cloud for recalculation. The framework can protect the input privacy and output privacy of the client. The framework also can guarantee the correctness of the result and reduce the local computational complexity. Furthermore, the experimental results show that the framework can save more than 70% of computing resources after outsourcing computing. Thus, this article provides a secure and efficient alternative for solving large-scale computational tasks.
C1 [Luo, Yuling; Zhang, Shiqi; Zhang, Shunsheng; Liu, Junxiu; Wang, Yanhu] Guangxi Normal Univ, Sch Elect & Informat Engn, Guangxi Key Lab Brain Inspired Comp & Intelligent, Guilin, Peoples R China.
   [Yang, Su] Swansea Univ, Dept Comp Sci, Swansea, W Glam, Wales.
C3 Guangxi Normal University; Swansea University
RP Zhang, SQ; Liu, JX (corresponding author), Guangxi Normal Univ, Sch Elect & Informat Engn, Guangxi Key Lab Brain Inspired Comp & Intelligent, Guilin, Peoples R China.
EM yuling0616@gxnu.edu.cn; shiqizhang@stu.gxnu.edu.cn;
   shunszhang@gxnu.edu.cn; j.liu@ieee.org; 1695017072@qq.com;
   su.yang@swansea.ac.uk
OI Luo, Yuling/0000-0002-0117-4614; Zhang, Shunsheng/0000-0003-0783-4051;
   Yang, Su/0000-0002-6618-7483
FU National Natural Science Foundation of China [61801131, 61976063];
   Guangxi Natural Science Foundation [2022GXNSFAA035632,
   2022GXNSFFA035028]; Guangxi Normal University [2021JC006]; AI+Education
   research project of Guangxi Humanities Society Science Development
   Research Center [ZXZJ202205]
FX This research was supported by the National Natural Science Foundation
   of China under Grants 61801131 and 61976063, Guangxi Natural Science
   Foundation under Grants 2022GXNSFAA035632 and 2022GXNSFFA035028,
   research fund of Guangxi Normal University under Grant 2021JC006, the
   AI+Education research project of Guangxi Humanities Society Science
   Development Research Center under Grant ZXZJ202205.
CR Buyya R., 2010, 2010 1st International Conference on Parallel, Distributed and Grid Computing (PDGC 2010), P2, DOI 10.1109/PDGC.2010.5679963
   Chen F, 2014, J PARALLEL DISTR COM, V74, P2141, DOI 10.1016/j.jpdc.2013.11.007
   Chen XF, 2015, IEEE T INF FOREN SEC, V10, P69, DOI 10.1109/TIFS.2014.2363765
   Ding Q, 2021, IEEE T CLOUD COMPUT, V9, P587, DOI 10.1109/TCC.2018.2880181
   Chen F, 2014, IEEE T CLOUD COMPUT, V2, P499, DOI 10.1109/TCC.2014.2378757
   Feng D, 2022, INT CON DISTR COMP S, P1110, DOI 10.1109/ICDCS54860.2022.00110
   Fu AM, 2022, IEEE T SERV COMPUT, V15, P266, DOI 10.1109/TSC.2019.2937484
   Fu SJ, 2017, LECT NOTES COMPUT SC, V10603, P3, DOI 10.1007/978-3-319-68542-7_1
   Jiang MF, 2020, IEEE ACCESS, V8, P106958, DOI 10.1109/ACCESS.2020.3000683
   Lei XY, 2015, IEEE T SERV COMPUT, V8, P688, DOI 10.1109/TSC.2014.2331694
   Lei XY, 2014, INFORM SCIENCES, V280, P205, DOI 10.1016/j.ins.2014.05.014
   Li DM, 2018, SCI CHINA INFORM SCI, V61, DOI 10.1007/s11432-017-9208-3
   Lindell Yehida, 2011, Encyc. Data Warehous. Mining, V1, P1
   Liu JY, 2020, FRONT COMPUT SCI-CHI, V14, DOI 10.1007/s11704-019-9189-7
   Nie HX, 2014, INT CON ADV INFO NET, P591, DOI 10.1109/AINA.2014.147
   Ren K, 2012, IEEE INTERNET COMPUT, V16, P69, DOI 10.1109/MIC.2012.14
   Ren YL, 2023, IEEE T DEPEND SECURE, V20, P2058, DOI 10.1109/TDSC.2022.3172143
   Salinas Sergio, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1035, DOI 10.1109/INFOCOM.2015.7218476
   Shan ZH, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3158363
   Simmhan Y, 2013, COMPUT SCI ENG, V15, P38, DOI 10.1109/MCSE.2013.39
   Song Mingyang, 2021, Sensors, V21, P1
   Wang C, 2016, IEEE T COMPUT, V65, P216, DOI 10.1109/TC.2015.2417542
   Wang C, 2013, IEEE T EMERG TOP COM, V1, P166, DOI 10.1109/TETC.2013.2273797
   Wang C, 2013, IEEE T PARALL DISTR, V24, P1172, DOI 10.1109/TPDS.2012.206
   Wang C, 2011, IEEE INFOCOM SER, P820, DOI 10.1109/INFCOM.2011.5935305
   Wang LW, 2005, IEEE T PATTERN ANAL, V27, P1334, DOI 10.1109/TPAMI.2005.165
   Xiao XL, 2019, IEEE ACCESS, V7, P60126, DOI 10.1109/ACCESS.2019.2915196
   Xinyu Lei, 2013, IEEE Transactions of Cloud Computing, V1, P1, DOI 10.1109/TCC.2013.7
   Yang Y, 2020, INFORM SCIENCES, V522, P134, DOI 10.1016/j.ins.2020.03.003
   Zhang HL, 2022, IEEE T NETW SCI ENG, V9, P3956, DOI 10.1109/TNSE.2021.3110101
   Zhang YS, 2021, IEEE T IND INFORM, V17, P3401, DOI 10.1109/TII.2020.3008914
   Zhang YS, 2020, IEEE T IND INFORM, V16, P7566, DOI 10.1109/TII.2019.2957404
   Zhang YS, 2020, IEEE T IND INFORM, V16, P6641, DOI 10.1109/TII.2020.2966511
   Zhang YS, 2020, IEEE T INF FOREN SEC, V15, P1683, DOI 10.1109/TIFS.2019.2947872
   Zhang YS, 2019, INFORM SCIENCES, V496, P150, DOI 10.1016/j.ins.2019.05.024
   Zhang YS, 2020, INFORM SCIENCES, V527, P548, DOI 10.1016/j.ins.2018.12.055
   Zhang YS, 2017, IEEE INTERNET THINGS, V4, P1380, DOI 10.1109/JIOT.2017.2732357
   Zhao P, 2020, IEEE T INF FOREN SEC, V15, P315, DOI 10.1109/TIFS.2019.2922277
   Zhou LF, 2016, IEEE ACCESS, V4, P869, DOI 10.1109/ACCESS.2016.2535103
   Zhou LF, 2015, IEEE ACCESS, V3, P2581, DOI 10.1109/ACCESS.2015.2505720
   Zhou L, 2018, FUTURE GENER COMP SY, V81, P404, DOI 10.1016/j.future.2017.09.031
NR 41
TC 0
Z9 0
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 86
DI 10.1145/3611014
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500008
DA 2024-07-18
ER

PT J
AU Dong, Y
   Huang, W
   Bharti, V
   Cox, V
   Banks, A
   Wang, S
   Zhao, XY
   Schewe, S
   Huang, XW
AF Dong, Yi
   Huang, Wei
   Bharti, Vibhav
   Cox, Victoria
   Banks, Alec
   Wang, Sen
   Zhao, Xingyu
   Schewe, Sven
   Huang, Xiaowei
TI Reliability Assessment and Safety Arguments for Machine Learning
   Components in System Assurance
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Software reliability; safety arguments; assurance cases; safe AI;
   robustness verification; safety-critical systems; statistical testing;
   operational profile; probabilistic claims; Learning-Enabled Systems;
   Robotics and Autonomous Systems; safety regulation
ID FAULT-TREE ANALYSIS; ONE CHANNEL; PROBABILITY; FAILURE; DEMAND
AB The increasing use of Machine Learning (ML) components embedded in autonomous systems-so-called Learning-Enabled Systems (LESs)-has resulted in the pressing need to assure their functional safety. As for traditional functional safety, the emerging consensus within both, industry and academia, is to use assurance cases for this purpose. Typically assurance cases support claims of reliability in support of safety, and can be viewed as a structured way of organising arguments and evidence generated from safety analysis and reliability modelling activities. While such assurance activities are traditionally guided by consensus-based standards developed from vast engineering experience, LESs pose new challenges in safety-critical application due to the characteristics and design of ML models. In this article, we first present an overall assurance framework for LESs with an emphasis on quantitative aspects, e.g., breaking down system-level safety targets to component-level requirements and supporting claims stated in reliability metrics. We then introduce a novel model-agnostic Reliability Assessment Model (RAM) for ML classifiers that utilises the operational profile and robustness verification evidence. We discuss the model assumptions and the inherent challenges of assessing ML reliability uncovered by our RAM and propose solutions to practical use. Probabilistic safety argument templates at the lower ML component-level are also developed based on the RAM. Finally, to evaluate and demonstrate our methods, we not only conduct experiments on synthetic/benchmark datasets but also scope our methods with case studies on simulated Autonomous Underwater Vehicles and physical Unmanned Ground Vehicles.
C1 [Dong, Yi; Huang, Wei; Zhao, Xingyu; Schewe, Sven; Huang, Xiaowei] Univ Liverpool, Dept Comp Sci, Ashton Bldg,Ashton St, Liverpool L69 3BX, England.
   [Bharti, Vibhav] Heriot Watt Univ, Sch Engn Phys Sci, Edinburgh EH14 4AS, Scotland.
   [Cox, Victoria; Banks, Alec] Def Sci & Technol Lab, Salisbury SP4 0JQX, England.
   [Wang, Sen] Imperial Coll London, Dept Elect & Elect Engn, London SW7 2BX, England.
C3 University of Liverpool; Heriot Watt University; Defence Science &
   Technology Laboratory; Imperial College London
RP Dong, Y (corresponding author), Univ Liverpool, Dept Comp Sci, Ashton Bldg,Ashton St, Liverpool L69 3BX, England.
EM yi.dong@liverpool.ac.uk; w.huang23@liverpool.ac.uk; v.bharti@hw.ac.uk;
   vcox@dstl.gov.uk; abanks@dstl.gov.uk; sen.wang@imperial.ac.uk;
   xingyu.zhao@liverpool.ac.uk; sven.schewe@liverpool.ac.uk;
   xiaowei.huang@liverpool.ac.uk
RI ZHAO, Xingyu/JNR-1669-2023
OI Schewe, Sven/0000-0002-9093-9518; Huang, Wei/0000-0003-1418-6267; Dong,
   Yi/0000-0003-3047-7777; Zhao, Xingyu/0000-0002-3474-349X; Banks,
   Alec/0000-0002-1350-0798
FU UK DSTL; EPSRC [EP/W001136/1, EP/T026995/1]; Assuring Autonomy
   International Programme; European Union [956123]
FX This work is supported by the UK DSTL (through the project of Safety
   Argument for Learning-enabled Autonomous Underwater Vehicles) and the UK
   EPSRC (through the Offshore Robotics for Certification of Assets
   [EP/W001136/1] and End-to-End Conceptual Guarding of Neural
   Architectures [EP/T026995/1]). Xingyu Zhao and Alec Banks' contribution
   to the work is partially supported through Fellowships at the Assuring
   Autonomy International Programme. This project has received funding from
   the European Union's Horizon 2020 research and innovation programme
   under grant agreement No. 956123.
CR Alves Erin., 2018, NASACR2018220080
   Aminifar Amir, 2020, IEEE IJCNN, P1, DOI DOI 10.1109/ijcnn48605.2020.9206696
   [Anonymous], 2000, ICSE 00, DOI DOI 10.1145/336512.336551
   Asaadi Erfan, 2020, Computer Safety, Reliability, and Security. 39th International Conference, SAFECOMP 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12234), P270, DOI 10.1007/978-3-030-54549-9_18
   Asaadi E, 2020, COMPUTER, V53, P35, DOI 10.1109/MC.2020.3022030
   Ashmore R, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3453444
   Backurs Arturs, 2019, NEURIPS, P15773
   Bai T, 2021, P 30 INT JOINT C ART, P4312, DOI [DOI 10.24963/IJCAI.2021/591, 10.24963/ijcai.2021/591]
   Berend D, 2021, PROC IEEE ACM INT C, P96, DOI 10.1109/ICSE-Companion52605.2021.00045
   Bergstra J, 2012, J MACH LEARN RES, V13, P281
   Bertolino A, 2021, IEEE T SOFTWARE ENG, V47, P881, DOI 10.1109/TSE.2019.2906187
   Bertolino A, 2017, PROC INT CONF SOFTW, P541, DOI 10.1109/ICSE.2017.56
   Bevington Philip R., 1993, DATA REDUCTION ERROR, V7
   Bishop P., 2000, Safety and Reliability, V20, P34
   Bishop P, 2017, RELIAB ENG SYST SAFE, V158, P246, DOI 10.1016/j.ress.2016.08.019
   Bishop P, 2011, IEEE T SOFTWARE ENG, V37, P708, DOI 10.1109/TSE.2010.67
   Bloomfield R, 2021, Arxiv, DOI arXiv:2004.10474
   Bloomfield R, 2021, Arxiv, DOI arXiv:2102.02625
   Bloomfield R, 2019, COMPUTER, V52, P82, DOI 10.1109/MC.2019.2914775
   Bloomfield R, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P186, DOI 10.1109/ISSREW.2014.72
   Bloomfield R, 2010, MAKING SYSTEMS SAFER, P51, DOI 10.1007/978-1-84996-086-1_4
   Burton S, 2020, ARTIF INTELL, V279, DOI 10.1016/j.artint.2019.103201
   Calinescu R, 2018, IEEE T SOFTWARE ENG, V44, P1039, DOI 10.1109/TSE.2017.2738640
   Chen Y.C., 2017, Biostatistics Epidemiology, V1, P161, DOI [10.1080/24709360.2017.1396742, DOI 10.1080/24709360.2017.1396742]
   Cotroneo D, 2016, IEEE T SOFTWARE ENG, V42, P452, DOI 10.1109/TSE.2015.2491931
   Crawley F, 2015, HAZOP: GUIDE TO BEST PRACTICE: GUIDELINES TO BEST PRACTICE FOR THE PROCESS AND CHEMICAL INDUSTRIES, 3RD EDITION, P1
   Dola S, 2021, PROC INT CONF SOFTW, P226, DOI 10.1109/ICSE43902.2021.00032
   Fawzi A, 2018, MACH LEARN, V107, P481, DOI 10.1007/s10994-017-5663-3
   Frankl PG, 1998, IEEE T SOFTWARE ENG, V24, P586, DOI 10.1109/32.707695
   Gehr T, 2018, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2018.00058
   Guerriero Antonio, 2020, 2020 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW), P127, DOI 10.1109/ISSREW51248.2020.00050
   Guerriero A, 2021, PROC INT CONF SOFTW, P348, DOI 10.1109/ICSE43902.2021.00042
   Guo LJ, 2015, J LOSS PREVENT PROC, V38, P224, DOI 10.1016/j.jlp.2015.10.003
   HAMLET D, 1990, IEEE T SOFTWARE ENG, V16, P1402, DOI 10.1109/32.62448
   Harel-Canada F, 2020, PROCEEDINGS OF THE 28TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE '20), P851, DOI 10.1145/3368089.3409754
   Hereau Adrien, 2020, Towards Autonomous Robotic Systems. 21st Annual Conference, TAROS 2020. Proceedings. Lecture Notes in Artificial Intelligence, Subseries of Lecture Notes in Computer Science (LNCS 12228), P116, DOI 10.1007/978-3-030-63486-5_14
   Huang W, 2022, IEEE T RELIAB, V71, P1191, DOI 10.1109/TR.2021.3080664
   Huang XW, 2020, COMPUT SCI REV, V37, DOI 10.1016/j.cosrev.2020.100270
   Huang XW, 2017, LECT NOTES COMPUT SC, V10426, P3, DOI 10.1007/978-3-319-63387-9_1
   Ishikawa F, 2018, LECT NOTES COMPUT SC, V11094, P14, DOI 10.1007/978-3-319-99229-7_2
   Javed MA, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101914
   Johnson Chris W., 2018, 26 SAFETY CRITICAL S, P15
   Kalra N, 2016, TRANSPORT RES A-POL, V94, P182, DOI 10.1016/j.tra.2016.09.010
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Kelly Timothy Patrick, 1999, THESIS U YORK
   Klas Michael, 2021, AISAFETY 21 WORKSHOP
   Knight J, 2015, IEEE SECUR PRIV, V13, P73, DOI 10.1109/MSP.2015.68
   Koopman P., 2019, 27th Safety-Critical Sys. Symp. Safety-Critical Systems Club
   Kurakin Alexey, 2017, INT C LEARN REPR
   Lane David, 2016, 20161 LLOYDS REG FDN
   Lee RJ, 2022, JCO CLIN CANCER INFO, V6, DOI 10.1200/CCI.21.00177
   LEE WS, 1985, IEEE T RELIAB, V34, P194, DOI 10.1109/TR.1985.5222114
   Li ZN, 2019, ESEC/FSE'2019: PROCEEDINGS OF THE 2019 27TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P499, DOI 10.1145/3338906.3338930
   LITTLEWOOD B, 1993, COMMUN ACM, V36, P69, DOI 10.1145/163359.163373
   Littlewood B, 2012, IEEE T SOFTWARE ENG, V38, P1178, DOI 10.1109/TSE.2011.80
   Liu P, 2019, RISK ANAL, V39, P315, DOI 10.1111/risa.13116
   Madry A., 2018, ARXIV
   Matsuno Y, 2019, LECT NOTES COMPUT SC, V11699, P398, DOI 10.1007/978-3-030-26250-1_33
   Micouin P, 2008, SYST ENG, V11, P235, DOI 10.1002/sys.20097
   MILLER KW, 1992, IEEE T SOFTWARE ENG, V18, P33, DOI 10.1109/32.120314
   Moosavi-Dezfooli SM, 2017, PROC CVPR IEEE, P86, DOI 10.1109/CVPR.2017.17
   Moosavi-Dezfooli SM, 2016, PROC CVPR IEEE, P2574, DOI 10.1109/CVPR.2016.282
   MUSA JD, 1993, IEEE SOFTWARE, V10, P14, DOI 10.1109/52.199724
   Picardi C, 2019, LECT NOTES COMPUT SC, V11698, P165, DOI 10.1007/978-3-030-26601-1_12
   Pietrantuono R, 2020, RELIAB ENG SYST SAFE, V204, DOI 10.1016/j.ress.2020.107193
   Qahtan A, 2017, IEEE T KNOWL DATA EN, V29, P642, DOI 10.1109/TKDE.2016.2626441
   Qi Yi, 2022, AISAFETY 22 WORKSHOP
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Robert C, 2020, EMPIR SOFTW ENG, V25, P2025, DOI 10.1007/s10664-020-09800-3
   Ruijters E, 2015, COMPUT SCI REV, V15-16, P29, DOI 10.1016/j.cosrev.2015.03.001
   Scott DW, 2015, WILEY SER PROBAB ST, P1, DOI 10.1002/9781118575574
   Silverman, 2018, DENSITY ESTIMATION S, DOI 10.1201/9781315140919
   Singh G, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290354
   Smidts Carol, 2014, ACM Computing Surveys, V46, DOI 10.1145/2518106
   Strigini Lorenzo, 2013, Computer Safety, Reliability and Security. 32nd International Conference, SAFECOMP 2013. Proceedings: LNCS 8153, P106, DOI 10.1007/978-3-642-40793-2_10
   Strigini Lorenzo, 1997, GUIDELINES STAT TEST
   Swann CD, 1995, J LOSS PREVENT PROC, V8, P349, DOI 10.1016/0950-4230(95)00041-0
   Toulmin S., 1958, USES ARGUMENT
   UK Office for Nuclear Regulation, 2019, NSTASTGD051 UK OFF N
   Walter G, 2009, J STAT THEORY PRACT, V3, P255, DOI 10.1080/15598608.2009.10411924
   Wang B., 2021, Uncertainty in Artificial Intelligence, P1735
   Webb S., 2019, 7 INT C LEARNING REP
   Weng T.-W., 2018, INT C LEARNING REPRE
   Weng TW, 2019, 36 INT C MACHINE LEA, V97
   Xingyu Zhao, 2020, Computer Safety, Reliability, and Security. 39th International Conference, SAFECOMP 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12234), P244, DOI 10.1007/978-3-030-54549-9_16
   Yang YY, 2020, ADV NEUR IN, V33
   Yu F, 2018, PROC CVPR IEEE, P2403, DOI 10.1109/CVPR.2018.00255
   Zhao XY, 2021, I C DEPEND SYS NETWO, P5, DOI 10.1109/DSN-S52858.2021.00013
   Zhao XY, 2020, IEEE INT CONF AUTOM, P163, DOI 10.1145/3324884.3416565
   Zhao XY, 2020, INFORM SOFTWARE TECH, V128, DOI 10.1016/j.infsof.2020.106393
   Zhao XY, 2019, PROC INT SYMP SOFTW, P13, DOI 10.1109/ISSRE.2019.00012
   Zhao XY, 2019, AAAI CONF ARTIF INTE, P8066
   Zhao XY, 2017, RELIAB ENG SYST SAFE, V158, P230, DOI 10.1016/j.ress.2016.09.002
   Zhao Xingyu, 2021, AISAFETY 21 WORKSHOP, V2916
   Zhong ZY, 2021, LECT NOTES COMPUT SC, V12649, P313, DOI 10.1007/978-3-030-71500-7_16
NR 95
TC 4
Z9 4
U1 5
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 48
DI 10.1145/3570918
PG 48
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pearce, H
   Karri, R
   Tan, B
AF Pearce, Hammond
   Karri, Ramesh
   Tan, Benjamin
TI High-Level Approaches to Hardware Security: A Tutorial
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware; cybersecurity; scan chain; logic locking
ID LOGIC LOCKING; SCAN; ARCHITECTURE; ATTACK
AB Designers use third-party intellectual property (IP) cores and outsource various steps in the integrated circuit (IC) design and manufacturing flow. As a result, security vulnerabilities have been rising. This is forcing IC designers and end users to re-evaluate their trust in ICs. If attackers get hold of an unprotected IC, they can reverse engineer the IC and pirate the IP. Similarly, if attackers get hold of a design, they can insert malicious circuits or take advantage of "backdoors" in a design. Unintended design bugs can also result in securityweaknesses. This tutorial paper provides an introduction to the domain of hardware security through two pedagogical examples of hardware security problems. The first is a walk-through of the scan chain-based side channel attack. The second is a walk-through of logic locking of digital designs. The tutorial material is accompanied by open access digital resources that are linked in this article.
C1 [Pearce, Hammond; Karri, Ramesh] New York Univ, 6 MetroTech Ctr, Brooklyn, NY 11201 USA.
   [Tan, Benjamin] Univ Calgary, 2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
C3 New York University; University of Calgary
RP Pearce, H (corresponding author), New York Univ, 6 MetroTech Ctr, Brooklyn, NY 11201 USA.
EM hammond.pearce@nyu.edu; rkarri@nyu.edu; benjamin.tan1@ucalgary.ca
RI Tan, Benjamin/Q-8521-2019
OI Tan, Benjamin/0000-0002-7642-3638; Pearce, Hammond/0000-0002-3488-7004;
   Karri, Ramesh/0000-0001-7989-5617
FU NSF [2039607]
FX This research was supported in part by NSF Grant #2039607.
CR Abideen Zain Ul, 2021, ASIAN HARDWARE ORIEN, P1
   Agrawal M, 2008, LECT NOTES COMPUT SC, V5365, P226, DOI 10.1007/978-3-540-89754-5_18
   Alaql A, 2021, IEEE T VLSI SYST, V29, P1529, DOI 10.1109/TVLSI.2021.3089555
   Ali SS, 2014, PROC EUR TEST SYMP
   Alrahis L, 2021, IEEE T EMERG TOP COM, V9, P1867, DOI 10.1109/TETC.2019.2940750
   Alrahis L, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P352, DOI 10.1145/3287624.3287693
   [Anonymous], 2013, IEEE Std 1149.1TM-2013, DOI [10.1109/IEEESTD.2013.6515989, DOI 10.1109/IEEESTD.2013.6515989]
   Atobe Y, 2012, INT SOC DESIGN CONF, P155, DOI 10.1109/ISOCC.2012.6407063
   Azar KZ, 2021, IEEE ACCESS, V9, P73133, DOI 10.1109/ACCESS.2021.3080257
   Banik Subhadeep, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P78, DOI 10.1007/978-3-319-03515-4_6
   Banik S, 2014, LECT NOTES COMPUT SC, V8885, P179, DOI 10.1007/978-3-319-13039-2_11
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Beerel P., 2022, Cryptology ePrint Archive
   Bhandari J, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643548
   Brasser F, 2018, INT CONF COMPIL ARCH
   Chakraborty A, 2020, IEEE T COMPUT AID D, V39, P1952, DOI 10.1109/TCAD.2019.2944586
   Chakraborty P, 2021, IEEE T INF FOREN SEC, V16, P3828, DOI 10.1109/TIFS.2021.3096028
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chang D, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P278, DOI 10.1109/DATE.1998.655868
   Chen JQ, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218519
   Chowdhury P, 2022, I SYMPOS LOW POWER E, DOI 10.1145/3531437.3539728
   Computing Community Consortium, 2013, RES NEEDS TRUSTW REL
   Coppolino L, 2019, INTERNET THINGS-NETH, V6, DOI 10.1016/j.iot.2019.100055
   Cui AJ, 2017, INTEGRATION, V56, P105, DOI 10.1016/j.vlsi.2016.10.011
   DARPA, 2020, DARPA SEL TEAMS INCR
   Deloitte, 2022, 2022 SEM IND OUTL
   Duvalsaint D, 2019, INT TEST CONF P, DOI 10.1109/itc44170.2019.9000130
   Duvalsaint D, 2019, 2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), P97, DOI 10.1109/ITC-Asia.2019.00030
   European Commission, 2022, STAT UN NEW EU CYB R
   Gu J., 1996, Algorithms for the Satisfiability (SAT) Problem: A Survey
   Guin U, 2018, IEEE T VLSI SYST, V26, P818, DOI 10.1109/TVLSI.2018.2797019
   Hély D, 2004, 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P219
   Huang Y, 2008, IEEE DES TEST COMPUT, V25, P240, DOI 10.1109/MDT.2008.83
   Karmakar R, 2018, Arxiv, DOI arXiv:1801.04961
   Karmakar R, 2020, IEEE T CIRCUITS-II, V67, P546, DOI 10.1109/TCSII.2019.2915606
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kocher P, 2004, DES AUT CON, P753
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Kostiainen K, 2020, IEEE SECUR PRIV, V18, P38, DOI 10.1109/MSEC.2020.2990230
   Li L, 2019, DES AUT TEST EUROPE, P540, DOI [10.23919/date.2019.8714955, 10.23919/DATE.2019.8714955]
   Limaye N, 2021, IEEE T COMPUT AID D, V40, P1740, DOI 10.1109/TCAD.2020.3029133
   Limaye N, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942047
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Markantonakis Konstantinos, 2009, Information Security Technical Report, V14, P46, DOI 10.1016/j.istr.2009.06.001
   Mohan P, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1186, DOI 10.23919/DATE51398.2021.9473910
   Mutlu O, 2020, IEEE T COMPUT AID D, V39, P1555, DOI 10.1109/TCAD.2019.2915318
   National Institute of Standards and Technology, 2001, Tech. Rep., DOI DOI 10.6028/NIST.FIPS.197
   NIST, 1999, 463 PUB FIPS NIST US
   Obermaier Johannes, 2020, 14 USENIXWORKSHOP OF
   Paul Anu, 2022, IC3-2022: Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing, P162, DOI 10.1145/3549206.3549235
   Rahman Md. Moshiur, 2022, PRACTICAL IMPLEMENTA, DOI [10.36227/techrxiv.21405075.v1, DOI 10.36227/TECHRXIV.21405075.V1]
   Rajendran J, 2012, DES AUT CON, P83
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Samonas Spyridon, 2014, J. Inf. Syst. Secur., V10, P3
   Sanger David E., NEW YORK TIMES
   Semiconductor Research Corporation, 2022, ABOUT US
   Sengar G, 2007, IEEE T COMPUT AID D, V26, P2080, DOI 10.1109/TCAD.2007.906483
   Sengupta A, 2020, IEEE T COMPUT AID D, V39, P4439, DOI 10.1109/TCAD.2020.2968898
   Shamsi K, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942049
   Shamsi K, 2019, DES AUT TEST EUROPE, P534, DOI [10.23919/date.2019.8715053, 10.23919/DATE.2019.8715053]
   Shamsi K, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P173, DOI 10.1145/3060403.3060458
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Shen YQ, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P657, DOI 10.1145/3287624.3287670
   Shihab MM, 2019, DES AUT TEST EUROPE, P528, DOI [10.23919/DATE.2019.8714856, 10.23919/date.2019.8714856]
   Shostack A., 2014, Threat Modeling: Designing for Security
   Sisejkovic D, 2021, IEEE INT CONF VLSI, P7, DOI 10.1109/VLSI-SoC53125.2021.9606979
   Sisejkovic D, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3431389
   Strobel D, 2014, P IEEE, V102, P1157, DOI 10.1109/JPROC.2014.2325397
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Tammet Tanel, 2022, LOGICTOOLS
   Tan BJM, 2020, Arxiv, DOI arXiv:2006.06806
   Tan B, 2022, INT SYM QUAL ELECT, P90, DOI 10.1109/ISQED54688.2022.9806254
   The MITRE Corporation (MITRE), 2022, CWE CWE MOST IMP HAR
   TheMITRE Corporation, 2022, CWE CWE 1194 HARDW D
   Tomajoli CM, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P781, DOI 10.1145/3489517.3530543
   Tseitin G., 1983, AUTOMATION REASONING, P466, DOI [DOI 10.1007/978-3-642-81955-1_28, 10.1007/978-3-642-81955-128, DOI 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-1_28]
   Van De Zande Paul, 2001, 22 SANS I
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Yang B, 2004, INT TEST CONF P, P339
   Yang B, 2006, IEEE T COMPUT AID D, V25, P2287, DOI 10.1109/TCAD.2005.862745
   Yasin M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1601, DOI 10.1145/3133956.3133985
   Yier Jin, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P632, DOI 10.1109/ISVLSI.2019.00118
   Zhang DR, 2017, IEEE VLSI TEST SYMP
   Zhou H, 2017, ICCAD-IEEE ACM INT, P49, DOI 10.1109/ICCAD.2017.8203759
   Zhu YK, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P1973
NR 86
TC 1
Z9 1
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2023
VL 22
IS 3
AR 45
DI 10.1145/3577200
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L0RX3
UT WOS:001020424400006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Koh, J
   Bodin, B
AF Koh, Jaime
   Bodin, Bruno
TI K-Periodic Scheduling for Throughput-Buffering Trade-Off Exploration of
   CSDF
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dataflow; static analysis
ID SOFTWARE
AB The design of time-critical embedded systems often requires static models of computation such as cyclo-static dataflow. These models enable performance guarantees, execution correctness, and optimized memory usage. Nonetheless, determining optimal buffer sizing of dataflow applications remains difficult: existing methods offer either approximate solutions or fail to provide solutions for complex instances. We propose a throughput-buffering trade-off exploration that uses K-periodic scheduling to direct a design-space exploration-providing optimal solutions while significantly reducing the search space compared to existing methodologies. We compare this strategy against previous approaches and demonstrate search-space reductions over two benchmark suites, resulting in significant improvements in computation times while retaining optimal results.
C1 [Koh, Jaime] Natl Univ Singapore, Sch Comp, 21 Lower Kent Ridge Rd, Singapore 119077, Singapore.
   [Bodin, Bruno] Natl Univ Singapore, Yale NUS Coll, 16 Coll Ave West, Singapore 138527, Singapore.
C3 National University of Singapore; Yale NUS College; National University
   of Singapore
RP Koh, J (corresponding author), Natl Univ Singapore, Sch Comp, 21 Lower Kent Ridge Rd, Singapore 119077, Singapore.
EM jaimekoh@u.nus.edu; bruno.bodin@yale-nus.edu.sg
OI Koh, Jaime/0000-0002-1760-6733
CR Ade M, 1997, DES AUT CON, P64, DOI 10.1145/266021.266036
   Ara H.A., 2018, ACM International Conference Proceeding Series, P265, DOI [10.1145/3273905.3273921, DOI 10.1145/3273905.3273921]
   Bamakhrama MA, 2013, DES AUTOM EMBED SYST, V17, P221, DOI 10.1007/s10617-012-9086-x
   Benabid-Najjar A, 2012, IEEE T AUTOMAT CONTR, V57, P1222, DOI 10.1109/TAC.2012.2191871
   Benazouz M., 2010, Proceedings of the ACS/IEEE International Conference on Computer Systems and Applications, P1, DOI [10.1145/1839594.1839595, DOI 10.1109/AICCSA.2010.5586972]
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Bodin B, 2016, DES AUT CON, DOI 10.1145/2897937.2898056
   Bodin B, 2013, IEEE SYM EMBED SYST, P105, DOI 10.1109/ESTIMedia.2013.6704509
   Bouakaz A., 2012, 2012 12th International Conference on Application of Concurrency to System Design (ACSD), P183, DOI 10.1109/ACSD.2012.16
   Dasdan A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P37, DOI 10.1109/DAC.1999.781227
   de Groote R., 2018, Handbook of Signal Processing Systems, V66, P751, DOI [10.1007/978-3-319-91734-4_21, DOI 10.1007/978-3-319-91734-4_21]
   Desnos K, 2015, INT CONF ACOUST SPEE, P1111, DOI 10.1109/ICASSP.2015.7178142
   Esparza J., 1994, Petri nets newsletter, V94, P5
   Ghamarian AH, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P68
   Ghamarian A. H., 2006, P 6 INT C APPL CONC, P25, DOI [DOI 10.1109/ACSD.2006.33, 10.1109/ACSD]
   Hagiescu A., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P467, DOI 10.1109/IPDPS.2011.52
   Hendriks M, 2019, J SIGNAL PROCESS SYS, V91, P21, DOI 10.1007/s11265-018-1415-2
   Hujsa T, 2018, FUND INFORM, V161, P383, DOI 10.3233/FI-2018-1708
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lesparre Y, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P146, DOI 10.1109/DSD.2016.52
   Niknam S, 2019, DES AUT TEST EUROPE, P1549, DOI [10.23919/date.2019.8714771, 10.23919/DATE.2019.8714771]
   Pelcat Maxime, 2013, LECT NOTES ELECT ENG, V171, DOI [10.1007/978-1-4471-4210-2, DOI 10.1007/978-1-4471-4210-2]
   RITZ S, 1995, INT CONF ACOUST SPEE, P2651, DOI 10.1109/ICASSP.1995.480106
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Stewart R, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101657
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
   Xie RJ, 2016, EUR SIGNAL PR CONF, P1862, DOI 10.1109/EUSIPCO.2016.7760571
   Zaki GF, 2012, IEEE INT CONF ASAP, P86, DOI 10.1109/ASAP.2012.14
NR 31
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3559760
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900019
OA Bronze
DA 2024-07-18
ER

PT J
AU Canesche, M
   Carvalho, W
   Reis, L
   Oliveira, M
   Magalhaes, S
   Jamieson, P
   Nacif, JM
   Ferreira, R
AF Canesche, Michael
   Carvalho, Westerley
   Reis, Lucas
   Oliveira, Matheus
   Magalhaes, Salles
   Jamieson, Peter
   Nacif, Jaugusto M.
   Ferreira, Ricardo
TI You Only Traverse Twice: A YOTT Placement, Routing, and Timing Approach
   for CGRAs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Compilers, Architectures, and Synthesis for
   Embedded Systems (CASES)
CY OCT 10-15, 2021
CL ELECTR NETWORK
DE Coarse-grained reconfigurable architectures; placement; graph traversal
AB Coarse-grained reconfigurable architecture (CGRA) mapping involves three main steps: placement, routing, and timing. The mapping is an NP-complete problem, and a common strategy is to decouple this process into its independent steps. This work focuses on the placement step, and its aim is to propose a technique that is both reasonably fast and leads to high-performance solutions. Furthermore, a near-optimal placement simplifies the following routing and timing steps. Exact solutions cannot find placements in a reasonable execution time as input designs increase in size. Heuristic solutions includemeta-heuristics, such as Simulated Annealing (SA) and fast and straightforward greedy heuristics based on graph traversal. However, as these approaches are probabilistic and have a large design space, it is not easy to provide both run-time efficiency and good solution quality. We propose a graph traversal heuristic that provides the best of both: high-quality placements similar to SA and the execution time of graph traversal approaches. Our placement introduces novel ideas based on "you only traverse twice" (YOTT) approach that performs a two-step graph traversal. The first traversal generates annotated data to guide the second step, which greedily performs the placement, node per node, aided by the annotated data and target architecture constraints. We introduce three new concepts to implement this technique: I/O and reconvergence annotation, degree matching, and look-ahead placement. Our analysis of this approach explores the placement execution time/quality trade-offs. We point out insights on how to analyze graph properties during dataflow mapping. Our results show that YOTT is 60.6x, 9.7 x, and 2.3x faster than a high-quality SA, bounding box SA VPR, and multi-single traversal placements, respectively. Furthermore, YOTT reduces the average wire length and the maximal FIFO size (additional timing requirement on CGRAs) to avoid delay mismatches in fully pipelined architectures.
C1 [Canesche, Michael; Carvalho, Westerley; Reis, Lucas; Oliveira, Matheus; Magalhaes, Salles] Univ Fed Vicosa, Dept Informat, St Ph Rolfs, Vicosa, MG, Brazil.
   [Jamieson, Peter] Miami Univ, St Garland Hall,N 260, Oxford, OH 45056 USA.
   [Nacif, Jaugusto M.] Univ Fed Vicosa, Inst Ciencias Exatas & Tecnol, Rod LMG 818,KM6, Florestal, MG, Brazil.
   [Ferreira, Ricardo] Univ Fed Vicosa, St Ph Rolfs, Vicosa, MG, Brazil.
C3 Universidade Federal de Vicosa; University System of Ohio; Miami
   University; Universidade Federal de Vicosa; Universidade Federal de
   Vicosa
RP Canesche, M (corresponding author), Univ Fed Vicosa, Dept Informat, St Ph Rolfs, Vicosa, MG, Brazil.
EM michael.canesche@ufv.br; westerley.oliveira@ufv.br; lucas.t.reis@ufv.br;
   matheus.a.aguilar@ufv.br; salles@ufv.br; jamiespa@miamioh.edu;
   jnacif@ufv.br; ricardo@ufv.br
RI Ferreira, Ricardo/IVU-8552-2023; Oliveira, Matheus/HKV-3604-2023;
   Freitas, Paulo Vitor Divino Xavier/KHC-8625-2024; FERREIRA, RICARDO
   NASCIMENTO/JXX-9918-2024; Canesche, Michael/ITU-8513-2023
OI Canesche, Michael/0000-0001-7882-0787
FU Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior - Brasil
   (CAPES) [001]; Conselho Nacional de Desenvolvimento Cientifico e
   Tecnologico - CNPq; Fundacao de Amparo a Pesquisa do Estado de Minas
   Gerais - FAPEMIG [APQ-01203-18]; Funarbe; Intel Academic Compute
   Environment
FX This study was financed in part by the Coordenacao de Aperfeicoamento de
   Pessoal de Nivel Superior -Brasil (CAPES) -Finance Code 001, Conselho
   Nacional de Desenvolvimento Cientifico e Tecnologico -CNPq, Fundacao de
   Amparo a Pesquisa do Estado de Minas Gerais -FAPEMIG (APQ-01203-18),
   Funarbe, and Intel Academic Compute Environment.
CR Al-Hyari A, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P3, DOI 10.1145/3380446.3430618
   Alhyari A, 2019, I C FIELD PROG LOGIC, P334, DOI 10.1109/FPL.2019.00060
   [Anonymous], 2013, DAC 2013
   Bansal N, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P474, DOI 10.1109/DATE.2004.1268891
   Canesche Michael, 2020, IEEE T COMP AID DES
   Carvalho W, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P233, DOI 10.1109/ICFPT51103.2020.00040
   Chen Deming., 2006, FPGA design automation: A survey
   Chen L, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2655242
   Chin S. A., 2018, P 55 ANN DES AUT C, P1
   Cong J, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P472
   Cong J, 2014, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2014.12
   Coole J, 2015, ANN IEEE SYM FIELD P, P21, DOI 10.1109/FCCM.2015.49
   Coole James, 2010, INT C HARDW SOFTW CO
   Da Silva M., 2006, IEEEPES TRANSMISSION, P1
   Devaraj D., 2019, 2019 IEEE INT C CLEA, P1
   Donovick Caleb, 2019, INT C RECONFIG COMP
   Ferrali Romain., 2013, Innovations for Successful Societies Case Study, P1
   Ferreira R., 2011, Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics (INDIN 2011), P810, DOI 10.1109/INDIN.2011.6034997
   Ferreira R, 2007, IEEE COMP SOC ANN, P61, DOI 10.1109/ISVLSI.2007.14
   Ferreira R, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P75, DOI 10.1109/SAMOS.2014.6893197
   Ferreira R, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P188, DOI 10.1109/SAMOS.2013.6621122
   Friedman S., 2009, P ACMSIGDA INT S FIE, P191, DOI DOI 10.1145/1508128.1508158
   Goldie A, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P3, DOI 10.1145/3372780.3378174
   Lai YT, 2005, IEEE INT SYMP CIRC S, P1875
   LESC-UFV. 2021, DAT GRAPH BENCHM
   Li ZY, 2022, IEEE T COMPUT AID D, V41, P306, DOI 10.1109/TCAD.2021.3058313
   Lin Yibo, 2020, IEEE T COMP AID DES
   Liu Dajiang, 2019, IEEE T COMPUTER AIDE
   Luu J, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/2068716.2068718
   Maarouff D, 2020, I C FIELD PROG LOGIC, P138, DOI 10.1109/FPL50879.2020.00033
   Man Xingchen, 2019, P 56 ANN DES AUT C 2, P1
   Mei B., 2007, FINE AND COARSE GRAI, P255
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Murray KE, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3388617
   Nowatzki T, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243212
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Pasandi G, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942053
   Podobas A, 2020, IEEE ACCESS, V8, P146719, DOI 10.1109/ACCESS.2020.3012084
   Santa Barbara University of California, 2020, EXPR BENCHM
   Tan C, 2020, PR IEEE COMP DESIGN, P381, DOI 10.1109/ICCD50377.2020.00070
   University of Toronto, 2019, CGRA ME
   Vieira Maria, 2021 IEEE INT S CIRC, P1
   Walker MJP, 2019, ANN IEEE SYM FIELD P, P65, DOI 10.1109/FCCM.2019.00019
   Wang WQ, 2017, IEEE INT CONF ELECTR, P498, DOI 10.1109/ICEIEC.2017.8076614
   Watkins MA, 2016, INT S HIGH PERF COMP, P138, DOI 10.1109/HPCA.2016.7446060
   Weng J, 2020, INT S HIGH PERF COMP, P703, DOI 10.1109/HPCA47549.2020.00063
   Wijerathne Dhananjaya, DATE
NR 47
TC 1
Z9 1
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 52
DI 10.1145/3477038
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA UW2NO
UT WOS:000699999600003
DA 2024-07-18
ER

PT J
AU Krishnan, G
   Mandal, SK
   Pannala, M
   Chakrabarti, C
   Seo, JS
   Ogras, UY
   Cao, Y
AF Krishnan, Gokul
   Mandal, Sumit K.
   Pannala, Manvitha
   Chakrabarti, Chaitali
   Seo, Jae-Sun
   Ogras, Umit Y.
   Cao, Yu
TI SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep
   Neural Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Chiplet architecture; in-memory compute; DNN acceleration; IMC
   benchmarking; network-on-chip; network-on-package
ID NOC
AB In-memory computing (IMC) on a monolithic chip for deep learning faces dramatic challenges on area, yield, and on-chip interconnection cost due to the ever-increasing model sizes. 2.5D integration or chiplet-based architectures interconnect multiple small chips (i.e., chiplets) to form a large computing system, presenting a feasible solution beyond a monolithic IMC architecture to accelerate large deep learning models. This paper presents a new benchmarking simulator, SIAM, to evaluate the performance of chiplet-based IMC architectures and explore the potential of such a paradigm shift in IMC architecture design. SIAM integrates device, circuit, architecture, network-on-chip (NoC), network-on-package (NoP), and DRAM access models to realize an end-to-end system. SIAM is scalable in its support of a wide range of deep neural networks (DNNs), customizable to various network structures and configurations, and capable of efficient design space exploration. We demonstrate the flexibility, scalability, and simulation speed of SIAM by benchmarking different state-of-the-art DNNs with CIFAR-10, CIFAR-100, and ImageNet datasets. We further calibrate the simulation results with a published silicon result, SIMBA. The chiplet-based IMC architecture obtained through SIAM shows 130x and 72x improvement in energy-efficiency for ResNet-50 on the ImageNet dataset compared to Nvidia V100 and T4 GPUs.
C1 [Krishnan, Gokul; Pannala, Manvitha; Chakrabarti, Chaitali; Seo, Jae-Sun; Cao, Yu] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Mandal, Sumit K.; Ogras, Umit Y.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Wisconsin System; University of Wisconsin Madison
RP Krishnan, G (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM gkrish19@asu.edu; skmandal@wisc.edu; mpannal1@asu.edu; chaitali@asu.edu;
   jseo28@asu.edu; uogras@wisc.edu; Yu.Cao@asu.edu
RI Krishnan, Gokul/JPX-5453-2023; Ogras, Umit/JQX-1586-2023; Mandal, Sumit
   K/AAV-8618-2020
OI Krishnan, Gokul/0000-0001-9714-0904; Ogras, Umit/0000-0002-5045-5535;
   Mandal, Sumit K/0000-0001-5391-2589
FU C-BRIC, one of six centers in JUMP, a Semiconductor Research Corporation
   (SRC) program - DARPA; C-BRIC, one of six centers in JUMP, a
   Semiconductor Research Corporation (SRC) program - SRC GRC Task
   [3012.001]
FX This work was supported by C-BRIC, one of six centers in JUMP, a
   Semiconductor Research Corporation (SRC) program sponsored by DARPA, and
   SRC GRC Task 3012.001.
CR [Anonymous], 2011, Datasheet for DDR3 Model
   [Anonymous], 2014, Datasheet for DDR4 Model
   [Anonymous], 2011, Fabrication Cost
   [Anonymous], 2016, Intel Xeon Phi Processor High Performance Programming, DOI [10.1016/B978-0-12-809194-4.00022-3, DOI 10.1016/B978-0-12-809194-4.00022-3]
   Banagozar A., 2019, P 22 INT WORKSHOP SO, P1, DOI [10.1145/3323439.3323989, DOI 10.1145/3323439.3323989]
   Beck N, 2018, ISSCC DIG TECH PAP I, P40, DOI 10.1109/ISSCC.2018.8310173
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bojarski M., 2017, ARXIV170407911
   Chakraborty I, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218688
   Erett M, 2018, ISSCC DIG TECH PAP I, P274, DOI 10.1109/ISSCC.2018.8310290
   Ghose S, 2018, P ACM MEAS ANAL COMP, V2, DOI 10.1145/3224419
   Greenhill D, 2017, ISSCC DIG TECH PAP I, P54, DOI 10.1109/ISSCC.2017.7870257
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Hwang R, 2020, ANN I S COM, P968, DOI 10.1109/ISCA45697.2020.00083
   Imani M, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P802, DOI 10.1145/3307650.3322237
   Jain S, 2021, IEEE T COMPUT AID D, V40, P326, DOI 10.1109/TCAD.2020.3000185
   Kannan A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P546, DOI 10.1145/2830772.2830808
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Krishnan Gakul, 2021, 2021 China Semiconductor Technology International Conference (CSTIC), DOI 10.1109/CSTIC52283.2021.9461480
   Krishnan G, 2020, IEEE DES TEST, V37, P79, DOI 10.1109/MDAT.2020.3001559
   Li F, 2013, IEEE IPCCC
   Lin MS, 2020, IEEE J SOLID-ST CIRC, V55, P956, DOI 10.1109/JSSC.2019.2960207
   Mandal S. K., 2021, Network-on-Chip Security and Privacy, P55
   Mandal SK, 2020, IEEE J EM SEL TOP C, V10, P362, DOI 10.1109/JETCAS.2020.3015509
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Nabavinejad SM, 2020, IEEE J EM SEL TOP C, V10, P268, DOI 10.1109/JETCAS.2020.3022920
   Peng XC, 2019, INT EL DEVICES MEET
   Poulton JW, 2013, ISSCC DIG TECH PAP I, V56, P404, DOI 10.1109/ISSCC.2013.6487789
   Qureshi YM, 2019, 2019 SPRING SIMULATION CONFERENCE (SPRINGSIM), DOI 10.23919/springsim.2019.8732862
   Russo E, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS AND OTHER AFFILIATED EVENTS (PERCOM WORKSHOPS), P161, DOI [10.1109/PerComWorkshops51409.2021.9431078, 10.1109/PERCOMWORKSHOPS51409.2021.9431078]
   Samajdar Ananda., 2018, Scale-sim: Systolic cnn accelerator simulator
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sinha S, 2012, DES AUT CON, P283
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Tam SM, 2018, ISSCC DIG TECH PAP I, P34, DOI 10.1109/ISSCC.2018.8310170
   Turner WJ, 2018, IEEE CUST INTEGR CIR
   Xie SN, 2019, IEEE I CONF COMP VIS, P1284, DOI 10.1109/ICCV.2019.00137
   Yin JM, 2018, CONF PROC INT SYMP C, P726, DOI 10.1109/ISCA.2018.00066
   Yin SH, 2020, IEEE T VLSI SYST, V28, P48, DOI 10.1109/TVLSI.2019.2940649
   Zhu Zhenhua, 2020, P 2020 GREAT LAKES S, P83
   Zimmer B, 2019, SYMP VLSI CIRCUITS, pC300, DOI [10.23919/VLSIC.2019.8778056, 10.23919/vlsic.2019.8778056]
   Zoph B., 2016, INT C LEARN REPR
NR 46
TC 21
Z9 23
U1 2
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 68
DI 10.1145/3476999
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600019
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Schult, J
   Schwyn, D
   Giardino, M
   Cock, D
   Achermann, R
   Roscoe, T
AF Schult, Jasmin
   Schwyn, Daniel
   Giardino, Michael
   Cock, David
   Achermann, Reto
   Roscoe, Timothy
TI Declarative Power Sequencing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Power sequencing; board management controller; reliable firmware;
   declarative specification
AB Modern computer server systems are increasingly managed at a low level by baseboard management controllers (BMCs). BMCs are processors with access to the most critical parts of the platform, below the level of OS or hypervisor, including control over power delivery to every system component. Buggy or poorly designed BMC software not only poses a security threat to a machine, it can permanently render the hardware inoperative. Despite this, there is little published work on how to rigorously engineer the power management functionality of BMCs so as to prevent this happening.
   This article takes a first step toward putting BMC software on a sound footing by specifying the hardware environment and the constraints necessary for safe and correct operation. This is best accomplished through automation: correct-by-construction power control sequences can be efficiently generated from a simple, trustworthy model of the platform's power tree that incorporates the sequencing requirements and safe voltage ranges of all components.
   We present both a modeling language for complex power-delivery networks and a tool to automatically generate safe, efficient power sequences for complex modern platforms. This not only increases the trustworthiness of a hitherto opaque yet critical element of platform firmware: regulator and chip power models are significantly simpler to produce than hand-written power sequences. This, combined with model reuse for common components, reduces both time and cost associated with platform bring-up for new hardware.
   We evaluate our tool using a new high-performance 2-socket server platform with >100W per socket TDP, tight voltage limits and 25 distinct power regulators needing configuration, showing both fast (<10s) tool runtime, and correct power sequencing of a live system.
C1 [Schult, Jasmin; Schwyn, Daniel; Giardino, Michael; Cock, David; Roscoe, Timothy] Swiss Fed Inst Technol, Dept Comp Sci, Zurich, Switzerland.
   [Achermann, Reto] Univ British Columbia, Dept Comp Sci, Vancouver, BC, Canada.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   British Columbia
RP Schult, J (corresponding author), Swiss Fed Inst Technol, Dept Comp Sci, Zurich, Switzerland.
EM schultj@student.ethz.ch; daniel.schwyn@inf.ethz.ch;
   michael.giardino@inf.ethz.ch; david.cock@inf.ethz.ch; achreto@cs.ubc.ca;
   troscoe@inf.ethz.ch
OI Cock, David/0000-0003-2997-6560; Schwyn, Daniel/0000-0002-4412-9004
FU Arm Ltd.; VMWare
FX We would like to thank the anonymous reviewers for their feedback and
   helpful comments. We would also like to acknowledge the generous support
   of Arm Ltd. and VMWare for this work.
CR Alimguzhin V, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P227
   Alonso Gustavo, 2020, 10 C INNOVATIVE DATA
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Bonkoski Anthony J., 2013, 7 USENIX WORKSHOP OF
   Burd T, 2019, IEEE J SOLID-ST CIRC, V54, P133, DOI 10.1109/JSSC.2018.2873584
   Chou A., 2001, Operating Systems Review, V35, P73, DOI 10.1145/502059.502042
   CVE, 2019, CVE 2019 4621
   CVE, 2019, CVE 2019 4169
   CVE, 2020, CVE 2020 14156
   Domanski K, 2018, INT RELIAB PHY SYM
   Frazelle J, 2019, COMMUN ACM, V62, P34, DOI 10.1145/3343042
   Frazelle J, 2020, COMMUN ACM, V63, P38, DOI 10.1145/3369758
   Giardino M, 2020, IEEE T COMPUT, V69, P1544, DOI 10.1109/TC.2020.2978468
   Gupta RK, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P874
   Heath Jeff., 2005, ANALOG DEVICES
   Hu JM, 2019, PLOS'19: PROCEEDINGS OF THE 10TH WORKSHOP ON PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P67, DOI 10.1145/3365137.3365401
   Kadav A, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P87
   Klein G, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2560537
   Mari F, 2014, ACM T SOFTW ENG METH, V23, DOI 10.1145/2559934
   Morris W, 2003, INT RELIAB PHY SYM, P76, DOI 10.1109/RELPHY.2003.1197724
   Mukundan J., 2013, Proceedings of the International Symposium on Computer Architecture, P48
   Narain S, 2008, J NETW SYST MANAG, V16, P235, DOI 10.1007/s10922-008-9108-y
   Narayanan V, 2019, PROCEEDINGS OF THE WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS (HOTOS '19), P37, DOI 10.1145/3317550.3321449
   Osborne Charlie, 2019, OPENBMC CAUGHT WITHP
   Qiu PF, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P195, DOI 10.1145/3319535.3354201
   Regenscheid Andrew, 2018, TECHNICAL REPORT SPE, DOI [10.6028/NIST.SP.800-193, DOI 10.6028/NIST.SP.800-193]
   Rosedahl Todd, 2017, High Performance Computing. ISC High Performance 2017 International Workshops DRBSD, ExaComm, HCPM, HPC-IODC, IWOPH, IXPUG, P^3MA, VHPC, Visualization at Scale, WOPSSS. Revised Selected Papers: LNCS 10524, P275, DOI 10.1007/978-3-319-67630-2_21
   Ryzhyk L, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P683
   Ryzhyk L, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P73
   Ryzhyk L, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P275
   Ryzhyk Leonid., 2014, 11 USENIX S OPERATIN, P661
   Schüpbach A, 2011, ACM SIGPLAN NOTICES, V46, P119, DOI 10.1145/1961296.1950382
   Simonovic M, 2017, DES AUT TEST EUROPE, P1599, DOI 10.23919/DATE.2017.7927245
   Suresh L, 2019, PROCEEDINGS OF THE WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS (HOTOS '19), P45, DOI 10.1145/3317550.3321444
   Tang A, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1057
   Tian Fang, 2015, INTRO OPENBMC OPEN S
   Tung Liam., 2019, INTEL WARNING CRITIC
   Vaughan-Nichols Steven J., 2017, MINIX INTELS HIDDEN
   Wang SJ, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P37, DOI 10.1109/CODESS.2003.1275253
   Xu C, 2015, ACM SIGPLAN NOTICES, V50, P239, DOI 10.1145/2694344.2694360
   Xu Chao, 2014, P 5 ASIA PACIFIC WOR, DOI [10.1145/2637166.2637233, DOI 10.1145/2637166.2637233]
   Xu TY, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P244, DOI 10.1145/2517349.2522727
NR 42
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 84
DI 10.1145/3477039
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600035
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Broman, D
AF Broman, David
TI Interactive Programmatic Modeling
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Modeling languages; cyber-physical systems; probabilistic programming
AB Modeling and computational analyses are fundamental activities within science and engineering. Analysis activities can take various forms, such as simulation of executable models, formal verification of model properties, or inference of hidden model variables. Traditionally, tools for modeling and analysis have similar workflows: (i) a user designs a textual or graphical model or the model is inferred from data, (ii) a tool performs computational analyses on the model, and (iii) a visualization tool displays the resulting data. This article identifies three inherent problems with the traditional approach: the recomputation problem, the variable inspection problem, and the model expressiveness problem. As a solution, we propose a conceptual framework called Interactive Programmatic Modeling. We formalize the interface of the framework and illustrate how it can be used in two different domains: equation-based modeling and probabilistic programming.
C1 [Broman, David] KTH Royal Inst Technol, Kistagangen 16, S-16440 Kista, Sweden.
   [Broman, David] Digital Futures, Osquars Backe 5,Floor 2, S-10044 Stockholm, Sweden.
C3 Royal Institute of Technology
RP Broman, D (corresponding author), KTH Royal Inst Technol, Kistagangen 16, S-16440 Kista, Sweden.; Broman, D (corresponding author), Digital Futures, Osquars Backe 5,Floor 2, S-10044 Stockholm, Sweden.
EM dbro@kth.se
FU Wallenberg AI, Autonomous Systems and Software Program (WASP) - Knut and
   AliceWallenberg Foundation; Swedish Foundation for Strategic Research
   [FFL150032]; Digital Futures; Swedish Research Council [2018-04329];
   Swedish Research Council [2018-04329] Funding Source: Swedish Research
   Council
FX This article defines and extends that idea and concept of interactive
   programmatic modeling, which was first mentioned in the following
   conference paper: David Broman. 2019. A Vision of Miking: Interactive
   Programmatic Modeling, Sound Language Composition, and Self-Learning
   Compilation. In Proceedings of the 12th ACM SIGPLAN International
   Conference on Software Language Engineering (SLE'19), October 20-22,
   2019, Athens, Greece. ACM, New York, NY. Besides the basic idea of the
   concept, all contributions, including the formalization, are new in this
   article. This work was partially financially supported by the Wallenberg
   AI, Autonomous Systems and Software Program (WASP) funded by the Knut
   and AliceWallenberg Foundation, by the Swedish Foundation for Strategic
   Research (Grant No. FFL150032), by Digital Futures, and by the Swedish
   Research Council (Grant No. 2018-04329).
CR [Anonymous], 2018, INTRO PROBABILISTIC
   [Anonymous], 2009, DRAWING PROGRAMS THE
   [Anonymous], 1993, Hybrid Systems, DOI [DOI 10.1007/3-540-57318-6_30, DOI 10.1007/3-540, DOI 10.1007/3-540-57318-6, 10.1007/3-540-57318-6_30]
   [Anonymous], 2009, P 7 INT MOD C
   [Anonymous], 1991, Continuous System Modeling
   Benveniste Albert, 2020, RR9334 MATH FDN PHYS
   Bingham E, 2019, J MACH LEARN RES, V20
   Black D.C., 2009, SystemC: From the ground up, V71
   Bourke T., 2013, HSCC, P113
   Broman David, 2012, Practical Aspects of Declarative Languages. Proceedings 14th International Symposium, PADL 2012, P258, DOI 10.1007/978-3-642-27694-1_19
   Broman D., 2013, P INT C EMB SOFTW EM
   Broman D, 2019, PROCEEDINGS OF THE 12TH ACM SIGPLAN INTERNATIONAL CONFERENCE ON SOFTWARE LANGUAGE ENGINEERING (SLE '19), P55, DOI 10.1145/3357766.3359531
   Broman D, 2018, PROCEEDINGS OF THE ACM SIGPLAN WORKSHOP ON PARTIAL EVALUATION AND PROGRAM MANIPULATION (PEPM'18), P15, DOI 10.1145/3162068
   Broman David, 2012, UCBEECS2012173
   Broman David, 2010, Ph. D. Dissertation
   Broman David, 2009, SIMUL NEWS EUR, V19, P5
   Caillaud Benoit, 2020, P 23 INT C HYBR SYST, P1
   Carpenter B, 2017, J STAT SOFTW, V76, P1, DOI 10.18637/jss.v076.i01
   Colaco Jean-Louis, 2017, P INT S THEOR ASP SO, P1
   Cremona F, 2019, SOFTW SYST MODEL, V18, P1655, DOI 10.1007/s10270-017-0633-6
   Dassault Systems, DYMOLA SYSTEMS ENG M
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Fritzson P., 2005, SNE, V44, P8
   Fuhrmann H, 2010, LECT NOTES COMPUT SC, V6028, P116
   GEORGE EI, 1993, SCAND J STAT, V20, P147
   Giorgidze George, 2008, P 20 INT S IMPL APPL
   Giorgidze George, 2009, P 7 INT MOD C LINK E, P208
   Gomes C, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3179993
   Goodman N. D., 2014, DESIGN IMPLEMENTATIO
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Hindmarsh AC, 2005, ACM T MATH SOFTWARE, V31, P363, DOI 10.1145/1089014.1089020
   Hoger C., 2019, THESIS TECHNISCHE U, DOI [10.14279/depositonce-8354, DOI 10.14279/DEPOSITONCE-8354]
   Ingalls D, 1997, ACM SIGPLAN NOTICES, V32, P318, DOI 10.1145/263700.263754
   Kubelka J, 2018, PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P1090, DOI 10.1145/3180155.3180200
   Kunkel P., 2006, Textbooks in Mathematics
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lee EA, 2005, LECT NOTES COMPUT SC, V3414, P25
   Lee EA, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/2912149
   Marino J., 2011, INT WORKSH FUNCT CON, VVolume 6559, P48
   Martin Fowler, 2009, ILLUSTRATIVE PROGRAM
   MathWorks, MATHW SIM SIM MOD BA
   MathWorks, Simscape-Model and simulate multidomain physical systems
   MATTSSON SE, 1993, SIAM J SCI COMPUT, V14, P677, DOI 10.1137/0914043
   Modelica Association, 2017, Modelica-A Unified Object-Oriented Language for Physical Systems Modeling-Language Specification Version 3.4
   MODELISAR Consortium and Modelica Association, FUNCT MOCK INT MOD E
   Murray LM, 2018, ANNU REV CONTROL, V46, P29, DOI 10.1016/j.arcontrol.2018.10.013
   National Instruments, WHAT IS LABVIEW NAT
   Nytsch-Geusen Christoph, 2005, P 4 INT MOD C TU HAM, V2
   OpenBugs Online Examples, PUMPS CONJ GAMM POIS
   PANTELIDES CC, 1988, SIAM J SCI STAT COMP, V9, P213, DOI 10.1137/0909014
   Pryce JD, 2001, BIT, V41, P364, DOI 10.1023/A:1021998624799
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Reenskaug Trygve, 1979, MOD VIEWS CONTR XER
   Ronquist F, 2021, COMMUN BIOL, V4, DOI 10.1038/s42003-021-01753-7
   rr development team, 2020, RR LIGHTW8 REC DET D
   SUGIYAMA K, 1981, IEEE T SYST MAN CYB, V11, P109, DOI 10.1109/TSMC.1981.4308636
   Tanimoto S. L., 1990, Journal of Visual Languages and Computing, V1, P127, DOI 10.1016/S1045-926X(05)80012-6
   Tanimoto SL, 2013, 2013 1ST INTERNATIONAL WORKSHOP ON LIVE PROGRAMMING (LIVE), P31, DOI 10.1109/LIVE.2013.6617346
   Van Tendeloo Y, 2019, SOFTW SYST MODEL, V18, P2821, DOI 10.1007/s10270-018-0700-7
   von H, 2012, LNCS, V7539, P209, DOI [10.1007/978-3-642-34059-8, DOI 10.1007/978-3-642-34059-8]
   von Hanxleden R, 2014, ACM SIGPLAN NOTICES, V49, P372, DOI [10.1145/2666356.2594310, 10.1145/2594291.2594310]
   Wood F, 2014, JMLR WORKSH CONF PRO, V33, P1024
   Zimmer Dirk, 2008, P 6 INT MOD C, P47
NR 64
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2021
VL 20
IS 4
AR 33
DI 10.1145/3431387
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SR5YW
UT WOS:000661120400007
OA Green Published
DA 2024-07-18
ER

PT J
AU Rottleuthner, M
   Schmidt, TC
   Wählisch, M
AF Rottleuthner, Michel
   Schmidt, Thomas C.
   Wahlisch, Matthias
TI Sense Your Power: The ECO Approach to Energy Awareness for IoT Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; power measurement; energy management; IoT operating
   system
AB Energy-constrained sensor nodes can adaptively optimize their energy consumption if a continuous measurement is provided. This is of particular importance in scenarios of high dynamics such as with energy harvesting. Still, self-measuring of power consumption at reasonable cost and complexity is unavailable as a generic system service.
   In this article, we present ECO, a hardware-software co-design that adds autonomous energy management capabilities to a large class of low-end IoT devices. ECO consists of a highly portable hardware shield built from inexpensive commodity components and software integrated into the RIOT operating system. RIOT supports more than 200 popularmicrocontrollers. Leveraging this flexibility, we assembled a variety of sensor nodes to evaluate key performance properties for different device classes. An overview and comparison with related work shows how ECO fills the gap of in situ power attribution transparently for consumers and how it improves over existing solutions. We also report about two different real-world field trials, which validate our solution for long-term production use.
C1 [Rottleuthner, Michel; Schmidt, Thomas C.] Hamburg Univ Appl Sci, Berliner Tor 7, D-20099 Hamburg, Germany.
   [Wahlisch, Matthias] Free Univ Berlin, Takustr 9, D-14195 Berlin, Germany.
C3 Hochschule Angewandte Wissenschaft Hamburg; Free University of Berlin
RP Rottleuthner, M (corresponding author), Hamburg Univ Appl Sci, Berliner Tor 7, D-20099 Hamburg, Germany.
EM michel.rottleuthner@haw-hamburg.de; t.schmidt@haw-hamburg.de;
   m.waehlisch@fu-berlin.de
RI Wählisch, Matthias/HLG-5906-2023
OI Wählisch, Matthias/0000-0002-3825-2807; Schmidt, Thomas
   C./0000-0002-0956-7885
CR Alizai M. H., 2016, P 2016 INT C EMBEDDE, P35
   Anagnostou P, 2018, INT WORKS POW TIM, P54, DOI 10.1109/PATMOS.2018.8464146
   [Anonymous], 2007, SIGBED Rev
   [Anonymous], 2017, RES ART REV BADG
   [Anonymous], 2014, I2C BUS SPEC US MAN
   Baccelli Emmanuel, 2013, 2013 IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS), P79, DOI 10.1109/INFCOMW.2013.6970748
   Baccelli E, 2018, IEEE INTERNET THINGS, V5, P4428, DOI 10.1109/JIOT.2018.2815038
   Bellosa Frank., 2000, Proceedings of the 9th workshop on ACMSIGOPS European workshop: beyond the PC: new challenges for the operating system, P37, DOI DOI 10.1145/566726.566736
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Bormann C., 2014, RFC 7228, DOI DOI 10.17487/RFC7228
   Branco A, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P55, DOI 10.1145/3356250.3360033
   Buchli B., 2014, P 12 ACM C EMB NETW, P31, DOI [DOI 10.1145/2668332.2668333, 10.1145/2668332.2668333]
   Do Thanh, 2009, P 2 WORKSH POW AW CO
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Dunkels A., 2011, Powertrace: Network-level Power Profiling for Low-power Wireless Networks Low-power Wireless
   Dunkels F., 2007, P 4 WORKSH EMB NETW, P28
   Dutta P, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P283, DOI 10.1109/IPSN.2008.58
   Fonseca R., 2008, OSDI, P323
   Geissdoerfer K, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P83, DOI 10.1145/3356250.3360042
   Geissdoerfer K, 2019, IPSN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P109, DOI 10.1145/3302506.3310393
   Gündogan C, 2020, COMPUT COMMUN, V164, P114, DOI 10.1016/j.comcom.2020.10.002
   Gündogan C, 2018, PROCEEDINGS OF THE 5TH ACM CONFERENCE ON INFORMATION-CENTRIC NETWORKING (ICN'18), P159, DOI 10.1145/3267955.3267967
   Gündogan C, 2020, 2020 IFIP NETWORKING CONFERENCE AND WORKSHOPS (NETWORKING), P19
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Jiang XF, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P186, DOI 10.1109/IPSN.2007.4379678
   JONES TC, 1984, IEEE T SOFTWARE ENG, V10, P488, DOI 10.1109/TSE.1984.5010271
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kazdaridis G, 2017, PROCEEDINGS OF THE 11TH WORKSHOP ON WIRELESS NETWORK TESTBEDS, EXPERIMENTAL EVALUATION & CHARACTERIZATION (WINTECH '17), P97, DOI 10.1145/3131473.3133331
   Keithley, 2016, MOD DMM7510 7 1 2 DI
   Kellner S, 2010, LECT NOTES COMPUT SC, V6511, P62, DOI 10.1007/978-3-642-17520-6_6
   Kim HS, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P264, DOI 10.1145/3274783.3274839
   Kraemer FA, 2017, IOT'17: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS, P8, DOI 10.1145/3131542.3131544
   Landsiedel O, 2005, Second IEEE Workshop on Embedded Networked Sensors, P37, DOI 10.1109/EMNETS.2005.1469097
   Lenders Martine, 2018, ARXIV180102833
   Li Q, 2013, 2013 9TH IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (IEEE DCOSS 2013), P231, DOI 10.1109/DCOSS.2013.67
   Li Qiang, 2013, P INT C DISTR COMP S, P231
   Liggesmeyer P, 2009, IEEE SOFTWARE, V26, P19, DOI 10.1109/MS.2009.80
   Lim R, 2013, 2013 ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P153, DOI 10.1109/IPSN.2013.6917582
   Lim Roman, 2017, P INT C EMB WIR SYST, P180, DOI DOI 10.5555/3108009.3108033
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   Renner C, 2014, SUSTAIN COMPUT-INFOR, V4, P10, DOI 10.1016/j.suscom.2013.07.002
   Rottleuthner M, 2019, PROCEEDINGS OF THE 7TH INTERNATIONAL WORKSHOP ON ENERGY HARVESTING & ENERGY-NEUTRAL SENSING SYSTEMS (ENSSYS'19), P22, DOI 10.1145/3362053.3363495
   Ruskuls R, 2010, LECT NOTES COMPUT SC, V6511, P194, DOI 10.1007/978-3-642-17520-6_24
   Scheitle Q, 2017, PROCEEDINGS OF THE 2017 REPRODUCIBILITY WORKSHOP (REPRODUCIBILITY '17), P5, DOI 10.1145/3097766.3097768
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   Sigrist L, 2017, DES AUT TEST EUROPE, P1159, DOI 10.23919/DATE.2017.7927164
   Sommer Philipp, 2013, P 11 ACM C EMB NETW
   Starner T, 1996, IBM SYST J, V35, P618, DOI 10.1147/sj.353.0618
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Tancreti M., 2011, P C EMB NETW SENS SY, P288
   Titzer BL, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P477
   TTN Community, 2020, THE THINGS NETWORK
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
   Zhang Hong, 2011, P 4 WORKSH POW AW CO
   Zhou RG, 2013, 2013 ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P141, DOI 10.1109/IPSN.2013.6917581
NR 55
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2021
VL 20
IS 3
AR 24
DI 10.1145/3441643
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RT4SQ
UT WOS:000644451500008
DA 2024-07-18
ER

PT J
AU Awan, MA
   Bletsas, KN
   Souto, PF
   Akesson, B
   Tovar, E
AF Awan, Muhammad Ali
   Bletsas, Konstanti Nos
   Souto, Pedro F.
   Akesson, Benny
   Tovar, Eduardo
TI Techniques and Analysis for Mixed-criticality Scheduling with
   Mode-dependent Server Execution Budgets
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Real-time systems; mixed-criticality scheduling; vestal model; mode
   change; server-based scheduling; dynamic execution Budget; timing
   isolation
AB In mixed-criticality systems, tasks of different criticality share system resources, mainly to reduce cost. Cost is further reduced by using adaptive mode-based scheduling arrangements, such as Vestal's model, to improve resource efficiency, while guaranteeing schedulability of critical functionality. To simplify safety certification, servers are often used to provide temporal isolation between tasks. In its simplest form, a server is a periodically recurring time window, in which some tasks are scheduled. A server's computational requirements may greatly vary in different modes, although state-of-the-art techniques and schedulability tests do not allow different budgets to be used by a server in different modes. This results in a single conservative execution budget for all modes, increasing system cost.
   The goal of this paper is to reduce the cost of mixed-criticality systems through three main contributions: (i) a scheduling arrangement for uniprocessor systems employing fixed-priority scheduling within periodic servers, whose budgets are dynamically adjusted at run-time in the event of a mode change, (ii) a new schedulability analysis for such systems, and (iii) heuristic algorithms for assigning budgets to servers in different modes and ordering the execution of the servers. Experiments with synthetic task sets demonstrate considerable improvements (up to 52.8%) in scheduling success ratio when using dynamic server budgets vs. static "one-size-fits-all-modes" budgets.
C1 [Awan, Muhammad Ali; Bletsas, Konstanti Nos; Tovar, Eduardo] CISTER, Res Ctr, Rua Dr Antonio Bernardino Almeida 431, P-4249015 Porto, Portugal.
   [Awan, Muhammad Ali; Bletsas, Konstanti Nos; Tovar, Eduardo] ISEP IPP, Rua Dr Antonio Bernardino Almeida 431, P-4249015 Porto, Portugal.
   [Souto, Pedro F.] Univ Porto, Fac Engn, Informat Engn Dept, Rua Dr Roberto Frias S-N, P-4200465 Porto, Portugal.
   [Akesson, Benny] TNO, ESI, Eindhoven, Netherlands.
   [Akesson, Benny] Univ Amsterdam, High Tech Campus 25, NL-5656 AE Eindhoven, Netherlands.
C3 Instituto Politecnico do Porto; Instituto Politecnico do Porto;
   Universidade do Porto; Netherlands Organization Applied Science
   Research; University of Amsterdam
RP Awan, MA (corresponding author), CISTER, Res Ctr, Rua Dr Antonio Bernardino Almeida 431, P-4249015 Porto, Portugal.; Awan, MA (corresponding author), ISEP IPP, Rua Dr Antonio Bernardino Almeida 431, P-4249015 Porto, Portugal.
EM awa@isep.ipp.pt; ksbs@isep.ipp.pt; pfs@fe.up.pt; benny.akesson@tno.nl;
   emt@isep.ipp.pt
RI do Souto, Pedro Alexandre Guimarães Lobo Ferreira/U-3667-2019; Akesson,
   Benny/D-6528-2013; Souto, Pedro/GRJ-5082-2022
OI do Souto, Pedro Alexandre Guimarães Lobo Ferreira/0000-0002-0822-3423;
   Akesson, Benny/0000-0003-2949-2080; Souto, Pedro/0000-0002-0822-3423;
   Awan, Muhammad Ali/0000-0001-5817-2284; Bletsas,
   Konstantinos/0000-0002-3640-0239; Tovar, Eduardo/0000-0001-8979-3876
FU FCT/MCTES (Portuguese Foundation for Science and Technology), within the
   CISTER Research Unit [UID/CEC/04234]; Operational Competitiveness
   Programme and Internationalization (COMPETE 2020) under the PT2020
   Partnership Agreement, through the European Regional Development Fund
   (ERDF); FCT [POCI-01-0145-FEDER-029119]; Netherlands Organisation for
   Applied Scientific Research TNO
FX This work was partially supported by National Funds through FCT/MCTES
   (Portuguese Foundation for Science and Technology), within the CISTER
   Research Unit (UID/CEC/04234); also by the Operational Competitiveness
   Programme and Internationalization (COMPETE 2020) under the PT2020
   Partnership Agreement, through the European Regional Development Fund
   (ERDF), and by national funds through the FCT, within project
   POCI-01-0145-FEDER-029119 (PREFECT). This research is supported by the
   Netherlands Organisation for Applied Scientific Research TNO.
CR AERONAUTICAL RADIO INC, 2010, 653P13 AER RAD INC
   Ali Awan Muhammad, 2017, Architecture of Computing Systems - ARCS 2017. 30th International Conference. Proceedings: LNCS 10172, P205, DOI 10.1007/978-3-319-54999-6_16
   Awan MA, 2019, REAL-TIME SYST, V55, P248, DOI 10.1007/s11241-018-9322-y
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2011, LECT NOTES COMPUT SC, V6652, P174, DOI 10.1007/978-3-642-21338-0_13
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Beck MT, 2015, IEEE GLOB COMM CONF, DOI 10.1109/GLOCOM.2015.7417401
   Beckert M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126559
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bletsas K., 2018, PROC WORKSHOP MIXED, P25
   Burns A, 2014, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2014.12
   Certification Authorities Software Team (CAST), 2016, Position Paper CAST- 32A, Multi-core Processors
   Chisholm M, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P58, DOI 10.1145/3139258.3139268
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Evripidou C., 2016, P 4 WORKSH MIX CRIT
   Gu XZ, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P47, DOI [10.1109/RTSS.2016.15, 10.1109/RTSS.2016.014]
   Gu XZ, 2015, EUROMICRO, P13, DOI 10.1109/ECRTS.2015.9
   Guan F, 2017, SCI PROGRAMMING-NETH, V2017, DOI 10.1155/2017/3403685
   Herman JL, 2012, IEEE REAL TIME, P197, DOI 10.1109/RTAS.2012.24
   Hu B., 2018, J REAL TIME SYSTEMS, V55, P471
   Hu B, 2016, ACM T EMBED COMPUT S, V16, DOI 10.1145/2950058
   Huang HM, 2012, IEEE REAL TIME, P23, DOI 10.1109/RTAS.2012.16
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kim N, 2017, REAL-TIME SYST, V53, P709, DOI 10.1007/s11241-017-9272-9
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Law Stephen, 2019, P 31 EUR C REAL TIM
   Lipari G., 2013, WORKSH REAL TIM SYST
   Missimer E, 2016, PROC EUROMICR, P120, DOI 10.1109/ECRTS.2016.13
   Papadopoulos A.V., 30 EUROMICRO C REAL
   Ren JK, 2015, EUROMICRO, P25, DOI 10.1109/ECRTS.2015.10
   RTCA Inc., 2012, RTCADO178C
   Sousa PB, 2014, REAL-TIME SYST, V50, P680, DOI 10.1007/s11241-014-9204-x
   Souto P, 2015, IEEE INT CONF EMBED, P110, DOI 10.1109/RTCSA.2015.13
   Tamas-Selicean D., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P1, DOI 10.1109/ISORCW.2011.11
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 35
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 109
DI 10.1145/3358234
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700065
DA 2024-07-18
ER

PT J
AU Dai, XT
   Chang, WL
   Zhao, S
   Burns, A
AF Dai, Xiaotian
   Chang, Wanli
   Zhao, Shuai
   Burns, Alan
TI A Dual-Mode Strategy for Performance-Maximisation and Resource-Efficient
   CPS Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Cyber-physical systems; dual-mode scheduling; resource dimensioning;
   switching systems; schedulability analysis; non-convex optimisation
ID SCHEDULABILITY; ALGORITHM; STABILITY
AB The emerging scenarios of cyber-physical systems (CPS), such as autonomous vehicles, require implementing complex functionality with limited resources, as well as high performances. This paper considers a common setup in which multiple control and non-control tasks share one processor, and proposes a dual-mode strategy. The control task switches between two sampling periods when rejecting (coping with) a disturbance. We create an optimisation framework looking for the switching sampling periods and time instants that maximise the control performance (indexed by settling time) and resource efficiency (indexed by the number of tasks that are schedulable on the processor). The latter objective is enabled with schedulability analysis tailored for the dual-mode model. Experimental results show that (i) given a set of tasks, the proposed strategy improves the control performances whilst retaining schedulability; and (ii) given requirements on the control performances, the proposed strategy is able to schedule more tasks.
C1 [Dai, Xiaotian; Chang, Wanli; Zhao, Shuai; Burns, Alan] Univ York, Dept Comp Sci, York, N Yorkshire, England.
C3 University of York - UK
RP Dai, XT (corresponding author), Univ York, Dept Comp Sci, York, N Yorkshire, England.
EM xiaotian.dai@york.ac.uk; wanli.chang@york.ac.uk; shuai.zhao@york.ac.uk;
   alan.burns@york.ac.uk
RI Dai, Xiaotian/AAE-9820-2020; Burns, Alan/AAF-2700-2019
OI Dai, Xiaotian/0000-0002-6669-5234; 
FU UK EPSRC [EP/N023641/1]
FX This work has been partially funded by UK EPSRC project EP/N023641/1,
   Layers for Structuring Trustworthy Ambient Systems (STRATA).
CR [Anonymous], 2016, ANAL REAL TIME SYSTE
   [Anonymous], INT C EMB SOFTW EMSO
   [Anonymous], [No title captured]
   Arzen K.-E., 1999, Proceedings of the 14th World Congress. International Federation of Automatic Control, P423
   Årzén KE, 2000, IEEE DECIS CONTR P, P4865, DOI 10.1109/CDC.2001.914701
   Ascia G, 2006, J UNIVERS COMPUT SCI, V12, P370
   Astrom KJ., 2013, COMPUTER CONTROLLED
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bini E, 2014, IEEE T AUTOMAT CONTR, V59, P78, DOI 10.1109/TAC.2013.2279913
   CASTANE R, 2006, 18 EUR C REAL TIM SY
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Cervin A, 2011, IEEE T CONTR SYST T, V19, P902, DOI 10.1109/TCST.2010.2053205
   Chang WL, 2016, FOUND TRENDS ELECTRO, V10, pI, DOI 10.1561/1000000045
   Dorf R. C., 2011, Modern Control Systems
   Emberson P, 2010, IEEE T SOFTWARE ENG, V36, P704, DOI 10.1109/TSE.2009.58
   Emberson P, 2008, REAL TIM SYST SYMP P, P270, DOI 10.1109/RTSS.2008.24
   Greco L, 2011, IEEE T AUTOMAT CONTR, V56, P571, DOI 10.1109/TAC.2010.2058497
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Lin H, 2009, IEEE T AUTOMAT CONTR, V54, P308, DOI 10.1109/TAC.2008.2012009
   Mesidis P., 2011, Proc. of 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, P1, DOI DOI 10.1109/RECOSOC.2011.5981532
   Phillips C.L., 2007, Digital control system analysis and design
   Racu A., 2012, 7 INT WORKSH REC COM, P1
   Ramanathan P, 1997, DIG PAP INT SYMP FAU, P132, DOI 10.1109/FTCS.1997.614086
   Seto DB, 1996, REAL TIM SYST SYMP P, P13, DOI 10.1109/REAL.1996.563693
   Yokota T, 1996, COMPUT IND ENG, V30, P905, DOI 10.1016/0360-8352(96)00041-1
   Zhao S. J., 2018, THESIS
NR 27
TC 15
Z9 17
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 85
DI 10.1145/3358213
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700041
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Luo, ZX
   Zuo, FL
   Jiang, Y
   Gao, J
   Jiao, X
   Sun, JG
AF Luo, Zhengxiong
   Zuo, Feilong
   Jiang, Yu
   Gao, Jian
   Jiao, Xun
   Sun, Jiaguang
TI Polar: Function Code Aware Fuzz Testing of ICS Protocol
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Fuzz testing; industrial control system protocol; function code;
   vulnerability detection
AB Industrial Control System (ICS) protocols are widely used to build communications among system components. Compared with common internet protocols, ICS protocols have more control over remote devices by carrying a specific field called "function code", which assigns what the receive end should do. Therefore, it is of vital importance to ensure their correctness. However, traditional vulnerability detection techniques such as fuzz testing are challenged by the increasing complexity of these diverse ICS protocols.
   In this paper, we present a function code aware fuzzing framework - Polar, which automatically extracts semantic information from the ICS protocol and utilizes this information to accelerate security vulnerability detection. Based on static analysis and dynamic taint analysis, Polar initiates the values of the function code field and identifies some vulnerable operations. Then, novel semantic aware mutation and selection strategies are designed to optimize the fuzzing procedure. For evaluation, we implement Polar on top of two popular fuzzers - AFL and AFLFast, and conduct experiments on several widely used ICS protocols such as Modbus, IEC104, and IEC 61850. Results show that, compared with AFL and AFLFast, Polar achieves the same code coverage and bug detection numbers at the speed of 1.5X-12X. It also gains increase with 0%-91% more paths within 24 hours. Furthermore, Polar has exposed 10 previously unknown vulnerabilities in those protocols, 6 of which have been assigned unique CVE identifiers in the US National Vulnerability Database.
C1 [Luo, Zhengxiong; Zuo, Feilong; Jiang, Yu; Gao, Jian; Sun, Jiaguang] Tsinghua Univ, Sch Software, BNRist, KLISS, Beijing, Peoples R China.
   [Jiao, Xun] Villanova Univ, Dept Comp Sci & Engn, Villanova, PA 19085 USA.
C3 Tsinghua University; Villanova University
RP Jiang, Y (corresponding author), Tsinghua Univ, Sch Software, BNRist, KLISS, Beijing, Peoples R China.
EM luozx19@mails.tsinghua.edu.cn; zuofl19@mails.tsinghua.edu.cn;
   jiangyu198964@126.com; gaojian094@gmail.com; xun.jiao@villanova.edu;
   sunjiaguang@126.com
RI Luo, Zhengxiong/HLP-8344-2023
OI Luo, Zhengxiong/0000-0001-6522-9269
CR [Anonymous], 2008, NETWORK DISTRIBUTED
   [Anonymous], 2016, NDSS
   [Anonymous], 2018, ARXIV180700182
   [Anonymous], 2008, P OSDI
   [Anonymous], 2017, NDSS
   Bohme Marcel, 2016, ACM C COMP COMM SEC
   Cadar C, 2013, COMMUN ACM, V56, P82, DOI 10.1145/2408776.2408795
   Chen P, 2018, P IEEE S SECUR PRIV, P711, DOI 10.1109/SP.2018.00046
   Fu Ying, 2019, EVMFUZZER DETECT EVM
   Ganesh V, 2009, PROC INT CONF SOFTW, P474, DOI 10.1109/ICSE.2009.5070546
   Gao J, 2018, ESEC/FSE'18: PROCEEDINGS OF THE 2018 26TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P803, DOI 10.1145/3236024.3275524
   Godefroid P., 2008, PLDI
   Google, 2015, American fuzzy lop
   Guo JM, 2018, ESEC/FSE'18: PROCEEDINGS OF THE 2018 26TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P739, DOI 10.1145/3236024.3264835
   Holler Christian, 2012, USENIX SEC S
   Klees George T., 2018, ACM C COMP COMM SEC
   Lemieux C., 2018, ASE
   Liang J, 2018, ESEC/FSE'18: PROCEEDINGS OF THE 2018 26TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P809, DOI 10.1145/3236024.3275525
   MILLER BP, 1990, COMMUN ACM, V33, P32, DOI 10.1145/96267.96279
   Sen K., 2005, CUTE CONCOLIC UNIT T
   Serebryany Konstantin, 2012, USENIX ANN TECHN C M
   Shi Heyuan, 2019, IND PRACTICE COVERAG
   Sutton M., 2007, Fuzzing: brute force vulnerability discovery
   Wang MZ, 2018, PROC IEEE ACM INT C, P61, DOI 10.1145/3183440.3183494
   Wang TL, 2010, P IEEE S SECUR PRIV, P495, DOI 10.1109/SP.2010.37
   Yang Xuejun, 2011, PLDI
NR 26
TC 21
Z9 26
U1 4
U2 31
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 93
DI 10.1145/3358227
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700049
DA 2024-07-18
ER

PT J
AU Pan, RY
   Parmer, G
AF Pan, Runyu
   Parmer, Gabriel
TI MxU: Towards Predictable, Flexible, and Efficient Memory Access Control
   for the Secure IoT
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE MPU; MMU; memory access control; IoT
AB The advanced functionality requirements of modern embedded and Internet of Things (IoT) devices - from autonomous vehicles, to city and power-grid management - are driving an ever-increasing software complexity. At the same time, the pervasive internet connections of these systems necessitate the fundamental design of security into these devices. The isolation of complex features from those that are critical through protection domains is an effective means to constrain the scope of faults and security breaches. Common hardware-provided memory facilities to enforce protection domains through memory access control - including Memory Management Units (MMUs) usually found in microprocessors, and Memory Protection Units (MPUs) usually found in microcontrollers - must meet the goals of enabling flexible, efficient and dynamic management of memory, and must enable tight bounds on the worst-case execution of critical code. Unfortunately, current system memory management facilities are ill-prepared to handle this challenge: MMUs that use extensive caches to achieve strong average-case performance suffer from debilitating worst-case and even average-case behavior under hefty interference, while MPUs struggle to provide flexible memory management.
   This paper details MxU, a memory protection and allocation abstraction that integrates temporal specifications into the memory management subsystem, to enable portable code to achieve both predictable, tightly-bounded execution and dynamic management across both MMU- and MPU-based systems. We implement MxU in the Composite microkernel, and evaluate its flexibility and predictability over two different architectures: a MPU-based Cortex-M7 microcontroller and a MMU-based Cortex-A9 microprocessor using a suite of modern applications including neural network-based inference, SQLite, and a javascript runtime.
   For MMU-based systems, MxU reduces application TLB stall by up to 68.0%. For MPU-based systems, MxU enables flexible dynamic memory management often with application overheads of 1%, increasing to 6.1% under significant interference.
C1 [Pan, Runyu; Parmer, Gabriel] George Washington Univ, Washington, DC 20052 USA.
C3 George Washington University
RP Pan, RY (corresponding author), George Washington Univ, Washington, DC 20052 USA.
EM panrunyu@gwu.edu; gparmer@gwu.edu
OI Parmer, Gabriel/0000-0003-1343-4492
FU National Science Foundation [CNS-1815690]; ONR [N00014-14-1-0386, ONR
   STTR N00014-15-P-1182, N68335-17-C-0153]
FX This material is based upon work supported by the National Science
   Foundation under Grant No. CNS-1815690, and by ONR Awards No.
   N00014-14-1-0386, ONR STTR N00014-15-P-1182 and N68335-17-C-0153. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the NSF nor ONR.
CR Chisholm Micaiah, 2015, RTSS
   Clements Abraham A., 2018, USENIX SEC
   Egger Bernhard., 2008, EMSOFT
   Elphinstone K., 2013, SOSP
   Farshchi Farzad., 2018, ECRTS
   Gadepalli PhaniKishore., 2017, RTSS
   Hashemi Amir H., 1997, PLDI
   HighTec EDV-Systeme, 2019, PXROS HR
   Ishikawa Takuya., 2013, OSPERT
   Kim H., 2013, ECRTS
   Kloda Tomasz, 2019, RTAS
   Li Lian, 2005, PACT
   Mancuso Renato, 2013, RTAS
   Mittal S, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2858792
   Mueller F., 1995, LCTES
   Pan R, 2018, RTAS
   Panchamukhi Shrinivas Anand, 2015, RTAS
   Qureshi M. K., 2006, MICRO
   Soliman MuhammadRefaat., 2017, ECRTS
   Suh G.E., 2004, The Journal of Supercomputing
   Suhendra V., 2005, RTSS
   Wang Qi, 2015, RTAS
   Ward B. C., 2013, ECRTS
   Zhang X., 2009, EUROSYS
NR 24
TC 2
Z9 2
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 103
DI 10.1145/3358224
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700059
OA Bronze
DA 2024-07-18
ER

PT J
AU Hammari, E
   Kjeldsberg, PG
   Catthoor, F
AF Hammari, Elena
   Kjeldsberg, Per Gunnar
   Catthoor, Francky
TI Runtime Precomputation of Data-Dependent Parameters in Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dynamic embedded system; run-time resource management; parameter
   precomputation
ID SEIZURE PREDICTION
AB In many modern embedded systems, the available resources (e.g., CPU clock cycles, memory, and energy) are consumed nonuniformly while the system is under exploitation. Typically, the resource requirements in the system change with different input data that the system process. These data trigger different parts of the embedded software, resulting in different operations executed that require different hardware platform resources to be used. A significant research effort has been dedicated to develop mechanisms for runtime resource management (e.g., branch prediction for pipelined processors, prefetching of data from main memory to cache, and scenario-based design methodologies). All these techniques rely on the availability of information at runtime about upcoming changes in resource requirements. In this article, we propose a method for detecting upcoming resource changes based on preliminary calculation of software variables that have the most dynamic impact on resource requirements in the system. We apply the method on a modified real-life biomedical algorithm with real input data and estimate a 40% energy reduction as compared to static DVFS scheduling. Comparing to dynamic DVFS scheduling, an 18% energy reduction is demonstrated.
C1 [Hammari, Elena; Kjeldsberg, Per Gunnar] Norwegian Univ Sci & Technol, Dept Elect Syst, OS Bragstads Plass 2b, NO-7491 Trondheim, Norway.
   [Catthoor, Francky] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Catthoor, Francky] Univ Leuven, Dept Elect Engn, Leuven, Belgium.
C3 Norwegian University of Science & Technology (NTNU); IMEC; KU Leuven
RP Hammari, E (corresponding author), Norwegian Univ Sci & Technol, Dept Elect Syst, OS Bragstads Plass 2b, NO-7491 Trondheim, Norway.
EM ElenaHammari@ntnu.no; Per.Gunnar.Kjeldsberg@ntnu.no;
   Francky.Catthoor@imec.be
CR [Anonymous], SYSTEMATIC METHODOLO
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   Engblom J, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P46, DOI 10.1109/RTTAS.1999.777660
   Filippopoulos I, 2013, DES AUTOM EMBED SYST, V17, P669, DOI 10.1007/s10617-014-9145-6
   Fu J. W. C., 1992, SIGMICRO Newsletter, V23, P102
   Gheorghita SV, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P63, DOI 10.1109/ICSAMOS.2006.300810
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Gheorghita SV, 2005, DES AUT CON, P101
   Grannaes M., 2010, P 5 INT C HIGH PERF, P247
   Hammari E., 2012, P 2012 INT C ENG REC, P70
   Hennesy J. L., 2012, COMPUTER ARCHITECTUR
   Hulzink J, 2011, IEEE T BIOMED CIRC S, V5, P546, DOI 10.1109/TBCAS.2011.2176726
   Iasemidis LD, 2005, CLIN NEUROPHYSIOL, V116, P532, DOI 10.1016/j.clinph.2004.10.013
   Iasemidis LD, 2011, NEUROSURG CLIN N AM, V22, P489, DOI 10.1016/j.nec.2011.07.004
   NAIR R, 1995, IEEE T COMPUT, V44, P698, DOI 10.1109/12.381956
   Nesbit KJ, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P96, DOI 10.1109/HPCA.2004.10030
   Skelin M, 2014, ELECTRON P THEOR COM, P65, DOI 10.4204/EPTCS.145.7
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   Tse-Yu Yeh, 1991, Proceedings of the 24th International Symposium on Microarchitecture. MICRO 24, P51, DOI 10.1145/123465.123475
   Witte H, 2003, IEEE T BIO-MED ENG, V50, P537, DOI 10.1109/TBME.2003.810708
   WOLF A, 1985, PHYSICA D, V16, P285, DOI 10.1016/0167-2789(85)90011-9
   Yassin YH, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P222, DOI 10.1109/DSD.2016.20
   Zompakis N, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P28, DOI 10.1109/DSD.2014.76
NR 24
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 68
DI 10.1145/3191311
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800011
OA Green Published
DA 2024-07-18
ER

PT J
AU Lin, SX
   Wu, JH
   Bhattacharyya, SS
AF Lin, Shuoxin
   Wu, Jiahao
   Bhattacharyya, Shuvra S.
TI Memory-Constrained Vectorization and Scheduling of Dataflow Graphs for
   Hybrid CPU-GPU Platforms
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dataflow models; design optimization; heterogeneous computing; signal
   processing systems; software synthesis
AB The increasing use of heterogeneous embedded systems with multi-core CPUs and Graphics Processing Units (GPUs) presents important challenges in effectively exploiting pipeline, task, and data-level parallelism to meet throughput requirements of digital signal processing applications. Moreover, in the presence of systemlevel memory constraints, hand optimization of code to satisfy these requirements is inefficient and error prone and can therefore, greatly slow down development time or result in highly underutilized processing resources. In this article, we present vectorization and scheduling methods to effectively exploit multiple forms of parallelism for throughput optimization on hybrid CPU-GPU platforms, while conforming to systemlevel memory constraints. The methods operate on synchronous dataflow representations, which are widely used in the design of embedded systems for signal and information processing. We show that our novel methods can significantly improve system throughput compared to previous vectorization and scheduling approaches under the same memory constraints. In addition, we present a practical case-study of applying our methods to significantly improve the throughput of an orthogonal frequency division multiplexing receiver system for wireless communications.
C1 [Lin, Shuoxin; Wu, Jiahao; Bhattacharyya, Shuvra S.] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
   [Bhattacharyya, Shuvra S.] Tampere Univ Technol, Tampere, Finland.
C3 University System of Maryland; University of Maryland College Park;
   Tampere University
RP Lin, SX (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM slin07@umd.edu; jiahao@umd.edu; ssb@umd.edu
OI Bhattacharyya, Shuvra/0000-0001-7719-1106
FU Laboratory for Telecommunication Sciences; National Science Foundation;
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1514425] Funding Source: National Science Foundation
FX This research was supported in part by the Laboratory for
   Telecommunication Sciences and the National Science Foundation.
CR [Anonymous], 2006, INT C APPL CONC SYST
   [Anonymous], 2010, Proceedings of the Wireless Innovation Conference and Product Exposition
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Bhattacharyya S.S., 2013, Handbook of Signal Processing Systems, Vsecond
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   Chen YK, 2012, ASIA S PACIF DES AUT, P127, DOI 10.1109/ASPDAC.2012.6164932
   Ciccozzi F., 2013, P INT WORKSH MOD BAS
   Desnos K, 2015, INT CONF ACOUST SPEE, P1111, DOI 10.1109/ICASSP.2015.7178142
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Duran A, 2011, PARALLEL PROCESS LET, V21, P173, DOI 10.1142/S0129626411000151
   Goli M, 2012, IEEE I C EMBED SOFTW, P445, DOI 10.1109/HPCC.2012.67
   Gregg C, 2011, INT SYM PERFORM ANAL, P134, DOI 10.1109/ISPASS.2011.5762730
   Hagiescu A., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P467, DOI 10.1109/IPDPS.2011.52
   Hsu CJ, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1970353.1970358
   Ko MY, 2008, J SIGNAL PROCESS SYS, V50, P163, DOI 10.1007/s11265-007-0114-1
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lin Shuoxin., 2016, Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, P20
   Lund W, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P618, DOI 10.1109/PDP.2015.29
   Massey JW, 2012, CONF REC ASILOMAR C, P104, DOI 10.1109/ACSSC.2012.6488968
   Park J, 2010, SPAA '10: PROCEEDINGS OF THE TWENTY-SECOND ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P1
   Ritz S., 1993, P INT C APPL SPEC AR
   Schor L, 2013, IEEE SYM EMBED SYST, P41, DOI 10.1109/ESTIMedia.2013.6704502
   Shen C., 2011, UMIACSTR201117 I ADV
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   STUIJK S, 2006, P DES AUT C
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Tripakis S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442133
   Udupa A, 2009, INT SYM CODE GENER, P200, DOI 10.1109/CGO.2009.20
   Zaki GF, 2013, J SIGNAL PROCESS SYS, V70, P177, DOI 10.1007/s11265-012-0696-0
NR 29
TC 7
Z9 11
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2018
VL 17
IS 2
AR 50
DI 10.1145/3157669
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XC
UT WOS:000434645500022
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sogokon, A
   Ghorbal, K
   Johnson, TT
AF Sogokon, Andrew
   Ghorbal, Khalil
   Johnson, Taylor T.
TI Operational Models for Piecewise-Smooth Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Piecewise-smooth systems; hybrid automata; operational models;
   discontinuous differential equations
AB In this article we study ways of constructing meaningful operational models of piecewise-smooth systems (PWS). The systems we consider are described by polynomial vector fields defined on non-overlapping semi-algebraic sets, which form a partition of the state space. Our approach is to give meaning to motion in systems of this type by automatically synthesizing operational models in the form of hybrid automata (HA). Despite appearances, it is in practice often difficult to arrive at satisfactory HA models of PWS. The different ways of building operational models that we explore in our approach can be thought of as defining different semantics for the underlying PWS. These differences have a number of interesting nuances related to phenomena such as chattering, non-determinism, so-called mythical modes and sliding behaviour.
C1 [Sogokon, Andrew] Carnegie Mellon Univ, Comp Sci Dept, 9116 Gates Hillman Complex,5000 Forbes Ave, Pittsburgh, PA 15213 USA.
   [Ghorbal, Khalil] INRIA, Rennes, France.
   [Johnson, Taylor T.] Vanderbilt Univ, Inst Software Integrated Syst, 1025 16th Ave S, Nashville, TN 37212 USA.
   [Ghorbal, Khalil] Inria Rennes Bretagne Atlantique, Campus Beaulieu,263 Ave Gen Leclerc, F-35042 Rennes, France.
C3 Carnegie Mellon University; Inria; Vanderbilt University; Universite de
   Rennes
RP Sogokon, A (corresponding author), Carnegie Mellon Univ, Comp Sci Dept, 9116 Gates Hillman Complex,5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM asogokon@cs.cmu.edu; khalil.ghorbal@inria.fr;
   taylor.johnson@vanderbilt.edu
RI johnson, taylor/GRX-4598-2022; Johnson, Taylor T/E-8862-2015
OI Johnson, Taylor T/0000-0001-8021-9923; Ghorbal,
   Khalil/0000-0003-4941-6632
FU Air Force Research Laboratory (AFRL) [FA8750-15-1-0105]; Air Force
   Office of Scientific Research (AFOSR) [FA9550-15-1-0258,
   FA9550-16-1-0246]; EPSRC [EP/I011005/1, EP/I010335/1] Funding Source:
   UKRI
FX This article was presented at the International Conference on Embedded
   Software (EMSOFT 2017) and appears as part of the ESWEEK-TECS special
   issue. The work presented in this study was supported by the Air Force
   Research Laboratory (AFRL) through contract number FA8750-15-1-0105 and
   the Air Force Office of Scientific Research (AFOSR) under contract
   numbers FA9550-15-1-0258 and FA9550-16-1-0246.
CR Abraham E., 2014, Tools and Algorithms for the Constructionand Analysis of Systems, V8413, P279
   Ames AD, 2005, IEEE DECIS CONTR P, P696
   [Anonymous], 1964, ORDINARY DIFFERENTIA
   [Anonymous], 1993, Hybrid Systems, DOI [DOI 10.1007/3-540-57318-6_30, DOI 10.1007/3-540, DOI 10.1007/3-540-57318-6, 10.1007/3-540-57318-6_30]
   [Anonymous], 1993, Algorithmic Algebra, Texts and Monographs in Computer Science
   [Anonymous], 1951, B AM MATH SOC
   [Anonymous], 2015, LNCS, DOI [DOI 10.1007/978-3-662-46681-015, DOI 10.1007/978-3-662-46681-0]
   [Anonymous], 2000, LECT NOTES CONTROL I
   BASU S., 2006, SER ALGORITHMS COMPU
   Caviness B., 1998, Quantifier elimination and cylindrical algebraic decomposition
   Collins G. E., 1975, LECT NOTES COMPUT SC, P134, DOI [DOI 10.1007/3-540-07407-4_17, 10.1007/3-540-07407-417]
   Conley Charles C., 1978, C BOARD MATH SCI
   Cortés J, 2008, IEEE CONTR SYST MAG, V28, P36, DOI 10.1109/MCS.2008.919306
   Cox D., 2010, IDEALS VARIETIES ALG
   DAVENPORT JH, 1988, J SYMB COMPUT, V5, P29, DOI 10.1016/S0747-7171(88)80004-X
   Davoren JM, 2000, P IEEE, V88, P985, DOI 10.1109/5.871305
   Egerstedt M, 2000, LECT NOTES COMPUT SC, V1790, P103
   Frehse G., 2011, COMPUTER AIDED VERIF, P379, DOI [DOI 10.1007/978-3-642-22110-1, 10.1007/978-3-642-22110-1_30]
   Frehse Goran., 2015, An Introduction to Hybrid Automata, Numerical Simulation and Reachability Analysis, P50, DOI DOI 10.1007/978-3-658-09994-7_3
   Fulton N, 2015, LECT NOTES ARTIF INT, V9195, P527, DOI 10.1007/978-3-319-21401-6_36
   Ghorbal K, 2017, COMPUT LANG SYST STR, V47, P19, DOI 10.1016/j.cl.2015.11.003
   Goebel R, 2009, IEEE CONTR SYST MAG, V29, P28, DOI 10.1109/MCS.2008.931718
   HAJEK O, 1979, J DIFFER EQUATIONS, V32, P149, DOI 10.1016/0022-0396(79)90056-1
   HALE JK, 1963, SIAM REV, V5, P249, DOI 10.1137/1005068
   Henzinger TA, 1996, IEEE S LOG, P278, DOI 10.1109/LICS.1996.561342
   Jiang Liu, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P97
   Johansson KH, 1999, SYST CONTROL LETT, V38, P141, DOI 10.1016/S0167-6911(99)00059-6
   Lygeros J, 2003, IEEE T AUTOMAT CONTR, V48, P2, DOI 10.1109/TAC.2002.806650
   Lygeros J., 1999, Proceedings of the 38th IEEE Conference on Decision and Control (Cat. No.99CH36304), P2249, DOI 10.1109/CDC.1999.831255
   Mosterman PJ, 2003, PROCEEDINGS OF THE 2003 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P623, DOI 10.1109/WSC.2003.1261477
   Mosterman PJ, 1998, FIFTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-98) AND TENTH CONFERENCE ON INNOVATIVE APPLICATIONS OF ARTIFICAL INTELLIGENCE (IAAI-98) - PROCEEDINGS, P219
   Mosterman PJ, 1998, J FRANKLIN I, V335B, P401, DOI 10.1016/S0016-0032(96)00126-3
   Navarro-López EM, 2011, INT J SYST SCI, V42, P1883, DOI 10.1080/00207721.2010.495189
   Novikov D, 1999, ANN I FOURIER, V49, P563, DOI 10.5802/aif.1683
   Platzer A, 2008, J AUTOM REASONING, V41, P143, DOI 10.1007/s10817-008-9103-8
   Platzer A, 2010, LOGICAL ANALYSIS OF HYBRID SYSTEMS: PROVING THEOREMS FOR COMPLEX DYNAMICS, P335, DOI 10.1007/978-3-642-14509-4_9
   Sanfelice RG, 2008, ESAIM CONTR OPTIM CA, V14, P699, DOI 10.1051/cocv:2008008
   SEIDENBERG A, 1954, ANN MATH, V60, P365, DOI 10.2307/1969640
   Teschl G., 2012, Ordinary Differential Equations and Dynamical Systems, DOI DOI 10.1090/GSM/140
   Tiwari A, 2008, FORM METHOD SYST DES, V32, P57, DOI 10.1007/s10703-007-0044-3
   Utkin V.I., 2013, Sliding Modes in Control and Optimization
   Wang Shuling, 2015, IMPROVED HHL PROVER, P382
   WITSENHA.HS, 1966, IEEE T AUTOMAT CONTR, VAC11, P161, DOI 10.1109/TAC.1966.1098336
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Zhao F, 1996, AUTOMATICA, V32, P1037, DOI 10.1016/0005-1098(96)00036-2
NR 45
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 185
DI 10.1145/3126506
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800068
OA Green Published, Green Accepted, Bronze
DA 2024-07-18
ER

PT J
AU Wu, F
   Zhang, M
   Du, YJ
   He, XB
   Huang, P
   Xie, CS
   Wan, JG
AF Wu, Fei
   Zhang, Meng
   Du, Yajuan
   He, Xubin
   Huang, Ping
   Xie, Changsheng
   Wan, Jiguang
TI A Program Interference Error Aware LDPC Scheme for Improving NAND Flash
   Decoding Performance
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Program interference error; value dependence; LDPC codes
ID TO-CELL INTERFERENCE; THRESHOLD VOLTAGE DISTRIBUTION; CODES; VLSI
AB By scaling down to smaller cell size, NAND flash has significantly increased the storage capacity in order to lower the unit cost down. However, the reliability is sacrificed due to much higher raw bit error rates. As a result, conventional error correction codes (ECCs), such as BCH codes, are not sufficient. Low-density parity check (LDPC) codes with stronger error correction capability are adopted in NAND flash to guarantee data reliability. However, read performance using LDPC is poor because of its decoding complexity. It has been found that flash cells with fewer electrons are more prone to program interference errors. As a result, program interference errors show the characteristic of value dependence. This characteristic can be exploited and translated into extra information facilitating the decoding convergence. Motivated by this observation, we propose PEAL: a flash program interference error aware LDPC scheme to enhance the decoding performance. PEAL integrates the obtained extra information from the value dependence into the soft-to-hard decision process in LDPC decoding to decrease decoding iterations and improve the decoding convergence speed. Simulation results show that decoding iterations are reduced by up to 69.37% and the decoding convergence speed is improved by up to 2.5x, compared with the normalized min-sum (NMS) algorithm with 2KB information lengths at an approximate raw bit error rate of 11.5 x 10(-3).
C1 [Wu, Fei; Zhang, Meng; Xie, Changsheng; Wan, Jiguang] Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, 1037 Luoyu Rd, Wuhan 430074, Hubei, Peoples R China.
   [Wu, Fei] Huazhong Univ Sci & Technol, Shenzhen Res Inst, Wuhan, Hubei, Peoples R China.
   [Du, Yajuan] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, 1037 Luoyu Rd, Wuhan 430074, Hubei, Peoples R China.
   [He, Xubin; Huang, Ping] Temple Univ, Comp & Informat Sci, Philadelphia, PA 19122 USA.
   [He, Xubin; Huang, Ping] 1925 N 12th St, Philadelphia, PA 19122 USA.
C3 Huazhong University of Science & Technology; Huazhong University of
   Science & Technology; Huazhong University of Science & Technology;
   Pennsylvania Commonwealth System of Higher Education (PCSHE); Temple
   University
RP Zhang, M (corresponding author), Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, 1037 Luoyu Rd, Wuhan 430074, Hubei, Peoples R China.
EM wufei@hust.edu.cn; zgmeng@hust.edu.cn; dyjhust2012@gmail.com;
   xubin.he@temple.edu; templestorager@temple.edu; cs_xie@hust.edu.cn
RI zhang, meng/GQP-4394-2022
OI zhang, meng/0000-0003-1677-3393
FU National Natural Science Foundation of China [61300047, 61472152,
   61572209]; Wuhan Science and Technology Project [2017010201010108];
   Shenzhen basic research project [ICYJ20170307160135308]; Fundamental
   Research Funds for the Central Universities [2016YXMS019]; 111 Project
   [B07038]; Key Laboratory of Data Storage System, Ministry of Education;
   U.S. National Science Foundation (NSF) [CNS-1702474, CNS-1700719,
   CCF-1547804]
FX We would like to thank the anonymous reviewers for their valuable
   comments that greatly improved this article. This research is sponsored
   by the National Natural Science Foundation of China under Grant No.
   61300047, No 61472152, No. 61572209, and Wuhan Science and Technology
   Project No. 2017010201010108, and Shenzhen basic research project No.
   ICYJ20170307160135308, and the Fundamental Research Funds for the
   Central Universities No. 2016YXMS019, and the 111 Project (No. B07038).
   This work is also supported by Key Laboratory of Data Storage System,
   Ministry of Education. The work conducted at Temple University is
   partially sponsored by the U.S. National Science Foundation (NSF) under
   grants CNS-1702474, CNS-1700719, and CCF-1547804. Any opinions,
   findings, and conclusions or recommendations expressed in this material
   are those of the authors and do not necessarily reflect the views of the
   funding agencies.
CR [Anonymous], 2012, IEEE ISSCC, DOI DOI 10.1109/ISSCC.2012.6177074
   [Anonymous], 2014, 2014 30 S MASS STOR
   [Anonymous], P FLASH MEM SUMM SAN
   Aslam CA, 2017, IEEE T CIRCUITS-II, V64, P725, DOI 10.1109/TCSII.2016.2602359
   Cai Y, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P123, DOI 10.1109/ICCD.2013.6657034
   Cai Y, 2013, DES AUT TEST EUROPE, P1285
   Cai Y, 2012, DES AUT TEST EUROPE, P521
   Cao CZ, 2016, IEEE J SEL AREA COMM, V34, P2366, DOI 10.1109/JSAC.2016.2603663
   Chen F, 2009, PERF E R SI, V37, P181
   Chen SL, 2011, DES AUT CON, P753
   Dong GQ, 2010, IEEE GLOBE WORK, P1915, DOI 10.1109/GLOCOMW.2010.5700276
   Dong GQ, 2011, IEEE T CIRCUITS-I, V58, P429, DOI 10.1109/TCSI.2010.2071990
   Dong GQ, 2010, IEEE T CIRCUITS-I, V57, P2718, DOI 10.1109/TCSI.2010.2046966
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Gregori S, 2003, P IEEE, V91, P602, DOI 10.1109/JPROC.2003.811709
   Huang P., 2014, P 2014 USENIX ANN TE, P489
   Joe SM, 2012, IEEE T ELECTRON DEV, V59, P3568, DOI 10.1109/TED.2012.2219866
   Kim J, 2011, Proceedings of the BioNLP Shared Task 2011 Workshop, P1
   Kim J, 2014, IEEE T VLSI SYST, V22, P1004, DOI 10.1109/TVLSI.2013.2265314
   Kim T, 2013, IEEE T MAGN, V49, P2569, DOI 10.1109/TMAG.2013.2251417
   Lee DH, 2013, IEEE T SIGNAL PROCES, V61, P440, DOI 10.1109/TSP.2012.2222399
   Lee DH, 2012, INT CONF ACOUST SPEE, P1601, DOI 10.1109/ICASSP.2012.6288200
   Lee JD, 2003, INT RELIAB PHY SYM, P497, DOI 10.1109/RELPHY.2003.1197798
   Li HL, 2010, IEEE MILIT COMMUN C, P2056, DOI 10.1109/MILCOM.2010.5680460
   Li Q, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P125
   Meza Justin, 2015, ACM SIGMETRICS Performance Evaluation Review, V43, P177, DOI 10.1145/2745844.2745848
   Pan Y., 2012, P 18 IEEE INT S HIGH, P1
   Park KT, 2008, IEEE J SOLID-ST CIRC, V43, P919, DOI 10.1109/JSSC.2008.917558
   Qiao LY, 2016, INT CONF INSTR MEAS, P183, DOI 10.1109/IMCCC.2016.85
   Qin MH, 2014, IEEE J SEL AREA COMM, V32, P836, DOI 10.1109/JSAC.2014.140504
   Tanakamaru S, 2013, IEEE J SOLID-ST CIRC, V48, P2920, DOI 10.1109/JSSC.2013.2280078
   Taranalli V, 2015, IEEE ICC, P271, DOI 10.1109/ICC.2015.7248333
   Wang JW, 2011, J COAT TECHNOL RES, V8, P11, DOI 10.1007/s11998-010-9268-z
   Wang ZF, 2011, IEEE CIRC SYST MAG, V11, P52, DOI 10.1109/MCAS.2010.939785
   Yang C, 2013, INT CONF ACOUST SPEE, P2513, DOI 10.1109/ICASSP.2013.6638108
   Yu Cai, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P491
   Zhao JG, 2005, IEEE T COMMUN, V53, P549, DOI 10.1109/TCOMM.2004.836563
   Zhao K., 2013, FAST, V13, P244
NR 38
TC 5
Z9 5
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 141
DI 10.1145/3126563
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800024
DA 2024-07-18
ER

PT J
AU Hassan, M
   Patel, H
   Pellizzoni, R
AF Hassan, Mohamed
   Patel, Hiren
   Pellizzoni, Rodolfo
TI PMC: A Requirement-Aware DRAM Controller for Multicore Mixed Criticality
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE DRAM; memory controller; MCS; mixed criticality; real-time; memory
ID CHIP
AB We propose a novel approach to schedule memory requests in Mixed Criticality Systems (MCS). This approach supports an arbitrary number of criticality levels by enabling the MCS designer to specify memory requirements per task. It retains locality within large-size requests to satisfy memory requirements of all tasks. To achieve this target, we introduce a compact time-division-multiplexing scheduler, and a framework that constructs optimal schedules to manage requests to off-chip memory. We also present a static analysis that guarantees meeting requirements of all tasks. We compare the proposed controller against state-of-the-art memory controllers using both a case study and synthetic experiments.
C1 [Hassan, Mohamed; Patel, Hiren; Pellizzoni, Rodolfo] Univ Waterloo, Waterloo, ON, Canada.
   [Hassan, Mohamed; Patel, Hiren; Pellizzoni, Rodolfo] 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Hassan, M (corresponding author), Univ Waterloo, Waterloo, ON, Canada.; Hassan, M (corresponding author), 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
EM mohamed.hassan@uwaterloo.ca; hiren.patel@uwaterloo.ca;
   rpellizz@uwaterloo.ca
OI Hassan, Mohamed/0000-0001-5926-5861
CR Abeni L, 2004, REAL-TIME SYST, V27, P123, DOI 10.1023/B:TIME.0000027934.77900.22
   Akesson B., 2007, IEEE ACM INT C HARDW
   Akesson B., 2011, Memory controllers for real-time embedded systems
   Akesson Benny, 2011, IEEE C DES AUT TEST
   Bonami P, 2012, IMA VOL MATH APPL, V154, P1
   Buttazzo G, 2011, IEEE T IND INFORM, V7, P302, DOI 10.1109/TII.2011.2123902
   Chen YS, 2013, IEEE T PARALL DISTR, V24, P118, DOI 10.1109/TPDS.2012.114
   Ecco L., 2014, IEEE INT C EMB REAL
   Gomony MD, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2661635
   Goossens Sven, 2013, IEEE C DES AUT TEST
   Goossens Sven, 2013, IEEE INT C HARDW SOF
   Goossens Sven, 2012, IEEE C DES AUT TEST
   Graydon Patrick, 2013, INT WORKSH MIX CRIT
   Hassan M, 2016, IEEE REAL TIME
   Hassan Mohamed, 2016, IEEE C DES AUT TEST
   Hassan Mohamed, 2015, P 2015 IEEE 21 REAL
   Houck C., 1995, GENETIC ALGORITHM FU
   Ipek Engin, 2008, IEEE INT S COMP ARCH
   Jalle J., 2014, IEEE REAL TIM SYST S
   JEDEC, 2010, JEDEC DDR3 SDRAM SPE
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Kim H., 2012, MACSIM SIMULATOR HET
   Kim H., 2014, IEEE REAL TIM EMB TE
   Kim Hokeun, 2015, IEEE REAL TIM EMB TE
   Li Yonghui, 2014, IEEE EUR C REAL TIM
   Mercer C.W., 1993, Processor Capacity Reserves for Multimedia Operating Systems
   Minaeva A, 2016, J SYST SOFTWARE, V113, P44, DOI 10.1016/j.jss.2015.11.019
   Paolieri M., 2009, IEEE EMBEDDED SYSTEM, V1, P4
   Poovey J., 2007, Characterization of the EEMBC Benchmark Suite
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   Reineke Jan, 2011, IEEE ACM INT C HARDW
   Schoeberl M., 2009, EURASIP J EMBEDDED S, V2009, P2
   Valsan Prathap Kumar, 2015, IEEE INT C CYB PHYS
   Yogen Krishnapillai, 2014, IEEE EUR C REAL TIM
   Yoon Man-Ki, 2011, IEEE C REAL TIM SYST
   Zheng Pei Wu, 2013, IEEE REAL TIM SYST S
NR 36
TC 15
Z9 15
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 100
DI 10.1145/3019611
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000010
DA 2024-07-18
ER

PT J
AU Ko, Y
   Jeyapaul, R
   Kim, Y
   Lee, K
   Shrivastava, A
AF Ko, Yohan
   Jeyapaul, Reiley
   Kim, Youngbin
   Lee, Kyoungwoo
   Shrivastava, Aviral
TI Protecting Caches from Soft Errors: A Microarchitect's Perspective
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Cache; soft error; reliability;
   vulnerability; transient fault; error correction code; parity code;
   simulation
AB Soft error is one of the most important design concerns in modern embedded systems with aggressive technology scaling. Among various microarchitectural components in a processor, cache is the most susceptible component to soft errors. Error detection and correction codes are common protection techniques for cache memory due to their design simplicity. In order to design effective protection techniques for caches, it is important to quantitatively estimate the susceptibility of caches without and even with protections. At the architectural level, vulnerability is the metric to quantify the susceptibility of data in caches. However, existing tools and techniques calculate the vulnerability of data in caches through coarse-grained block-level estimation. Further, they ignore common cache protection techniques such as error detection and correction codes. In this article, we demonstrate that our word-level vulnerability estimation is accurate through intensive fault injection campaigns as compared to block-level one. Further, our extensive experiments over benchmark suites reveal several counter-intuitive and interesting results. Parity checking when performed over just reads provides reliable and power-efficient protection than that when performed over both reads and writes. On the other hand, checking error correcting codes only at reads alone can be vulnerable even for single-bit soft errors, while that at both reads and writes provides the perfect reliability.
C1 [Ko, Yohan; Kim, Youngbin; Lee, Kyoungwoo] Yonsei Univ, Dept Comp Sci, Seoul, South Korea.
   [Jeyapaul, Reiley] ARM Res, Cambridge, England.
   [Shrivastava, Aviral] Arizona State Univ, Dept Comp Sci & Engn, Tempe, AZ 85287 USA.
C3 Yonsei University; Arizona State University; Arizona State
   University-Tempe
RP Ko, Y (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul, South Korea.
EM yohan.ko@yonsei.ac.kr; reiley.jeyapaul@arm.com; yb.kim@yonsei.ac.kr;
   kyoungwoo.lee@yonsei.ac.kr; aviral.shrivastava@asu.edu
RI Jeyapaul, Reiley/AAA-5424-2020
OI Jeyapaul, Reiley/0000-0002-3774-1916; Shrivastava,
   Aviral/0000-0002-1075-897X
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICT, and future Planning
   [NRF-2015R1A2A1A15053435]; Next-Generation Information Computing
   Development Program through the NRF - Ministry of Science, ICT, and
   Future Planning [NRF-2015M3C4A7065522]; MSIP under the Research Project
   on High Performance and Scalable Manycore Operating System
   [14-824-09-011]; National Science Foundation [CCF 1055094, CCF-0916652,
   CNS 1525855]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1055094] Funding Source:
   National Science Foundation
FX This research was supported in part by Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Science, ICT, and future Planning (NRF-2015R1A2A1A15053435);
   by Next-Generation Information Computing Development Program through the
   NRF funded by the Ministry of Science, ICT, and Future Planning
   (NRF-2015M3C4A7065522); by MSIP under the Research Project on High
   Performance and Scalable Manycore Operating System (#14-824-09-011); and
   by funding from National Science Foundation grants CCF 1055094 (CAREER),
   CCF-0916652, and CNS 1525855.
CR [Anonymous], 2011, IEEE INT REL PHYS S, DOI DOI 10.1109/IRPS.2011.5784522
   [Anonymous], 2008, ITC
   [Anonymous], P INT C COMP DES OCT
   [Anonymous], 2007, ERROR CORRECTION ERR
   [Anonymous], 1986, TECHNICAL REPORT
   ARM, 2007, ARM1156T2 S TECHN MA
   ARM, 2010, ARM CORT R4 CORT R4F
   ARM, 2014, CORT A8 TECHN REF MA
   Asadi GH, 2005, INT SYM PERFORM ANAL, P269, DOI 10.1109/ISPASS.2005.1430581
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Demshki Michael, 2010, ADV RELIABILITY INTE
   Entrena L, 2012, IEEE T COMPUT, V61, P313, DOI 10.1109/TC.2010.262
   Ferreira RR, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2873058
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Huang C. X., 1995, Proceedings. 1995 International Symposium on Low Power Design, P105, DOI 10.1145/224081.224100
   Imagination, 2012, INTERAPTIV MULT SYST
   Jeyapaul R, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P105
   Ko Y, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2843943
   Ko Y, 2015, DES AUT CON, DOI 10.1145/2744769.2744846
   Kudva PaKJW, 2007, ARCH SUPP GIG INT WO
   Lee K., 2006, P 2006 INT C COMPILE, P411, DOI DOI 10.1145/1176760.1176810
   Li L, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P132
   Manoochehri M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P223, DOI 10.1145/2024723.2000091
   McNairy C, 2003, IEEE MICRO, V23, P44, DOI 10.1109/MM.2003.1196114
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Mittal S, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P197, DOI 10.1145/2902961.2902977
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Phelan Richard, 2003, CISC VIS NETW IND GL
   Slayman C., 2010, ALPHA PARTICLE NEUTR
   Texas Instruments, 2011, AM3359 SIT PROC
   Thoziyoor Shyamkumar, 2008, Technical Report. Technical Report HPL-2008-20
   Wang NJ, 2006, IEEE T DEPEND SECURE, V3, P188, DOI 10.1109/TDSC.2006.40
   Zhang W, 2005, INT SYM DEFEC FAU TO, P427, DOI 10.1109/DFTVS.2005.23
NR 34
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2017
VL 16
IS 4
AR 93
DI 10.1145/3063180
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW2EA
UT WOS:000425114000003
DA 2024-07-18
ER

PT J
AU Isenberg, T
AF Isenberg, Tobias
TI Incremental Inductive Verification of Parameterized Timed Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT 15th International Conference on Application of Concurrency to System
   Design (ACSD)
CY JUN 21-26, 2015
CL Brussels, BELGIUM
SP IEEE Comp Soc
DE Parameterized timed systems; networks of timed automata; IC3; PDR;
   verification
AB We propose and extend an approach for the verification of safety properties for parameterized timed systems modeled as networks of timed automata. For this task, we introduce an incremental workflow that is based on our algorithm IC3 with Zones. It proceeds in a cycle in which single models of the system are verified, and the verification results are employed for the reasoning about the entire system. Starting with the smallest instances, the verification of the safety property is carried out fast and efficient. On successful verification, the algorithm produces an inductive strengthening of the safety property. We reuse this result and try to reason about the entire parameterized timed system. To this end, we extrapolate the inductive strengthening into a candidate for the next-larger model. In case this candidate is a valid inductive strengthening for the next larger model, our main theorem reasons about all models of the parameterized timed system, stating that the safety property holds true for all models. Otherwise, the main cycle starts over with the verification of the next larger model. This workflow is iterated indefinitely, until able to reason about the entire parameterized timed system, until a counterexample trace is found, or until the single models become too large to be handled in the verification. We reuse the intermediate results in a Feedback-loop in order to accelerate the verification runs for the single models. Furthermore, we consider an extended formalism in comparison to our previous publications.
C1 [Isenberg, Tobias] Univ Paderborn, Inst Informat, D-33098 Paderborn, Germany.
C3 University of Paderborn
RP Isenberg, T (corresponding author), Univ Paderborn, Inst Informat, D-33098 Paderborn, Germany.
EM isenberg@mail.upb.de
CR Abdulla PA, 2004, IEEE S LOG, P345, DOI 10.1109/LICS.2004.1319629
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P8
   ALUR R, 1990, LECT NOTES COMPUT SC, V443, P322, DOI 10.1007/BFb0032042
   [Anonymous], 1980, CALCULUS COMMUNICATI, DOI DOI 10.1007/3-540-10235-3
   APT KR, 1986, INFORM PROCESS LETT, V22, P307, DOI 10.1016/0020-0190(86)90071-2
   Arons T, 2001, LECT NOTES COMPUT SC, V2102, P221
   Behrmann G, 2004, LECT NOTES COMPUT SC, V2988, P312
   Bengtsson J., 1996, Hybrid Systems III. Verification and Control, P232, DOI 10.1007/BFb0020949
   Bradley AR, 2011, LECT NOTES COMPUT SC, V6538, P70, DOI 10.1007/978-3-642-18275-4_7
   Bruttomesso Roberto, 2012, NASA Formal Methods. Proceedings of the 4th International Symposium, NFM 2012, P279, DOI 10.1007/978-3-642-28891-3_28
   Chockler H., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P135
   Een N., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P125
   Gothel Thomas, 2012, THESIS
   Grinchtein O, 2008, FORM ASP COMPUT, V20, P619, DOI 10.1007/s00165-008-0089-0
   Hendriks M, 2003, LECT NOTES COMPUT SC, V2791, P46
   Isenberg T, 2015, 2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), P1, DOI 10.1109/ACSD.2015.13
   Isenberg T, 2014, LECT NOTES COMPUT SC, V8829, P203, DOI 10.1007/978-3-319-11737-9_14
   Johnson T.E., 2013, THESIS
   Johnson Taylor T., 2012, Formal Techniques for Distributed Systems. Joint 14th IFIP WG 6.1 International Conference, FMOODS 2012 and 32nd IFIP WG 6.1 International Conference, FORTE 2012, P18, DOI 10.1007/978-3-642-30793-5_2
   Kaiser A, 2010, LECT NOTES COMPUT SC, V6174, P645
   Kesten Y., 2002, CONCUR 2002 - Concurrency Theory. 13th International Conference Proceedings (Lecture Notes in Computer Science Vol.2421), P101
   Larsen K. G., 1995, Fundamentals of Computation Theory. 10th International Conference, FCT'95. Proceedings, P62
   LYNCH N, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P2, DOI 10.1109/REAL.1992.242681
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2017
VL 16
IS 2
SI SI
AR 47
DI 10.1145/2984640
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA ES7SL
UT WOS:000399750900020
DA 2024-07-18
ER

PT J
AU Fusella, E
   Cilardo, A
AF Fusella, Edoardo
   Cilardo, Alessandro
TI Crosstalk-Aware Automated Mapping for Optical Networks-on-Chip
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE Silicon photonics; optical network-on-chip; design automation; on-chip
   interconnects; application mapping; crosstalk; power loss
ID DESIGN; SYSTEM; SWITCH
AB Optical networks-on-chip (NoCs) provide a promising answer to address the increasing requirements of ultra-high bandwidth and extremely low power consumption. Designing a photonic interconnect, however, involves a number of challenges that have no equivalent in the electronic domain, particularly the crosstalk noise, which affects the signal-to-noise ratio (SNR) possibly resulting in an inoperable architecture and hence constraining the network scalability. In this article, we point out the implications of application-driven task mapping on crosstalk effects. We motivate the main rationale of our work and provide a formalization of the problem. Then we propose a class of algorithms that automatically map the application tasks onto a generic mesh-based photonic NoC architecture such that the worst-case crosstalk is minimized. We also present a purpose-built experimental setup used for evaluating several architectural solutions in terms of crosstalk noise and SNR. The setup is used to collect extensive results from several real-world applications and case studies. The collected results show that the crosstalk noise can be significantly reduced by adopting our approach, thereby allowing higher network scalability, and can exhibit encouraging improvements over application-oblivious architectures.
C1 [Fusella, Edoardo; Cilardo, Alessandro] Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
C3 University of Naples Federico II
RP Fusella, E (corresponding author), Univ Naples Federico II, Dept Elect Engn & Informat Technol, Via Claudio 21, I-80125 Naples, Italy.
EM edoardo.fusella@unina.it; acilardo@unina.it
CR [Anonymous], 2002, COMPUTERS INTRACTABI
   [Anonymous], 2015, PROC IEEE INT MIDWES
   [Anonymous], P NAT FIB OPT ENG C
   Batten C, 2008, SYMP HI PER INT, P21, DOI 10.1109/HOTI.2008.11
   Chan J, 2011, IEEE T COMPUT AID D, V30, P1507, DOI 10.1109/TCAD.2011.2157157
   Chan J, 2010, J LIGHTWAVE TECHNOL, V28, P1305, DOI 10.1109/JLT.2010.2044231
   Chen C, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P88, DOI 10.1109/NOCS.2014.7008766
   Cilardo A, 2016, INTEGRATION, V52, P102, DOI 10.1016/j.vlsi.2015.07.017
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ding WQ, 2010, APPL PHYS LETT, V96, DOI 10.1063/1.3364145
   Edoardo Fusella and Alessandro Cilardo, 2015, P 17 INT C HIGH PERF
   Feng K, 2013, MICROPROCESS MICROSY, V37, P941, DOI 10.1016/j.micpro.2012.06.010
   Fusella E, 2016, IEEE CIRC SYST MAG, V16, P4, DOI 10.1109/MCAS.2016.2583670
   Fusella E, 2016, MICROPROCESS MICROSY, V43, P4, DOI 10.1016/j.micpro.2016.01.014
   Fusella E, 2016, DES AUT TEST EUROPE, P289
   Gambini F, 2015, OPT EXPRESS, V23, P17169, DOI 10.1364/OE.23.017169
   Grani P, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTING, NETWORKING AND COMMUNICATIONS (ICNC), P830, DOI 10.1109/ICCNC.2015.7069453
   Gu H., 2008, Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, P203, DOI DOI 10.1145/1450135.1450181
   Gu HX, 2009, IEEE COMP SOC ANN, P19, DOI 10.1109/ISVLSI.2009.19
   Gu HX, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P1728, DOI 10.1109/APCCAS.2008.4746373
   Hansson A, 2007, VLSI DES, DOI 10.1155/2007/68432
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Ji RQ, 2011, OPT EXPRESS, V19, P20258, DOI 10.1364/OE.19.020258
   Kirman N, 2006, INT SYMP MICROARCH, P492
   Lee BG, 2008, IEEE PHOTONIC TECH L, V20, P767, DOI 10.1109/LPT.2008.921100
   Lin BC, 2012, J LIGHTWAVE TECHNOL, V30, P2415, DOI 10.1109/JLT.2012.2199738
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mo KH, 2010, IEEE COMP SOC ANN, P327, DOI 10.1109/ISVLSI.2010.17
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2006, DES AUT TEST EUROPE, P116
   Nikdast M, 2014, IEEE T COMPUT AID D, V33, P437, DOI 10.1109/TCAD.2013.2288676
   Oliver I. M., 1987, Genetic Algorithms and their Applications: Proceedings of the Second International Conference on Genetic Algorithms, P224
   Pan Y, 2009, CONF PROC INT SYMP C, P429, DOI 10.1145/1555815.1555808
   Pasricha S, 2008, ASIA S PACIF DES AUT, P771
   Po Dong, 2010, 2010 IEEE Photonics Society Summer Topical Meeting Series, P191, DOI 10.1109/PHOSST.2010.5553679
   Poon AW, 2009, P IEEE, V97, P1216, DOI 10.1109/JPROC.2009.2014884
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Srinivasan K, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387, DOI 10.1109/LPE.2005.195552
   Vaez MM, 2000, IEEE T COMMUN, V48, P316, DOI 10.1109/26.823564
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   Xie YY, 2013, IEEE T VLSI SYST, V21, P1823, DOI 10.1109/TVLSI.2012.2220573
   Xie YY, 2010, DES AUT CON, P657
   Ye YY, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2093145.2093150
NR 46
TC 18
Z9 19
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 16
DI 10.1145/2930666
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900016
DA 2024-07-18
ER

PT J
AU Wehner, P
   Rettkowski, J
   Kalb, T
   Göhringer, D
AF Wehner, Philipp
   Rettkowski, Jens
   Kalb, Tobias
   Goehringer, Diana
TI Simulating Reconfigurable Multiprocessor Systems-on-Chip with MPSoCSim
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Workshop on Virtual Protyping of Parallel and Embedded Systems (ViPES)
CY 2015
CL Samos, GREECE
DE MPSoC simulator; network-on-chip dynamic partial reconfiguration;
   heterogeneous MPSoC; reconfigurable computing; routing algorithms; OVP;
   virtual platform
AB Upcoming reconfigurable Multiprocessor Systems-on-Chip (MPSoCs) present new challenges for the design and early estimation of technology requirements due to their runtime adaptive hardware architecture. The usage of simulators offers capabilities to overcome these issues. In this article, MPSoCSim, a SystemC simulator for Network-on-Chip (NoC) based MPSoCs is extended to support the simulation of reconfigurable MPSoCs. Processors, such as ARM and MicroBlaze, and peripheral models used within the virtual platform are provided by Imperas/OVP and attached to the NoC. Moreover, traffic generators are available to analyze the system. The virtual platform currently supports mesh topology with wormhole switching and several routing algorithms such as XY-, a minimal West-First algorithm, and an adaptive West-First algorithm. Amongst the impact of routing algorithms regarding performance, reconfiguration processes can be examined using the presented simulator. A mechanism for dynamic partial reconfiguration is implemented that is oriented towards the reconfiguration scheme on real FPGA platforms. It includes the simulation of the undefined behavior of the hardware region during reconfiguration and allows the adjustment of parameters. During runtime, dynamic partial reconfiguration interfaces are used to connect the Network-on-Chip infrastructure with reconfigurable regions. The configuration access ports can be modeled by the controller for the dynamic partial reconfiguration in form of an application programming interface. An additional SystemC component enables the readout of simulation time from within the application. For evaluation of the simulator timing and power consumption of the simulated hardware are estimated and compared with a real hardware implementation on a Xilinx Zynq FPGA. The comparison shows that the simulator improves the development of reconfigurable MPSoCs by early estimation of system requirements. The power estimations show a maximum deviation of 9mW at 1.9W total power consumption.
C1 [Wehner, Philipp; Rettkowski, Jens; Kalb, Tobias; Goehringer, Diana] Ruhr Univ Bochum, MCA Applicat Specif Multicore Architectures Grp, Bldg ID,Floor 1,Room 347,Univ Str 150, D-44780 Bochum, Germany.
C3 Ruhr University Bochum
RP Wehner, P (corresponding author), Ruhr Univ Bochum, MCA Applicat Specif Multicore Architectures Grp, Bldg ID,Floor 1,Room 347,Univ Str 150, D-44780 Bochum, Germany.
EM philipp.wehner@rub.de; jens.rettkowski@rub.de; tobias.kalb@rub.de;
   diana.goehringer@rub.de
RI Goehringer, Diana/ABG-4285-2021
CR Agarwal A., 2009, Journal of Engineering, Computing and Architecture, V3
   Al Kadi M, 2013, PROC INT CONF RECON
   [Anonymous], 2008, P 2008 IEEE ACM INT
   [Anonymous], SWARM SOFTWARE ARM
   Ben-Itzhak Y, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P51, DOI 10.1109/SAMOS.2012.6404157
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   Bourke Paul, 1993, DFT FFT
   Brito AV, 2007, IEEE COMP SOC ANN, P35, DOI 10.1109/ISVLSI.2007.69
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Cattaneo R, 2013, P IEEE RAP SYST PROT, P102, DOI 10.1109/RSP.2013.6683965
   Ceng J, 2008, DES AUT CON, P754
   Davis J.G., 2014, Proceedings of the 48th Annual Forum on the Geology of Industrial Minerals, Phoenix, Arizona, April 30 - May 4, 2012. Arizona Geological Survey Special Paper #9, P1
   Dubois Florentine, 2011, P 5 IEEE ACM INT S N
   Duenha L, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P164, DOI 10.1109/SAMOS.2014.6893208
   Gaur M. S., 2007, P WORKSH DIAGN SERV
   Gohringer Diana, 2014, P 5 INT S HIGHL EFF
   Gong Lingkan, 2011, P 2011 INT C FIELD P
   Grüttner K, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P181, DOI 10.1109/SAMOS.2014.6893210
   Hansen SG, 2013, 2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   Imperas Software Limited, 2015, US OVP MOD SYSTEMC T
   Imperas Software Limited, 2015, OVPSIM IMP CPUMANAGE
   Imperas Software Limited, 2015, OVP SYSTEMC
   Jain L., 2007, P WORKSHOP DIAGNOSTI, P16
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Masing Leonard, 2013, P 10 IEEE INT S IND
   Mentens Nele, 2015, P 11 INT S REC COMP
   Renau Jose, 2015, SESC SIMULATOR
   Rettkowski J., 2014, PROC INT CONF RECON, P1, DOI 10.1109/ReConFig.2014.7032552
   Rosa F, 2014, INT WORKS POW TIM
   Schürmans S, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P354, DOI 10.1109/SAMOS.2015.7363698
   Synopsys Inc, 2016, PLATF ARCH
   Tatas K., 2014, DESIGNING 2D 3D NETW
   Wehner P, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P390, DOI 10.1109/SAMOS.2015.7363704
   Wehner Philipp, 2015, P 2015 INT WORKSH CO
   Werner S, 2015, I C FIELD PROG LOGIC
   Xilinx Inc, 2015, ZYNQ 7000 ALL PROGR
   Xilinx Inc, 2014, VIV DES SUIT US GUID
   Xilinx Inc., 2015, PART REC ISE DES SUI
   Xilinx Inc, 2012, WP374 V1 2 PART REC
   Xilinx Inc, 2016, PLANAHEAD DES AN TOO
NR 40
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 4
DI 10.1145/2972952
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EH0GM
UT WOS:000391441900004
OA Bronze
DA 2024-07-18
ER

PT J
AU Hester, J
   Tobias, N
   Rahmati, A
   Sitanayah, L
   Holcomb, D
   Fu, K
   Burleson, WP
   Sorber, J
AF Hester, Josiah
   Tobias, Nicole
   Rahmati, Amir
   Sitanayah, Lanny
   Holcomb, Daniel
   Fu, Kevin
   Burleson, Wayne P.
   Sorber, Jacob
TI Persistent Clocks for Batteryless Sensing Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Remanence timekeepers; batteryless; CRFID; SRAM; clocks; RTC
AB Sensing platforms are becoming batteryless to enable the vision of the Internet of Things, where trillions of devices collect data, interact with each other, and interact with people. However, these batteryless sensing platforms-that rely purely on energy harvesting-are rarely able to maintain a sense of time after a power failure. Thismakes working with sensor data that is time sensitive especially difficult. We propose two novel, zero-power timekeepers that use remanence decay to measure the time elapsed between power failures. Our approaches compute the elapsed time from the amount of decay of a capacitive device, either on-chip Static Random-Access Memory (SRAM) or a dedicated capacitor. This enables hourglass-like timers that give intermittently powered sensing devices a persistent sense of time. Our evaluation shows that applications using either timekeeper can keep time accurately through power failures as long as 45s with low overhead.
C1 [Hester, Josiah; Tobias, Nicole; Sitanayah, Lanny; Sorber, Jacob] Clemson Univ, Clemson, SC 29631 USA.
   [Rahmati, Amir; Fu, Kevin] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Holcomb, Daniel; Burleson, Wayne P.] Univ Massachusetts Amherst, Amherst, MA USA.
   [Hester, Josiah; Tobias, Nicole; Sorber, Jacob] Clemson Univ, Sch Comp, 100 McAdams Hall,821 McMillan Rd, Clemson, SC 29670 USA.
   [Rahmati, Amir; Fu, Kevin] Univ Michigan, Dept Elect Engn & Comp Sci, Beyster Bldg,2260 Hayward St, Ann Arbor, MI 48109 USA.
   [Holcomb, Daniel; Burleson, Wayne P.] Univ Massachusetts Amherst, Dept Elect & Comp Engn, Knowles Engn Bldg,151 Holdsworth Way, Amherst, MA 01003 USA.
C3 Clemson University; University of Michigan System; University of
   Michigan; University of Massachusetts System; University of
   Massachusetts Amherst; Clemson University; University of Michigan
   System; University of Michigan; University of Massachusetts System;
   University of Massachusetts Amherst
RP Hester, J (corresponding author), Clemson Univ, Clemson, SC 29631 USA.
EM jhester@clemson.edu; rtobias@clemson.edu; rahmati@umich.edu;
   holcomb@engin.umass.edu; kevinfu@umich.edu; burleson@engin.umass.edu;
   jsorber@clemson.edu
RI Sitanayah, Lanny/ABB-1228-2021; Hester, Josiah/P-6056-2017; Rahmati,
   Amir/V-9109-2019
OI Sitanayah, Lanny/0000-0002-4692-2014; Rahmati, Amir/0000-0001-7361-1898;
   Sorber, Jacob/0000-0003-0097-9282; Hester, Josiah/0000-0002-1680-085X
FU NSF [CNS-0831244, CNS-0845874, CNS-0923313, CNS-0964641, ACI-1212680];
   SRC [1836.074]; Gigascale Systems Research Center; Sloan Research
   Fellowship; Direct For Computer & Info Scie & Enginr; Office of Advanced
   Cyberinfrastructure (OAC) [1212680] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1218586] Funding Source: National Science
   Foundation
FX This research is supported by NSF grants CNS-0831244, CNS-0845874,
   CNS-0923313, CNS-0964641, ACI-1212680, SRC task 1836.074, Gigascale
   Systems Research Center, and a Sloan Research Fellowship. Any opinions,
   findings, conclusions, and recommendations expressed in these materials
   are those of the authors and do not necessarily reflect the views of the
   sponsors. Portions of this work are patent pending.
CR Abracon Real time clock, 2015, ABR REAL TIM CLOCK 2
   [Anonymous], P 2 USENIX WORKSH EL
   [Anonymous], 2005, P 4 ACM WORKSHOP WIR
   [Anonymous], 2012, P 21 USENIX SEC S AU
   [Anonymous], 2014, 12 ACM C EMBEDDED NE
   [Anonymous], USENIX WORKSH POW AW
   [Anonymous], 1996, TECHNICAL REPORT
   Avoine G, 2008, LECT NOTES COMPUT SC, V5143, P141, DOI 10.1007/978-3-540-85230-8_11
   Avoine Gildas, 2012, COMMUNICATION
   Bono Stephen C., 2005, P 14 USENIX SEC S
   Bono Steve, 2012, COMMUNICATION
   Buchmann Isidor., 2001, BATTERIES PORTABLE W, V2
   Buettner Michael, 2008, P ACM HOTNETS 2008
   Chothia Tom, 2010, 14 INT C FIN CRYPT D
   Dehwah AH, 2015, AD HOC NETW, V28, P52, DOI 10.1016/j.adhoc.2015.01.013
   Donovan C, 2008, ENVIRON SCI TECHNOL, V42, P8591, DOI 10.1021/es801763g
   EPCglobal, 2012, EPC RAD FREQ ID PROT
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Garcia FD, 2009, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2009.6
   Goldberg I, 1999, GSM CLONING
   Guajardo Jorge, 2007, CRYPTOGRAPHIC HARDWA, P86
   Gutmann Peter, 1996, P 6 USENIX SEC S
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Heydt-Benjamin TS, 2007, LECT NOTES COMPUT SC, V4886, P2, DOI 10.1007/978-3-540-77366-5_2
   Holcomb D. E., 2012, INTERNATIONALWORKSHO
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Inc. Omega Engineering, 2007, OSXL450 INFR NONC TH
   Juels A, 2006, IEEE J SEL AREA COMM, V24, P381, DOI 10.1109/JSAC.2005.861395
   Juels A, 2005, LECT NOTES COMPUT SC, V3352, P149
   Kahn J. M., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P271, DOI 10.1145/313451.313558
   Kang DHP, 2013, ENVIRON SCI TECHNOL, V47, P5495, DOI 10.1021/es400614y
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Larcher D, 2015, NAT CHEM, V7, P19, DOI [10.1038/NCHEM.2085, 10.1038/nchem.2085]
   LIN Y, 2007, CUST INT CIRC C
   Mao W., 2001, Selected Areas in Cryptography VIII SAC'01, P342
   Minami M., 2005, P 2 INT WORKSH NETW
   Newman Sydney, 1963, DOCTOR WHO
   NXP Semiconductors MIFARE Classic, 2012, NXP SEM MIFARE CLASS
   Oren Y, 2007, IEEE T COMPUT, V56, P1292, DOI 10.1109/TC.2007.1050
   Oswald D, 2011, LECT NOTES COMPUT SC, V6917, P207, DOI 10.1007/978-3-642-23951-9_14
   Qin HF, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P55
   Raju Murugavel, 2000, SLAA119 TEX INSTR
   Ranasinghe DC, 2012, IEEE ENG MED BIO, P6402, DOI 10.1109/EMBC.2012.6347459
   Rousseau Ludovic, 2001, GEMPL DEV C
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Saxena N., 2009, P C RFID SEC
   Skorobogatov S., 2002, Tech. Rep. UCAMCL-TR-536
   Sun Electronic Systems Inc, 2011, MOD EC1X ENV CHAMB U
   Sun K., 2006, P 13 ACM C COMP COMM, P264, DOI [10.1145/1180405.1180439, DOI 10.1145/1180405.1180439]
   Swanson Richard M., 1972, INT SOL STAT CIRC C
   Szewczyk R, 2004, LECT NOTES COMPUT SC, V2920, P307
   Tessier Russell, 2005, IEEE T VERY LARGE SC, V2005
   Texas Instruments Inc, 2011, SLAS439F TEX INSTR A
   ThingMagic Inc, 2007, MERC 4 MERCURY 5 US
   Tuan Tim, 2007, CUST INT CIRC C
   van der Walt S, 2011, COMPUT SCI ENG, V13, P22, DOI 10.1109/MCSE.2011.37
   Vishay, 2008, HPC0402B C HIGH PERF
   VITTOZ E, 1994, INT SOL STAT CIRC C
   Yeager D, 2010, IEEE J SOLID-ST CIRC, V45, P2198, DOI 10.1109/JSSC.2010.2063930
   Zeng XL, 2012, PROCEDIA ENVIRON SCI, V16, P590, DOI 10.1016/j.proenv.2012.10.081
   Zhang Hong, 2011, University of Massachusetts Computer Science Technical Report UM-CS-2011-020
NR 61
TC 46
Z9 47
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2016
VL 15
IS 4
SI SI
AR 77
DI 10.1145/2903140
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX3BH
UT WOS:000384247100016
DA 2024-07-18
ER

PT J
AU Kim, SH
   Jeong, J
   Kim, JS
   Maeng, S
AF Kim, Sang-Hoon
   Jeong, Jinkyu
   Kim, Jin-Soo
   Maeng, Seungryoul
TI SmartLMK: A Memory Reclamation Scheme for Improving User-Perceived App
   Launch Time
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Android; memory management; mobile
   device; smartphone
AB As the mobile computing environment evolves, users demand high-quality apps and better user experience. Consequently, memory demand in mobile devices has soared. Device manufacturers have fulfilled the demand by equipping devices with more RAM. However, such a hardware approach is only a temporary solution and does not scale well in the resource-constrained mobile environment.
   Meanwhile, mobile systems adopt a new app life cycle and a memory reclamation scheme tailored for the life cycle. When a user leaves an app, the app is not terminated but cached in memory as long as there is enough free memory. If the free memory gets low, a victim app is terminated and the associated memory to the app is reclaimed. This process-level approach has worked well in the mobile environment. However, user experience can be impaired severely because the victim selection policy does not consider the user experience.
   In this article, we propose a novel memory reclamation scheme called SmartLMK. SmartLMK minimizes the impact of the process-level reclamation on user experience. The worthiness to keep an app in memory is modeled by means of user-perceived app launch time and app usage statistics. The memory footprint and impending memory demand are estimated from the history of the memory usage. Using these values and memory models, SmartLMK picks up the least valuable apps and terminates them at once. Our evaluation on a real Android-based smartphone shows that SmartLMK efficiently distinguishes the valuable apps among cached apps and keeps those valuable apps in memory. As a result, the user-perceived app launch time can be improved by up to 13.2%.
C1 [Kim, Sang-Hoon; Maeng, Seungryoul] Korea Adv Inst Sci & Technol, Sch Comp, 291 Daehak Ro, Daejeon 34141, South Korea.
   [Jeong, Jinkyu; Kim, Jin-Soo] Sungkyunkwan Univ, Coll Informat & Commun Engn, 2066 Seobu Ro, Suwon 16419, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Sungkyunkwan
   University (SKKU)
RP Kim, SH (corresponding author), Korea Adv Inst Sci & Technol, Sch Comp, 291 Daehak Ro, Daejeon 34141, South Korea.
EM sanghoon@calab.kaist.ac.kr; jinkyu@skku.edu; jinsookim@skku.edu;
   maeng@calab.kaist.ac.kr
RI Kim, Sang-Hoon/AAD-8797-2021; Jeong, Jinkyu/KQU-1902-2024
OI Jeong, Jinkyu/0000-0002-4905-9244; Kim, Sang-Hoon/0000-0002-2105-1734
FU National Research Foundation of Korea (NRF) grant [2013R1A2A1A01016441]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant founded by the Korea Government (MSIP) (No.
   2013R1A2A1A01016441).
CR Android, 2014, CONT PROV
   Android, 2013, MONK
   Android, 2013, MAN ACT LIF
   [Anonymous], 2010, COMPCACHE COMPRESSED
   [Anonymous], 2009, P LINUX S, P19
   [Anonymous], 2003, P SIGCHI C HUMAN FAC, DOI DOI 10.1145/642611.642657
   Apple, 2013, APPL IOS
   Apple Computer, 2006, LAUNCH TIM PERF GUID
   Barra H., 2012, 500 million
   Bishop C.M., 2006, J ELECTRON IMAGING, V16, P049901, DOI DOI 10.1117/1.2819119
   Chu D., 2011, P 13 USENIX C HOT TO, P16
   Eagle N, 2006, PERS UBIQUIT COMPUT, V10, P255, DOI 10.1007/s00779-005-0046-3
   Falaki Hossein., 2010, Diversity in smartphone usage, P179, DOI DOI 10.1145/1814433.1814453
   Gartner, 2011, SAL SMARTPH TABL EXC
   Gartner, 2012, FOR MOB DEV OP OP SY
   Hackborn Dianne, 2010, MULTITASKING ANDROID
   Hayter A., 2012, PROBABILITY STAT ENG
   Jeong J, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P191
   Jeong J, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435239
   Jeong S., 2013, Proceedings of the 2013 USENIX conference on Annual Technical Conference, P309
   Joo Yongsoo., 2011, FAST, P259
   Kellerer H., 2004, Knapsack Problems. Springer Nature Book Archives Millennium, P317
   Kim Hyojun, 2012, P 10 USENIX C FIL ST, P1
   Mackall M., 2007, P CELF EMB LIN C
   Magenheimer Dan, 2009, P 2009 OTT LIN S OLS
   Magenheimer Dan, 2013, IN KERNEL MEMORY COM
   Meeker M, 2013, KPCB INTERNET TRENDS
   Mysore P., 2005, AAAI, V5, P1541
   Oracle, 2013, PROJ TRANSC MEM
   Parate A, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P275, DOI 10.1145/2493432.2493490
   Rahmati Ahmad, 2009, TR051509
   Rahmati Ahmad, 2011, TR20110624
   Rice Efficient Computing Group, 2012, LIVELAB MEAS WIR NET
   Shepard C., 2011, ACM SIGMETRICS Performance Evaluation Review, V38, P15, DOI /10.1145/1925019.1925023
   The Linux Foundation, 2013, TIZ OP SOURC STAND B
   Trestian I, 2009, IMC'09: PROCEEDINGS OF THE 2009 ACM SIGCOMM INTERNET MEASUREMENT CONFERENCE, P267
   Waldspurger Carl A., 2002, P 5 S OP SYST DES IM
   Yan T., 2012, ACM MOBISYS
   Yurnaidi Z, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE & UTILITY EXHIBITION ON GREEN ENERGY FOR SUSTAINABLE DEVELOPMENT (ICUE)
   Zhang C., 2013, LECT NOTES I COMPUTE, P294, DOI [DOI 10.1007/978-3-642-36632-1_17, 10.1007/978-3-642-36632-117, DOI 10.1007/978-3-642-36632-117]
NR 40
TC 15
Z9 17
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 47
DI 10.1145/2894755
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700008
DA 2024-07-18
ER

PT J
AU Medhat, R
   Bonakdarpour, B
   Kumar, D
   Fischmeister, S
AF Medhat, Ramy
   Bonakdarpour, Borzoo
   Kumar, Deepak
   Fischmeister, Sebastian
TI Runtime Monitoring of Cyber-Physical Systems Under Timing and Memory
   Constraints
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Runtime monitoring; resource efficiency; cyber-physical systems
AB The goal of runtime monitoring is to inspect the well-being of a system by employing a monitor process that reads the state of the system during execution and evaluates a set of properties expressed in some specification language. The main challenge in runtime monitoring is dealing with the costs imposed in terms of resource utilization. In the context of cyber-physical systems, it is crucial for a software monitoring solution to be time predictable to improve scheduling, as well as support composition of monitoring solutions with an overall predictable behavior. Moreover, a small memory footprint is often required in components of cyber-physical systems, especially in deeply embedded systems. In this article, we propose a novel control-theoretic software monitoring solution for coordinating time predictability and memory utilization in runtime monitoring of systems that interact with the physical world. The controllers attempt to reduce monitoring jitter and maximize memory utilization while simultaneously ensuring the soundness of evaluation of properties. For systems where multiple properties are required to be monitored simultaneously, we construct a buffer sharing mechanism in which controllers dynamically share the memory space to negate the effect of bursts of environment actions, thus reducing jitter due to transient high loads.
   To validate our design choices, we present three case studies: (1) a Bluetooth mobile payment system, which shows a sporadic rate of events during peak hours; (2) a laser beam stabilizer for target tracking, and (3) a monitoring system for air/fuel ratio in a car engine exhaust and the CAM inlet position in the engine's cylinders. The experimental results of the case studies demonstrate up to 40% improvement in time predictability of the monitoring solution when compared to a basic event-triggered approach. Moreover, memory utilization reaches an average of 90% when using our dynamic buffer resizing mechanism.
C1 [Medhat, Ramy; Kumar, Deepak; Fischmeister, Sebastian] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
   [Bonakdarpour, Borzoo] McMaster Univ, Dept Comp & Software, Hamilton, ON L8S 4L7, Canada.
C3 University of Waterloo; McMaster University
RP Bonakdarpour, B (corresponding author), McMaster Univ, Dept Comp & Software, 1280 Main St West, Hamilton, ON L8S 4L7, Canada.
EM ramy.medhat@uwaterloo.ca; borzoo@mcmaster.ca; d6kumar@uwaterloo.ca;
   sfischme@uwaterloo.ca
FU Canada NSERC [463324-2014, 430575-2012]; NSERC [418396- 2012]
FX This research was supported in part by Canada NSERC Strategic Project
   Grants 463324-2014 and 430575-2012, and, NSERC Discovery Grant 418396-
   2012.
CR [Anonymous], 2011, RV. LNCS, DOI DOI 10.1007/978-3-642-29860-815
   [Anonymous], 2010, P 2 INT WORKSHOP MOB
   [Anonymous], 2005, INT C COMP AID VER
   [Anonymous], 1993, INTRO FUZZY CONTROL, DOI DOI 10.1007/978-3-662-11131-4
   [Anonymous], NORTEL NETWORKS CONT
   [Anonymous], LCNS
   [Anonymous], 2013, LNCS, DOI DOI 10.1007/978-3-642-35632-221
   Bodden E, 2007, LECT NOTES COMPUT SC, V4609, P525
   Bonakdarpour Borzoo, 2011, FM 2011: Formal Methods. Proceedings 17th International Symposium on Formal Methods, P88, DOI 10.1007/978-3-642-21437-0_9
   Bonakdarpour B, 2013, FORM METHOD SYST DES, V43, P29, DOI 10.1007/s10703-012-0182-0
   Chen F, 2007, ACM SIGPLAN NOTICES, V42, P569, DOI 10.1145/1297105.1297069
   Chilimbi TM, 2004, ACM SIGPLAN NOTICES, V39, P156, DOI 10.1145/1037187.1024412
   d'Amorim M., 2005, ACM SIGSOFT SOFTWARE, V30, P1
   Dwyer MB, 2007, PROC INT CONF SOFTW, P220
   Giannakopoulou D, 2001, 16TH ANNUAL INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2001), PROCEEDINGS, P412, DOI 10.1109/ASE.2001.989841
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   KOPETZ H, 1991, LECT NOTES COMPUT SC, V563, P87
   Navabpour S, 2015, LECT NOTES COMPUT SC, V9333, P153, DOI 10.1007/978-3-319-23820-3_10
   Pnueli A, 2006, LECT NOTES COMPUT SC, V4085, P573
   RIVERA DE, 1986, IND ENG CHEM PROC DD, V25, P252, DOI 10.1021/i200032a041
   Ross T. J., 2009, Fuzzy logic with engineering applications, V3rd
   Xiaowan Huang, 2012, International Journal on Software Tools for Technology Transfer, V14, P327, DOI 10.1007/s10009-010-0184-4
   Ziegler J.G., 1942, T AM SOC MECH ENG, V64, P11
NR 23
TC 18
Z9 23
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 79
DI 10.1145/2744196
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600019
DA 2024-07-18
ER

PT J
AU Scheir, M
   Balasch, J
   Rial, A
   Preneel, B
   Verbauwhede, I
AF Scheir, Marijn
   Balasch, Josep
   Rial, Alfredo
   Preneel, Bart
   Verbauwhede, Ingrid
TI Anonymous Split E-Cash Toward Mobile Anonymous Payments
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE E-Cash; privacy-enhancing technologies; payment systems; anonymity;
   Android; Java Card
ID EFFICIENT; CREDENTIALS
AB Anonymous E-Cash was first introduced in 1982 as a digital, privacy-preserving alternative to physical cash. A lot of research has since then been devoted to extend and improve its properties, leading to the appearance of multiple schemes. Despite this progress, the practical feasibility of E-Cash systems is still today an open question. Payment tokens are typically portable hardware devices in smart card form, resource constrained due to their size, and therefore not suited to support largely complex protocols such as E-Cash. Migrating to more powerful mobile platforms, for instance, smartphones, seems a natural alternative. However, this implies moving computations from trusted and dedicated execution environments to generic multiapplication platforms, which may result in security vulnerabilities. In this work, we propose a new anonymous E-Cash system to overcome this limitation. Motivated by existing payment schemes based on MTM (Mobile Trusted Module) architectures, we consider at design time a model in which user payment tokens are composed of two modules: an untrusted but powerful execution platform (e.g., smartphone) and a trusted but constrained platform (e.g., secure element). We show how the protocol's computational complexity can be relaxed by a secure split of computations: nonsensitive operations are delegated to the powerful platform, while sensitive computations are kept in a secure environment. We provide a full construction of our proposed Anonymous Split E-Cash scheme and show that it fully complies with the main properties of an ideal E-Cash system. Finally, we test its performance by implementing it on an Android smartphone equipped with a Java-Card-compatible secure element.
C1 [Scheir, Marijn; Balasch, Josep; Preneel, Bart; Verbauwhede, Ingrid] KU Leuven ESAT COSIC, Leuven, Belgium.
   [Scheir, Marijn; Balasch, Josep; Preneel, Bart; Verbauwhede, Ingrid] IMinds, Ghent, Belgium.
   [Rial, Alfredo] IBM Res Zurich, Zurich, Switzerland.
C3 KU Leuven; IMEC; International Business Machines (IBM)
RP Scheir, M (corresponding author), KU Leuven ESAT COSIC, Leuven, Belgium.
EM marijn.scheir@esat.kuleuven.be; josep.balasch@esat.kuleuven.be;
   lia@zurich.ibm.com; bart.preneel@esat.kuleuven.be;
   ingrid.verbauwhede@esat.kuleuven.be
RI Verbauwhede, Ingrid/W-8616-2019; Preneel, Bart/O-3798-2016
OI Verbauwhede, Ingrid/0000-0002-0879-076X; Preneel,
   Bart/0000-0003-2005-9651
FU Research Council KU Leuven: GOA TENSE [GOA/11/007]; Flemish Government
   [FWO G.00130.13N, FWO G.0876.14N]
FX This work was supported in part by the Research Council KU Leuven: GOA
   TENSE (GOA/11/007), by the Flemish Government, FWO G.00130.13N and FWO
   G.0876.14N. J. Balasch, B. Preneel, and I. Verbauwhede are with iMinds
   and the COSIC group of Departement Elektrotechniek (ESAT), KU Leuven,
   Belgium; emails: {josep.balasch, bart.preneel,
   ingrid.verbauwhede}@esat.kuleuven.be. A. Rial is with IBM Research;
   email: lia@zurich.ibm.com. Part of this work was carried out while
   Marijn Scheir was a master student at the COSIC research group; email:
   marijn.scheir@esat.kuleuven.be.
CR [Anonymous], 2006, 78163 ISO
   [Anonymous], 2001, Advances in cryptology-ASIACRYPT. LNCS, DOI [10.1007/3-540-45682-1_31, DOI 10.1007/3-540-45682-1_31]
   [Anonymous], 2002, P 9 ACM C COMPUTER C
   [Anonymous], 2005, 78164 ISO
   [Anonymous], 2001, FEDERAL INFORM PROCE, V197
   Balasch Josep, 2008, THESIS
   Batina L, 2010, LECT NOTES COMPUT SC, V6035, P209, DOI 10.1007/978-3-642-12510-2_15
   Bichsel P, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P600
   Brands S., 1994, Advances in Cryptology - CRYPTO '93. 13th Annual International Cryptology Conference Proceedings, P302
   Brands Stefan, 2000, THESIS
   Brickell E, 2004, P 11 ACM C COMP COMM, P132, DOI DOI 10.1109/TSC.2010.60
   Camenisch J, 2005, LECT NOTES COMPUT SC, V3494, P302, DOI 10.1007/11426639_18
   Camenisch J, 2001, LECT NOTES COMPUT SC, V2045, P93
   Camenisch J, 2007, P IEEE S SECUR PRIV, P101, DOI 10.1109/SP.2007.15
   Camenisch J, 2014, LECT NOTES COMPUT SC, V8713, P109, DOI 10.1007/978-3-319-11212-1_7
   Canard S, 2008, LECT NOTES COMPUT SC, V5143, P202, DOI 10.1007/978-3-540-85230-8_19
   Canard S, 2008, LECT NOTES COMPUT SC, V5037, P207, DOI 10.1007/978-3-540-68914-0_13
   Canard S, 2007, LECT NOTES COMPUT SC, V4515, P482
   Chaum D., 1983, Advances in Cryptology, Proceedings of Crypto 82, P199
   Chipknip, 2014, OFFL SMARTC PAYM SYS
   Clemente-Cuervo Efren, 2007, Proceedings of the 2007 International Conference on Security & Management. SAM 2007, P452
   Damgård I, 2002, LECT NOTES COMPUT SC, V2501, P125
   Derler David, 2011, LECT NOTES COMPUTER, V7222, P66
   Dodis Y, 2005, LECT NOTES COMPUT SC, V3386, P416
   EMVCo, 2014, EMV STAND BOD
   Geldkarte, 2014, OFFL SMARTC PAYM SYS
   Hinterwalder Gesine, 2013, Privacy Enhancing Technologies.13th International Symposium, PETS 2013. Proceedings: LNCS 7981, P40, DOI 10.1007/978-3-642-39077-7_3
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Mostowski W., 2012, LNICST, V96, P243, DOI DOI 10.1007/978-3-642-31909-914
   Okamoto T, 1995, LECT NOTES COMPUT SC, V963, P438
   PROTON, 2014, OFFL SMARTC PAYM SYS
   Ransford Benjamin, 2011, TECHNICAL REPORT
   SEEK, 2014, SEC EL EV KIT ANDR P
   Sterckx M, 2009, IEEE INT WORKS INFOR, P106, DOI 10.1109/WIFS.2009.5386474
   Visa payWave, 2014, MOB PAYM
NR 36
TC 7
Z9 7
U1 0
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 85
DI 10.1145/2783439
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600025
DA 2024-07-18
ER

PT J
AU Anand, K
   Barua, R
AF Anand, Kapil
   Barua, Rajeev
TI Instruction-Cache Locking for Improving Embedded Systems Performance
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Binary rewriting;
   caches; cache locking; embedded systems
ID REPLACEMENT; MANAGEMENT
AB Cache memories in embedded systems play an important role in reducing the execution time of applications. Various kinds of extensions have been added to cache hardware to enable software involvement in replacement decisions, improving the runtime over a purely hardware-managed cache. Novel embedded systems, such as Intel's XScale and ARM Cortex processors, facilitate locking one or more lines in cache; this feature is called cache locking. We present a method in for instruction-cache locking that is able to reduce the average-case runtime of a program. We demonstrate that the optimal solution for instruction cache locking can be obtained in polynomial time. However, a fundamental lack of correlation between cache hardware and software program points renders such optimal solutions impractical.
   Instead, we propose two practical heuristics-based approaches to achieve cache locking. First, we present a static mechanism for locking the cache, in which the locked contents of the cache are kept fixed over the execution of the program. Next, we present a dynamic mechanism that accounts for changing program requirements at runtime. We devise a cost-benefit model to discover the memory addresses that should be locked in the cache. We implement our scheme inside a binary rewriter, widening the applicability of our scheme to binaries compiled using any compiler.
   Results obtained on a suite of MiBench benchmarks show that our static mechanism results in 20% improvement in the instruction-cache miss rate on average and up to 18% improvement in the execution time on average for applications having instruction accesses as a bottleneck, compared to no cache locking. The dynamic mechanism improves the cache miss rate by 35% on average and execution time by 32% on instruction-cache-constrained applications.
C1 [Anand, Kapil; Barua, Rajeev] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20740 USA.
C3 University System of Maryland; University of Maryland College Park
RP Anand, K (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20740 USA.
EM kapil@umd.edu
CR Anand K., 2013, Proceedings of the 8th ACM European Conference on Computer Systems, EuroSys '13, P295
   Anand K., 2009, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '09, P185
   [Anonymous], P 10 INT S HARDW SOF
   [Anonymous], 2004, ARM CORTEX A 8 TECHN
   [Anonymous], OP CIT
   [Anonymous], 2007, ARM1156T2S
   [Anonymous], 2007, 3 GENERATION INTEL X
   Arnaud A, 2006, P 14 INT C REAL TIM
   Avissar Oren, 2002, ACM T EMBEBDDEDS SYS, V1, P1
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Beyls K, 2005, J SYST ARCHITECT, V51, P223, DOI 10.1016/j.sysarc.2004.09.004
   BlackFin, 2009, ADSP BF533 PROC HARD
   Brehob M, 2004, IEEE T COMPUT, V53, P73, DOI 10.1109/TC.2004.1255792
   Buck B, 2000, INT J HIGH PERFORM C, V14, P317, DOI 10.1177/109434200001400404
   Burger D, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P78, DOI 10.1145/232974.232983
   Campoy A.M., 2001, Proceedings of IASTED International Symposia Applied Informatics, P271
   Chiou D, 2000, DES AUT CON, P416, DOI 10.1145/337292.337523
   De Sutter B, 2005, ACM T PROGR LANG SYS, V27, P882, DOI 10.1145/1086642.1086645
   Edler J., 2004, Dineroiv cache simulator
   Falk H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P143
   Gordon-Ross A., 2002, IEEE Comput. Archit. Lett, V1, P2
   GORDONROSS A, 2005, P 15 ACM GREAT LAK S, P416
   Hwu W. W., 1989, 16th Annual International Symposium on Computer Architecture (Cat. No.89CH2705-2), P242
   Jones TM, 2011, INT SYM CODE GENER, P32, DOI 10.1109/CGO.2011.5764672
   Liang Y, 2010, DES AUT CON, P344
   Liu TT, 2012, J SIGNAL PROCESS SYS, V69, P173, DOI 10.1007/s11265-011-0650-6
   Liu TT, 2009, IEEE INT CONF EMBED, P494, DOI 10.1109/RTCSA.2009.59
   Panda P. R., 2000, ACM T DES AUTOMAT EL, V5, P3
   PUAUT I, 2002, P 2 INT WORKSH WORST
   Sartor JB, 2005, 9TH ANNUAL WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, P46, DOI 10.1109/INTERACT.2005.7
   SJODIN J, 1998, COMPILER ARCHITECTUR
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Tam ES, 1999, IEEE T COMPUT, V48, P1244, DOI 10.1109/12.811113
   Temam O, 1998, ACM SIGPLAN NOTICES, V33, P218, DOI 10.1145/291006.291050
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   Verma M., 2004, P C DES AUT TEST EUR
   Yang Hongbo, 2005, J EMBEDDED COMPUT, V1, P487
   [No title captured]
NR 39
TC 14
Z9 15
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 53
DI 10.1145/2700100
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800015
DA 2024-07-18
ER

PT J
AU Tamas-Selicean, D
   Pop, P
AF Tamas-Selicean, Domitian
   Pop, Paul
TI Design Optimization of Mixed-Criticality Real-Time Embedded Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded systems; Real-time systems; Mixed-criticality; Metaheuristic;
   IMA; Design optimization
AB In this article, we are interested in implementing mixed-criticality real-time embedded applications on a given heterogeneous distributed architecture. Applications have different criticality levels, captured by their Safety-Integrity Level (SIL), and are scheduled using static-cyclic scheduling. According to certification standards, mixed-criticality tasks can be integrated onto the same architecture only if there is enough spatial and temporal separation among them. We consider that the separation is provided by partitioning, such that applications run in separate partitions, and each partition is allocated several time slots on a processor. Tasks of different SILs can share a partition only if they are all elevated to the highest SIL among them. Such elevation leads to increased development costs, which increase dramatically with each SIL. Tasks of higher SILs can be decomposed into redundant structures of lower SIL tasks. We are interested to determine (i) the mapping of tasks to processors, (ii) the assignment of tasks to partitions, (iii) the decomposition of tasks into redundant lower SIL tasks, (iv) the sequence and size of the partition time slots on each processor, and (v) the schedule tables, such that all the applications are schedulable and the development costs are minimized. We have proposed a Tabu Search-based approach to solve this optimization problem. The proposed algorithm has been evaluated using several synthetic and real-life benchmarks.
C1 [Tamas-Selicean, Domitian; Pop, Paul] Tech Univ Denmark, DTU Compute, DK-2800 Lyngby, Denmark.
C3 Technical University of Denmark
RP Tamas-Selicean, D (corresponding author), Tech Univ Denmark, DTU Compute, DK-2800 Lyngby, Denmark.
RI Pop, Paul/IQV-8126-2023
OI Pop, Paul/0000-0001-9981-1775
FU Advanced Research & Technology for Embedded Intelligence and Systems
   (ARTEMIS) within the project "RECOMP" [01IS10001A, 100202]
FX This work has been funded by the Advanced Research & Technology for
   Embedded Intelligence and Systems (ARTEMIS) within the project "RECOMP,"
   support code 01IS10001A, agreement no. 100202.
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   ADAM TL, 1974, COMMUN ACM, V17, P685, DOI 10.1145/361604.361619
   [Anonymous], 2000, Software Cost Estimation with COCOMO II
   [Anonymous], P 10 INT FOR EMB MPS
   [Anonymous], 2014, P DES AUT TEST EUR C
   [Anonymous], 1996, Safety-critical computer systems
   [Anonymous], P INT C HARDW SOFTW
   [Anonymous], 2011, 6802 AS SAE INT
   [Anonymous], INT C IND ENG OTH AP
   [Anonymous], 2010, 65508 IEC
   [Anonymous], 1992, DO178B RTCA
   [Anonymous], 1997, 6511 ARINC
   [Anonymous], 2010, P WORKSH CAARS
   [Anonymous], CR1999209347 NASA LA
   [Anonymous], 26262 ISO
   ARINC, 2013, 653P0 AV APPL SOFT 0
   Audsley N., 1993, In Real-Time Systems, 1993, P36, DOI DOI 10.1109/EMWRT.1993.639042
   Azevedo L. S., 2013, P WORKSH CRIT AUT AP
   Barhorst J., 2009, CYB PHYS SYST WEEK
   Baruah S, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P536, DOI 10.1109/RTTAS.2004.1317301
   Baruah S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P3, DOI 10.1109/RTSS.2011.9
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah S, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P248, DOI 10.1109/RTAS.2008.7
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Baruah SK, 2004, IEEE T COMPUT, V53, P781, DOI 10.1109/TC.2004.16
   Binns P., 2001, P C DIG AV SYST, V1
   Boehm B, 2000, ANN SOFTW ENG, V10, P177, DOI 10.1023/A:1018991717352
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Buttazzo G., 1997, HARD REAL TIME COMPU
   Cortés LA, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1176, DOI 10.1109/DATE.2004.1269051
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Debardelaben JA, 1997, IEEE DES TEST COMPUT, V14, P24, DOI 10.1109/54.605989
   Dick R., 2005, EMBEDDED SYSTEM SYNT
   Eles P, 2008, DES AUT TEST EUROPE, P960
   Gendreau M., 2002, INTRO TABU SEARCH
   Giannopoulou G., 2013, INT C EMB SOFTW EMSO
   Glover F., 1998, Tabu Search
   Hoyme K., 1993, IEEE Aerospace and Electronics Systems Magazine, V8, P34, DOI 10.1109/62.199819
   IBM, 2010, DO 178B COMPL TURN O
   ISO, 2015, 9001 ISO
   Jorgensen M, 2007, IEEE T SOFTWARE ENG, V33, P33, DOI 10.1109/TSE.2007.256943
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   Lee YH, 2000, DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P14, DOI 10.1109/ICDSN.2000.857509
   Leiner B, 2007, LECT NOTES COMPUT SC, V4680, P342
   Li HH, 2012, EUROMICRO, P166, DOI 10.1109/ECRTS.2012.41
   Li HH, 2010, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2010.18
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Pop P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1028, DOI 10.1109/DATE.2004.1269028
   Pop P, 1999, HARDW SOFTW CODES, P178, DOI 10.1109/HSC.1999.777428
   Pop P., 2013, P WORKSH IND DRIV AP
   Pop P., 2004, ANAL SYNTHESIS COMMU
   Pop P, 2006, ACM T DES AUTOMAT EL, V11, P593, DOI 10.1145/1142980.1142984
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Pop T, 2008, INT J PARALLEL PROG, V36, P37, DOI 10.1007/s10766-007-0059-9
   Pop T, 2008, REAL-TIME SYST, V39, P205, DOI 10.1007/s11241-007-9040-3
   Rockwell-Collins, 2009, TECHNICAL REPORT
   Saraswat Prabhat Kumar, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P89, DOI 10.1109/RTAS.2010.31
   Sinnen O., 2006, Task Scheduling for Parallel Systems
   Tamas-Selicean D., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P1, DOI 10.1109/ISORCW.2011.11
   Tamas-Selicean D., 2014, DESIGM MIXED CRITICA
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   XU J, 1993, IEEE T SOFTWARE ENG, V19, P70, DOI 10.1109/32.210308
NR 65
TC 47
Z9 49
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 50
DI 10.1145/2700103
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhang, WH
   Li, JX
   Li, Y
   Chen, HB
AF Zhang, Weihua
   Li, Jiaxin
   Li, Yi
   Chen, Haibo
TI Multilevel Phase Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Dynamic Prediction; Performance; Multilevel; phase; dynamic
   prediction; sampling; simulation
ID PERFORMANCE; SIMULATION; ENERGY
AB Phase analysis, which classifies the set of execution intervals with similar execution behavior and resource requirements, has been widely used in a variety of systems, including dynamic cache reconfiguration, prefetching, race detection, and sampling simulation. Although phase granularity has been a major factor in the accuracy of phase analysis, it has not been well investigated, and most systems usually adopt a fine-grained scheme. However, such a scheme can only take account of recent local phase information and could be frequently interfered by temporary noise due to instant phase changes, which might notably limit the accuracy.
   In this article, we make the first investigation on the potential of multilevel phase analysis (MLPA), where different granularity phase analyses are combined together to improve the overall accuracy. The key observation is that the coarse-grained intervals belonging to the same phase usually consist of stably distributed fine-grained phases. Moreover, the phase of a coarse-grained interval can be accurately identified based on the fine-grained intervals at the beginning of its execution. Based on the observation, we design and implement an MLPA scheme. In such a scheme, a coarse-grained phase is first identified based on the fine-grained intervals at the beginning of its execution. The following fine-grained phases in it are then predicted based on the sequence of fine-grained phases in the coarse-grained phase. Experimental results show that such a scheme can notably improve the prediction accuracy. Using a Markov fine-grained phase predictor as the baseline, MLPA can improve prediction accuracy by 20%, 39%, and 29% for next phase, phase change, and phase length prediction for SPEC2000, respectively, yet incur only about 2% time overhead and 40% space overhead (about 360 bytes in total). To demonstrate the effectiveness of MLPA, we apply it to a dynamic cache reconfiguration system that dynamically adjusts the cache size to reduce the power consumption and access time of the data cache. Experimental results show that MLPA can further reduce the average cache size by 15% compared to the fine-grained scheme.
   Moreover, for MLPA, we also observe that coarse-grained phases can better capture the overall program characteristics with fewer of phases and the last representative phase could be classified in a very early program position, leading to fewer execution internals being functionally simulated. Based on this observation, we also design a multilevel sampling simulation technique that combines both fine-and coarse-grained phase analysis for sampling simulation. Such a scheme uses fine-grained simulation points to represent only the selected coarse-grained simulation points instead of the entire program execution; thus, it could further reduce both the functional and detailed simulation time. Experimental results show that MLPA for sampling simulation can achieve a speedup in simulation time of about 8.3X with similar accuracy compared to 10M SimPoint.
C1 [Zhang, Weihua] Fudan Univ, Shanghai Key Lab Data Sci, Software Sch, Shanghai 200433, Peoples R China.
   [Zhang, Weihua] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
   [Li, Jiaxin; Li, Yi] Fudan Univ, Parallel Proc Inst, Shanghai 200433, Peoples R China.
   [Chen, Haibo] Shanghai Jiao Tong Univ, Sch Software, Shanghai 200030, Peoples R China.
C3 Fudan University; Fudan University; Fudan University; Shanghai Jiao Tong
   University
RP Zhang, WH (corresponding author), Room 319,Software Bldg,825 Zhangheng Rd, Shanghai 201203, Peoples R China.
EM whzhang.fd@gmail.com
RI zhang, weihua/GXV-1334-2022; Zhang, Wei/HOF-7252-2023; 李,
   嘉馨/IWM-4023-2023; zhao, wei/IQS-1144-2023
FU China National Natural Science Foundation [61370081]; National 863
   Program of China [2012AA010901]
FX This work was funded by the China National Natural Science Foundation
   under grant 61370081 and the National 863 Program of China under grant
   2012AA010901.
CR [Anonymous], 1342 U WISC COMP SCI
   Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
   Borkar S, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P293, DOI 10.1109/ASPDAC.2001.913321
   Carlson Trevor E., 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P2
   Chen ICK, 1996, ACM SIGPLAN NOTICES, V31, P128, DOI 10.1145/248209.237171
   Cho Chang-Burm, 2006, P PACT, P105
   Choi Inseok, 2013, UMIACSTR2013
   DENNING PJ, 1972, COMMUN ACM, V15, P191, DOI 10.1145/361268.361281
   Dhodapkar AS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P217
   Dhodapkar AS, 2002, CONF PROC INT SYMP C, P233, DOI 10.1109/ISCA.2002.1003581
   Duesterwald E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P220
   Genbrugge D., 2010, HIGH PERFORMANCE COM, P1
   Georges A, 2004, ACM SIGPLAN NOTICES, V39, P270, DOI 10.1145/1035292.1028999
   Gordon-Ross A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P208, DOI 10.1109/DATE.2004.1268850
   Hind Michael J., 2003, TECHNICAL REPORT
   Huang MC, 2003, CONF PROC INT SYMP C, P157, DOI 10.1109/ISCA.2003.1206997
   Huffmire Ted., 2006, PACT 06 P 15 INT C P, P95
   Isci C, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P93
   Isci Canturk, 2006, P IEEE INT S HIGH PE, P133
   Johnson R. A., 2002, APPL MULTIVARIATE ST
   Joseph D, 1997, ACM COMP AR, P252, DOI 10.1145/384286.264207
   Lau J, 2005, INT SYM PERFORM ANAL, P135, DOI 10.1109/ISPASS.2005.1430568
   Lau J, 2005, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2005.39
   Lau J, 2004, INT SYM PERFORM ANAL, P57, DOI 10.1109/ISPASS.2004.1291356
   Lau J, 2006, INT SYM CODE GENER, P135
   Lu JW, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P180
   MacQueen J., 1967, P 5 BERK S MATH STAT, P281
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Marino D, 2009, ACM SIGPLAN NOTICES, V44, P134, DOI 10.1145/1543135.1542491
   Modarressi M., 2006, CANADIAN C ELECT COM, P959
   Nair AA, 2008, PR IEEE COMP DESIGN, P397, DOI 10.1109/ICCD.2008.4751891
   Perelman E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P244
   Perelman Erez, 2006, P IEEE INT PAR DISTR, P148
   Phansalkar A, 2005, INT SYM PERFORM ANAL, P10, DOI 10.1109/ISPASS.2005.1430555
   Settle A., 2006, J EMBEDDED COMPUTING, V2, P221
   Shen XP, 2004, ACM SIGPLAN NOTICES, V39, P165, DOI 10.1145/1037187.1024414
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Sherwood T, 2003, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2003.1207012
   Van Biesbrouck M, 2004, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2004.1291355
   Van Biesbrouck M, 2006, INT SYM PERFORM ANAL, P143
   Van Craeynest K, 2011, I S WORKL CHAR PROC, P26, DOI 10.1109/IISWC.2011.6114194
   Wenisch TF, 2006, INT SYM PERFORM ANAL, P2
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Yi JJ, 2005, INT S HIGH PERF COMP, P266
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
NR 45
TC 6
Z9 7
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2015
VL 14
IS 2
AR 31
DI 10.1145/2629594
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CF0HU
UT WOS:000352224800012
DA 2024-07-18
ER

PT J
AU Bertozzi, D
   Di Carlo, S
   Galfano, S
   Indaco, M
   Olivo, P
   Prinetto, P
   Zambelli, C
AF Bertozzi, Davide
   Di Carlo, Stefano
   Galfano, Salvatore
   Indaco, Marco
   Olivo, Piero
   Prinetto, Paolo
   Zambelli, Cristian
TI Performance and Reliability Analysis of Cross-Layer Optimizations of
   NAND Flash Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Reliability; Performance; Design; Adaptable memory controllers; ECC;
   NAND flash memories
AB NAND flash memories are becoming the predominant technology in the implementation of mass storage systems for both embedded and high-performance applications. However, when considering data and code storage in Non-Volatile Memories (NVMs), such as NAND flash memories, reliability and performance become a serious concern for systems designers. Designing NAND flash-based systems based on worst-case scenarios leads to waste of resources in terms of performance, power consumption, and storage capacity. This is clearly in contrast with the request for runtime reconfigurability, adaptivity, and resource optimization in modern computing systems. There is a clear trend toward supporting differentiated access modes in flash memory controllers, each one setting a differentiated tradeoff point in the performance-reliability optimization space. This is supported by the possibility of tuning the NAND flash memory performance, reliability, and power consumption through several tuning knobs such as the flash programming algorithm and the flash error correcting code. However, to successfully exploit these degrees of freedom, it is mandatory to clearly understand the effect that the combined tuning of these parameters has on the full NVM subsystem. This article performs a comprehensive quantitative analysis of the benefits provided by the runtime reconfigurability of an MLC NAND flash controller through the combined effect of an adaptable memory programming circuitry coupled with runtime adaptation of the ECC correction capability. The full NVM subsystem is taken into account, starting from a characterization of the low-level circuitry to the effect of the adaptation on a wide set of realistic benchmarks in order to provide readers a clear view of the benefit this combined adaptation may provide at the system level.
C1 [Bertozzi, Davide; Olivo, Piero; Zambelli, Cristian] Univ Ferrara, Dept Engn, I-44122 Ferrara, Italy.
   [Di Carlo, Stefano; Galfano, Salvatore; Indaco, Marco; Prinetto, Paolo] Politecn Torino, Dept Control & Comp Engn, I-10129 Turin, Italy.
C3 University of Ferrara; Polytechnic University of Turin
RP Bertozzi, D (corresponding author), Univ Ferrara, Dept Engn, I-44122 Ferrara, Italy.
EM davide.bertozzi@unife.it; stefano.dicarlo@polito.it;
   salvatore.galfano@polito.it; marco.indaco@polito.it;
   piero.olivo@unife.it; paolo.prinetto@polito.it;
   cristian.zambelli@unife.it
RI Di Carlo, Stefano/I-8872-2012; Zambelli, Cristian/I-7786-2015
OI Di Carlo, Stefano/0000-0002-7512-5356; Olivo, Piero/0000-0002-8751-4666;
   Zambelli, Cristian/0000-0001-8755-0504
FU 7th Framework Program of the European Union through the CLERECO Project
   [611404]
FX This research has been partly supported by the 7th Framework Program of
   the European Union through the CLERECO Project, under Grant Agreement
   611404.
CR [Anonymous], 1997, Tech. Rep. TR3022
   [Anonymous], 2011, FAIL MECH MOD SEM DE
   ATWOOD G, 1997, INTEL TECHNOLOGY J Q, V4
   Bez R, 2003, P IEEE, V91, P489, DOI 10.1109/JPROC.2003.811702
   Bose R. C., 1960, Inf. Control, V3, P79, DOI DOI 10.1016/S0019-9958(60)90287-4
   Cardoso JMP, 2011, RECONFIGURABLE COMPUTING: FROM FPGAS TO HARDWARE/SOFTWARE CODESIGN, P1, DOI 10.1007/978-1-4614-0061-5
   Chen TH, 2009, IEEE VLSI TEST SYMP, P53, DOI 10.1109/VTS.2009.24
   Compagnoni C. Monzio, 2011, P IEEE INT REL PHYS
   Cooke J., 2007, FLASH MEM SUMM
   DAN R, 2003, IMPLEMENTING MLC NAN
   Di Carlo S., 2011, DESIGN ISSUES CHALLE, P3
   Evatronix, 2012, EV NANDFLASH CTRL NA
   Fabiano M, 2013, MICROPROCESS MICROSY, V37, P407, DOI 10.1016/j.micpro.2013.03.002
   Grochowski Edward., 2012, Flash Memory Summit
   Hairong Sun, 2011, P 7 IEEE INT WORKSH
   Henkel J., 2011, P INT C ENG REC SYST
   Irom F, 2007, IEEE T NUCL SCI, V54, P2547, DOI 10.1109/TNS.2007.909984
   Kang YH, 2008, IEEE J SOLID-ST CIRC, V43, P507, DOI 10.1109/JSSC.2007.914327
   Lee JD, 2003, IEEE ELECTR DEVICE L, V24, P748, DOI 10.1109/LED.2003.820645
   Liu Ren-Shuo., 2012, Target, V11, P00
   Micheloni R., 2013, Inside Solid State Drives (SSDs)
   Micheloni Rino, 2010, Inside NAND Flash Memories
   Mielke N, 2008, INT RELIAB PHY SYM, P9, DOI 10.1109/RELPHY.2008.4558857
   Mohan V, 2010, DES AUT TEST EUROPE, P502
   ONFI Workgroup, 2012, OP NAND FLASH INT
   Ouyang J, 2014, ACM SIGPLAN NOTICES, V49, P471, DOI 10.1145/2541940.2541959
   Pan Yangyang, 2011, FAST
   Sampson Adrian, 2013, P 46 ANN IEEE ACM IN
   Samsung, 2012, SAMS KFG4GH6X4M 4GB
   Spessot A, 2010, INT RELIAB PHY SYM, P970, DOI 10.1109/IRPS.2010.5488695
   Standard Performance Evaluation Corporation, 2013, SPEC BENCHM
   Wilson A., 2008, P 6 USENIX C FIL STO
   Yaakobi E., 2009, FLASH MEM SUMM
   Yaakobi E, 2010, IEEE GLOBE WORK, P1856, DOI 10.1109/GLOCOMW.2010.5700263
   Zambelli C, 2012, DES AUT TEST EUROPE, P881
NR 35
TC 9
Z9 10
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2015
VL 14
IS 1
AR 7
DI 10.1145/2629562
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CB0FW
UT WOS:000349302200007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU De Niz, D
   Wrage, L
   Rowe, A
   Rajkumar, R
AF De Niz, Dionisio
   Wrage, Lutz
   Rowe, Anthony
   Rajkumar, Ragunathan (Raj)
TI Utility-Based Resource Overbooking for Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Verification; Real-time scheduling;
   mixed-criticality systems; quality of service; utility functions;
   unmanned aerial vehicles
ID SCHEDULING ALGORITHMS
AB Traditional hard real-time scheduling algorithms require the use of the worst-case execution times to guarantee that deadlines will be met. Unfortunately, many algorithms with parameters derived from sensing the physical world suffer large variations in execution time, leading to pessimistic overall utilization, such as visual recognition tasks. In this article, we present ZS-QRAM, a scheduling approach that enables the use of flexible execution times and application-derived utility to tasks in order to maximize total system utility. In particular, we provide a detailed description of the algorithm, the formal proofs for its temporal protection, and a detailed, evaluation. Our evaluation uses the Utility Degradation Resilience (UDR) showing that ZS-QRAM is able to obtain 4x as much UDR as ZSRM, a previous overbooking approach, and almost 2x as much UDR as Rate-Monotonic with Period Transformation (RM/TP). We then evaluate a Linux kernel module implementation of our scheduler on an Unmanned Air Vehicle (UAV) platform. We show that, by using our approach, we are able to keep the tasks that render the most utility by degrading lower-utility ones even in the presence of highly dynamic execution times.
C1 [De Niz, Dionisio; Wrage, Lutz] Carnegie Mellon Univ, Inst Software Engn, Pittsburgh, PA 15213 USA.
   [Rowe, Anthony; Rajkumar, Ragunathan (Raj)] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Software Engineering Institute; Carnegie Mellon University; Carnegie
   Mellon University
RP De Niz, D (corresponding author), Carnegie Mellon Univ, Inst Software Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM dionisio@sei.cmu.edu
FU Department of Defense [FA8721-05-C-0003]; Carnegie Mellon University
FX This material is based upon work funded and supported by the Department
   of Defense under contract no. FA8721-05-C-0003 with Carnegie Mellon
   University for the operation of the Software Engineering Institute, a
   federally funded research and development center. This material has been
   approved for public release and unlimited distribution. Carnegie Mellon
   is registered in the U.S. Patent and Trademark Office by Carnegie Mellon
   University. DM-0000627
CR Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Buttazzo G, 1995, IEEE REAL TIME, P90, DOI 10.1109/REAL.1995.495199
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   Cho S, 2002, IEICE T COMMUN, VE85B, P2859
   Cirinei M, 2007, EUROMICRO, P9, DOI 10.1109/ECRTS.2007.14
   de Niz D, 2012, ACM IEEE INT CONF CY, P97, DOI 10.1109/ICCPS.2012.18
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Huan H.-M., 2012, P IEEE REAL TIM TECH, P22
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kato S., 2009, LOADABLE REAL TIM SC
   Lakshmanan K., 2010, Proceedings of the 2010 IEEE 30th International Conference on Distributed Computing Systems. ICDCS 2010, P169, DOI 10.1109/ICDCS.2010.91
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mejía-Alvarez P, 2000, REAL TIM SYST SYMP P, P283, DOI 10.1109/REAL.2000.896017
   Oikawa S, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P111, DOI 10.1109/RTTAS.1999.777666
   Rajkumar R, 1997, REAL TIM SYST SYMP P, P298, DOI 10.1109/REAL.1997.641291
   Shih C.-S., 2004, P 10 IEEE REAL TIM T
NR 17
TC 7
Z9 8
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 162
DI 10.1145/2660497
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300018
DA 2024-07-18
ER

PT J
AU Cong, J
   Ghodrat, MA
   Gill, M
   Grigorian, B
   Reinman, G
AF Cong, Jason
   Ghodrat, Mohammad Ali
   Gill, Michael
   Grigorian, Beayna
   Reinman, Glenn
TI Architecture Support for Domain-Specific Accelerator-Rich CMPs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Chip multiprocessor; hardware accelerators;
   accelerator virtualization; accelerator sharing
AB This work discusses hardware architectural support for domain-specific accelerator-rich CMPs. First, we present a hardware resource management scheme for sharing of loosely coupled accelerators and arbitration of multiple requesting cores. Second, we present a mechanism for accelerator virtualization. This allows multiple accelerators to efficiently compose a larger virtual accelerator out of multiple smaller accelerators, as well as to collaborate as multiple copies of a simple accelerator. All of this work is supported by a fully automated simulation tool-chain for both accelerator generation and management. We present the applicability of our approach to four different application domains: medical imaging, commercial, computer vision, and navigation. Our results demonstrate large performance improvements and energy savings over a software implementation. We also show additional improvements that result from enhanced load balancing and simplification of the communication between the core and the arbitration mechanism.
C1 [Cong, Jason; Ghodrat, Mohammad Ali; Gill, Michael; Grigorian, Beayna; Reinman, Glenn] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP Ghodrat, MA (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
EM ghodrat@cs.ucla.edu
FU CDSC - NSF Expedition in Computing Award [CCF-0926127]; NSF Graduate
   Research Fellowship [DGE-0707424]; C-FAR, one of six centers of STARnet,
   an SRC program - MARCO; DARPA; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [0926127] Funding
   Source: National Science Foundation
FX This work is supported by the CDSC funded by the NSF Expedition in
   Computing Award CCF-0926127, as well as the NSF Graduate Research
   Fellowship Grant no. DGE-0707424. It is also supported in part by C-FAR,
   one of six centers of STARnet, an SRC program sponsored by MARCO and
   DARPA.
CR [Anonymous], SUN BLUEPRINTS ONLIN
   Bouris D, 2010, ANN IEEE SYM FIELD P, P3, DOI 10.1109/FCCM.2010.11
   Clark N, 2008, CONF PROC INT SYMP C, P389, DOI 10.1109/ISCA.2008.33
   Cong J., 2012, P 49 ANN DES AUT C D
   Cong J, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1575774.1575776
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Frigo M, 2005, P IEEE, V93, P216, DOI 10.1109/JPROC.2004.840301
   Garcia P, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P225, DOI 10.1109/FPT.2008.4762387
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   Hyunchul Park, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P370
   ITRS, 2011, ITRS SYST DRIV
   Jiang W., 2009, FPGA, P219, DOI DOI 10.1145/1508128.1508162
   Johnson Charles, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P104, DOI 10.1109/ISSCC.2010.5434075
   JOHNSON T., 2007, PROC INT S PHYS DESI, P2
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Püschel M, 2005, P IEEE, V93, P232, DOI 10.1109/JPROC.2004.840306
   Ramirez A, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.79
   Schaumont P, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1193231
   Seiler L, 2009, IEEE MICRO, V29, P10, DOI 10.1109/MM.2009.9
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Stillwell PM, 2009, 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), PROCEEDINGS, P109, DOI 10.1109/HIPC.2009.5433219
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   Wang PH, 2007, ACM SIGPLAN NOTICES, V42, P156, DOI 10.1145/1273442.1250753
NR 26
TC 13
Z9 17
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 131
DI 10.1145/2584664
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100014
DA 2024-07-18
ER

PT J
AU Gu, Y
   He, L
   Zhu, T
   He, T
AF Gu, Yu
   He, Liang
   Zhu, Ting
   He, Tian
TI Achieving Energy-Synchronized Communication in Energy-Harvesting
   Wireless Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Wireless sensor networks;
   low-duty-cycle networks; energy-synchronized communication; logical
   connectivity
AB With advances in energy-harvesting techniques, it is now feasible to build sustainable sensor networks to support long-term applications. Unlike battery-powered sensor networks, the objective of sustainable sensor networks is to effectively utilize a continuous stream of ambient energy. Instead of pushing the limits of energy conservation, we aim to design energy-synchronized schemes that keep energy supplies and demands in balance. Specifically, this work presents Energy-Synchronized Communication (ESC) as a transparent middleware between the network layer and MAC layer that controls the amount and timing of RF activity at receiving nodes. In this work, we first derive a delay model for cross-traffic at individual nodes, which reveals an interesting stair effect. This effect allows us to design a localized energy synchronization control with O(d(3)) time complexity that shuffles or adjusts the working schedule of a node to optimize cross-traffic delays in the presence of changing duty cycle budgets, where d is the node degree in the network. Under different rates of energy fluctuations, shuffle-based and adjustment-based methods have different influences on logical connectivity and cross-traffic delay, due to the inconsistent views of working schedules among neighboring nodes before schedule updates. We study the trade-off between them and propose methods for updating working schedules efficiently. To evaluate our work, ESC is implemented on MicaZ nodes with two state-of-the-art routing protocols. Both testbed experiment and large-scale simulation results show significant performance improvements over randomized synchronization controls.
C1 [Gu, Yu; He, Liang] Singapore Univ Technol & Design, Singapore, Singapore.
   [Zhu, Ting] SUNY Binghamton, Binghamton, NY USA.
   [He, Tian] Univ Minnesota, St Paul, MN USA.
C3 Singapore University of Technology & Design; State University of New
   York (SUNY) System; State University of New York (SUNY) Binghamton;
   University of Minnesota System; University of Minnesota Twin Cities
RP Gu, Y (corresponding author), Singapore Univ Technol & Design, Singapore, Singapore.
EM jasongu@sutd.edu.sg
RI gu, yu/GSD-4507-2022
FU Singapore-MIT International Design Center [IDG31000101, SUTD SRG ISTD
   2010 002, SUTD-ZJU/RES/03/2011]; NSF [CNS-1217791]; Division Of Computer
   and Network Systems; Direct For Computer & Info Scie & Enginr [1503590]
   Funding Source: National Science Foundation
FX This work was supported in part by the Singapore-MIT International
   Design Center IDG31000101, Grant SUTD SRG ISTD 2010 002,
   SUTD-ZJU/RES/03/2011, and NSF grant CNS-1217791.
CR Ahn Gahng-Seop, 2006, P 4 ACM C EMB NETW S
   CC2420, 2012, CC2420 PROD INF DAT
   Challen Geoffrey Werner, 2010, P 8 INT C MOB SYST A
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   Douglas S. J., 2003, P 9 INT C MOB COMP N
   Du Shu, 2007, P 26 IEEE INT C COMP
   Dutta P., 2006, P 5 INT C INF PROC S
   Dutta Prabal, 2010, P 8 ACM C EMB NETW S
   El-Hoiydi A., 2004, P IEEE S COMP COMM
   Eu ZA, 2010, COMPUT NETW, V54, P2943, DOI 10.1016/j.comnet.2010.05.012
   Fafoutis X., 2011, P 8 ACM S PERF EV WI
   G Lu, 2005, P 24 IEEE INT C COMP
   Gelal Ece, 2005, P 2 IEEE COMM SOC C
   Gorlatova Maria, 2009, P INT C MOB COMP NET
   Gu Yu, 2007, P 5 ACM C EMB NETW S
   Gu Yu, 2009, P 30 IEEE REAL TIM S
   Gu Yu, 2009, P INT C MOB COMP NET
   Gui Chao, 2004, P INT C MOB COMP NET
   Guo Shuo, 2009, P INT C MOB COMP NET
   Hasenfratz David, 2010, P IEEE INT C SENS NE
   He Shibo, 2009, P 10 ACM INT S MOB A
   Hoang AT, 2007, ACM T SENSOR NETWORK, V3, DOI 10.1145/1267060.1267065
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kansal Aman, 2004, P ACM SIGMETRICS C S
   Keshavarzian Abtin, 2006, P ACM INT S MOB AD H
   Langendoen K, 2010, ACM T SENSOR NETWORK, V7, DOI 10.1145/1806895.1806905
   Lattanzi E, 2007, COMPUT COMMUN, V30, P2976, DOI 10.1016/j.comcom.2007.05.035
   Lin Longbi, 2007, IEEE ACM T NETWORK, V15, P5
   Lindgren A, 2004, LECT NOTES COMPUT SC, V3126, P239
   Liu R.-S., 2011, IEEE ACM T NETWORK, V19, P4
   Maroti M., 2004, P 2 ACM C EMB NETW S
   Meninger S., 1999, P 19 INT S LOW POW E
   Musolesi M., 2005, P IEEE INT S WORLD W
   Park Chulsung, 2006, P 3 IEEE COMM SOC C
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Rahimi M., 2003, P IEEE INT C ROB AUT
   Rhee Injong, 2008, IEEE ACM T NETWORK, V16, P3
   Song Wen-Zhan, 2009, P 7 INT C MOB SYST A
   Spyropoulos T, 2008, IEEE ACM T NETWORK, V16, P63, DOI 10.1109/TNET.2007.897962
   Steck Jamie, 2009, P 9 INT WORKSH STRUC
   Su Lu, 2008, P 16 IEEE INT C NETW
   Sun YJ, 2008, MOBIHOC'08: PROCEEDINGS OF THE NINTH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P53, DOI 10.1145/1374618.1374627
   Sun YJ, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P1, DOI 10.1145/1460412.1460414
   VIGORITO CM, 2007, P 4 IEEE COMM SOC C
   Wang Feng, 2009, P 28 IEEE INT C COMP
   Wright S., 2000, P INT EN CONV ENG C
   Wu Yan, 2007, P 26 IEEE INT C COMP
   Ye W., 2002, 21 INT ANN JOINT C I
   YE W, 2006, P 4 ACM C EMB NETW S
   Zamalloa Marco, 2008, ACM T SENSOR NETWORK, V4, P3
   ZHAO J, 2003, P 1 INT C EMB NETW S
   Zhu Ting, 2009, P 7 INT C MOB SYST A
   ZUNIGA M, 2004, P 1 IEEE COMM SOC C
NR 54
TC 22
Z9 22
U1 0
U2 46
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 68
DI 10.1145/2544375.2544388
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800013
DA 2024-07-18
ER

PT J
AU Wu, YL
   Min, GY
   Zhu, DK
   Yang, LT
AF Wu, Yulei
   Min, Geyong
   Zhu, Dakai
   Yang, Laurence T.
TI An Analytical Model for On-Chip Interconnects in Multimedia Embedded
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Networks-on-Chip; bursty multimedia traffic; nonuniform
   destination distributions; analytical modeling
ID PERFORMANCE ANALYSIS; NETWORKS; DESIGN
AB The traffic pattern has significant impact on the performance of network-on-chip. Many recent studies have shown that multimedia applications can be supported in on-chip interconnects. Driven by the motivation of evaluating on-chip interconnects in multimedia embedded systems, a new analytical model is proposed to investigate the performance of the fat-tree based on-chip interconnection network under bursty multimedia traffic and nonuniform message destinations. Extensive simulation experiments are conducted to validate the accuracy of the model, which is then adopted as a cost-efficient tool to investigate the effects of bursty multimedia traffic with nonuniform destinations on the network performance.
C1 [Wu, Yulei] Chinese Acad Sci, Comp Network & Informat Ctr, Beijing 100864, Peoples R China.
   [Min, Geyong] Univ Exeter, Dept Math & Comp Sci, Exeter EX4 4QJ, Devon, England.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX USA.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
C3 Chinese Academy of Sciences; Computer Network Information Center, CAS;
   University of Exeter; University of Texas System; University of Texas at
   San Antonio (UTSA); Saint Francis Xavier University - Canada
RP Min, GY (corresponding author), Univ Exeter, Dept Math & Comp Sci, Exeter EX4 4QJ, Devon, England.
EM g.min@brad.ac.uk
RI Laurence T. Yang, FCAE/AAA-1898-2019; Zhu, Dakai/L-8034-2015
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Zhu,
   Dakai/0000-0002-1938-9947
FU National Program on Key Basic Research Project (973 Program)
   [2012CB315803]; Chinese Academy of Sciences [XDA06010306]; NSFC
   [61173045]
FX This work was supported by the National Program on Key Basic Research
   Project (973 Program) under grant 2012CB315803, the "Strategic Priority
   Research Program" of the Chinese Academy of Sciences under grant and
   XDA06010306, and the NSFC under grant 61173045.
CR Ascia G, 2008, IEEE T COMPUT, V57, P809, DOI [10.1109/TC.2008.38, 10.1109/TC.2007.38]
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Duato J., 2003, Interconnection networks
   Ferng HW, 2001, PERFORM EVALUATION, V43, P39, DOI 10.1016/S0166-5316(00)00036-5
   FISCHER W, 1993, PERFORM EVALUATION, V18, P149, DOI 10.1016/0166-5316(93)90035-S
   Grecu C., 2004, P GREAT LAKES S VLSI, P192
   HEFFES H, 1986, IEEE J SEL AREA COMM, V4, P856, DOI 10.1109/JSAC.1986.1146393
   HEFFES H, 1980, BELL SYST TECH J, V59, P897, DOI 10.1002/j.1538-7305.1980.tb03039.x
   Javadi B, 2006, PARALLEL COMPUT, V32, P831, DOI 10.1016/j.parco.2006.09.006
   Kapre N, 2006, ANN IEEE SYM FIELD P, P205
   Kleinrock L., 1975, QUEUEING SYSTEMS THE
   Kodi AK, 2008, IEEE T COMPUT, V57, P1169, DOI 10.1109/TC.2008.77
   Lee HG, 2006, DES AUT CON, P137
   Lin X.-Y., 2004, P IEEE INT PAR DISTR
   Liu KH, 2008, IEEE T VEH TECHNOL, V57, P2462, DOI 10.1109/TVT.2007.912139
   Majeti Deepak, 2009, 2009 2nd International Conference on Emerging Trends in Engineering and Technology (ICETET 2009), P358, DOI 10.1109/ICETET.2009.139
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Matsutani H, 2009, IEEE T PARALL DISTR, V20, P1126, DOI 10.1109/TPDS.2008.233
   MEIERHELLSTERN KS, 1989, IEEE T COMMUN, V37, P367, DOI 10.1109/26.20117
   Min G, 2004, PERFORM EVALUATION, V58, P143, DOI 10.1016/j.peva.2004.07.011
   Mirza-Aghatabar M, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P19, DOI 10.1109/DSD.2007.4341445
   Moadeli M, 2010, J SYST ARCHITECT, V56, P16, DOI 10.1016/j.sysarc.2009.10.002
   Ogras U. Y., 2008, ACM T DES AUTOMAT EL, V13
   Ould-Khaoua M, 2001, IEEE T PARALL DISTR, V12, P283, DOI 10.1109/71.914770
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Peng HK, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721701
   PFISTER GF, 1985, IEEE T COMPUT, V34, P943, DOI 10.1109/TC.1985.6312198
   SALMINEN ET AL., 2008, Survey of network-on-chip proposals
   Sanchez D, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1756065.1736069
   Sarbazi-Azad H, 2001, IEEE T COMPUT, V50, P623, DOI 10.1109/12.936230
   SCHROEDER MD, 1991, IEEE J SEL AREA COMM, V9, P1318, DOI 10.1109/49.105178
   Shah-Heydari S, 2000, TELECOMMUN SYST, V15, P273, DOI 10.1023/A:1019199013546
   Taktak S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297672
   Varatkar G, 2002, DES AUT CON, P795, DOI 10.1109/DAC.2002.1012731
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Wu YL, 2008, HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P470, DOI 10.1109/HPCC.2008.131
   Wu YL, 2011, J SYST SOFTWARE, V84, P2097, DOI 10.1016/j.jss.2011.05.045
   Xiong Y, 2001, IEEE T SYST MAN CY A, V31, P282, DOI 10.1109/3468.935045
   Zhang Y., 2009, Proc. of the Workshop on Exploiting Parallelism Using GPUs and Other Hardware-assisted Methods, P1
   Zhehui Wang, 2012, 2012 IEEE Optical Interconnects Conference, P100, DOI 10.1109/OIC.2012.6224427
NR 43
TC 7
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2013
VL 13
SU 1
AR 29
DI 10.1145/2536747.2536751
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281XY
UT WOS:000329135500004
DA 2024-07-18
ER

PT J
AU Baek, S
   Choi, J
   Lee, D
   Noh, SH
AF Baek, Seungjae
   Choi, Jongmoo
   Lee, Donghee
   Noh, Sam H.
TI Energy-Efficient and High-Performance Software Architecture for Storage
   Class Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Measurement; Storage class memory; low-power
   consumption; single object management; SCM manager; permanent computing
ID PHASE-CHANGE MEMORY
AB Recently, interest in incorporating Storage Class Memory (SCM), which blurs the distinction between memory and storage, into mainstream computing has been increasing rapidly. In this paper, we address the emerging questions regarding the use of SCM. Based on an embedded platform that employs FeRAM, a type of SCM, we present our findings. In summary, by introducing SCM, power efficiency improves while performance is degraded. We also show that such performance degradations may be removed with operating system level schemes that fully exploit the characteristics of SCM. Finally, we present permanent computing that supports lightweight system on/off capabilities by using SCM.
C1 [Baek, Seungjae; Choi, Jongmoo] Dankook Univ, Embedded Syst Lab, Yongin 448701, South Korea.
   [Lee, Donghee] Univ Seoul, Seoul, South Korea.
   [Noh, Sam H.] Hongik Univ, Seoul, South Korea.
C3 Dankook University; University of Seoul; Hongik University
RP Baek, S (corresponding author), Dankook Univ, Embedded Syst Lab, Yongin 448701, South Korea.
EM baeksj@dankook.ac.kr
FU Korea Science and Engineering Foundation (KOSEF); Korea government
   (MEST) [2009-0085883, R0A-2007-000-20071-0]; National Research
   Foundation of Korea (NRF)
FX This work was supported in part by the Korea Science and Engineering
   Foundation (KOSEF) grant funded by the Korea government (MEST) (No.
   2009-0085883) and the National Research Foundation of Korea (NRF) grant
   funded by the Korea government (MEST) (No. R0A-2007-000-20071-0).
CR AKYUREK S., 1993, IEEE T COMPUT, V44, P3
   [Anonymous], 2004, P IEEE VEH TECHN C
   [Anonymous], TR3022 NETW APPL INC
   [Anonymous], P 6 ACM IEEE INT C E
   [Anonymous], 2010, 2010 IEEE 16 INT S H, DOI DOI 10.1109/HPCA.2010.5416650
   Baker M., 1992, USENIX Association. Proceedings of the Summer 1992 USENIX Conference, P31
   BAKER M, 1992, SIGPLAN NOTICES, V27, P10, DOI 10.1145/143371.143380
   Burr GW, 2008, IBM J RES DEV, V52, P449, DOI 10.1147/rd.524.0449
   Chen PM, 1996, ACM SIGPLAN NOTICES, V31, P74, DOI 10.1145/248209.237154
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dearle A, 2000, SOFTWARE PRACT EXPER, V30, P295, DOI 10.1002/(SICI)1097-024X(20000410)30:4<295::AID-SPE301>3.0.CO;2-P
   Doh InHwan., 2007, 7th ACM IEEE Conference on Embedded Software (EMSOFT '07), P164
   Edel NK, 2004, IEEE COMPUTER SOCIETY'S 12TH ANNUAL INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS - PROCEEDINGS, P596, DOI 10.1109/MASCOT.2004.1348317
   Freitas RF, 2008, IBM J RES DEV, V52, P439, DOI 10.1147/rd.524.0439
   Haining TR, 1999, IEEE IPCCC, P321, DOI 10.1109/PCCC.1999.749455
   KADATCH A. V., 2005, U.S. Patent, Patent No. 6963934
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   MCVOY LW, 1991, PROCEEDINGS OF THE WINTER 1991 USENIX CONFERENCE, P33
   Miller EL, 2001, EIGHTH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, PROCEEDINGS, P95, DOI 10.1109/HOTOS.2001.990067
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Roberts D, 2009, DES AUT TEST EUROPE, P743
   Srinivasan SM, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK 2004 USENIX ANNUAL TECHNICAL CONFERENCE, P29
   Wang AIA, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P15
   WILCKE W. W., 2008, P LOS AL HECFSIO C
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 26
TC 13
Z9 14
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 81
DI 10.1145/2442116.2442131
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900015
DA 2024-07-18
ER

PT J
AU Hsieh, JW
   Chang, YH
   Chu, YS
AF Hsieh, Jen-Wei
   Chang, Yuan-Hao
   Chu, Yuan-Sheng
TI Implementation Strategy for Downgraded Flash-Memory Storage Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Reliability; Performance; Downgraded flash memory; storage
   system; low cost
AB In recent years, low-cost flash-memory devices have contributed greatly to the rapid growth of the flash memory market. Given that the most of the cost of such devices is the cost of the flash-memory chips, many vendors are managing the cost of such devices by using flash-memory chips of low quality, and they will continue to do so in the near future. Recognizing strong market demand, this work presents a set-based mapping strategy with an effective implementation and low hardware resource requirements for making downgraded flash-memory chips useable in products. A configurable management design for managing chips of various qualities with improved lifetime is presented. The effectiveness of the proposed strategy is evaluated by performing a series of experiments and analyzed with reference to popular implementations in industry.
C1 [Hsieh, Jen-Wei] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Chu, Yuan-Sheng] MediaTek Inc, Wireless Commun BU, Hsinchu, Taiwan.
C3 National Taiwan University of Science & Technology; Academia Sinica -
   Taiwan; Mediatek Incorporated
RP Hsieh, JW (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
EM jenwei@mail.ntust.edu.tw
RI Hsieh, Jen-Wei/X-1989-2019; Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111
FU National Science Council, Taiwan [NSC99-2628-E-011-005]
FX This work was supported by National Science Council, Taiwan, under grant
   NSC99-2628-E-011-005.
CR Alliance Semiconductor, 2006, AS7C32096A 3 3V 256K
   AMD, 2003, 3 0 VOLT ONL FLASH M
   [Anonymous], 2008, COMP AID DES 2008 IC
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Chang L. P., 2002, P IEEE REAL TIM EMB
   CHANG Y.-H., 2007, P 44 ACM IEEE DES AU
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Cho H, 2009, DES AUT TEST EUROPE, P507
   Chu YS, 2009, DES AUT TEST EUROPE, P405
   Hsieh J.W., 2005, P 2005 ACM S APPL CO, P838
   INTEL, SOFTW CONC IMPL RES
   Intel, 1995, FTL LOGG EXCH DAT FT
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee S., 2008, SIGOPS OPERATING SYS, V42, P36
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lin J.-H., 2007, P RTCSA
   Micron, 2010, BAD BLOCK MAN NAND F
   Microsoft, 2006, WIND READ
   NPT, 1998, FLASH MEM TRANSL LAY
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Qin Z., 2010, P 8 IEEE ACM IFIP IN, P173
   Samsung, 2007, FLASH MEMORY K9F8G08
   Samsung, 2006, SAMS 1G 8 BIT 2G 8 B
   SanDisk, 2007, CRUZER CONTOUR 4GB U
   Saxena M., 2009, P USENIX WORKSH HOT
   Saxena M., 2010, 2010 USENIX ANN TECH
   Silicon Storage Technology, 2006, MULT FLASH SST39LF04
   STMicroelectonics, 2005, US COP BACK FEAT ST
NR 28
TC 7
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 60
DI 10.1145/2435227.2435256
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400009
DA 2024-07-18
ER

PT J
AU Marinescu, MC
   Sánchez, C
AF Marinescu, Maria-Cristina
   Sanchez, Cesar
TI Fusing Statecharts and Java
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Languages; Design; Theory; Embedded systems; programming languages;
   modeling; state-charts
ID LANGUAGE
AB This article presents FUSE, an approach for modeling and implementing embedded software components which starts from a main-stream programming language and brings some of the key concepts of Statecharts as first-class elements within this language. Our approach provides a unified programming environment which not only preserves some of the advantages of Statecharts' formal foundation but also directly supports features of object-orientation and strong typing. By specifying Statecharts directly in FUSE we eliminate the out-of-synch between the model and the generated code and we allow the tuning and debugging to be done within the same programming model. This article describes the main language constructs of FUSE and presents its semantics by translation into the Java programming language. We conclude by discussing extensions to the base language which enable the efficient static checking of program properties.
C1 [Marinescu, Maria-Cristina] Univ Carlos III, Leganes, Spain.
   [Sanchez, Cesar] CSIC, Inst Appl Phys, Madrid, Spain.
C3 Universidad Carlos III de Madrid; Consejo Superior de Investigaciones
   Cientificas (CSIC); CSIC - Instituto de Fisica Aplicada (IFA)
RP Marinescu, MC (corresponding author), Univ Carlos III Madrid, Dept Comp Sci, Leganes, Spain.
EM cesar.sanchez@gmail.com
RI ; marinescu, maria-cristina/C-4985-2016
OI Sanchez, Cesar/0000-0003-3927-4773; marinescu,
   maria-cristina/0000-0002-6978-2974
FU MICINN [TIN2010-16497, TIN-2008-05624 DOVES]; EU [FET IST-231620 HATS];
   CAM project [S2009TIC-1465 PROMETIDOS]; COST Action [IC0901]
FX This work was partially funded by the MICINN project TIN2010-16497,
   Input/Output Scalable Techniques for distributed and high-performance
   computing environments, by the EU project FET IST-231620 HATS, MICINN
   project TIN-2008-05624 DOVES, CAM project S2009TIC-1465 PROMETIDOS, and
   by the COST Action IC0901 Rich ModelToolkit-An Infrastructure for
   Reliable Computer Systems.
CR ALI J., 1999, P 4 WORLD C INT DES
   [Anonymous], 1994, LNCS
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   Balarin F, 1999, IEEE T COMPUT AID D, V18, P834, DOI 10.1109/43.766731
   Basu A, 2006, I C SOFTW ENG FORM M, P3
   Benveniste A, 1999, LECT NOTES COMPUT SC, V1664, P162
   Berry G., 2000, FDN ESTEREL
   Bjorklund D., 2001, P WORKSH PUML GROUP, V7, P29
   Boussinot F, 2006, CONCURR COMP-PRACT E, V18, P445, DOI 10.1002/cpe.919
   BOUSSINOT F, 1991, SOFTWARE PRACT EXPER, V21, P401, DOI 10.1002/spe.4380210406
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Chambers C., 1993, ECOOP '93 - Object-Oriented Programming. 7th European Conference Proceedings, P268
   Chambers C., 1997, CECIL LANGUAGE SPECI
   Cheong E, 2005, DES AUT TEST EUROPE, P1050, DOI 10.1109/DATE.2005.165
   Cheong E., 2003, Proceedings of the 2003 ACM Symposium on Applied Computing, P698, DOI DOI 10.1145/952532.952668
   CHOW TS, 1978, IEEE T SOFTWARE ENG, V4, P178, DOI 10.1109/TSE.1978.231496
   Edwards SA, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/52651
   Ernst M., 1998, ECOOP'98 - Object-Oriented Programming. 12th European Conference. Proceedings, P186, DOI 10.1007/BFb0054092
   Eshuis R, 2009, SCI COMPUT PROGRAM, V74, P65, DOI 10.1016/j.scico.2008.09.001
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   Gery E., 2002, Integrated Formal Methods. Third International Conference, IFM 2002. Proceedings (Lecture Notes in Computer Science Vol.2335), P1
   Gössler G, 2002, LECT NOTES COMPUT SC, V2491, P93
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   KNAPP A, 2002, LECT NOTES COMPUTER, V2469, P395
   Kohler H. J., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P241, DOI 10.1109/ICSE.2000.870415
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Lee E.A., 2007, Proceedings of the 7th ACM - IEEE international conference on Embedded software. EMSOFT '07, P114
   LISKOV BH, 1994, ACM T PROGR LANG SYS, V16, P1811, DOI 10.1145/197320.197383
   Mikk E, 1999, 2ND IEEE WORKSHOP ON INDUSTRIAL STRENGTH FORMAL SPECIFICATION TECHNIQUES - PROCEEDINGS, P90, DOI 10.1109/WIFT.1998.766303
   Millstein T, 2004, ACM SIGPLAN NOTICES, V39, P345, DOI 10.1145/1035292.1029006
   Niaz IA, 2004, PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P111
   PNUELI A, 1991, LECT NOTES COMPUT SC, V526, P244
   Ran A. S., 1994, P TECHN OBJ OR LANGS
   ROOP P. S., 2009, CASES 09, P205
   Samek M., 2002, PRACTICAL STATECHART
   Sane Aamod, 1995, P 10 ANN C OBJ OR PR
   Sekerinski E., 2001, LECT NOTES COMPUTER, V2185, P376
   Sreedhar V. C., 2005, P 5 INT C EMB SOFTW, P48
   Tardieu O., 2006, P 6 ACM IEEE INT C E, P142
   Tomura T, 2001, IEEE INT CONF ROBOT, P211, DOI 10.1109/ROBOT.2001.932555
   UML, 2011, UML 2 0
NR 43
TC 0
Z9 0
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 45
DI 10.1145/2435227.2435241
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 110AN
UT WOS:000316414200014
DA 2024-07-18
ER

PT J
AU Rawlins, M
   Gordon-Ross, A
AF Rawlins, Marisha
   Gordon-Ross, Ann
TI Adaptive Loop Caching Using Lightweight Runtime Control Flow Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Loop cache; low energy; architecture tuning; embedded systems;
   filter cache
AB Loop caches provide an effective method for decreasing memory hierarchy energy consumption by storing frequently executed code (critical regions) in a more energy efficient structure than the level one cache. However, due to code structure restrictions or costly design time pre-analysis efforts, previous loop cache designs are not suitable for all applications and system scenarios. We present an adaptive loop cache that is amenable to a wider range of system scenarios, which can provide an additional 20% average instruction cache energy savings (with individual benchmark energy savings as high as 69%) compared to the next best loop cache, the preloaded loop cache.
C1 [Rawlins, Marisha; Gordon-Ross, Ann] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
   [Gordon-Ross, Ann] Univ Florida, NSF Ctr High Performance Reconfigurable Comp, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida; National Science
   Foundation (NSF)
RP Rawlins, M (corresponding author), Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
EM mrawlins@ufl.edu; ann@ece.ufl.edu
FU National Science Foundation [CNS-0953447]
FX This work was supported by the National Science Foundation
   (CNS-0953447). Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of the National Science
   Foundation.
CR Bellas N., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P378, DOI 10.1109/ICCD.1999.808570
   Burger D., 1996, EVALUATING FUTURE MI
   Butts J. A., 2000, P 33 ANN ACM IEEE IN
   Chaver D., 2005, P INT S LOW POW EL D
   Eeckhout L, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P83, DOI 10.1109/PACT.2002.1106006
   Gokdon-Ross A., 2007, P DES AUT TEST EUR D
   Gordon-Ross A., 2002, P IEEE INT C COMP DE
   Gordon-Ross A., 2002, IEEE COMPUT ARCHIT L, V1, P1
   Gordon-Ross A., 2008, P 18 ACM LAK S VLSI
   Gordon-Ross A., 2003, P INT C COMP ARCH SY
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   Hines S., 2007, P IEEE ACM INT S MIC
   Kin J., 1997, P ACM IEEE INT S MIC
   Lee L., 1999, LOW COST EMBEDDED PR
   MALIK A, 2000, P INT S LOW POW EL D
   Montanaro J., 1997, DIGITAL TECHN J
   Rivers J. A., 2003, P INT S LOW POW EL D
   Rotenberg E., 1996, P ACM IEEE INT S MIC
   Scott J., 1998, International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, P145
   SEGARS S, 2001, P INT SOL STAT CIRC
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   Shivakumar P., 2001, CACTI3 0 INTEGRATED
   Smith MD, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/351403.351408
   Villarreal J., 2002, A Study on the Loop Behavior of Embedded Programs
   ZHANG C, 2003, P 30 ANN INT S COMP
   Zhang C., 2003, P 14 IEEE INT WORKSH
NR 26
TC 1
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
SU 1
AR 55
DI 10.1145/2435227.2435251
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA V40QF
UT WOS:000209492400004
DA 2024-07-18
ER

PT J
AU Chen, YS
   Ting, YJ
   Ke, CH
   Chilamkruti, N
   Park, JH
AF Chen, Yeong-Sheng
   Ting, Yun-Ju
   Ke, Chih-Heng
   Chilamkruti, Naveen
   Park, Jong Hyuk
TI Efficient Localization Scheme with Ring Overlapping by Utilizing Mobile
   Anchors in Wireless Sensor Networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Experimentation; Design; Wireless sensor networks; localization; mobile
   anchors; RSSI
AB This study proposes an efficient localization scheme in wireless sensor networks. The proposed scheme utilizes mobile anchors and is based on ring overlapping. In a wireless sensor network, the nodes that know their locations are called reference nodes, and the other nodes that are without the knowledge of their locations are called blind nodes. To localize a certain blind node, by comparing the relative RSSI (Received Signal Strength Indicator) values among nodes, mobile beacons are utilized to find out the rings that are centered at a reference node and contain the blind node. These rings are called B-Rings. Since the mobile anchors and the reference nodes know their own locations, the B-Rings can be precisely derived. Moreover, by using multiple mobile beacons, the widths of the B-Rings can be further minimized; and then by overlapping them, the location of the blind nodes can be efficiently estimated. Most existing localization schemes that utilize mobile anchors let the mobile anchors move randomly. In contrast, the proposed scheme provides regular and simple movement mechanisms for the mobile anchors. Thus, the mobile anchors consume less energy than the other schemes, in which the mobile anchors move randomly. Analytical analysis and simulation results show that the proposed localization mechanism can achieve better location accuracy as well as less movement length of the mobile anchor than the other existing related approaches.
C1 [Chen, Yeong-Sheng; Ting, Yun-Ju] Natl Taipei Univ Educ, Dept Comp Sci, Taipei, Taiwan.
   [Chilamkruti, Naveen] La Trobe Univ, Dept Comp Sci & Comp Engn, Melbourne, Vic 3086, Australia.
   [Park, Jong Hyuk] Seoul Natl Univ Sci & Technol, Dept Comp Sci & Engn, Seoul, South Korea.
C3 National Taipei University of Education; La Trobe University; Seoul
   National University of Science & Technology
RP Chen, YS (corresponding author), Natl Taipei Univ Educ, Dept Comp Sci, Taipei, Taiwan.
EM yschen@tea.ntue.edu.tw; aaron910@gmail.com; smallko@gmail.com;
   N.Chilamkurti@latrobe.edu.au; parkjonghyuk1@hotmail.com
FU National Science Council of Taiwan [NSC 98-2220-E-152-001]; MKE (The
   Ministry of Knowledge Economy) of Korea under the ITRC (Information
   Technology Research Center) support program [NIPA-2010-C1090-1031-0004]
FX This research was supported in part by National Science Council of
   Taiwan under the grant NSC 98-2220-E-152-001, and in part by the MKE
   (The Ministry of Knowledge Economy) of Korea under the ITRC (Information
   Technology Research Center) support program supervised by the NIPA
   (National IT Industry Promotion Agency), NIPA-2010-C1090-1031-0004.
CR Baronti P, 2007, COMPUT COMMUN, V30, P1655, DOI 10.1016/j.comcom.2006.12.020
   Bulusu N, 2000, IEEE PERS COMMUN, V7, P28, DOI 10.1109/98.878533
   He T., 2003, PROC 9 ANN INT C MOB, P81, DOI DOI 10.1145/938985.938995
   Liu CH, 2004, CONF CYBERN INTELL S, P514
   Liu H, 2007, IEEE T SYST MAN CY C, V37, P1067, DOI 10.1109/TSMCC.2007.905750
   Lorincz K, 2007, PERS UBIQUIT COMPUT, V11, P489, DOI 10.1007/s00779-006-0095-2
   Misra P., 2010, Global Positioning System: Signals, Measurements, and Performance, V2nd
   Mourad F, 2009, IEEE T SIGNAL PROCES, V57, P3226, DOI 10.1109/TSP.2009.2020018
   Niculescu D, 2003, IEEE INFOCOM SER, P1734
   Puccinelli D., 2005, IEEE Circuits and Systems Magazine, V5, P19, DOI 10.1109/MCAS.2005.1507522
   Sheu JP, 2008, IEEE T MOBILE COMPUT, V7, P1110, DOI 10.1109/TMC.2008.35
   Ssu KF, 2005, IEEE T VEH TECHNOL, V54, P1187, DOI 10.1109/TVT.2005.844642
   Vivekanandan V, 2007, IEEE T VEH TECHNOL, V56, P2733, DOI 10.1109/TVT.2007.899962
   Wang W, 2008, IEEE T WIREL COMMUN, V7, P667, DOI 10.1109/TWC.2008.060611
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Yu R., 2010, P 8 ACM C EMB NETW S, P359
NR 16
TC 20
Z9 22
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 20
DI 10.1145/2423636.2423638
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400002
DA 2024-07-18
ER

PT J
AU Sun, HM
   Weng, CY
   Wang, SJ
   Yang, CH
AF Sun, Hung-Min
   Weng, Chi-Yao
   Wang, Shiuh-Jeng
   Yang, Cheng-Hsing
TI Data Embedding in Image-Media Using Weight-Function on Modulo Operations
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Security; Performance; Exploit modification direction;
   flexibility; data hiding
ID EXPLOITING MODIFICATION DIRECTION; HIDING DATA
AB Multimedia hiding system is to embed message behind the specified media, but it is still kept normal in media representations via human sensitive organizations without causing imperceptibility. In this article, we propose a data hiding system by means of flexible exploiting modification directions to achieve safer message concealments in image-media. In our scheme, n cover-pixels are flexibly chosen on modulo operations to embed a secret s, where n = inverted right perpendicularlog(3)(s)inverted left perpendicular. The varied pixel values associated with the chosen n pixels are only changed among [-1, 1]. Because the numbers of adjustable pixels are much greater than the pixels in the past scheme, our scheme is able to obtain a higher embedded ratio in response to the capacity requirements of information hiding systems. In addition, we also applied the statistics-steganalyzers to demonstrate that our scheme has accomplishment not only higher capacity but also kept the robustness against the blind steganalyzers.
C1 [Sun, Hung-Min; Weng, Chi-Yao] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
   [Wang, Shiuh-Jeng] Cent Police Univ, Dept Informat Management, Kueishan Hsiang 33304, Taoyuan County, Taiwan.
   [Yang, Cheng-Hsing] Natl Pingtung Univ Educ, Dept Comp Sci, Pingtung 90003, Pingtung County, Taiwan.
C3 National Tsing Hua University; National Pingtung University
RP Wang, SJ (corresponding author), Cent Police Univ, Dept Informat Management, 56 Shujen Rd, Kueishan Hsiang 33304, Taoyuan County, Taiwan.
EM hmsun@cs.nthu.edu.tw; cyweng@is.cs.nthu.edu.tw; sjwang@mail.cpu.edu.tw;
   chyang@mail.npue.edu.tw
RI Wang, Suhang/AAH-1378-2019
FU National Science Council, Taiwan [NSC 97-2221-E-007-055-MY3, NSC
   98-2221-E-015-001-MY3, NSC 99-2918-1-015-001]
FX This work was supported in part by the National Science Council, Taiwan,
   under Contract NSC 97-2221-E-007-055-MY3, NSC 98-2221-E-015-001-MY3, and
   NSC 99-2918-1-015-001.
CR [Anonymous], 2009, International Journal of Signal processing, Image processing and pattern
   Artz D, 2001, IEEE INTERNET COMPUT, V5, P75, DOI 10.1109/4236.935180
   Chan CK, 2004, PATTERN RECOGN, V37, P469, DOI 10.1016/j.patcog.2003.08.007
   Fridrich J., 2001, P ACM WORKSH MULT SE, P27
   Kim HJ, 2010, COMPUT MATH APPL, V60, P319, DOI 10.1016/j.camwa.2010.01.006
   Mielikainen J, 2006, IEEE SIGNAL PROC LET, V13, P285, DOI 10.1109/LSP.2006.870357
   Wang JJ, 2010, SIGNAL PROCESS, V90, P2954, DOI 10.1016/j.sigpro.2010.04.022
   Zhang WM, 2009, IEEE T INF FOREN SEC, V4, P564, DOI 10.1109/TIFS.2009.2024720
   Zhang WM, 2008, LECT NOTES COMPUT SC, V5284, P60
   Zhang XP, 2006, IEEE COMMUN LETT, V10, P781, DOI 10.1109/LCOMM.2006.060863
NR 10
TC 8
Z9 8
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 21
DI 10.1145/2423636.2423639
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400003
DA 2024-07-18
ER

PT J
AU Huang, YS
   Pan, YL
   Su, PJ
AF Huang, Yi-Sheng
   Pan, Yen-Liang
   Su, Pin-June
TI Transition-Based Deadlock Detection and Recovery Policy for FMSs Using
   Graph Technique
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Theory; Petri net; deadlock prevention;
   flexible manufacturing system
ID LIVENESS-ENFORCING SUPERVISORS; PREVENTION POLICY; PETRI NETS;
   ELEMENTARY SIPHONS; DEPENDENT SIPHONS; COMPUTATION
AB A transition-controlled deadlock detection and recovery prevention policy is presented for a subclass of Petri nets used to model flexible manufacturing systems. The subclass is called systems of simple sequential processes with resources ((SPR)-P-3). The proposed policy is different from the standard deadlock prevention policies. Instead of adding control places, this policy adds a controlled transition to solve a group of deadlocked markings that have the same graph-based property. Finally, the results of our study indicate that the proposed policy appears to be more permissive than those existing ones that add control places.
C1 [Huang, Yi-Sheng; Pan, Yen-Liang] Natl Def Univ, Taipei, Taiwan.
   [Huang, Yi-Sheng] Natl Ilan Univ, Dept Elect Engn, Ilan 260, Taiwan.
   [Pan, Yen-Liang] Air Force Acad, Dept Avion Engn, Kaohsiung 820, Taiwan.
   [Su, Pin-June] Chung Shan Inst Sci & Technol, Longtan, Taiwan.
C3 National Defense University - Taiwan; National Ilan University;
   Chung-Shan Institute of Science & Technology
RP Huang, YS (corresponding author), Natl Ilan Univ, Dept Elect Engn, Ilan 260, Taiwan.
EM yshuang@niu.edu.t; peterpan960326@gmail.com
RI Pan, Yen-Liang/AFQ-2162-2022
OI Pan, Yen-Liang/0000-0002-4111-9564
FU National Science Council of Taiwan, R.O.C. [NSC 98-2918-I-606-002]
FX This research was partially supported by the National Science Council of
   Taiwan, R.O.C. under Grant NSC 98-2918-I-606-002.
CR Barkaoui K., 1995, Proceedings 1995 INRIA/IEEE Symposium on Emerging Technologies and Factory Automation. ETFA'95 (Cat. No.95TH8056), P499, DOI 10.1109/ETFA.1995.496690
   Berthomieu B, 2006, INT CONF QUANT EVAL, P123
   Chao DY, 2008, IET CONTROL THEORY A, V2, P168, DOI 10.1049/iet-cta:20070130
   Chao DY, 2006, COMPUT J, V49, P470, DOI [10.1093/comjnl/bxl019, 10.1093/comjnl/bx1019]
   EZPELETA J, 1995, IEEE T ROBOTIC AUTOM, V11, P173, DOI 10.1109/70.370500
   Hu H. S, 2010, IEEE T AUTOM SCI ENG
   Hu H. S, 2010, IEEE T SYST MAN CY A
   Hu HS, 2008, INT J ADV MANUF TECH, V38, P309, DOI 10.1007/s00170-007-1110-0
   Hu HS, 2009, IEEE T MULTIMEDIA, V11, P1457, DOI 10.1109/TMM.2009.2032678
   Hu HS, 2009, INT J ADV MANUF TECH, V42, P553, DOI 10.1007/s00170-008-1608-0
   Hu HS, 2009, INT J ADV MANUF TECH, V40, P566, DOI 10.1007/s00170-007-1366-4
   Huang YS, 2007, J INF SCI ENG, V23, P215
   Huang YS, 2007, INT J ADV MANUF TECH, V35, P349, DOI 10.1007/s00170-006-0708-y
   Huang YS, 2006, IEEE T SYST MAN CY A, V36, P1248, DOI 10.1109/TSMCA.2006.878953
   Huang YS, 2001, INT J PROD RES, V39, P283, DOI 10.1080/00207540010002405
   Iordache MV, 2003, IEEE T AUTOMAT CONTR, V48, P1962, DOI 10.1109/TAC.2003.819078
   Li Z, 2007, IET CONTROL THEORY A, V1, P1594, DOI 10.1049/iet-cta:20060468
   Li Z.W., 2009, Deadlock Resolution in Automated Manufacturing Systems: A Novel Petri Net Approach
   Li ZW, 2008, INT J ADV MANUF TECH, V38, P787, DOI 10.1007/s00170-007-1125-6
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P667, DOI 10.1109/TSMCA.2008.918605
   Li ZW, 2008, IEEE T SYST MAN CY C, V38, P173, DOI 10.1109/TSMCC.2007.913920
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P369, DOI 10.1109/TSMCA.2007.914741
   Li ZW, 2008, IEEE T AUTOM SCI ENG, V5, P182, DOI 10.1109/TASE.2006.884674
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P133, DOI 10.1109/TSMCA.2007.909548
   Li ZW, 2006, IEEE T IND INFORM, V2, P313, DOI 10.1109/TII.2006.885185
   Li ZW, 2004, IEEE T SYST MAN CY A, V34, P38, DOI 10.1109/TSMCA.2003.820576
   Marsan M.A., 1995, MODELING GEN STOCHAS
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Peterson J.L., 1981, Petri Net Theory and the Modeling of Systems
   Piroddi L, 2009, INT J ADV MANUF TECH, V40, P157, DOI 10.1007/s00170-007-1319-y
   Piroddi L, 2008, IEEE T SYST MAN CY A, V38, P1337, DOI 10.1109/TSMCA.2008.2003535
   Piroddi L, 2009, IEEE T SYST MAN CY A, V39, P650, DOI 10.1109/TSMCA.2009.2013189
   Uzam M, 2004, INT J ADV MANUF TECH, V23, P204, DOI 10.1007/s00170-003-1526-5
   Uzam M, 2002, INT J ADV MANUF TECH, V19, P192, DOI 10.1007/s001700200014
   Uzam M, 2007, INT J ADV MANUF TECH, V35, P150, DOI 10.1007/s00170-006-0701-5
   Uzam M, 2007, IEEE T SYST MAN CY A, V37, P362, DOI 10.1109/TSMCA.2007.893484
NR 36
TC 37
Z9 37
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 11
DI 10.1145/2406336.2406347
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100011
DA 2024-07-18
ER

PT J
AU McInnes, AI
AF McInnes, Allan I.
TI Modeling and Analysis of TinyOS Sensor Node Firmware: A CSP Approach
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Verification; Firmware; wireless sensor network;
   TinyOS; nesC; CSP; process algebra
ID VERIFICATION
AB Wireless sensor networks are an increasingly popular application area for embedded systems. Individual sensor nodes within a network are typically resource-constrained, event-driven, and require a high degree of concurrency. This combination of requirements motivated the development of the widely used TinyOS sensor node operating system. The TinyOS concurrency model is a lightweight nonpreemptive system designed to suit the needs of typical sensor network applications. Although the TinyOS concurrency model is easier to reason about than preemptive threads, it can still give rise to undesirable behavior due to unexpected interleavings of related tasks, or unanticipated preemption by interrupt handlers. To aid TinyOS developers in understanding the behavior of their programs we have developed a technique for using the process algebra Communicating Sequential Processes (CSP) to model the interactions between TinyOS components, and between an application and the TinyOS scheduling and preemption mechanisms. Analysis of the resulting models can help TinyOS developers to discover and diagnose concurrency-related errors in their designs that might otherwise go undetected until after the application has been widely deployed. Such analysis is particularly valuable for the TinyOS components that are used as building blocks for a large number of other applications, since a subtle or sporadic error in a widely deployed building block component could be extremely costly to repair.
C1 Univ Canterbury, Dept Elect & Comp Engn, Christchurch 8140, New Zealand.
C3 University of Canterbury
RP McInnes, AI (corresponding author), Univ Canterbury, Dept Elect & Comp Engn, Private Bag 4800, Christchurch 8140, New Zealand.
EM allan.mcinnes@acm.org
CR Archer W, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P158, DOI 10.1109/IPSN.2007.4379675
   Bucur D., 2009, P WORKSH FORM APPR U
   Clarke EM, 1996, ACM COMPUT SURV, V28, P626, DOI 10.1145/242223.242257
   Culler D. E., 2006, SENSORS, V23, P5
   GARDINER P, 2005, FAILURES DIVERGENCES
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   GAY D, 2005, NESC 1 2 LANGUAGE RE
   Kleine M, 2009, LECT NOTES COMPUT SC, V5902, P266, DOI 10.1007/978-3-642-10452-7_18
   Kothari N, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P271, DOI 10.1109/IPSN.2008.62
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Levis P., 2006, TINYOS PROGRAMMING
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Levis P, 2007, TINYOS EXTENSION PRO
   McInnes AI, 2009, 16TH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, PROCEEDINGS, P79, DOI 10.1109/ECBS.2009.34
   Rosa NS, 2007, SENSORS-BASEL, V7, P1447, DOI 10.3390/s7081447
   Roscoe A.W., 1998, THEORY PRACTICE CONC
   Sharp C, 2008, ALARMTOTIMERC NC TIN
   Völgyesi P, 2005, SCI COMPUT PROGRAM, V56, P191, DOI 10.1016/j.scico.2004.11.012
   Woehrle Matthias, 2007, 4 WS EMB NETW SENS E, P93
   Xie F, 2006, LECT NOTES COMPUT SC, V4218, P154
NR 20
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 5
DI 10.1145/2406336.2406341
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100005
DA 2024-07-18
ER

PT J
AU Dong, Q
   Liu, DG
AF Dong, Qi
   Liu, Donggang
TI Using Auxiliary Sensors for Pairwise Key Establishment in WSN
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Security; Key management; pairwise keys; sensor networks
AB Many techniques have been developed recently for establishing pairwise keys in sensor networks. However, some of them are vulnerable to a few compromised sensor nodes, while others could involve expensive protocols for establishing keys. This article introduces a much better alternative that can achieve both high resilience to node compromises and high efficiency in key establishment. The main idea is to deploy a small number of additional sensor nodes, called assisting nodes, to help key establishment between sensor nodes. The proposed approach has many advantages over existing approaches. In particular, a sensor node only needs to make a few local communications and perform a few efficient hash operations to setup a key with any other sensor node in the network at a very high probability. The majority of sensor nodes only need to store a single key. Besides, it also provides high resilience to node compromises. The theoretical analysis, simulation studies, and experiments on TelosB sensor motes also demonstrate the advantages of this key establishment protocol in sensor networks.
C1 [Dong, Qi; Liu, Donggang] Univ Texas Arlington, Dept Comp Sci & Engn, Arlington, TX 76019 USA.
C3 University of Texas System; University of Texas Arlington
RP Dong, Q (corresponding author), Univ Texas Arlington, Dept Comp Sci & Engn, 300 Nedderman Hall, Arlington, TX 76019 USA.
EM qi.dong@mavs.uta.edu; dliu@uta.edu
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], 2008, P INT C INF PROC SEN
   [Anonymous], 2004, P 2 ACM WORKSH SEC A, DOI [10.1145/1029102.1029111, DOI 10.1145/1029102.1029111]
   [Anonymous], P 7 ANN INT C MOB CO
   [Anonymous], 2003, Proceedings of the 1st ACM workshop on Security of ad hoc and sensor networks, DOI DOI 10.1145/986858.986869
   [Anonymous], P IEEE INT C INF PRO
   CHAN H, 2005, P ANN JOINT C IEEE C
   Chan HW, 2003, P IEEE S SECUR PRIV, P197, DOI 10.1109/SECPRI.2003.1199337
   DONG Q, 2008, P ACM C WIR NETW SEC
   Donggang Liu, 2005, ACM Transactions on Information and Systems Security, V8, P41, DOI 10.1145/1053283.1053287
   Du W., 2003, CCS 03, P42, DOI [10.1145/948109.948118, DOI 10.1145/948109.948118]
   Eschenauer L., 2002, ACM CCS2002, DOI DOI 10.1145/586110.586117
   GOLDREICH O, 1986, J ACM, V33, P792, DOI 10.1145/6490.6503
   Hartung C., 2005, CUCS99005 U COL BOUL
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   Hu Y -C., 2003, P ANN JOINT C IEEE C
   Huang Dijiang., 2004, P 2 ACM WORKSHOP SEC, P29
   Liu DG, 2008, ACM T SENSOR NETWORK, V4, DOI 10.1145/1340771.1340777
   MATHUR G., 2006, P IEEE INT C INF PRO
   NING P., 2005, ACM T SENSOR NETWORK, V1, P2
   Ning P, 2008, ACM T SENSOR NETWORK, V4, DOI 10.1145/1325651.1325652
   Parno B., 2005, P IEEE S SEC PRIV
   PIETRO R, 2003, P ACM WORKSH SEC AD
   RIVEST R., 1994, LECT NOTES COMPUTER, V809, P86
   VARSHNEY P., 2004, P ANN JOINT C IEEE C
   YU Z, 2005, P ACM IEEE INT C INF
NR 26
TC 4
Z9 4
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 59
DI 10.1145/2345770.2345771
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200001
DA 2024-07-18
ER

PT J
AU Lee, JJ
   Xiao, X
AF Lee, Jaehwan John
   Xiao, Xiang
TI Instant Multiunit Resource Hardware Deadlock Detection Scheme for
   System-on-Chips
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Deadlock detection in hardware
AB In this article, a brand new method of determining deadlock is presented. Most previous deadlock detection methods are algorithmic in the sense that they usually leverage some forms of Resource Allocation Graph (RAG) representations and then algorithms are devised to manipulate such representations in order to detect deadlock using information contained in the graph. Different from all previous methods, the proposed method actualizes the RAG with a digital circuit and uses it as a token-transmitting network. By supplying special input signals (tokens) to the network and observing the output tokens from the network, it is easier to identify which process nodes are reachable from each resource node in the graph. Using the reachability information, deadlock can be detected immediately. The time required to obtain the reachability information is determined by how fast the combinational circuit operates. Compared with previous algorithmic methods, the proposed deadlock detection can be deemed instant. We show that the proposed method is an order of magnitude faster than the previous fastest hardware mechanism and several orders of magnitude faster than traditional software-based algorithms.
C1 [Lee, Jaehwan John; Xiao, Xiang] Indiana Univ Purdue Univ, Indianapolis, IN 46202 USA.
C3 Indiana University System; Indiana University Indianapolis
RP Lee, JJ (corresponding author), Indiana Univ Purdue Univ, Indianapolis, IN 46202 USA.
EM johnlee@iupui.edu
OI Lee, John/0000-0002-5335-9071
FU NSF [0811448]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [0811448] Funding Source:
   National Science Foundation
FX This work has been supported by the NSF under Grant No. 0811448 and
   software as well as hardware donations from Mentor Graphics, Sun
   Microsystems, and Virtutech.
CR [Anonymous], ACM COMPUT SURVEYS
   [Anonymous], 2004, THESIS
   [Anonymous], 1996, Pthreads Programming a POSIX Standard for Better Multiprocessing
   Kim J., 1997, PAS 97, P233
   KIM J., 1991, PROCEEDINGS OF THE I, P219
   Lee JJ, 2006, IEEE T PARALL DISTR, V17, P1377, DOI 10.1109/TPDS.2006.164
   Leibfried T. F.  Jr., 1989, Operating Systems Review, V23, P45, DOI 10.1145/858344.858348
   Maekawa M., 1987, Operating Systems Advanced Concepts
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   MARTINEZA C., 2009, COMPUT ELECT ENGIN, V35, P18
   Shiu PH, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/HSC.2001.924654
   SHOSHANI A., 1969, TECH REP 80
   Strukov DB, 2005, NANOTECHNOLOGY, V16, P888, DOI 10.1088/0957-4484/16/6/045
   SUN D., 2002, TECH REP GIT CC 02 1
   VIRTUTECH, 2007, SIMICS 3 0 USER GUID
   Xiao X, 2008, IEEE T PARALL DISTR, V19, P1657, DOI 10.1109/TPDS.2008.56
   Xiao X, 2010, IEEE T PARALL DISTR, V21, P4, DOI 10.1109/TPDS.2009.38
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2012
VL 11
IS 3
AR 67
DI 10.1145/2345770.2345780
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018OP
UT WOS:000309671200009
DA 2024-07-18
ER

PT J
AU Reardon, C
   Holland, B
   George, AD
   Stitt, G
   Lam, H
AF Reardon, Casey
   Holland, Brian
   George, Alan D.
   Stitt, Greg
   Lam, Herman
TI RCML: An Environment for Estimation Modeling of Reconfigurable Computing
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Languages; Reconfigurable computing; estimation modeling;
   performance prediction
ID EMBEDDED-SYSTEMS; DESIGN; ARCHITECTURES; FRAMEWORK
AB Reconfigurable computing (RC) is emerging as a promising area for embedded computing, in which complex systems must balance performance, flexibility, cost, and power. The difficulty associated with RC development suggests improved strategic planning and analysis techniques can save significant development time and effort. This article presents a new abstract modeling language and environment, the RC Modeling Language (RCML), to facilitate efficient design space exploration of RC systems at the estimation modeling level, that is, before building a functional implementation. Two integrated analysis tools and case studies, one analytical and one simulative, are presented illustrating relatively accurate automated analysis of systems modeled in RCML.
C1 [Reardon, Casey; Holland, Brian; George, Alan D.; Stitt, Greg; Lam, Herman] Univ Florida, NSF Ctr High Performance Reconfigurable Comp CHRE, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida; National
   Science Foundation (NSF)
RP Reardon, C (corresponding author), Univ Florida, NSF Ctr High Performance Reconfigurable Comp CHRE, Gainesville, FL 32611 USA.
EM reardon@hcs.ufl.edu
OI George, Alan/0000-0001-9665-2879
FU National Science Foundation [EEC-0642422]
FX This work was supported in part by the I/UCRC Program of the National
   Science Foundation under Grant No. EEC-0642422. The authors gratefully
   acknowledge vendor equipment and/or tools provided by Altera, MLDesign
   Technologies, SRC, and Xilinx that helped make this work possible.
CR [Anonymous], 2008, OMG SYST MOD LANG OM
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   BUCK J, 1994, INT J COMPUTER SIMUL, V4, P152
   Chang CI, 2001, IEEE T GEOSCI REMOTE, V39, P760, DOI 10.1109/36.917889
   Densmore D., 2006, P C DES AUT TEST EUR
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Enzler R, 2005, MICROPROCESS MICROSY, V29, P63, DOI 10.1016/j.micpro.2004.06.004
   Feiler P.H., 2006, The Architecture Analysis Design Language (AADL): An Introduction
   Fu WY, 2006, I C FIELD PROG LOGIC, P183
   Grobelny E, 2007, SIMUL-T SOC MOD SIM, V83, P721, DOI 10.1177/0037549707084939
   Holland B., 2009, ACM Transactions on Reconfigurable Technology and Systems (TRETS), V1, P1
   JACOBS A., 2008, P IEEE AER C
   Kahn G., 1974, P IFIP C
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kienhuis B, 2002, LECT NOTES COMPUT SC, V2268, P18
   Lieverse P, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P134, DOI 10.1109/HSC.2001.924664
   Mohanty S, 2002, ACM SIGPLAN NOTICES, V37, P18, DOI 10.1145/566225.513835
   Mohanty S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230805
   OBJECT MANAGEMENT GROUP, 2009, UMP PROF MARTE MOD A
   Pimentel A.D., 2005, Intl. J. Embedded Systems, V3, P181
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Pimentel AD, 2001, COMPUTER, V34, P57, DOI 10.1109/2.963445
   REARDON C., 2009, ACM T RECONFIG TECHN
   RUGINA A, 2006, P 10 IASTED INT C SO
   *SAE, 2004, AS5506 SAE
   Singhoff F., 2005, P ACM SIGADA, V25, P1
   SMITH M. C., 2002, P SCS INT S PERF EV
   SOKOLSKY O., 2006, P 20 IEEE INT PAR DI
   Steffen C.P., 2007, P RECONFIGURABLE SYS, P17
   UML Revision Task Force, 2001, OMG UN MOD LANG SPEC
   WALKER DW, 1994, PARALLEL COMPUT, V20, P657, DOI 10.1016/0167-8191(94)90033-7
   Wu ZC, 2009, PROCEEDINGS OF THE THIRD INTERNATIONAL WORKSHOP ON MATRIX ANALYSIS AND APPLICATIONS, VOL 3, P29
NR 32
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 43
DI 10.1145/2331147.2331153
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300005
DA 2024-07-18
ER

PT J
AU Chen, MS
   Mishra, P
   Kalita, D
AF Chen, Mingsong
   Mishra, Prabhat
   Kalita, Dhrubajyoti
TI Automatic RTL Test Generation from SystemC TLM Specifications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Transaction-level modeling; model checking;
   test generation
ID VERIFICATION; DESIGN; ABV
AB SystemC transaction-level modeling (TLM) is widely used to enable early exploration for both hardware and software designs. It can reduce the overall design and validation effort of complex system-on-chip (SOC) architectures. However, due to lack of automated techniques coupled with limited reuse of validation efforts between abstraction levels, SOC validation is becoming a major bottleneck. This article presents a novel top-down methodology for automatically generating register transfer-level (RTL) tests from SystemC TLM specifications. It makes two important contributions: i) it proposes a method that can automatically generate TLM tests using various coverage metrics, and (ii) it develops a test refinement specification for automatically converting TLM tests to RTL tests in order to reduce overall validation effort. We have developed a tool which incorporates these activities to enable automated RTL test generation from SystemC TLM specifications. Case studies using a router example and a 64-bit Alpha AXP pipelined processor demonstrate that our approach can achieve intended functional coverage of the RTL designs, as well as capture various functional errors and inconsistencies between specifications and implementations.
C1 [Chen, Mingsong] E China Normal Univ, Inst Software Engn, Shanghai 200062, Peoples R China.
   [Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
   [Kalita, Dhrubajyoti] Intel Corp, Folsom, CA 95630 USA.
C3 East China Normal University; State University System of Florida;
   University of Florida; Intel Corporation
RP Chen, MS (corresponding author), E China Normal Univ, Inst Software Engn, Shanghai 200062, Peoples R China.
EM mschen@sei.ecnu.edu.cn; prabhat@cise.ufl.edu;
   dhrubajyoti.kalita@intel.com
RI Chen, Ming/GVU-8412-2022
OI Mishra, Prabhat/0000-0003-3653-6221
FU Intel Corporation; National Science Foundation Faculty Early Career
   Development (CAREER) [0746261]; Doctoral Fund of Ministry of Education
   of China [20110076120025]; National Natural Science Foundation of China
   [61021004]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [0746261] Funding Source: National Science
   Foundation
FX This work was partially supported by grants from Intel Corporation,
   National Science Foundation Faculty Early Career Development (CAREER)
   award 0746261, Doctoral Fund of Ministry of Education of China No.
   20110076120025, and National Natural Science Foundation of China No.
   61021004.
CR Abdi S, 2005, ASIA S PACIF DES AUT, P139, DOI 10.1145/1120725.1120791
   Abrar SS, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P122, DOI 10.1109/VLSI.Design.2010.26
   Ammann PE, 1998, SECOND INTERNATIONAL CONFERENCE ON FORMAL ENGINEERING METHODS, PROCEEDINGS, P46, DOI 10.1109/ICFEM.1998.730569
   [Anonymous], T LEVEL MODELING SYS
   [Anonymous], P DES AUT TEST EUR C
   Beyer D, 2004, PROC INT CONF SOFTW, P326, DOI 10.1109/ICSE.2004.1317455
   BOMBIERI N., 2006, P DESIGN AUTOMATION, P1
   Bombieri N, 2007, DES AUT TEST EUROPE, P882
   Bombieri N, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P113, DOI 10.1109/MEMCOD.2007.371236
   Bruce A, 2006, DES AUT CON, P85, DOI 10.1109/DAC.2006.229178
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Chen MS, 2011, DES AUT TEST EUROPE, P167
   Chen MS, 2011, IEEE T COMPUT, V60, P852, DOI 10.1109/TC.2011.49
   Chen MS, 2010, DES AUT TEST EUROPE, P490
   Chen MS, 2010, IEEE T COMPUT AID D, V29, P396, DOI 10.1109/TCAD.2010.2041846
   Fedeli A, 2007, IEEE T COMPUT, V56, P528, DOI 10.1109/tc.2007.1012
   Ferrandi F, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P442, DOI 10.1109/DATE.1999.761163
   Fin A, 2003, INT WORKSHOP MICROPR, P89, DOI 10.1109/MTV.2003.1250268
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Habibi A, 2004, INT HIGH LEVEL DESIG, P19, DOI 10.1109/HLDVT.2004.1431224
   Habibi A, 2006, IEEE T VLSI SYST, V14, P57, DOI 10.1109/TVLSI.2005.863187
   Jensen K, 1997, LECT NOTES COMPUT SC, V1217, P203, DOI 10.1007/BFb0035389
   Jindal R, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P199, DOI 10.1109/MEMCOD.2003.1210104
   Karlsson D, 2006, DES AUT TEST EUROPE, P1228
   Koo HM, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550995
   Kroening D, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P101, DOI 10.1109/MEMCOD.2005.1487900
   Kupferman O, 1999, LECT NOTES COMPUT SC, V1703, P82
   Lahbib Y, 2005, COMPUT ELECTR ENG, V31, P282, DOI 10.1016/j.compeleceng.2005.04.001
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Mingsong Chen, 2007, Proceedings 2007 IEEE International High Level Design Validation and Test Workshop (HLDVT '07), P91
   Moy M, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P26, DOI 10.1109/ACSD.2005.23
   Shtrichman O., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P58
   Wallace K, 2008, BIOCHEM J, V411, P1, DOI 10.1042/BJ20071570
   Wang ZH, 2005, IEEE INT SYMP CIRC S, P5850, DOI 10.1109/ISCAS.2005.1465969
NR 34
TC 16
Z9 17
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2012
VL 11
IS 2
AR 38
DI 10.1145/2220336.2220350
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NT
UT WOS:000307052900013
DA 2024-07-18
ER

PT J
AU Woehrle, M
   Lampka, K
   Thiele, L
AF Woehrle, Matthias
   Lampka, Kai
   Thiele, Lothar
TI Conformance Testing for Cyber-Physical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Conformance test; timed testing;
   cyber-physical systems
ID TIMED AUTOMATA
AB Cyber-Physical Systems (CPS) require a high degree of reliability and robustness. Hence it is important to assert their correctness with respect to extra-functional properties, like power consumption, temperature, etc. In turn the physical quantities may be exploited for assessing system implementations. This article develops a methodology for utilizing measurements of physical quantities for testing the conformance of a running CPS with respect to a formal description of its required behavior allowing to uncover defects. We present foundations and implementations of this approach and demonstrate its usefulness by conformance testing power measurements of a wireless sensor node with a formal model of its power consumption.
C1 [Woehrle, Matthias; Lampka, Kai; Thiele, Lothar] ETH, Comp Engn & Networks Lab TIK, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Woehrle, M (corresponding author), ETH, Comp Engn & Networks Lab TIK, ETZ G 75,Gloriastr 35, CH-8092 Zurich, Switzerland.
FU National Competence Center in Research on Mobile Information and
   Communication Systems (NCCR-MICS); Swiss National Science Foundation
   [5005-67322]
FX The work presented here was supported by the National Competence Center
   in Research on Mobile Information and Communication Systems (NCCR-MICS),
   a center supported by the Swiss National Science Foundation under grant
   no. 5005-67322.
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   [Anonymous], ADJ P 6 EUR WORKSH S
   Behrmann G, 2005, LECT NOTES COMPUT SC, V3657, P162
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bengtsson J., 2004, LECT NOTES COMPUTER, V3098
   Bohnenkamp H.C., 2008, P 7 ACM INT C EMB SO, P227, DOI DOI 10.1145/1450058.1450089
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   HESSEL A, 2008, LNCS, V4949, P77, DOI DOI 10.1007/978-3-540-78917-8_
   LARSEN KG, 2004, P 4 INT WORKSH FORM, V3395, P79
   LARSEN KIM G., 2009, UPPAAL TRON USER MAN
   Mikucionis M, 2004, 19TH INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P396
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   STREHL K, 2000, THESIS ETH ZURICH
   TRETMANS J, 1994, PROTOCOL TEST SYSTEM, V6, P257
   van Osch M, 2006, LECT NOTES COMPUT SC, V4262, P70
   Woehrle M, 2009, LECT NOTES COMPUT SC, V5813, P275, DOI 10.1007/978-3-642-04368-0_21
NR 16
TC 14
Z9 15
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 84
DI 10.1145/2362336.2362351
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700015
DA 2024-07-18
ER

PT J
AU Stuart, MB
   Stensgaard, MB
   Sparso, J
AF Stuart, Matthias Bo
   Stensgaard, Mikkel Bystrup
   Sparso, Jens
TI The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration
   Algorithms, and Evaluation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Performance; System-on-chip;
   network-on-chip; routing; configuration; synthesis; mapping
ID LATENCY
AB This article presents a reconfigurable network-on-chip architecture called ReNoC, which is intended for use in general-purpose multiprocessor system-on-chip platforms, and which enables application-specific logical NoC topologies to be configured, thus providing both efficiency and flexibility. The article presents three novel algorithms that synthesize an application-specific NoC topology, map it onto the physical ReNoC architecture, and create deadlock-free, application-specific routing algorithms. We apply our algorithms to a mixture of real and synthetic applications and target three different physical architectures. Compared to a conventional NoC, ReNoC reduces power consumption by up to 58% on average.
C1 [Stuart, Matthias Bo; Stensgaard, Mikkel Bystrup; Sparso, Jens] Tech Univ Denmark, Dept Informat & Math Modeling, DK-2800 Lyngby, Denmark.
C3 Technical University of Denmark
RP Sparso, J (corresponding author), Tech Univ Denmark, Dept Informat & Math Modeling, Bldg 322, DK-2800 Lyngby, Denmark.
EM jsp@imm.dtu.dk
RI Stuart, Matthias Bo/A-8747-2017
OI Stuart, Matthias Bo/0000-0003-0809-530X
CR Al Faruque MA, 2007, IEEE IC CAD, P26
   [Anonymous], P 15 IEEE INT PAR DI
   [Anonymous], SOFT COMPUT, DOI DOI 10.3923/IJSCOMP.2011.136.142
   [Anonymous], 1997, COMPUTER
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2006, Tech. rep.
   [Anonymous], 2006, P IEEE ACM INT C COM
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Banerjee A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P163
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Bjerregaard T, 2005, INT SYMP ASYNCHRON C, P34, DOI 10.1109/ASYNC.2005.7
   Bo Stuart M., 2007, P NORCH C, P1
   Carloni LP, 2002, IEEE MICRO, V22, P24, DOI 10.1109/MM.2002.1044297
   Carmona J, 2009, IEEE T COMPUT AID D, V28, P1437, DOI 10.1109/TCAD.2009.2030436
   Chan Jeremy, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P265
   Dall'Osso M, 2003, PR IEEE COMP DESIGN, P536, DOI 10.1109/ICCD.2003.1240952
   DALLY B, 2007, P 1 INT S NETW ON CH, P3
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   DUATO J, 2008, P 1 INT WORKSH NETW, P2
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Hansson A, 2007, DES AUT TEST EUROPE, P954
   Hansson A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P233
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Lee SJ, 2005, IEEE DES TEST COMPUT, V22, P422, DOI 10.1109/MDT.2005.103
   Magarshack P, 2003, DES AUT CON, P419
   MILLBERG M, 2004, P C DES AUT TEST EUR
   MODARRESSI M, 2009, P IEEE ACM INT S NET, P203
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Olukotun K, 1996, ACM SIGPLAN NOTICES, V31, P2, DOI 10.1145/248209.237140
   RIJPKEMA E, 2001, P 2 WORKSH EMB SYST
   Salminen E., 2008, NETWORK ON CHIP BE 1
   Sparso J, 2001, PRINCIPLES OF ASYNCHRONOUS CIRCUIT DESIGN: A SYSTEMS PERSPECTIVE, P3
   Starobinski D, 2003, IEEE ACM T NETWORK, V11, P411, DOI 10.1109/TNET.2003.813040
   Stensgaard Mikkel B., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P55, DOI 10.1109/NOCS.2008.4492725
   STUART MB, 2009, P 7 IEEE ACM INT C H, P481
NR 38
TC 6
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2011
VL 10
IS 4
DI 10.1145/2043662.2043669
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 856JO
UT WOS:000297636300007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Peng, HK
   Lin, YL
AF Peng, Huan-Kai
   Lin, Youn-Long
TI An Optimal Warning-Zone-Length Assignment Algorithm for Real-Time and
   Multiple-QoS On-Chip Bus Arbitration
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; System-on-Chip; QoS; real-time scheduling;
   on-chip communication
ID PERFORMANCE
AB In an advanced System-on-Chip (SoC) for real-time applications, the arbiter of its on-chip communication subsystem needs to support multiple QoS criteria while providing a hard real-time guarantee. To fulfill both objectives, the arbitration algorithm must dynamically switch between NonReal-Time (NRT) and Real-Time (RT) modes such that use of the RT mode is minimized to best accommodate the overall QoS criteria. In this article, we define a model for this problem, and propose optimal solutions to its associated problems with static and dynamic warning-zone-length assignment. Compared with previous works, the proposed approach enables a bus arbiter to use much less RT mode in providing a Real-Time (RT) guarantee and, therefore, gives the arbiter more opportunity to employ non-RT modes to achieve better overall QoS. Experimental results show that the proposed approach reduces RT mode usage by as much as 37.1%. Moreover, that reduction in RT mode usage helps cut the execution time by 27.0% when applying our approach to an industrial DRAM controller. Another case study on an AMBA-compliant ultra-high-resolution H. 264 decoder IP shows that the proposed approach reduces RT mode usage by 26.4%, which leads to an average reduction of 10.4% in decoding time. Finally, when implementing a 16 master arbiter, it costs only 6.9K and 9.5K gates of overhead using the proposed static and dynamic approach, respectively. Therefore, the proposed approach is suitable for real-time SoC applications.
C1 [Peng, Huan-Kai; Lin, Youn-Long] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Peng, HK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
EM pumbaapeng@gmail.com
FU National Science Council of Taiwan [NSC-96-2220-E-007-013,
   NSC-96-2220-E-007-019]; Ministry of Economic Affairs of Taiwan
   [96-EC-17-A-01-S1-038]
FX This work was supported in part by National Science Council of Taiwan
   (NSC-96-2220-E-007-013, NSC-96-2220-E-007-019) and the Ministry of
   Economic Affairs of Taiwan (96-EC-17-A-01-S1-038).
CR [Anonymous], 1999, AMBA SPEC REV 2 0
   *ARM INC, 2003, AMBA AXI SPEC
   BOLOTIN E, J SYST ARCHIT, V50, P2
   Chen CH, 2006, ASIA S PACIF DES AUT, P600
   Combaz J, 2005, DES AUT TEST EUROPE, P1038, DOI 10.1109/DATE.2005.155
   Conti M, 2004, DES AUT CON, P618, DOI 10.1145/996566.996734
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   *DEN INC, 2007, DAT DRAM MEM CONTR I
   *DIG CIN IN LLC, 2008, DIG CIN SPEC VERS 1
   *ELP INC, 2007, US SDRAM DDR DDR2 US
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   GEORGE L, 2000, N3926 INRIA
   GEORGE L, 1995, N2516 INRIA
   Gill CD, 2001, REAL-TIME SYST, V20, P117, DOI 10.1023/A:1008137720322
   Goossens K, 2005, DES AUT TEST EUROPE, P1182, DOI 10.1109/DATE.2005.11
   Goossens K., 2004, INTERCONNECT CENTRIC
   HOWELL RR, 1995, INFORM COMPUT, V117, P50, DOI 10.1006/inco.1995.1028
   *IBM INC, 2001, CORECONNECT BUS ARCH
   *INT INC, 2008, INT 82540EM GIG ETH
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   *JOINT VID TEAM IN, 2007, H264 ADV VID COD GEN
   Jun M, 2007, ASIA S PACIF DES AUT, P159
   Kim S, 2006, INFORM PROCESS LETT, V97, P83, DOI 10.1016/j.ipl.2005.10.010
   Lahiri K, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P29, DOI 10.1109/ICVD.2001.902636
   Lahiri K, 2006, IEEE T VLSI SYST, V14, P596, DOI 10.1109/TVLSI.2006.878210
   LEE ASC, 2007, THESIS NATL TSING HU
   Lee KB, 2005, IEEE T CIRC SYST VID, V15, P620, DOI 10.1109/TCSVT.2005.846412
   Lin BC, 2007, ASIA S PACIF DES AUT, P165
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu CY, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P51, DOI 10.1109/RTTAS.2001.929865
   Lu RB, 2005, ASIA S PACIF DES AUT, P1164, DOI 10.1145/1120725.1120931
   Meyerowitz T, 2003, DES AUT CON, P312
   *MOT PICT EXP GROU, 2007, COD MOV PICT ASS AUD
   Ogras UY, 2006, DES AUT CON, P839, DOI 10.1109/DAC.2006.229272
   *OPENCORES, 2002, WISHBONESOC INT ARCH
   *OPENCORES, 2007, OCP 2 2 SPEC
   PENG HK, 2007, 2007 NAT SIL INT PRO
   Peng HK, 2007, ASIA S PACIF DES AUT, P112
   Pestana SG, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P764, DOI 10.1109/DATE.2004.1268972
   Poletti F, 2003, DES AUTOM EMBED SYST, V8, P189, DOI 10.1023/B:DAEM.0000003962.54165.5c
   PUTERMAN ML, 1994, MAROV DECISION PROCE
   RICHARDSON TD, 2006, P 19 INT C VLSI DES, P657, DOI DOI 10.1109/VLSID.2006.10
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   SHA L, 1989, MODE CHANGE PROTOCOL
   *STMICROELECTRONIC, 2006, STBUS INT
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Swaminathan V., 2005, ACM T EMBED COMPUT S, V4, P141
   *SYN, 2005, PRIMEPOWER MAN VERS
   Takizawa T, 2001, IEEE T CONSUM ELECTR, V47, P660, DOI 10.1109/30.964160
   Wüst CC, 2005, REAL-TIME SYST, V30, P7, DOI 10.1007/s11241-005-0502-1
NR 50
TC 4
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 35
DI 10.1145/1721695.1721701
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900006
DA 2024-07-18
ER

PT J
AU Manzanares, A
   Ruan, XJ
   Yin, S
   Qin, X
   Roth, A
   Najim, M
AF Manzanares, Adam
   Ruan, Xiaojun
   Yin, Shu
   Qin, Xiao
   Roth, Adam
   Najim, Mais
TI Conserving Energy in Real-Time Storage Systems with I/O Burstiness
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Disk scheduler; energy efficiency; linux
AB Energy conservation has become a critical problem for real-time embedded storage systems. Although a variety of approaches for reducing energy consumption have been extensively studied, energy conservation for real-time embedded storage systems is still an open problem. In this article, we propose an energy management strategy, I/O Burstiness for Energy Conservation (IBEC), exploiting the burstiness of real-time embedded storage systems applications. Our approach aims at combining the IBEC energy-management strategy with a Linux-based disk block-scheduling mechanism to conserve the energy of storage systems. Extensive experiments are conducted involving a number of synthetic disk traces as well as real-world data-intensive traces. To evaluate the energy efficiency of IBEC, we compare the performance of IBEC against three existing strategies, namely, PA-EDF, DP-EDF, and EDF. Compared with the alternative strategies, IBEC reduces the power consumption of real-time embedded disks system by up to 60%.
C1 [Manzanares, Adam; Ruan, Xiaojun; Yin, Shu; Qin, Xiao] Auburn Univ, Dept Comp Sci & Software Engn, Auburn, AL 36849 USA.
   [Roth, Adam] Big Tribe Corp, San Francisco, CA 94107 USA.
   [Najim, Mais] Univ So Mississippi, Sch Comp, Hattiesburg, MS 39406 USA.
C3 Auburn University System; Auburn University; University of Southern
   Mississippi
RP Manzanares, A (corresponding author), Auburn Univ, Dept Comp Sci & Software Engn, Auburn, AL 36849 USA.
EM acm0008@auburn.edu; xzr0001@auburn.edu; szy@auburn.edu; xqin@auburn.edu;
   aroth@bigtribe.com; mais@orca.st.usm.edu
RI Yin, Shu/AGO-5485-2022
OI Yin, Shu/0000-0002-5449-4937
FU US National Science Foundation [CCF-0742187, CNS-0757778, CNS-0831502,
   OCI-0753305, DUE-0621307, DUE-0830831]; Auburn University; Intel
   Corporation [2005-04-070]
FX The work reported in this article was supported by the US National
   Science Foundation under Grants No. CCF-0742187, No. CNS-0757778, No.
   CNS-0831502, No. OCI-0753305, No. DUE-0621307, and No. DUE-0830831, and
   Auburn University under a start-up grant and the Intel Corporation under
   Grant No. 2005-04-070.
CR ALGHAMDI M, 2005, P WORKSH WIR MULT NE
   [Anonymous], P 27 IEEE INT PERF C
   [Anonymous], P NSF NEXT GEN SOFTW
   [Anonymous], P 24 ANN ACM S APPL
   [Anonymous], P 12 IEEE INT S DIST
   [Anonymous], P 16 IEEE INT C COMP
   Avitzour D, 2004, IEEE T AERO ELEC SYS, V40, P1105, DOI 10.1109/TAES.2004.1337484
   BALAFOUTIS E, 2003, J CLUSTER COMPUTING, V6, P75
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   BISSON T, 2004, P 3 USENIX C FIL STO
   BORDAWEKAR R, 1994, SCCS662 NPAC
   BRUNO J, 1999, P IEEE C MULT COMP S
   CARRERA EV, 2003, P INT C SUP ACM NEW
   CHANG C, 1997, P 13 INT C DAT ENG I
   CHENG H, 2006, P 18 EUR C REAL TIM
   CHO Y, 1997, P 5 WORKSH I O PAR D
   COFFMAN J, 1990, STOCHASTIC ANAL COMP
   COLARELLI D, 2002, P INT C SUP COMP ACM
   DENNING PJ, 1967, P AFIPS C
   DOUGLIS F, 1994, P WINT USENIX C USEN
   FORNEY B, 2002, P INT S FIL STOR TEC
   GEIST R, 1987, ACM T COMPUT SYST, V5, P77, DOI 10.1145/7351.8929
   GREENAWALT PM, 1994, P INT WORKSH MOD AN
   GURUMURTHI S, 2003, P INT S COMP ARCH AC
   Helmbold DP, 2000, MOBILE NETW APPL, V5, P285, DOI 10.1023/A:1019129116852
   HONG I, 1996, P INT C COMP AID DES
   HUBER J, 1995, P 9 ACM INT C SUP CO
   Jacobson D. M., 1991, HPLCSP917
   KIM K, 2003, P INT PAR DISTR S IE
   LI X, 2005, ACM T STORAGE, P346
   LIGON WB, 1996, P IEEE INT S HIGH PE
   LU Y, 2000, P DES AUT TEST EUR I
   MA X, 2002, P INT S PAR DISTR PR
   NIJIM M, 2006, P 25 IEEE INT PERF C
   PRESLAN KW, 1999, P NASA GODD C MASS S
   Qin X, 2006, CLUSTER COMPUT, V9, P297, DOI 10.1007/s10586-006-9742-7
   REUTHER L, 2003, P IEEE REAL TIM SYST
   SALEM K, 1986, P INT C DAT ENG IEEE
   Scheuermann P, 1998, VLDB J, V7, P48, DOI 10.1007/s007780050053
   SELTZER M, 1990, P USENIX TECHN C USE
   SHENOY P, 1998, P ACM SIGMETRICS ACM
   Sumner T, 2004, ACM-IEEE J CONF DIG, P170
   TANAKA T, 1993, J GEOPHYS RES-SPACE, V98, P17251, DOI 10.1029/93JA01516
   WEISSEL A, 2002, P S OP SYST DES IMPL
   WIJAYARATNE R, 1999, P IEEE C MULT COMP S
   Xie T, 2008, IEEE T COMPUT, V57, P329, DOI 10.1109/TC.2007.70809
   YU PS, 1993, MULTIMEDIA SYSTEMS, V1, P99
   ZEDLEWSKI J, 2003, P USENIX C FIL STOR
   ZHENG F, 2003, P INT S MOD AN SIM C
   Zong ZL, 2008, CLUSTER COMPUT, V11, P91, DOI 10.1007/s10586-007-0044-5
   ZONG ZL, 2007, P 36 INT C PAR PROC
   [No title captured]
NR 52
TC 3
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2010
VL 9
IS 3
AR 20
DI 10.1145/1698772.1698778
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 568RK
UT WOS:000275540000006
DA 2024-07-18
ER

PT J
AU Yan, J
   Zhang, W
AF Yan, Jun
   Zhang, Wei
TI Analyzing the Worst-Case Execution Time for Instruction Caches with
   Prefetching
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 13-15, 2007
CL San Diego, CA
SP ACM SIGPLAN, ACM SIGBED, ACM SIGDA, ACM SIGMICRO, ACM SIGARCH
DE Worst-case execution time analysis; hard real-time; instruction
   prefetching; instruction caches
AB Time predictability is one of the most important design considerations for real-time systems. In this article, we study the impact of instruction prefetching on the worst-case performance of instruction caches. We extend the static cache simulation technique to model and compute the worst-case instruction cache performance with prefetching. The evaluation results show that instruction prefetching can benefit both the average-case and worst-case performance; however, the degree of the worst-case performance improvement due to instruction prefetching is less than that of the average-case performance. As a result, the time variation of computing is increased by instruction prefetching. Also, our experimental results indicate that the prefetching distance can significantly impact the worst-case performance of instruction caches with instruction prefetching. Specifically, when the prefetching distance is equal to the L1 miss penalty, the worst-case execution time with instruction prefetching is minimized.
C1 [Yan, Jun; Zhang, Wei] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
C3 Southern Illinois University System; Southern Illinois University
RP Yan, J (corresponding author), So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
EM jun@engr.siu.edu; zhang@engr.siu.edu
CR Aamodt TM, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P84, DOI 10.1109/HPCA.2004.10028
   [Anonymous], THESIS SAARLAND U
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   Batcher KW, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P91
   CHEN K, 2001, P 45 INT S SYST SYNT, P126
   ENGBLOM J, 2004, P DAGST PERSP WORKSH
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Joseph D., 1997, P 24 INT S COMP ARCH, P121
   Kathail V., 2000, Hpl-pd architecture specification: Version 1.1
   KIM H, 2001, THESIS NYU
   LANGENBACH M, 2002, P 9 INT S STAT AN SA, P294
   LEE M, 1994, MICROPROC MICROPROG, V40, P681, DOI 10.1016/0165-6074(94)90017-5
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   LIM S, 1994, P 15 IEEE REAL TIM S, P595
   LIU J, 1994, P 15 IEEE REAL TIM S, P182
   Luk CK, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P182, DOI 10.1109/MICRO.1998.742780
   MAYNARD AMG, 1994, P 6 INT C ARCH SUPP, P145
   Pierce J, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P165, DOI 10.1109/MICRO.1996.566459
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Reinman G, 1999, INT SYMP MICROARCH, P16, DOI 10.1109/MICRO.1999.809439
   ROCHANGE C, 2002, P 2 WIR COMM ENG TEC
   SIMPSON D, 1989, P INT C SYST INT, P38
   SMITH AJ, 1982, COMPUT SURV, V14, P473, DOI 10.1145/356887.356892
   SMITH AJ, 1978, IEEE COMPUT, V11, P7
   Smith J. E., 1992, Proceedings. Supercomputing '92. (Cat. No.92CH3216-9), P588, DOI 10.1109/SUPERC.1992.236645
   Srinivasan V, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P291, DOI 10.1109/HPCA.2001.903271
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   *TRIM, INFR RES BACK COMP A
   WU G, 2004, P 9 INT C EMB SOFTW, P557
   Xia C, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P271, DOI 10.1145/232974.233001
NR 30
TC 2
Z9 2
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2008
VL 8
IS 1
AR 7
DI 10.1145/1457246.1457253
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 389YE
UT WOS:000262130700007
DA 2024-07-18
ER

PT J
AU Varma, A
   Debes, E
   Kozintsev, I
   Klein, P
   Jacob, B
AF Varma, Ankush
   Debes, Eric
   Kozintsev, Igor
   Klein, Paul
   Jacob, Bruce
TI Accurate and fast system-level power modeling: An XScale-Based case
   study
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; experimentation; measurement; performance; power modeling;
   embedded systems; SystemC
ID FRAMEWORK
AB Accurate and fast system modeling is central to the rapid design space exploration needed for embedded-system design. With fast, complex SoCs playing a central role in such systems, system designers have come to require MIPS-range simulation speeds and near-cycle accuracy. The sophisticated simulation frameworks that have been developed for high-speed system performance modeling do not address power consumption, although it is a key design constraint. In this paper, we define a simulation-based methodology for extending system performance modeling frameworks to also include power modeling. We demonstrate the use of this methodology with a case study of a real, complex embedded system, comprising the Intel XScale embedded microprocessor, its WMMX SIMD co processor, L1 caches, SDRAM, and the on-board address and data buses. We describe detailed power models for each of these components and validate them against physical measurements from hardware, demonstrating that such frameworks enable designers to model both power and performance at high speeds without sacrificing accuracy. Our results indicate that the power estimates obtained are accurate within 5% of physical measurements from hardware, while simulation speeds consistently exceed a million instructions per second ( MIPS).
C1 [Varma, Ankush; Jacob, Bruce] Univ Maryland, College Pk, MD 20740 USA.
   [Varma, Ankush; Debes, Eric; Kozintsev, Igor; Klein, Paul] Intel Res Labs, Santa Clara, CA 95052 USA.
C3 University System of Maryland; University of Maryland College Park;
   Intel Corporation
RP Varma, A (corresponding author), Univ Maryland, College Pk, MD 20740 USA.
EM ankush@eng.umd.edu; eric.debes@intel.com
OI Jacob, Bruce/0009-0005-3493-8245
CR [Anonymous], INT S LOW POW EL DES
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bansal N, 2005, I CONF VLSI DESIGN, P579, DOI 10.1109/ICVD.2005.138
   BELTRAME G, 2004, INT C COMP ARCH SYNT
   BERGAMASCHI RA, 2003, INT S SYST SYNTH
   BONA A, 2004, DESIGN AUTOMATION TE
   Brooks D., 2000, INT S COMP ARCH ISCA
   Cai L., 2003, INT C HARDW SOFTW CO
   CALDARI M, 2003, DESIGN AUTOMATION TE
   Chen RY, 2001, ACM T DES AUTOMAT EL, V6, P50, DOI 10.1145/371254.371262
   Contreras G., 2004, LANGUAGES COMPILERS
   COUMERI SL, 1998, INT S LOW POW EL DES
   FUJITA M, 2001, INT S SYST SYNTH
   Givargis T, 2002, IEEE T COMPUT AID D, V21, P1317, DOI 10.1109/TCAD.2002.804107
   GIVARGIS T, 2000, INT S SYST SYNTH
   GIVARGIS TD, 2000, AS S PAC DES AUT C A
   GIVARGIS TD, 2001, AS S PAC DES AUT C A
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   HABIBI A, 2003, P 3 IEEE INT WORKSH
   *INT, 2004, INT XSCAL MICR PXA25
   ITOH K, 1995, P IEEE, V83, P524, DOI 10.1109/5.371965
   Jayadevappa S, 2004, IEEE COMP SOC ANN, P52, DOI 10.1109/ISVLSI.2004.1339508
   Lajolo M, 2002, IEEE T VLSI SYST, V10, P253, DOI 10.1109/TVLSI.2002.1043328
   LAJOLO M, 2000, EFFICIENT POWER ESTI
   LOO SM, 2002, 34 SE S SYST THEOR
   *MICR, 2003, TN4603 MICR
   PAVER NC, 2004, PROGRAMMING INTEL WI
   RICH DI, 2004, ELECT SYSTEMS SOFTWA
   Rissa T, 2005, DES AUT TEST EUROPE, P253, DOI 10.1109/DATE.2005.143
   Russell J., 1998, INT C COMP DES ICCD
   SIMUNIC T, 1999, DES AUT C DAC
   Sinevriotis G., 2000, INT S LOW POW EL DES
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   Talarico C, 2005, COMPUTER, V38, P71, DOI 10.1109/MC.2005.39
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   TIWARI V, 1996, IEEE INT C VLSI DES
   VARMA A, 2005, SPIE 17 ANN S EL IM
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
NR 38
TC 9
Z9 10
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2008
VL 7
IS 3
AR 25
DI 10.1145/1347375.1347378
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LG
UT WOS:000256880900003
DA 2024-07-18
ER

PT J
AU Ratschan, S
   She, ZK
AF Ratschan, Stefan
   She, Zhikun
TI Safety verification of hybrid systems by constraint propagation-based
   abstraction refinement
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE algorithms; reliability; verification; hybrid systems; intervals;
   constraint propagation
AB This paper deals with the problem of safety verification of nonlinear hybrid systems. We start from a classical method that uses interval arithmetic to check whether trajectories can move over the boundaries in a rectangular grid. We put this method into an abstraction refinement framework and improve it by developing an additional refinement step that employs interval-constraint propagation to add information to the abstraction without introducing new grid elements. Moreover, the resulting method allows switching conditions, initial states, and unsafe states to be described by complex constraints, instead of sets that correspond to grid elements. Nevertheless, the method can be easily implemented, since it is based on a well-defined set of constraints, on which one can run any constraint propagation-based solver. Tests of such an implementation are promising.
C1 [Ratschan, Stefan] Acad Sci Czech Republ, Inst Comp Sci, Prague, Czech Republic.
   [She, Zhikun] Beihang Univ, Sch Sci, Beijing, Peoples R China.
C3 Czech Academy of Sciences; Institute of Computer Science of the Czech
   Academy of Sciences; Beihang University
RP Ratschan, S (corresponding author), Acad Sci Czech Republ, Inst Comp Sci, Prague, Czech Republic.
EM stefan.ratschan@cs.cas.cz; zkshe77@hotmail.com
RI Ratschan, Stefan/G-1850-2014; She, Zhikun/A-7163-2017
CR Alur R, 2003, LECT NOTES COMPUT SC, V2619, P208
   ALUR R, 2002, REACHABILITY ANAL HY
   ALUR R, 2004, LNCS, V2993
   [Anonymous], RSOLVER
   [Anonymous], 1990, Interval Methods for Systems of Equations
   Apt KR, 1999, THEOR COMPUT SCI, V221, P179, DOI 10.1016/S0304-3975(99)00032-8
   ASARIN E, 2002, LNCS, V2404, P365, DOI DOI 10.1007/3-540-45657-0_30
   Bayen AM, 2002, LECT NOTES COMPUT SC, V2289, P90
   Benhamou F, 1997, J LOGIC PROGRAM, V32, P1, DOI 10.1016/S0743-1066(96)00142-2
   BENHAMOU F, 1994, MIT PS LOG, P124
   BENHAMOU F, 1996, LNCS, V1139
   Caviness B., 1998, Quantifier elimination and cylindrical algebraic decomposition
   CHUTINAN A, 1999, VERIFICATION POLYHED, P76
   Clarke E, 2003, LECT NOTES COMPUT SC, V2619, P192
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   Clarke E., 2003, INT J FDN COMPUTER S, V14, P583, DOI [/10.1142/S012905410300190X, DOI 10.1142/S012905410300190X, 10.1142/S012905410300190X]
   Clearly J. G., 1987, Future Computing Systems, V2, P125
   COLLINS GE, 1991, J SYMB COMPUT, V12, P299, DOI 10.1016/S0747-7171(08)80152-6
   Damm W, 2005, LECT NOTES COMPUT SC, V3707, P99
   DAVIS E, 1987, ARTIF INTELL, V32, P281, DOI 10.1016/0004-3702(87)90091-9
   FEHNKER A, 2004, BENCHMARKS HYBRID SY
   FRANZLE M, 1999, LNCS, V1683
   Frehse G., 2005, PHAVER ALGORITHMIC V
   GIRARD A, 2005, REACHABILITY UNCERTA
   HENZINGER TA, 1998, HYTECH HYBRID SYSTEM, V57, P94
   Hickey T, 2001, J ACM, V48, P1038, DOI 10.1145/502102.502106
   HICKEY T, 2004, RIGOROUS MODELING HY
   Hickey TJ, 1998, LECT NOTES COMPUT SC, V1520, P250
   HICKEY TJ, 2000, P 27 ANN ACM SIGACT
   HICKEY TJ, 2001, J FUNCTIONAL LOGIC P, P7
   HICKEY TJ, SMATHLIB
   Jaulin L., 2001, Applied Interval Analysis, DOI 10.1007/978-1-4471-0249-6
   KURZHANSKI AB, 2000, ELIPSOIDAL TECHNIQUE, P202
   LEBBAH Y, 2002, P PRINC PRACT CONSTR
   Lhomme O, 1998, J LOGIC PROGRAM, V37, P165, DOI 10.1016/S0743-1066(98)10007-9
   LHOMME O, 1993, P 13 INT JOINT C ART
   Lynch N.A., 2000, LNCS, V1790
   MACKWORTH AK, 1977, ARTIF INTELL, V8, P99, DOI 10.1016/0004-3702(77)90007-8
   Mitchell I, 2000, LECT NOTES COMPUT SC, V1790, P310
   MORARI M, 2005, LNCS, V3414
   OLDER W, 1993, 1 WORKSH PRINC PRACT
   PREUSSIG J, 1998, LNCS, V1486
   PREUSSIG J, 1999, REACHABILITY ANAL CL
   PURI A, 1995, PROCEEDINGS OF THE 1995 AMERICAN CONTROL CONFERENCE, VOLS 1-6, P3597
   RATSCHAN S, 2004, HSOLVER
   RATSCHAN S, 2005, SAFETY VERIFICATION
   RATSCHAN S, 2002, LNCS, V2385, P181
   Stursberg O, 2000, MATH COMP MODEL DYN, V6, P51, DOI 10.1076/1387-3954(200003)6:1;1-Q;FT051
   STURSBERG O, 1999, P EUR CONTR C
   STURSBERG O, 2000, P 8 IEEE MED C CONTR
   STURSBERG O, 1997, LNCS, V1273, P361
   TIWARI A, 2002, SERIES ABSTRACTIONS
   TIWARI A, 2003, LNCS, V2623
   VAANDRAGER FW, 1999, LNCS, V1569
NR 54
TC 109
Z9 114
U1 0
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2007
VL 6
IS 1
AR 8
DI 10.1145/1210268.1210276
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314SV
UT WOS:000256830000008
DA 2024-07-18
ER

PT J
AU Gay, D
   Levis, P
   Culler, D
AF Gay, David
   Levis, Philip
   Culler, David
TI Software design patterns for TinyOS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Conference on Languages, Compilers and Tools for Embedded Systems
CY JUN 15-17, 2005
CL Chicago, IL
SP ACM SIGPLAN, ACM SIGBED
DE languages; design; design patterns; embedded systems; nesC; TinyOS
AB We present design patterns used by software components in the TinyOS sensor network operating system. They differ significantly from traditional software design patterns because of the constraints of sensor networks and to TinyOS's focus on static allocation and whole-program composition. We describe how nesC has evolved to support these design patterns by including a few simple language primitives and optimizations.
C1 [Gay, David] Intel Res, Berkeley, CA USA.
   [Levis, Philip] Stanford Univ, Stanford, CA 94305 USA.
   [Culler, David] Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 Intel Corporation; Stanford University; University of California System;
   University of California Berkeley
RP Gay, D (corresponding author), Intel Res, Berkeley, CA USA.
CR Douglass B.P., 2002, REAL TIME DESIGN PAT
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gay David., 2003, PLDI 03, P1
   Girod L, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK 2004 USENIX ANNUAL TECHNICAL CONFERENCE, P283
   Greenstein B., 2004, Proceedings of the 2Nd International Conference on Embedded Networked Sensor Systems, P69, DOI DOI 10.1145/1031495.1031505
   Hill J., 2000, Proc. 9 th International Conference on Architectural Support for Programming Languages and Operating Systems, P93, DOI DOI 10.1145/356989.356998
   Kleiman S.R., 1986, USENIX SUMMER, P238
   Kohler E, 2000, ACM T COMPUT SYST, V18, P263, DOI 10.1145/354871.354874
   Levis P, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND SYMPOSIUM ON NETWORKED SYSTEMS DESIGN & IMPLEMENTATION (NSDI '05), P343
   Levis P, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE FIRST SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI'04), P1
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   LEVIS P, 2004, TINYOS DESIGN PATTER
   Madden S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P131, DOI 10.1145/1060289.1060303
   PATTERNS W, 2002, PLOP WORKSH PATT PAT
   PATTERNS W, 2001, OOPSLA WORKSH PATT P
   PATTERNS W, 2002, OOPSLA WORKSH PATT P
NR 16
TC 31
Z9 35
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 22
DI 10.1145/1274858.1274860
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 315LD
UT WOS:000256880600002
DA 2024-07-18
ER

PT J
AU Shijubo, J
   Waga, M
   Suenaga, K
AF Shijubo, Junya
   Waga, Masaki
   Suenaga, Kohei
TI Probabilistic Black-Box Checking via Active MDP Learning
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Testing; stochastic systems; automata learning; probabilistic model
   checking
ID MODEL CHECKING; INEQUALITIES
AB We introduce a novel methodology for testing stochastic black-box systems, frequently encountered in embedded systems. Our approach enhances the established black-box checking (BBC) technique to address stochastic behavior. Traditional BBC primarily involves iteratively identifying an input that breaches the system's specifications by executing the following three phases: the learning phase to construct an automaton approximating the black box's behavior, the synthesis phase to identify a candidate counterexample from the learned automaton, and the validation phase to validate the obtained candidate counterexample and the learned automaton against the original black-box system. Our method, ProbBBC, refines the conventional BBC approach by (1) employing an active Markov Decision Process (MDP) learning method during the learning phase, (2) incorporating probabilistic model checking in the synthesis phase, and (3) applying statistical hypothesis testing in the validation phase. ProbBBC uniquely integrates these techniques rather than merely substituting each method in the traditional BBC; for instance, the statistical hypothesis testing and the MDP learning procedure exchange information regarding the black-box system's observation with one another. The experiment results suggest that ProbBBC outperforms an existing method, especially for systems with limited observation.
C1 [Shijubo, Junya; Waga, Masaki; Suenaga, Kohei] Kyoto Univ, Sakyo Ku, Yoshida Honmachi, Kyoto 6068501, Japan.
C3 Kyoto University
RP Shijubo, J (corresponding author), Kyoto Univ, Sakyo Ku, Yoshida Honmachi, Kyoto 6068501, Japan.
EM shijubo@fos.kuis.kyoto-u.ac.jp; mwaga@fos.kuis.kyoto-u.ac.jp;
   ksuenaga@gmail.com
RI Waga, Masaki/AAO-5851-2021
OI Waga, Masaki/0000-0001-9360-7490; Suenaga, Kohei/0000-0002-7466-8789
FU JST CREST [JPMJCR2012]; JST PRESTO [JPMJPR22CA]; JST ACT-X [JPMJAX200U];
   JSPS KAKENHI [22K17873, 19H04084]
FX This work was partially supported by JST CREST Grant No. JPMJCR2012, JST
   PRESTO Grant No. JPMJPR22CA, JST ACT-X Grant No. JPMJAX200U, and JSPS
   KAKENHI Grant No. 22K17873 & 19H04084.
CR Agha G, 2018, ACM T MODEL COMPUT S, V28, DOI 10.1145/3158668
   Aichernig BK, 2019, FORM METHOD SYST DES, V54, P416, DOI 10.1007/s10703-019-00333-0
   ANGLUIN D, 1987, INFORM COMPUT, V75, P87, DOI 10.1016/0890-5401(87)90052-6
   [Anonymous], 2014, MQTT Version 3.1.1
   ASPNES J, 1990, J ALGORITHM, V11, P441, DOI 10.1016/0196-6774(90)90021-6
   Baier C, 2018, HDB MODEL CHECKING, P963, DOI [DOI 10.1007/978-3-319-10575-8, DOI 10.1007/978-3-319-10575-828, DOI 10.1007/978-3-319-10575-8_28]
   Bianco A., 1995, Foundations of Software Technology and Theoretical Computer Science. 15th Conference. Proceedings, P499
   Brázdil T, 2014, LECT NOTES COMPUT SC, V8837, P98, DOI 10.1007/978-3-319-11936-6_8
   CHOW TS, 1978, IEEE T SOFTWARE ENG, V4, P178, DOI 10.1109/TSE.1978.231496
   D'Argenio P, 2015, INT J SOFTW TOOLS TE, V17, P469, DOI 10.1007/s10009-015-0383-0
   Elkind E, 2006, LECT NOTES COMPUT SC, V4229, P420
   Forejt V, 2011, LECT NOTES COMPUT SC, V6659, P53, DOI 10.1007/978-3-642-21455-4_3
   gitlab.science, TCP Models
   Groce A, 2002, LECT NOTES COMPUT SC, V2280, P357
   HOEFFDING W, 1963, J AM STAT ASSOC, V58, P13, DOI 10.2307/2282952
   Idani Akram, 2015, LNCS, V8938
   Kalpic D., 2011, International encyclopedia of statistical science, P1559, DOI DOI 10.1007/978-3-642-04898-2_641
   Kwiatkowska Marta, 2013, Automated Technology for Verification and Analysis. 11th International Symposium, ATVA 2013. Proceedings: LNCS 8172, P5, DOI 10.1007/978-3-319-02444-8_2
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Kwiatkowska M, 2007, LECT NOTES COMPUT SC, V4486, P220
   Larsen KG, 2016, LECT NOTES COMPUT SC, V9952, P3, DOI 10.1007/978-3-319-47166-2_1
   Legay A, 2015, LECT NOTES COMPUT SC, V8938, P350, DOI 10.1007/978-3-319-15201-1_23
   Mao H, 2016, MACH LEARN, V105, P255, DOI 10.1007/s10994-016-5565-9
   Mao H, 2012, ELECTRON PROC THEOR, P49, DOI 10.4204/EPTCS.103.6
   Meijer J, 2019, INNOV SYST SOFTW ENG, V15, P267, DOI 10.1007/s11334-019-00342-6
   Mitzenmacher Michael, 2017, PROBABILITY COMPUTIN
   Muskardin E, 2021, LECT NOTES COMPUT SC, V12971, P67, DOI 10.1007/978-3-030-88885-5_5
   OKAMOTO M, 1958, ANN I STAT MATH, V10, P29
   Peled D, 1999, INT FED INFO PROC, V28, P225
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Shijubo J, 2021, LECT NOTES COMPUT SC, V12974, P100, DOI 10.1007/978-3-030-88494-9_6
   Strehl A. L., 2006, P 23 INT C MACH LEAR, P881, DOI DOI 10.1145/1143844.1143955
   Tappler M, 2021, FORM ASP COMPUT, V33, P575, DOI 10.1007/s00165-021-00536-5
   Vardi MY, 1995, LECT NOTES COMPUTER, P238, DOI DOI 10.1007/3-540-60915-6
   Waga M, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC2020) (PART OF CPS-IOT WEEK), DOI 10.1145/3365365.3382193
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
NR 36
TC 0
Z9 0
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 148
DI 10.1145/3609127
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300051
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Vreman, N
   Maggio, M
AF Vreman, Nils
   Maggio, Martina
TI Stochastic Analysis of Control Systems Subject to Communication and
   Computation Faults
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Computational problems; deadline misses; packet dropouts
ID NETWORKED CONTROL-SYSTEMS; LINEAR-SYSTEMS; STABILITY
AB Control theory allows one to design controllers that are robust to external disturbances, model simplification, andmodelling inaccuracy. Researchers have investigatedwhether the robustness carries on to the controller's digital implementation, mostly looking at how the controller reacts to either communication or computational problems. Communication problems are typically modelled using random variables (i.e., estimating the probability that a fault will occur during a transmission), while computational problems are modelled using deterministic guarantees on the number of deadlines that the control task has to meet. These fault models allow the engineer to both design robust controllers and assess the controllers' behaviour in the presence of isolated faults. Despite being very relevant for the real-world implementations of control system, the question of what happens when these faults occur simultaneously does not yet have a proper answer. In this paper, we answer this question in the stochastic setting, using the theory of Markov Jump Linear Systems to provide stability contracts with almost sure guarantees of convergence. For linear time-invariant Markov jump linear systems, mean square stability implies almost sure convergence - a property that is central to our investigation. Our research primarily emphasises the validation of this property for closed-loop systems that are subject to packet losses and computational overruns, potentially occurring simultaneously. We apply our method to two case studies from the recent literature and show their robustness to a comprehensive set of faults. We employ closed-loop system simulations to empirically derive performance metrics that elucidate the quality of the controller implementation, such as the system settling time and the integral absolute error.
C1 [Vreman, Nils] Lund Univ, Dept Automat Control, Ole Romers Vag 1, S-22363 Lund, Sweden.
   [Maggio, Martina] Univ Saarland, Dept Comp Sci, E1 3 Saarland Informat Campus, D-66123 Saarbrucken, Germany.
C3 Lund University; Saarland University
RP Vreman, N (corresponding author), Lund Univ, Dept Automat Control, Ole Romers Vag 1, S-22363 Lund, Sweden.
EM nils.vreman@control.lth.se; maggio@cs.uni-saarland.de
OI Maggio, Martina/0000-0002-1143-1127
FU Wallenberg AI, Autonomous Systems and Software Program (WASP) - Knut and
   AliceWallenberg Foundation via theWASP NEST project "Intelligent Cloud
   Robotics for Real-Time Manipulation at Scale" (Cloud-Robotics); European
   Union [871259]
FX This work was partially supported by the Wallenberg AI, Autonomous
   Systems and Software Program (WASP) funded by the Knut and
   AliceWallenberg Foundation via theWASP NEST project "Intelligent Cloud
   Robotics for Real-Time Manipulation at Scale" (Cloud-Robotics). This
   work was partially supported by the European Union's Horizon 2020
   research and innovation programme under grant agreement No. 871259
   (ADMORPH project). This publication reflects only the authors' view and
   the European Commission is not responsible for any use that may be made
   of the information it contains.
CR Ahrendts L., 2018, LIPIcs, V106, DOI [10.4230/LIPIcs.ECRTS.2018.15, DOI 10.4230/LIPICS.ECRTS.2018.15]
   Astrom K., 1984, COMPUTER CONTROLLED
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   BLAIR WP, 1975, INT J CONTROL, V21, P833, DOI 10.1080/00207177508922037
   Bohrer B, 2018, ACM SIGPLAN NOTICES, V53, P617, DOI [10.1145/3192366.3192406, 10.1145/3296979.3192406]
   Bolzern P, 2010, AUTOMATICA, V46, P1081, DOI 10.1016/j.automatica.2010.03.007
   Buttazzo G., 2005, S COMP SCI
   Cervin A., 2005, 16 IFAC WORLD C
   Chen KH, 2019, DES AUT TEST EUROPE, P896, DOI [10.23919/DATE.2019.8714908, 10.23919/date.2019.8714908]
   Chen KH, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P168, DOI 10.1109/RTCSA.2018.00028
   Cloosterman MBG, 2010, AUTOMATICA, V46, P1584, DOI 10.1016/j.automatica.2010.06.017
   Costa O. L. V., 2005, Discrete-time Markov jump linear systems
   Davis R., 2019, LITES, V6, P1
   Dekking F.M., 2006, A Modern Introduction to Probability and Statistics: Understanding Why and How
   Donkers MCF, 2011, IEEE T AUTOMAT CONTR, V56, P2101, DOI 10.1109/TAC.2011.2107631
   FANG YG, 1994, INT J CONTROL, V59, P1281, DOI 10.1080/00207179408923131
   Fang YG, 2002, IEEE T AUTOMAT CONTR, V47, P1204, DOI 10.1109/TAC.2002.800674
   Ghosh SK, 2018, DES AUT TEST EUROPE, P1283, DOI 10.23919/DATE.2018.8342212
   Golub G.H., 2013, Matrix Computations, DOI DOI 10.56021/9781421407944
   Goswami D, 2014, INT SYMP INTEGR CIRC, P464, DOI 10.1109/ISICIR.2014.7029568
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Hertneck M, 2020, IFAC PAPERSONLINE, V53, P2594, DOI 10.1016/j.ifacol.2020.12.307
   Hobbs C, 2022, IEEE T COMPUT AID D, V41, P4016, DOI 10.1109/TCAD.2022.3198905
   Kauer M, 2014, DES AUT TEST EUROPE
   Liberzon D, 2014, AUTOMATICA, V50, P409, DOI 10.1016/j.automatica.2013.11.037
   Lincoln B, 2002, IEEE DECIS CONTR P, P1319, DOI 10.1109/CDC.2002.1184698
   Ling Q, 2002, IEEE DECIS CONTR P, P1225, DOI 10.1109/CDC.2002.1184681
   Linsenmayer S, 2017, IEEE DECIS CONTR P, DOI 10.1109/CDC.2017.8264364
   Ma Y., 2018, A smart actuation architecture for wireless networked control systems, DOI [10.1109/CDC.2018.8619831, DOI 10.1109/CDC.2018.8619831]
   Maggio M., 2020, (Leibniz International Proceedings in Informatics (LIPIcs), V165, DOI [10.4230/LIPIcs.ECRTS.2020.21, DOI 10.4230/LIPICS.ECRTS.2020.21]
   Markovic F., 2021, 33 EUR C REAL TIM SY, DOI [10.4230/LIPIcs.ECRTS.2021.16, DOI 10.4230/LIPICS.ECRTS.2021.16]
   Maxim D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P237, DOI 10.1145/3139258.3139276
   Ohlin M., 2006, Ph.D. Dissertation
   Pazzaglia P., 2018, 30 EUR C REAL TIM SY, V106, DOI [10.4230/LIPIcs.ECRTS.2018.10, DOI 10.4230/LIPICS.ECRTS.2018.10]
   Pazzaglia P., 2019, LEIBNIZ INT P INFORM, P1, DOI DOI 10.4230/LIPICS.ECRTS.2019.1
   Safari S, 2022, IEEE ACCESS, V10, P12229, DOI 10.1109/ACCESS.2022.3144217
   Schenato L, 2007, P IEEE, V95, P163, DOI 10.1109/JPROC.2006.887306
   Schenato L, 2009, IEEE T AUTOMAT CONTR, V54, P1093, DOI 10.1109/TAC.2008.2010999
   Schinkel M, 2002, P AMER CONTR CONF, V1-6, P2979, DOI 10.1109/ACC.2002.1025245
   STANKOVIC JA, 1995, COMPUTER, V28, P16, DOI 10.1109/2.386982
   strm K. H., 1970, Introduction to Stochastic Control Theory
   Sun YC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126497
   van Horssen EP, 2016, 2016 EUROPEAN CONTROL CONFERENCE (ECC), P2571, DOI 10.1109/ECC.2016.7810677
   von der Bruggen G., 2018, 30 EUR C REAL TIM SY, DOI [10.4230/LIPIcs.ECRTS.2018.6, DOI 10.4230/LIPICS.ECRTS.2018.6]
   von der Bruggen G., 2021, 42 IEEE REAL TIME SY, DOI [10.1109/RTSS52674.2021.00029, DOI 10.1109/RTSS52674.2021.00029]
   Vreman N, 2022, IEEE REAL TIME, P13, DOI 10.1109/RTAS54340.2022.00010
   Vreman Nils, 2021, 33 EUR C REAL TIM SY, V196, DOI [10.4230/LIPIcs.ECRTS.2021.15, DOI 10.4230/LIPICS.ECRTS.2021.15]
   Wang WX, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220340
   Yang LR, 2021, IFAC PAPERSONLINE, V54, P97, DOI 10.1016/j.ifacol.2021.08.481
NR 49
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2023
VL 22
IS 5
SU S
AR 144
DI 10.1145/3609123
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9MM9
UT WOS:001074334300047
DA 2024-07-18
ER

PT J
AU Kwon, H
   Kim, H
   Sim, M
   Lee, WK
   Seo, H
AF Kwon, Hyeokdong
   Kim, Hyunjun
   Sim, Minjoo
   Lee, Wai-Kong
   Seo, Hwajeong
TI Look-up the Rainbow: Table-based Implementation of Rainbow Signature on
   64-bit ARMv8 Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Post-quantum cryptography; rainbow signature; software implementations;
   64-bit ARMv8 processors
AB The Rainbow Signature Scheme is one of the finalists in the National Institute of Standards and Technology (NIST) Post-Quantum Cryptography (PQC) standardization competition, but failed to win because it has lack of stability in the parameter selection. It is the only signature candidate based on a multivariate quadratic equation. Rainbow signatures have smaller signature sizes compared with other post-quantum cryptography candidates. However, they require expensive tower-field based polynomial multiplications. In this article, we propose an efficient implementation of Rainbow signatures using a look-up table-based multiplication method. The polynomial multiplications in Rainbow signatures are performed on the F16 field, which is divided into sub-fields F4 and F2 under the tower-field method. To accelerate the multiplication process on target processors, we propose a look-up table-based tower-field multiplication technique. In F16, all values are expressed in 4-bit data format and can be implemented using a 256-byte look-up table access. The implementation uses the TBL and TBX instructions of the 64-bit ARMv8 target processor. For Rainbow III and Rainbow V, they are computed on the F256 field using an additional 16-byte table instead of creating a new look-up table. The proposed technique uses the vector registers of 64-bit ARMv8 processors and can calculate 16 result values with a single instruction. We also proposed implementations that are resistant to timing attacks. There are two types of implementations. The first one is the cache side-attack resistant implementation, which utilizes the 128-byte cache lines of the M1 processor. In this implementation, cache misses do not occur, and cache hits always occur. The second type is the constant-time implementation. This method takes a step-by-step approach to finding the required look-up table value and ensures that the same number of accesses is made regardless of which look-up table value is called. This implementation is designed to be constant-time, meaning it does not leak timing information. Our experiments on modern Apple M1 processors showed up to 428.73x and 114.16x better performance for finite field multiplications and Rainbow signatures schemes, respectively, compared with previous reference implementations. To the best of our knowledge, this proposed Rainbow implementation is the first optimized Rainbow implementation for 64-bit ARMv8 processors.
C1 [Kwon, Hyeokdong; Kim, Hyunjun; Sim, Minjoo; Seo, Hwajeong] Hansung Univ, 116 Samseongyo Ro 16 Gil, Seoul 02876, South Korea.
   [Lee, Wai-Kong] Gachon Univ, 1332 Seongnam Daero, Seongnam Si 13306, South Korea.
C3 Hansung University; Gachon University
RP Seo, H (corresponding author), Hansung Univ, 116 Samseongyo Ro 16 Gil, Seoul 02876, South Korea.
EM korlethean@gmail.com; khj930704@gmail.com; minjoos9797@gmail.com;
   waikong.lee@gmail.com; hwajeong84@gmail.com
OI seo, hwajeong/0000-0003-0069-9061; Lee, Wai Kong/0000-0003-4659-8979;
   Sim, Minjoo/0000-0001-5242-214X; Kwon, HyeokDong/0000-0002-9173-512X
FU Institute of Information& Communications Technology Planning& Evaluation
   (IITP) - Korean government (MSIT) [2022-0-00627]; Institute for
   Information & Communications Technology Promotion (IITP) grant - Korean
   government (MSIT) [2018-0-00264]
FX Thiswork was partly supported by an Institute of Information&
   Communications Technology Planning& Evaluation (IITP) grant funded by
   the Korean government (MSIT) (grant no. 2022-0-00627, Development of
   Lightweight BIoT technology for Highly Constrained Devices, 50%) and
   partly supported by an Institute for Information & Communications
   Technology Promotion (IITP) grant funded by the Korean government (MSIT)
   (grant no. 2018-0-00264, Research on Blockchain Security Technology for
   IoT Services, 50%).
CR Bernstein DJ, 2014, LECT NOTES COMPUT SC, V8781, P92, DOI 10.1007/978-3-319-13051-4_6
   Beullens W, 2022, LECT NOTES COMPUT SC, V13508, P464, DOI 10.1007/978-3-031-15979-4_16
   Chauhan Amit Kumar, 2020, Security, Privacy, and Applied Cryptography Engineering. 10th International Conference, SPACE 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12586), P238, DOI 10.1007/978-3-030-66626-2_13
   Chen MS, 2018, IEICE T FUND ELECTR, VE101A, P553, DOI 10.1587/transfun.E101.A.553
   Chou Tung, 2021, IACR Cryptol. ePrint Arch., V2021, P532
   Ding J., 2020, Rainbow-Algorithm Specification and Documentation
   Ding JT, 2005, LECT NOTES COMPUT SC, V3531, P164
   Hwajeong Seo, 2021, [Journal of The Korea Institute of Information Security and Cryptology, 정보보호학회논문지], V31, P473, DOI 10.13089/JKIISC.2021.31.3.473
   kim Gwangsik, 2021, [Journal of The Korea Institute of Information Security and Cryptology, 정보보호학회논문지], V31, P527, DOI 10.13089/JKIISC.2021.31.3.527
   Kipnis A, 1999, LECT NOTES COMPUT SC, V1592, P206
   Kwon H, 2022, IEEE ACCESS, V10, P80225, DOI 10.1109/ACCESS.2022.3195217
   Lee Jong-Bok, 2021, [The Journal of The Institute of Internet, Broadcasting and Communication, 한국인터넷방송통신학회 논문지], V21, P99, DOI 10.7236/JIIBC.2021.21.1.99
   Lin I, 2016, 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT)
   Nguyen Duc Tri, 2021, Optimized software implementations of CRYSTALS-Kyber, NTRU, and saber using NEON-based special instructions of ARMv8
   Petzoldt A, 2010, LECT NOTES COMPUT SC, V6498, P33, DOI 10.1007/978-3-642-17401-8_4
   Rainbow Team, 2020, Modified parameters of Rainbow in response to a refined analysis of the Rainbow band sep- aration attack by the NIST team and the recent new MinRank attacks
   Sanal P, 2021, L N INST COMP SCI SO, V399, P424, DOI 10.1007/978-3-030-90022-9_23
   Seo H., 2018, IACR T CRYPTOGR HARD, V2018, P1
   Seo SC, 2019, IEEE ACCESS, V7, P103961, DOI 10.1109/ACCESS.2019.2930986
   Streit S, 2018, IEEE T COMPUT, V67, P1651, DOI 10.1109/TC.2017.2773524
   Surana P, 2020, 2020 7TH IEEE INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS (ICSSS 2020), P1, DOI 10.1109/icsss49621.2020.9202174
   Vicarte JRS, 2022, P IEEE S SECUR PRIV, P1491, DOI [10.1109/SP46214.2022.00089, 10.1109/SP46214.2022.9833570]
NR 22
TC 0
Z9 0
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2023
VL 22
IS 5
AR 80
DI 10.1145/3607140
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM2
UT WOS:001074281500002
DA 2024-07-18
ER

PT J
AU Xu, ZR
   Yu, FX
   Liu, CC
   Chen, X
AF Xu, Zirui
   Yu, Fuxun
   Liu, Chenchen
   Chen, Xiang
TI LanCeX: A Versatile and Lightweight Defense Method against Condensed
   Adversarial Attacks in Image and Audio Recognition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Convolutional Neural Networks (CNNs); physical adversarial attack; image
   classification; voice recognition; object detection
AB Convolutional Neural Networks (CNNs) are widely deployed in various embedded recognition applications. However, they demonstrate a considerable vulnerability to adversarial attacks, which leverage the welldesigned perturbations to mislead the recognition results. Recently, for easier perturbation injection and higher attack effectiveness, the adversarial perturbations have been concentrated into a small area with various types and different data modalities. When defending such condensed adversarial attacks on the embedded recognition scenarios, most of the existing defense works highlight two critical issues. First, they are particularly designed for each individual condensed attack scenario, lacking enough versatility to accommodate attacks with different data modalities. Second, they rely on computation-intensive preprocessing techniques, which is impractical for time-sensitive embedded recognition scenarios. In this article, we propose LanCeXa versatile and lightweight CNN defense solution against condensed adversarial attacks. By examining the CNN's intrinsic vulnerability, we first identify the common attacking mechanism behind condensed adversarial attacks across different data modalities. Based on this mechanism, LanCeX can defend against various condensed attacks with the optimal computation workload in different recognition scenarios. Experiments show that LanCeX can achieve an average 91%, 85%, and 90% detection success rate and optimal adversarial mitigation performance in three recognition scenarios, respectively: image classification, object detection, and audio recognition. Moreover, LanCeX is at most 3x faster compared with the state-of-the-art defense methods, making it feasible to use with resource-constrained embedded systems.
C1 [Xu, Zirui; Yu, Fuxun; Chen, Xiang] George Mason Univ, Fairfax, VA 22030 USA.
   [Liu, Chenchen] Univ Maryland Baltimore Cty, 1000 Hilltop Cir, Baltimore, MD 21250 USA.
C3 George Mason University; University System of Maryland; University of
   Maryland Baltimore County
RP Xu, ZR (corresponding author), George Mason Univ, Fairfax, VA 22030 USA.
EM zxu21@gmu.edu; fyu2@gmu.edu; ccliu@umbc.edu; xchen26@gmu.edu
RI Liu, Chenchen/AAL-6295-2021; Xu, Zarek/JAA-9267-2023
OI Xu, Zirui/0000-0002-3556-9358; Yu, Fuxun/0000-0002-4880-6658; Chen,
   Xiang/0000-0003-2790-976X
CR Alzantot M, 2018, Arxiv, DOI arXiv:1801.00554
   [Anonymous], 2010, INT J COMPUT VISION, DOI [DOI 10.1007/s11263-009-0275-4, 10.1007/s11263-009-0275-4]
   Benesty J., 2009, NOISE REDUCTION SPEE, P1, DOI [10.1007/978-3-642-00296-0_5, DOI 10.1007/978-3-642-00296-05]
   Bengio S, 2016, ARXIV
   Brown TB, 2018, Arxiv, DOI arXiv:1712.09665
   Carlini N, 2017, P IEEE S SECUR PRIV, P39, DOI 10.1109/SP.2017.49
   Chen ST, 2019, LECT NOTES ARTIF INT, V11051, P52, DOI 10.1007/978-3-030-10925-7_4
   Chiang PH, 2021, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA, MM 2021, P1856, DOI 10.1145/3474085.3475338
   Erhan D, 2009, Univ Montr, V1341, P1
   Eykholt K, 2018, Arxiv, DOI arXiv:1707.08945
   Gray RM, 2011, ENTROPY AND INFORMATION THEORY , SECOND EDITION, P395, DOI 10.1007/978-1-4419-7970-4
   Hayes J, 2018, IEEE COMPUT SOC CONF, P1678, DOI 10.1109/CVPRW.2018.00210
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Karmon D., 2018, INT C MACH LEARN, P2507
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee MR, 2019, Arxiv, DOI arXiv:1906.11897
   Liu X, 2019, Arxiv, DOI arXiv:1806.02299
   Lohne M, 2017, COMPUT COMPLEX
   Ma SQ, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23415
   McCoyd M, 2020, LECT NOTES COMPUT SC, V12418, P564, DOI 10.1007/978-3-030-61638-0_31
   Min B. S., 2013, International Journal of Software Engineering and Its Applications, V7, P113, DOI DOI 10.14257/IJSEIA.2013.7.5.11
   Morgan Scott Anthony, 2001, ACOUSTICAL SOC AM J, V110, P1723
   Mozer Todd F, 2015, US Patent, Patent No. [8,996,381, 8996381]
   Mu Norman, 2021, ICML 2021 WORKSHOP U
   Naseer M, 2019, IEEE WINT CONF APPL, P1300, DOI 10.1109/WACV.2019.00143
   Niwattanakul Suphakit, 2013, IMECS 2013 Proceedings of International Multiconference of Engineers and Computer Scientists, P380
   Rajaratnam K, 2018, IEEE INT SYMP SIGNAL, P197, DOI 10.1109/ISSPIT.2018.8642623
   Rao Sukrut, 2020, Proceedings of the 16th European Conference on Computer Vision (ECCV 2020) Workshops. Lecture Notes in Computer Science (LNCS 12539), P429, DOI 10.1007/978-3-030-68238-5_32
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren HL, 2021, INT J MACH LEARN CYB, V12, P3325, DOI 10.1007/s13042-020-01242-z
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song Dawn, 2018, 12 USENIXWORKSHOP OF
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tao GH, 2018, ADV NEUR IN, V31
   Telea A., 2004, Journal of Graphics Tools, V9, P23, DOI 10.1080/10867651.2004.10487596
   Tsuzuku Y, 2019, PROC CVPR IEEE, P51, DOI 10.1109/CVPR.2019.00014
   Wang F, 2017, PROC CVPR IEEE, P6450, DOI 10.1109/CVPR.2017.683
   Wu BC, 2017, IEEE COMPUT SOC CONF, P446, DOI 10.1109/CVPRW.2017.60
   Xiang C, 2021, Arxiv, DOI arXiv:2005.10884
   Yakura H, 2019, Arxiv, DOI arXiv:1810.11793
   Yang ZL, 2019, Arxiv, DOI arXiv:1809.10875
   Yuan XJ, 2018, Arxiv, DOI arXiv:1801.08535
   Zeng Q, 2019, Arxiv, DOI arXiv:1812.10199
   Zhou B, 2016, PROC CVPR IEEE, P2921, DOI 10.1109/CVPR.2016.319
   Zhou Guangzhi, 2020, 2020 IEEE INT C MULT, P1
NR 50
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2023
VL 22
IS 1
SI SI
DI 10.1145/3555375
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7P0QL
UT WOS:000908419900014
OA Bronze, Green Published
DA 2024-07-18
ER

PT J
AU Kang, CK
   Mendis, HR
   Lin, CH
   Chen, MS
   Hsiu, PC
AF Kang, Chih-Kai
   Mendis, Hashan Roshantha
   Lin, Chun-Han
   Chen, Ming-Syan
   Hsiu, Pi-Cheng
TI More Is Less: Model Augmentation for Intermittent Deep Inference
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Deep neural networks; intermittent systems; model adaptation; energy
   harvesting; edge computing
AB Energy harvesting creates an emerging intermittent computing paradigm but poses new challenges for sophisticated applications such as intermittent deep neural network (DNN) inference. Although model compression has adapted DNNs to resource-constrained devices, under intermittent power, compressed models will still experience multiple power failures during a single inference. Footprint-based approaches enable hardware-accelerated intermittent DNN inference by tracking footprints, independent of model computations, to indicate accelerator progress across power cycles. However, we observe that the extra overhead required to preserve progress indicators can severely offset the computation progress accumulated by intermittent DNN inference.
   This work proposes the concept of model augmentation to adapt DNNs to intermittent devices. Our middleware stack, JAPARI, appends extra neural network components into a given DNN, to enable the accelerator to intrinsically integrate progress indicators into the inference process, without affecting model accuracy. Their specific positions allow progress indicator preservation to be piggybacked onto output feature preservation to amortize the extra overhead, and their assigned values ensure uniquely distinguishable progress indicators for correct inference recovery upon power resumption. Evaluations on a Texas Instruments device under various DNN models, capacitor sizes, and progress preservation granularities show that JAPARI can speed up intermittent DNN inference by 3x over the state of the art, for common convolutional neural architectures that require heavy acceleration.
C1 [Kang, Chih-Kai; Mendis, Hashan Roshantha; Chen, Ming-Syan; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei 11529, Taiwan.
   [Kang, Chih-Kai; Chen, Ming-Syan] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan.
   [Lin, Chun-Han] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 11677, Taiwan.
   [Hsiu, Pi-Cheng] Natl Taiwan Univ, Coll Elect Engn & Comp Sci, Taipei 10617, Taiwan.
   [Hsiu, Pi-Cheng] Natl Chi Nan Univ, Dept Comp Sci & Informat Engn, Nantou 54561, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan University; National Taiwan
   Normal University; National Taiwan University; National Chi Nan
   University
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat CITI, Taipei 11529, Taiwan.
EM ckkang@arbor.ee.ntu.edu.tw; rosh.mendis@citi.sinica.edu.tw;
   chlin@ntnu.edu.tw; mschen@ntu.edu.tw; pchsiu@citi.sinica.edu.tw
RI Lin, Chun-Han/Y-1545-2019
OI Lin, Chun-Han/0000-0002-0214-0256
FU Ministry of Science and Technology, Taiwan [MOST 110-2222-E-001003-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology, Taiwan, under grant MOST 110-2222-E-001003-MY3.
CR Ahmed S., 2019, PROC ACM LCTES, P97
   Ahmed S, 2019, P 20 ACM SIGPLAN SIG, P70, DOI DOI 10.1145/3316482.3326357
   Ahn J, 2022, IEEE T COMPUT AID D, V41, P225, DOI 10.1109/TCAD.2021.3059561
   Anderson A, 2017, Arxiv, DOI arXiv:1709.03395
   Arm, 2021, CORT M4 PROC MIX SIG
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Banbury C. R., 2020, arXiv
   Berthou G, 2019, IEEE T COMPUT, V68, P1390, DOI 10.1109/TC.2018.2889080
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen WM, 2020, IEEE T COMPUT AID D, V39, P4399, DOI 10.1109/TCAD.2020.2977078
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Chili Kai Kang, 2020, HAWAII OPEN SOURCE P
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Cypress, 2020, PSOC
   de Winkel J, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411839
   DeMicheli G, 1997, P IEEE, V85, P349, DOI 10.1109/5.558708
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Eta Compute, 2021, ECM3532 NEUR SENS PR
   Fedorov I., 2019, ADV NEUR IN, P4978, DOI [DOI 10.48550/ARXIV.1905.12107, DOI 10.5555/3454287.3454735]
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Gobieski G, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P670, DOI 10.1145/3352460.3358277
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Google, 2020, EX CNN CLASS CIFAR 1
   Greenwaves Technologies, 2018, GAP 8 1 6R APPL PROC
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Han  S., 2015, ARXIV151000149
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131699
   Iliuunetoglu Burak, 2017, CNN MOD I LUM ACT RE
   Infineon, 2019, EXCELON LP 8 MBIT SP
   IXYS Corporation, 2010, IXOIAR HIGH EFF SOL
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Jayakumar H, 2014, I SYMPOS LOW POWER E, P375, DOI 10.1145/2627369.2631644
   Jiang WW, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317757
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kang Chili -Kai, 2021, JAMEOPEN SOURCE PROJ
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Li JJ, 2019, IEEE T COMPUT, V68, P1663, DOI 10.1109/TC.2019.2924215
   Liu Z., 2018, P ICLR, P1
   Liu ZW, 2015, IEEE I CONF COMP VIS, P1377, DOI 10.1109/ICCV.2015.162
   Ma KS, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3077575
   Ma KS, 2015, IEEE MICRO, V35, P32, DOI 10.1109/MM.2015.88
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Maxim Integrated, 2021, MAX78000 ULTR POW MC
   Mendis HR, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358190
   Nayar ShreeK., 2015, COMPUTATIONAL PHOTOG, P1, DOI DOI 10.1109/ICCPHOT.2015.7168377
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Reyes-Ortiz Jorge L, 2012, UCI Machine Learning Repository
   Ryu S, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317784
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   STMicroeleclro Lacs, 2021, STM32G4 SER MIX SIGN
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Talla Vamsi, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3090090
   Texas Instruments, 2016, BENCH MARK SIGN PROC
   Texas Instruments, 2018, MSP430FR5994 MCU
   Texas Instruments, 2016, LOW EN ACC LEA
   Texas Instruments, 2014, ENERGYTRACE TECHN MS
   Texas Instruments, 2018, MSP430X5XX MSP430X6X
   Texas Instruments, 2019, BQ25504 ILLTR LOW PO
   Ullrich K, 2017, Arxiv, DOI [arXiv:1702.04008, 10.48550/ARXIV.1702.04008]
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Warden P, 2018, Arxiv, DOI arXiv:1804.03209
   Wu YW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218526
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yin SY, 2018, IEEE J SOLID-ST CIRC, V53, P968, DOI 10.1109/JSSC.2017.2778281
   Yongpan Liu, 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1145/2744769.2747910
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang YD, 2018, Arxiv, DOI arXiv:1711.07128
NR 75
TC 6
Z9 6
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2022
VL 21
IS 5
SI SI
AR 49
DI 10.1145/3506732
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7B6PY
UT WOS:000899254200002
DA 2024-07-18
ER

PT J
AU Asifuzzaman, K
   Verdejo, RS
   Radojkovi, P
AF Asifuzzaman, Kazi
   Sanchez Verdejo, Rommel
   Radojkovi, Petar
TI Performance and Power Estimation of STT-MRAM Main Memory with Reliable
   System-level Simulation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE STT-MRAM; main memory; high-performance computing
ID NONVOLATILE MEMORY; ARCHITECTURE; OPPORTUNITIES; ENERGY; RAM
AB It is questionable whether DRAM will continue to scale and will meet the needs of next-generation systems. Therefore, significant effort is invested in research and development of novel memory technologies. One of the candidates for next-generation memory is Spin-Transfer Torque Magnetic Random Access Memory (STT-MRAM). STT-MRAM is an emerging non-volatile memory with a lot of potential that could be exploited for various requirements of different computing systems. Being a novel technology, STT-MRAM devices are already approaching DRAM in terms of capacity, frequency, and device size. Although STT-MRAM technology got significant attention of various major memory manufacturers, academic research of STT-MRAM main memory remains marginal. This is mainly due to the unavailability of publicly available detailed timing and current parameters of this novel technology, which are required to perform a reliable main memory simulation on performance and power estimation. This study demonstrates an approach to perform a cycle accurate simulation of STT-MRAM main memory, being the first to release detailed timing and current parameters of this technology from academia-essentially enabling researchers to conduct reliable system-level simulation of STT-MRAM using widely accepted existing simulation infrastructure. The results show a fairly narrow overall performance deviation in response to significant variations in key timing parameters, and the power consumption experiments identify the key power component that is mostly affected with STT-MRAM.
C1 [Asifuzzaman, Kazi; Sanchez Verdejo, Rommel; Radojkovi, Petar] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Asifuzzaman, Kazi; Sanchez Verdejo, Rommel] Univ Politecn Cataluna, Barcelona, Spain.
   [Asifuzzaman, Kazi] Oak Ridge Natl Lab, Oak Ridge, TN USA.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; United States
   Department of Energy (DOE); Oak Ridge National Laboratory
RP Asifuzzaman, K (corresponding author), Univ Politecn Cataluna, Barcelona, Spain.
EM asifuzzamank@ornl.gov; rommel.sanchez@bsc.es; petar.radojkovic@bsc.es
OI Asifuzzaman, Kazi/0000-0002-4004-4791
FU Spanish Government [PID2019-107255GB]; Generalitat de Catalunya
   [2017-SGR-1328, 2017-SGR-1414]
FX This work was supported by the Spanish Government (contract
   PID2019-107255GB) and Generalitat de Catalunya (contracts 2017-SGR-1328
   and 2017-SGR-1414). The authors wish to thank Terry Hulett, Duncan
   Bennett and Ben Cooke from Everspin Technologies Inc., for their
   technical support.
CR Abe K, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   [Anonymous], 2011, 240PIN REG DIMM BAS
   Asifuzzaman Kazi, 2016, P 2 INT S MEM SYST
   Augustine C, 2010, INT EL DEVICES MEET
   Ben Dodo S, 2020, IEEE T VLSI SYST, V28, P263, DOI 10.1109/TVLSI.2019.2940449
   Bhati I, 2016, IEEE T COMPUT, V65, P108, DOI 10.1109/TC.2015.2417540
   Bishnoi R, 2014, DES AUT TEST EUROPE
   Caulfield A. M., 2010, P INT C HIGH PERF CO
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Daly John T, 2007, LALP07041
   DIENY B, 1991, PHYS REV B, V43, P1297, DOI 10.1103/PhysRevB.43.1297
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Elnozahy EN, 2002, ACM COMPUT SURV, V34, P375, DOI 10.1145/568522.568525
   Everspin Technologies Inc, 2015, EV ENH RIM SMART MET
   Everspin Technologies Inc, 2016, A3545 EV TECHN INC
   Ferreira K., 2009, Increasing Fault Resiliency in a Message-Passing Environment
   Hack Jim, 2010, ADV SIM COMP PRINC I
   Halupka D., 2010, P IEEE INT SOL STAT
   Hargrove Paul H., 2006, J PHYS, V46
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Hu G, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993604
   Hwang AA, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P111, DOI 10.1145/2189750.2150989
   Ikeda S, 2010, NAT MATER, V9, P721, DOI [10.1038/nmat2804, 10.1038/NMAT2804]
   Intel, 2015, INT R 64 IA 32 ARCH
   Intel Corporation, 2017, INTEL 64 IA32 ARCH S
   ITRS, 2015, 2013 INT TECHN ROADM
   Jacob Bruce., 2009, The Memory System: You Can't Avoid It, You Can't Ignore It, You Can't Fake It
   Jiang L, 2016, ASIA S PACIF DES AUT, P31, DOI 10.1109/ASPDAC.2016.7427985
   Jianhua Li, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P31, DOI 10.1109/VLSISoC.2011.6081626
   Jog A, 2012, DES AUT CON, P243
   Katine JA, 2000, PHYS REV LETT, V84, P3149, DOI 10.1103/PhysRevLett.84.3149
   Kim C., 2013, US Patent App., Patent No. [13/768,858, 13768858]
   Kim H., 2013, US Patent App, Patent No. [13/832,101, 13832101]
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kogge P., 2008, EXASCALE COMPUTING S
   Komalan M, 2017, IEEE INT SYMP CIRC S, P2496
   Kultursay E., 2013, P IEEE INT S PERF AN
   Li D, 2012, INT PARALL DISTRIB P, P945, DOI 10.1109/IPDPS.2012.89
   Li H, 2011, IEEE T MAGN, V47, P2356, DOI 10.1109/TMAG.2011.2159262
   Li Jing, 2012, EVALUATING ROW BUFFE
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Maurice Clementine, 2015, Research in Attacks, Intrusions and Defenses. 18th International Symposium, RAID 2015. Proceedings: LNCS 9404, P48, DOI 10.1007/978-3-319-26362-5_3
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Muralimanohar N., 2009, Rep. HPL- 2009-85, V27, P28
   Nebashi R., 2009, P IEEE INT SOL STAT
   Noguchi H., 2013, P S VLSI TECHN
   Nowak JJ, 2016, IEEE MAGN LETT, V7, DOI 10.1109/LMAG.2016.2539256
   Oh H. R., 2014, US Patent App, Patent No. [14/094,021, 14094021]
   Oldfield RA, 2007, 24TH IEEE CONFERENCE ON MASS STORAGE SYSTEMS AND TECHNOLOGIES, PROCEEDINGS, P30, DOI 10.1109/MSST.2007.4367962
   Pajouhi Z, 2015, DES AUT TEST EUROPE, P1437
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Poremba M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P392, DOI 10.1109/ISVLSI.2012.82
   Pritchett-Sheats Lori A., 2008, P WORKSH RES HIGH PE
   Rajamani Karthick, 2018, DESIGN HIGH PERFORMA
   Rho K., 2017, P IEEE INT SOL STAT
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sakhare S, 2018, INT EL DEVICES MEET
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
   Schroeder B, 2009, PERF E R SI, V37, P193
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Sodani Avinash., 2011, P 44 ANN IEEE ACM IN
   Spong JK, 1996, IEEE T MAGN, V32, P366, DOI 10.1109/20.486520
   Sridharan V., 2012, 2012 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, DOI 10.1109/SC.2012.13
   Sridharan V, 2013, INT CONF HIGH PERFOR
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Suresh A, 2014, IEEE INT C CL COMP, P239, DOI 10.1109/CLUSTER.2014.6968745
   Top500, 2017, TOP500 SUP SIT
   Vetter JS, 2015, COMPUT SCI ENG, V17, P73, DOI 10.1109/MCSE.2015.4
   Wang David, 2005, SIGARCH COMPUT ARCHI, V33, P4
   Wang J, 2014, I SYMPOS LOW POWER E, P339, DOI 10.1145/2627369.2627610
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Xie YA, 2011, IEEE DES TEST COMPUT, V28, P44, DOI 10.1109/MDT.2011.20
NR 74
TC 4
Z9 4
U1 2
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2022
VL 21
IS 1
SI SI
AR 6
DI 10.1145/3476838
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YY7QR
UT WOS:000754982400005
DA 2024-07-18
ER

PT J
AU Kuruvila, AP
   Mahapatra, A
   Karri, R
   Basu, K
AF Kuruvila, Abraham Peedikayil
   Mahapatra, Anushree
   Karri, Ramesh
   Basu, Kanad
TI Hardware Performance Counters: Ready-Made vs Tailor-Made
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Hardware performance counters; machine learning; post quantum
   cryptographic algorithms
AB Micro-architectural footprints can be used to distinguish one application from another. Most modern processors feature hardware performance counters to monitor the various micro-architectural events when an application is executing. These ready-made hardware performance counters can be used to create program fingerprints and have been shown to successfully differentiate between individual applications. In this paper, we demonstrate how ready-made hardware performance counters, due to their coarse-grain nature (low sampling rate and bundling of similar events, e.g., number of instructions instead of number of add instructions), are insufficient to this end. This observation motivates exploration of tailor-made hardware performance counters to capture fine-grain characteristics of the programs. As a case study, we evaluate both ready-made and tailor-made hardware performance counters using post-quantum cryptographic key encapsulation mechanism implementations. Machine learning models trained on tailor-made hardwareperformance counter streams demonstrate that they can uniquely identify the behavior of every post-quantum cryptographic key encapsulation mechanism algorithm with at least 98.99% accuracy.
C1 [Kuruvila, Abraham Peedikayil; Basu, Kanad] Univ Texas Dallas, Dept Elect & Comp Engn, 800 W Campbell Rd, Richardson, TX 75080 USA.
   [Mahapatra, Anushree; Karri, Ramesh] NYU, Dept Elect & Comp Engn, New York, NY 10003 USA.
C3 University of Texas System; University of Texas Dallas; New York
   University; New York University Tandon School of Engineering
RP Kuruvila, AP (corresponding author), Univ Texas Dallas, Dept Elect & Comp Engn, 800 W Campbell Rd, Richardson, TX 75080 USA.
EM apk190000@udallas.edu; am11019@nyu.edu; rkarri@nyu.edu;
   kxb190012@udallas.edu
OI Karri, Ramesh/0000-0001-7989-5617
CR [Anonymous], 2009, JIP
   Aragon N., 2017, NIST submissions, V1, P1
   Basu K., 2019, IACR Cryptol. ePrint Arch, V2019, P47
   Basu K, 2020, IEEE T INF FOREN SEC, V15, P512, DOI 10.1109/TIFS.2019.2924549
   Bernstein Chuengsatiansup., 2016, IACR CRYPTOL EPRINT, V2016, P461
   Bernstein Daniel J., 2017, NIST SUBMISSIONS, V1, P1
   Bos J, 2018, 2018 3RD IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P 2018), P353, DOI 10.1109/EuroSP.2018.00032
   Callegati F, 2009, IEEE SECUR PRIV, V7, P78, DOI 10.1109/MSP.2009.12
   Common Vulnerabilities and Exposures, 2014, CVE20143566
   coral.ai, 2021, RETR CLASS MOD ON DE
   Danchev D., 2019, ' evil maid' usb stick attack keylogs truecrypt passphrases-zdnet
   Das S, 2019, P IEEE S SECUR PRIV, P20, DOI 10.1109/SP.2019.00021
   Demme J., 2013, P 40 ANN INT S COMP, P559, DOI [DOI 10.1145/2485922.2485970, 10.1145/2485922]
   Dinakarrao SMP, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317762
   Eberz Simon, 2012, Computer Security - ESORICS 2012. Proceedings 17th European Symposium on Research in Computer Security, P235, DOI 10.1007/978-3-642-33167-1_14
   Geeks for Geeks, 2020, PYTH PROGR EX GEEKSF
   Gulmezoglu Berk, 2019, ARXIV190703651
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hecht-Nielsen R., 1992, Neural Networks for Perception, P65, DOI DOI 10.1016/B978-0-12-741252-8.50010-8
   Hoffstein J., 1998, Algorithmic Number Theory. Third International Symposium, ANTS-III. Proceedings, P267, DOI 10.1007/BFb0054868
   Intel, 2021, INT COLL MICR CRYPT
   Islam MS, 2020, PR IEEE COMP DESIGN, P537, DOI 10.1109/ICCD50377.2020.00096
   Jyothi V, 2016, I CONF VLSI DESIGN, P587, DOI 10.1109/VLSID.2016.115
   Karmakar A., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P243, DOI DOI 10.13154/TCHES.V2018.I3.243-266
   Keras, 2021, KER LAYERS API
   kernel.org, 2020, PERF EV
   Krishnamurthy P., 2019, IEEE T INF FOREN SEC, V15, P666
   Kuruvila AP, 2021, INT J ELEC POWER, V132, DOI 10.1016/j.ijepes.2021.107150
   Kuruvila AP, 2020, IEEE COMP SOC ANN, P452, DOI 10.1109/ISVLSI49217.2020.00-15
   Kuruvila Abraham Peedikayil, 2020, IEEE T COMPUT AID D, V1, P1
   Kuruvila Abraham Peedikayil, 2020, ARXIV PREPRINT ARXIV, V1, P1
   Levi Osnat, 2020, PIN INSTRUMENTATION
   Malone C., 2011, STC 11, P71
   National Institute of Standards and Technology (NIST), 2020, Post-quantum cryptography, round 3 submissions
   OpenSSL, 2020, OPENSSL CRYPT SSL TL
   Ozsoy M, 2016, IEEE T COMPUT, V65, P3332, DOI 10.1109/TC.2016.2540634
   Ozsoy M, 2015, INT S HIGH PERF COMP, P651, DOI 10.1109/HPCA.2015.7056070
   Patel N, 2017, DES AUT CON, DOI [10.1145/3061639.3062202, 10.1109/PESGM.2017.8274502]
   Raphel J, 2017, ARAB J SCI ENG, V42, P537, DOI 10.1007/s13369-016-2264-6
   Rohan A, 2019, ASIAN TEST SYMPOSIUM, P61, DOI 10.1109/ATS47505.2019.00007
   Russell A, 2016, LECT NOTES COMPUT SC, V10032, P34, DOI 10.1007/978-3-662-53890-6_2
   Sayadi H, 2019, DES AUT TEST EUROPE, P728, DOI [10.23919/date.2019.8715080, 10.23919/DATE.2019.8715080]
   Sayadi H, 2018, DES AUT CON
   Schneier B., 2015, IACR Cryptol. ePrint Arch, V2015, P97
   Scikit Learn, 2018, FEAT SEL SCIK LEARN
   Scikit Learn, 2018, FEAT IMP SCIK LEARN
   Shor PW, 1999, SIAM REV, V41, P303, DOI 10.1137/S0036144598347011
   Soni D., 2020, Hardware Architectures for Post-Quantum Digital Signature Schemes
   Tang Adrian, 2014, Research in Attacks, Intrusions and Defenses. 17th International Symposium (RAID 2014). Proceedings: LNCS 8688, P109, DOI 10.1007/978-3-319-11379-1_6
   Tereshkin A., 2010, Proceedings of the 3rd International Conference on Security of Information and Networks, P2
   Uhsadel L, 2008, FDTC 2008: FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P59, DOI 10.1109/FDTC.2008.19
   Wang XY, 2016, IEEE T MULTI-SCALE C, V2, P160, DOI 10.1109/TMSCS.2016.2569467
   Wang XY, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2857055
   Wang XY, 2016, IEEE T COMPUT AID D, V35, P485, DOI 10.1109/TCAD.2015.2474374
   Wang XY, 2015, ICCAD-IEEE ACM INT, P544, DOI 10.1109/ICCAD.2015.7372617
   Wilkins R., 2013, UEFI Forum, USA, P1
   Xilinx, 2019, VIV HIGH LEV SYNTH
   You I., 2010, P 2010 INT C BROADB, P297, DOI DOI 10.1109/BWCCA.2010.85
   Zhou BY, 2018, PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), P457, DOI 10.1145/3196494.3196515
   Zhou LW, 2018, DES AUT TEST EUROPE, P1580, DOI 10.23919/DATE.2018.8342267
   Zhou LW, 2016, 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), P45, DOI 10.1109/MTV.2016.20
   Zhou LW, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P167, DOI 10.1109/HST.2016.7495577
NR 62
TC 1
Z9 1
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2021
VL 20
IS 5
SU S
AR 65
DI 10.1145/3476996
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UW2NO
UT WOS:000699999600016
DA 2024-07-18
ER

PT J
AU Forsberg, B
   Solieri, M
   Bertogna, M
   Benini, L
   Marongiu, A
AF Forsberg, Bjorn
   Solieri, Marco
   Bertogna, Marko
   Benini, Luca
   Marongiu, Andrea
TI The Predictable Execution Model in Practice: Compiling Real Applications
   for COTS Hardware
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Predictable execution models; memory interference; multi-core systems;
   commercial off-the-shelf systems; freedom from interference
AB Adoption of multi- and many-core processors in real-time systems has so far been slowed down, if not totally barred, due do the difficulty in providing analytical real-time guarantees on worst-case execution times. The Predictable Execution Model (PREM) has been proposed to solve this problem, but its practical support requires significant code refactoring, a task better suited for a compilation tool chain than human progranuners. Implementing a PREM compiler presents significant challenges to conform to PREM requirements, such as guaranteed upper bounds on memory footprint and the generation of efficient schedulable non-preemptive regions. This article presents a comprehensive description on how a PREM compiler can be implemented, based on several years of experience from the community. We provide accumulated insights on how to best balance conformance to real-time requirements and performance and present novel techniques that extend the applicability from simple benchmark suites to real-world applications. We show that code transformed by the PREM compiler enables timing predictable execution on modern commercial off-the-shelf hardware, providing novel insights on how PREM can protect 99.4% of memory accesses on random replacement policy caches at only 16%. performance loss on benchmarks from the PolyBench benchmark suite. Finally, we show that the requirements imposed on the programming model are well-aligned with current coding guidelines for timing critical software, promoting easy adoption.
C1 [Forsberg, Bjorn; Benini, Luca] Swiss Fed Inst Technol, Dept Informat Technol & Elect Engn, Gloriastr 35, Zurich, Switzerland.
   [Solieri, Marco; Bertogna, Marko; Marongiu, Andrea] Univ Modena & Reggio Emilia, Dept Phys Informat & Math, Via Campi 213-B, Modena, Italy.
   [Benini, Luca] Univ Bologna, Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; Universita di
   Modena e Reggio Emilia; University of Bologna
RP Forsberg, B (corresponding author), Swiss Fed Inst Technol, Dept Informat Technol & Elect Engn, Gloriastr 35, Zurich, Switzerland.
EM bjoernf@iis.ee.ethz.ch; marco.solieri@unimore.it;
   marko.bertogna@unimore.it; lbenini@iis.ee.ethz.ch;
   andrea.marongiu@unimore.it
RI Marongiu, Andrea/HLV-8590-2023; Bertogna, Marko/E-8966-2012
OI Solieri, Marco/0000-0003-4531-2633
FU EU H2020 project HERCULES [688860]; ECSEL project COMP4DRONES [826610]
FX This work has been supported by the EU H2020 project HERCULES (No.
   688860) and the ECSEL project COMP4DRONES (No. 826610).
CR Alhammad A., 2014, P DES AUT TEST EUR C, P1, DOI [10.7873/DATE.2014.042, DOI 10.7873/DATE.2014.042]
   Alhammad A, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P285, DOI 10.1109/RTAS.2015.7108452
   Alhammad A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656070
   Altmeyer S, 2015, REAL-TIME SYST, V51, P77, DOI 10.1007/s11241-014-9218-4
   [Anonymous], 2017, 29 EUR C REAL TIM SY, V76
   [Anonymous], 2001, OPTIMIZING COMPILERS
   [Anonymous], 2019, NVIDIA JETSON TX2 DE
   ARM Limited, 2014, ARM CORT A57 MPCORE ARM CORT A57 MPCORE, V7th
   Bak S., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P300, DOI 10.1109/RTCSA.2012.48
   Cavicchioli R, 2017, IEEE INT C EMERG
   Dahl O.-J., 1972, STRUCT PROGRAM
   Dasari D., 2011, TRUSTCOM 19
   Dugo ATA, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358196
   Forsberg B, 2021, IEEE T COMPUT, V70, P17, DOI 10.1109/TC.2020.2980520
   Forsberg B, 2018, DES AUT TEST EUROPE, P539, DOI 10.23919/DATE.2018.8342066
   Gang Yao, 2016, IEEE Transactions on Computers, V65, P2739, DOI 10.1109/TC.2015.2500572
   Ji KC, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3233182
   Kim H, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3092946
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Kloda T, 2019, IEEE REAL TIME, P1, DOI 10.1109/RTAS.2019.00009
   Kloda Tomasz, 2019, RTAS 19
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Luppold A, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3381752
   Mancuso R., 2014, RTCSA 14
   Matejka J, 2019, PARALLEL COMPUT, V85, P27, DOI 10.1016/j.parco.2018.11.002
   Motor Industry Research Association, 2013, MISRA C 2012 GUID US
   Oehlert D, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358215
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Pouchet L.-N, PolyBench: The Polyhedral Benchmark Suite
   Saidi S., 2018, RTSS 18
   Sanudo Ignacio, 2018, SEDA 2018
   Soliman Muhammad R., 2019, 2019 7 INT C INF, V4, P1, DOI DOI 10.1109/icoict.2019.8835344
   Tiwari S, 2020, ACM T EMBED COMPUT S, V18, DOI 10.1145/3362100
   Vasilios K, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3202663
   Wu Y, 2013, PROC CVPR IEEE, P2411, DOI 10.1109/CVPR.2013.312
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
   Yun H, 2017, IEEE T COMPUT, V66, P1247, DOI 10.1109/TC.2016.2640961
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
NR 41
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2021
VL 20
IS 5
AR 47
DI 10.1145/3465370
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TS7ED
UT WOS:000679808100010
DA 2024-07-18
ER

PT J
AU Bresch, C
   Hély, D
   Lysecky, R
   Chollet, S
   Parissis, I
AF Bresch, Cyril
   Hely, David
   Lysecky, Roman
   Chollet, Stephanie
   Parissis, Ioannis
TI TrustFlow-X: A Practical Framework for Fine-grained Control-flow
   Integrity in Critical Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Memory safety; control-flow integrity; compiler; processor architecture
AB This article addresses the challenges of memory safety in life-critical medical devices. Since the last decade, healthcare manufacturers have embraced the Internet of Things, pushing technological innovations to increase market share. Medical devices, including the most critical ones, tend to be increasingly connected to the Internet. Unfortunately, as critical devices often rely on unsafe programming languages such as C, they are no exception to memory safety issues. Given a memory vulnerability, a skillful attacker can take over a system and perform remote code execution. Combined with the fact that medical devices directly impact the safety of their users, a security vulnerability can lead to disastrous scenarios. To address this issue, this article presents TrustFlow-X, a novel hardware/software co-designed framework that provides efficient fine-grained control-flow integrity protection against memory-based attacks. The TrustFlow-X framework is composed of an LLVM-based compiler toolchain that generates a secure code. This secure code is then executed on an extended RISC-V processor that keeps track of sensitive data using a trusted memory. The obtained results show that the contribution is practical, providing a high level of trust in life-critical embedded systems.
C1 [Bresch, Cyril; Hely, David; Chollet, Stephanie; Parissis, Ioannis] LCIS Grenoble Alpes Univ, Valence, France.
   [Lysecky, Roman] Univ Arizona, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Bresch, C (corresponding author), LCIS Grenoble Alpes Univ, Valence, France.
EM cyril.bresch@lcis.grenoble-inp.fr; david.hely@lcis.grenoble-inp.fr;
   rlysecky@arizona.edu; stephanie.chollet@lcis.grenoble-inp.fr;
   ioannis.parissis@lcis-grenoble-inp.fr
RI HELY, Davod/ABE-1952-2021; HELY, David/S-8202-2019
OI HELY, Davod/0000-0003-3249-7667; HELY, David/0000-0003-3249-7667
FU French National Research Agency [ANR-15-IDEX-02]; National Science
   Foundation [CNS-1615890]
FX This work is carried out under the SERENE-IoT project, a project labeled
   within the framework of PENTA, the EUREKA cluster for Application and
   Technology Research in Europe on NanoElectronics. This work is supported
   by the French National Research Agency in the framework of the
   "investissement d'avenir" program (ANR-15-IDEX-02). This research was
   partially supported by the National Science Foundation under Grant
   CNS-1615890.
CR Abadi M, 2009, ACM T INFORM SYST SE, V13, DOI 10.1145/1609956.1609960
   Akritidis P, 2008, P IEEE S SECUR PRIV, P263, DOI 10.1109/SP.2008.30
   [Anonymous], 1996, PHRACK
   [Anonymous], 2018, P NETW DISTR SYST SE
   [Anonymous], 2017, ARXIV170200719
   Asanovic K., 2016, The Rocket Chip Generator
   Bernsmed K, 2018, IEEEAAIA DIGIT AVION, P210
   Bradbury Alex, 2014, Tagged memory and minion cores in the lowRISC SoC
   Bresch C, 2021, IEEE EMBED SYST LETT, V13, P21, DOI 10.1109/LES.2020.2979595
   Bresch C, 2018, 2018 IEEE INTERNATIONAL CONGRESS ON INTERNET OF THINGS (ICIOT), P140, DOI 10.1109/ICIOT.2018.00027
   Bresch C, 2018, IEEE EMBED SYST LETT, V10, P87, DOI 10.1109/LES.2018.2819983
   Bresch C, 2017, 2017 IEEE 2ND INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), P57, DOI 10.1109/IVSW.2017.8031545
   Bresch Cyril, 2019, P IEEE COMP SOC ANN
   Carlini N, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P385
   Cass Stephen, 2017, IEEE SPECTRUM 2017 T
   Castro M, 2006, Usenix Association 7th Usenix Symposium on Operating Systems Design and Implementation, P147
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Christoulakis N, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P38, DOI 10.1145/2857705.2857735
   DANG TH, 2015, P 10 ACM S INF COMP, P555, DOI DOI 10.1145/2714576.2714635
   Davi L, 2015, DES AUT CON, DOI 10.1145/2744769.2744847
   De A, 2019, DES AUT TEST EUROPE, P348, DOI [10.23919/date.2019.8714980, 10.23919/DATE.2019.8714980]
   Department of Homeland Security, 2016, HOSP MULT PROD BUFF
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Holzmann Gerard J., 2007, ACM SIGPLAN NOTICES, V42, P89
   Hu H, 2016, P IEEE S SECUR PRIV, P969, DOI 10.1109/SP.2016.62
   Intel, 2016, TECHNICAL REPORT
   Kayaalp M, 2014, IEEE T COMPUT, V63, P1144, DOI 10.1109/TC.2012.269
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Limaye A, 2018, IEEE INTERNET THINGS, V5, P4212, DOI 10.1109/JIOT.2018.2849859
   McAfee, 2016, TECHNICAL REPORT
   Menon Arjun, 2017, P HARDW ARCH SUPP SE, DOI [10.1145/3092627.3092629, DOI 10.1145/3092627.3092629]
   Minkis K, 2016, COSMETIC DERMATOLOGY: PRODUCTS AND PROCEDURES, 2ND EDITION, P13
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   NSA, 2015, HARDW CONTR FLOW INT
   Qualcomm Security, 2017, POINT AUTH ARMV8
   Scott Gayou, 2017, REMOTE CODE EXECUTIO
   Shay Gal-on, 2012, EMBEDDED MICROPROCES
   Snow KZ, 2013, P IEEE S SECUR PRIV, P574, DOI 10.1109/SP.2013.45
   Song C, 2016, P IEEE S SECUR PRIV, P1, DOI [10.1109/SP.2016.9, 10.1109/iFUZZY.2016.8004943]
   Szekeres L, 2013, P IEEE S SECUR PRIV, P48, DOI 10.1109/SP.2013.13
   Tang G, 2012, NATURE, V482, P562, DOI 10.1038/482562a
   Tay S., 2019, CNBC
   UC Berkeley Architecture Research, 2015, RISC 5 INSTR SET ARC
   Wagle Perry, 2003, P GCC DEV SUMM CIT, P243
   Wijnen B, 2014, PLOS ONE, V9, DOI 10.1371/journal.pone.0107216
   Wilander J, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P41
NR 46
TC 3
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2020
VL 19
IS 5
SI SI
AR 36
DI 10.1145/3398327
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PA3FX
UT WOS:000595523000007
DA 2024-07-18
ER

PT J
AU Sheikh, SZ
   Pasha, MA
AF Sheikh, Saad Zia
   Pasha, Muhammad Adeel
TI Energy-efficient Real-time Scheduling on Multicores: A Novel Approach to
   Model Cache Contention
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded systems; real-time scheduling; energy-efficiency; cache
   scheduling; DAG
ID TASK MIGRATION; MINIMIZATION; RECONFIGURATION; ALLOCATION; SYSTEMS
AB With the increasing demand for higher performance, the adoption of multicores has been a major stepping stone in the evolution of hard real-time systems. Though the computational bandwidth is increased due to parallel processing, the indispensable interactivity between the hierarchical memory sub-system and multiple cores has further aggravated the already complex worst case execution time (WCET) analysis of tasks. Furthermore, caches have the biggest influence on task execution time, and the inclusion of shared caches further increases the unpredictability of the system. Cache partitioning techniques have been proposed as a countermeasure to decouple the shared cache latency from the WCET. However, existing energy-efficient scheduling algorithms are oblivious to the unpredictable nature of shared caches or cache partitioning techniques, thus, diminishing their applicability to real-world systems. Without considering inter-task cache contention, directly using existing algorithms or attempting to allocate and schedule a taskset with cache-partition assignments can result in cache violations. To overcome this dilemma, we propose a novel approach to model inter-task cache contention as a dependency graph to be used by well-established algorithms to minimize energy consumption. Extensive simulations demonstrate the effectiveness of our approach to minimize energy consumption while also avoiding cache violations.
C1 [Sheikh, Saad Zia; Pasha, Muhammad Adeel] Lahore Univ Management Sci, SBASSE, Dept Elect Engn, DHA Phase 5,Opposite Sect U, Lahore 54792, Pakistan.
C3 Lahore University of Management Sciences
RP Sheikh, SZ (corresponding author), Lahore Univ Management Sci, SBASSE, Dept Elect Engn, DHA Phase 5,Opposite Sect U, Lahore 54792, Pakistan.
EM saad.sheikh@lums.edu.pk; adeel.pasha@lums.edu.pk
OI Pasha, Muhammad Adeel/0000-0001-9892-5201
CR Al-Bayati Z, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3320271
   [Anonymous], 2012, RTNS 12 P 20 INT C R
   [Anonymous], 2014, ACM T EMBEDD COMPUT
   Aydin H., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213225
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Baruah S, 2015, EMBED SYST, P1, DOI 10.1007/978-3-319-08696-5
   Bhuiyan A., 2019, Proceedings of the 27th International Conference on Real-Time Networks and Systems, RTNS'19, page, P123
   Bhuiyan A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3241049
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bui BD, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P101, DOI 10.1109/RTCSA.2008.42
   Chaparro-Baquero GA, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P589, DOI 10.1109/ICCD.2015.7357169
   Chen G, 2013, IEEE INT CONF ASAP, P35
   Chen JJ, 2004, EUROMICRO, P101, DOI 10.1109/EMRTS.2004.1311011
   Colin A, 2016, J SIGNAL PROCESS SYS, V84, P91, DOI 10.1007/s11265-015-0987-3
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   de Vries CM, 2016, PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2016, VOL 3
   Fu X, 2011, EUROMICRO, P102, DOI 10.1109/ECRTS.2011.18
   Gang Chen, 2014, 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig14), P1, DOI 10.1109/ReConFig.2014.7032502
   Gepner P, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P9
   Gerards MET, 2016, J SCHEDULING, V19, P3, DOI 10.1007/s10951-015-0463-8
   Gerards Marco E. T., 2015, T COMPUT, V64, P6
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Guan Nan., 2009, P 7 ACM INT C EMBEDD, P245
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Guo Zhishan, 2020, P 35 S APPL COMP SAC
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hua SX, 2005, ASIA S PACIF DES AUT, P830
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Kangasharju J, 2008, INT J WEB SERV RES, V5, P1, DOI 10.4018/jwsr.2008070101
   Kim H, 2013, EUROMICRO, P80, DOI 10.1109/ECRTS.2013.19
   Kim H, 2017, ADV METEOROL, V2017, DOI 10.1155/2017/1917372
   Kong FX, 2010, EUROMICRO, P113, DOI 10.1109/ECRTS.2010.18
   Levy M, 2009, IEEE MICRO, V29, P7, DOI 10.1109/MM.2009.41
   Li KQ, 2012, IEEE T COMPUT, V61, P1668, DOI 10.1109/TC.2012.120
   Lodi A., 2002, EJOR, V141, P2
   March JL, 2013, CONCURR COMP-PRACT E, V25, P1987, DOI 10.1002/cpe.2899
   Luo J, 2007, IEEE T COMPUT AID D, V26, P1161, DOI 10.1109/TCAD.2006.885736
   Lv Mingsong, 2016, LEIBNIZ T EMBEDDED S, V3
   Mahmood A, 2017, ELECTRONICS-SWITZ, V6, DOI 10.3390/electronics6020040
   Melani A, 2017, IEEE T COMPUT, V66, P631, DOI 10.1109/TC.2016.2614819
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Nakada Takashi, 2017, LOW POWER CIRCUIT TE, P11
   Narayana S, 2016, IEEE REAL TIME
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   Pagani S, 2015, IEEE T PARALL DISTR, V26, P1608, DOI 10.1109/TPDS.2014.2323260
   Panchamukhi SA, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P3, DOI 10.1109/RTAS.2015.7108391
   Paolieri M, 2011, IEEE REAL TIME, P280, DOI 10.1109/RTAS.2011.34
   Schmitz MT, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P250, DOI 10.1109/ISSS.2001.957950
   Seo E, 2008, IEEE T PARALL DISTR, V19, P1540, DOI 10.1109/TPDS.2008.104
   Sheikh SZ, 2019, I S MOD ANAL SIM COM, P276, DOI 10.1109/MASCOTS.2019.00039
   Sheikh SZ, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3291387
   Tan Y, 2004, LECT NOTES COMPUT SC, V3199, P182
   Thoziyoor Shyamkumar., 2008, Technical Report
   Valsan PK, 2016, IEEE REAL TIME
   Wang WX, 2012, IEEE T VLSI SYST, V20, P902, DOI 10.1109/TVLSI.2011.2116814
   Wang WX, 2011, DES AUT CON, P948
   Wang WX, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P357, DOI 10.1109/VLSI.Design.2010.22
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Xu M, 2019, IEEE REAL TIME, P345, DOI 10.1109/RTAS.2019.00036
   Xu M, 2016, IEEE REAL TIME
   Xu Meng, 2019, P 56 ANN DES AUT C D
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2011, REAL-TIME SYST, V47, P489, DOI 10.1007/s11241-011-9125-x
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zhong XL, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347381
   Zhou JL, 2017, DES AUT TEST EUROPE, P1402, DOI 10.23919/DATE.2017.7927212
NR 68
TC 5
Z9 5
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2020
VL 19
IS 4
AR 28
DI 10.1145/3399413
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MQ
UT WOS:000582627400007
DA 2024-07-18
ER

PT J
AU Aerabi, E
   Bohlouli, M
   Livany, MHA
   Fazeli, M
   Papadimitriou, A
   Hely, D
AF Aerabi, Ehsan
   Bohlouli, Milad
   Livany, Mohammad Hasan Ahmadi
   Fazeli, Mahdi
   Papadimitriou, Athanasios
   Hely, David
TI Design Space Exploration for Ultra-Low-Energy and Secure IoT MCUs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Ciphers; cyber-physical systems; cryptography; embedded software; energy
   consumption; benchmarking
ID BLOCK CIPHER; LINEAR CRYPTANALYSIS; STREAM CIPHERS; ENCRYPTION; ATTACK;
   PRINTCIPHER; EFFICIENT; FAMILY; PHOTON
AB This article explores the design space of secure communication in ultra-low-energy IoT devices based on Micro-Controller Units (MCUs). It tries to identify, benchmark, and compare security-related design choices in a Commercial-Off-The-Shelf (COTS) embedded IoT system which contributes to the energy consumption. We conduct a study over a large group of software crypto algorithms: symmetric, stream, hash, AEAD, MAC, digital signature, and key exchange. A comprehensive report of the targeted optimization attributes (memory, performance, and specifically energy) will be presented from over 450 experiments and 170 different crypto source codes. The article also briefly explores a few system-related choices which can affect the energy consumption of secure communication, namely, architecture choice, communication bandwidth, signal strength, and processor frequency. In the end, the article gives an overview of the obtained results and the contribution of all. Finally, it shows, in a case study, how the results could be utilized to have a secure communication in an exemplary IoT device. This article gives IoT designers insight into ultra-low-energy security, helps them to choose appropriate cryptographic algorithms, reduce trial-and-error of alternatives, save effort, and hence cut the design costs.
C1 [Aerabi, Ehsan; Bohlouli, Milad; Fazeli, Mahdi] Iran Univ Sci & Technol, Tehran 1684613114, Iran.
   [Livany, Mohammad Hasan Ahmadi] Univ Tehran, 16th Azar St,Enghelab Sq, Tehran 1417466191, Iran.
   [Papadimitriou, Athanasios] Univ Grenoble Alpes, Grenoble INP ESISAR, ESYNOV, 50 Rue Barthelemy Laffemas, F-26000 Valence, France.
   [Hely, David] Univ Grenoble Alpes, Grenoble INP, LCIS, 50 Rue Barthelemy Laffemas, F-26000 Valence, France.
C3 Iran University Science & Technology; University of Tehran; Communaute
   Universite Grenoble Alpes; Universite Grenoble Alpes (UGA); Communaute
   Universite Grenoble Alpes; Universite Grenoble Alpes (UGA); Institut
   National Polytechnique de Grenoble
RP Aerabi, E; Fazeli, M (corresponding author), Iran Univ Sci & Technol, Tehran 1684613114, Iran.
EM e_aerabi@comp.iust.ac.ir; miladbohlouli@comp.iust.ac.ir;
   mhasan.ahmadi@ut.ac.ir; m_fazeli@iust.ac.ir;
   papadimitriou@esisar.grenobleinp.fr; david.hely@grenoble-inp.fr
RI Papadimitriou, Athanasios/AAG-8798-2021; HELY, David/S-8202-2019;
   Fazeli/AAH-2021-2019; HELY, Davod/ABE-1952-2021
OI Papadimitriou, Athanasios/0000-0002-4127-7554; HELY,
   David/0000-0003-3249-7667; Fazeli/0000-0002-2874-6256; HELY,
   Davod/0000-0003-3249-7667; Ahmadilivani, Mohammad
   Hasan/0000-0002-4162-6646
FU EUREKA cluster for Application and Technology Research in Europe on
   NanoElectronics
FX This work is partially carried out under the SERENE-IoT project, a
   project labeled within the framework of PENTA, the EUREKA cluster for
   Application and Technology Research in Europe on NanoElectronics.
CR Abdelkhalek A, 2017, LECT NOTES COMPUT SC, V10239, P135, DOI 10.1007/978-3-319-57339-7_8
   Abdelraheem MA, 2011, LECT NOTES COMPUT SC, V6733, P1
   Abed F., 2013, IACR CRYPTOLOGY EPRI, V2013, P526
   Abed F, 2016, COMPUT SCI REV, V22, P13, DOI 10.1016/j.cosrev.2016.07.002
   Abed F, 2015, LECT NOTES COMPUT SC, V8540, P525, DOI 10.1007/978-3-662-46706-0_27
   Albrecht M.R., 2012, LNCS, V7707, P1, DOI [10.1007/978-3-642-35999-6_1, DOI 10.1007/978-3-642-35999-6_1]
   AMAR AB, 2015, SENSORS, V15, P28889, DOI DOI 10.3390/S151128889
   Ankele R., 2016, SOFTWARE BENCHMARKIN
   Ankele Ralph, SOFTWARE BENCHMARKIN
   [Anonymous], 2012, SIPHASH FAST SHORT I
   [Anonymous], 2013, LNCS, DOI DOI 10.1007/978-3-642-41332-27
   [Anonymous], ACORN V3
   [Anonymous], AEGIS V1 1
   [Anonymous], 1997, 2104 RFC IETF
   [Anonymous], 2009, KATAN KTANTAN FAMILY, DOI DOI 10.1007/978-3-642-04138-9_20
   [Anonymous], 2009, P DAGST SEM GERM
   [Anonymous], 2015, IACR CRYPTOLOGY EPRI
   [Anonymous], 1995, RC5 ENCRYPTION ALGOR, DOI DOI 10.1007/3-540-60590-8_7
   [Anonymous], 2006, MCRYPTON LIGHTWEIGHT, DOI DOI 10.1007/11604938_19
   [Anonymous], 2015, IACR CRYPTOL EPRINT, DOI DOI 10.1007/S13389-018-0193-X
   Aoki Kazumaro, 2001, CAMELLIA 128 BIT BLO, P39, DOI 10.1007/3-540-44983-3_4
   Aumasson J.-P., 2013, APPL CRYPTOGRAPHY NE, P119, DOI [DOI 10.1007/978-3-642-38980-1_8, DOI 10.1007/978-3-642-38980-18]
   Aumasson JP, 2013, J CRYPTOL, V26, P313, DOI 10.1007/s00145-012-9125-6
   Aumasson JP, 2011, LECT NOTES COMPUT SC, V7107, P134
   Babbage S, 2008, LECT NOTES COMPUT SC, V4986, P191
   Balasch Josep, 2012, Smart Card Research and Advanced Applications. 11th International Conference (CARDIS 2012). Revised Selected Papers, P158, DOI 10.1007/978-3-642-37288-9_11
   Banik Subhadeep, 2016, Selected Areas in Cryptography - SAC 2015. 22nd International Conference. Revised Selected Papers: LNCS 9566, P178, DOI 10.1007/978-3-319-31301-6_10
   Banik S, 2015, LECT NOTES COMPUT SC, V9453, P411, DOI 10.1007/978-3-662-48800-3_17
   Bar-On A, 2016, LECT NOTES COMPUT SC, V9814, P435, DOI 10.1007/978-3-662-53018-4_16
   Barker E., NIST SPECIAL PUBLICA, V800, P1
   Bay A, 2014, LNCS, V8639, P204
   Bay A, 2010, LECT NOTES COMPUT SC, V6467, P1, DOI 10.1007/978-3-642-17619-7_1
   Baysal A, 2016, LECT NOTES COMPUT SC, V9542, P58, DOI 10.1007/978-3-319-29078-2_4
   Beaulieu R., 2014, INT WORKSHOP LIGHTWE, P3, DOI 10.1007/978-3-319
   Beaulieu R, 2015, DES AUT CON, DOI 10.1145/2744769.2747946
   Beierle C, 2016, LECT NOTES COMPUT SC, V9815, P123, DOI 10.1007/978-3-662-53008-5_5
   Bellare M., 2003, IACR CRYPTOLOGY EPRI, V2003, P69
   Berbain C, 2008, LECT NOTES COMPUT SC, V4986, P98
   Berger Thierry, 2009, NEW APPROACH FCSRS, P433, DOI [10.1007/978-3-642-05445-7_27, DOI 10.1007/978-3-642-05445-7_27]
   Bernstein D., 2008, CHACHA VARIANT SALSA
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   Bernstein DJ, 2012, J CRYPTOGR ENG, V2, P77, DOI 10.1007/s13389-012-0027-1
   Bernstein DJ, 2008, LECT NOTES COMPUT SC, V4986, P84
   Bertoni G, 2013, LECT NOTES COMPUT SC, V7881, P313, DOI 10.1007/978-3-642-38348-9_19
   Biham E, 1999, LECT NOTES COMPUT SC, V1636, P124
   Biham E, 1999, LECT NOTES COMPUT SC, V1592, P12
   Biham E., 1999, CRYPTANALYSIS SKIPJA, DOI [10.1007/3-540-48910-x_2, DOI 10.1007/3-540-48910-X_2]
   Biham Eli, 1998, SERPENT NEW BLOCK CI, P222, DOI [10.1007/3-540-69710-1_15, DOI 10.1007/3-540-69710-1_15]
   Biryukov A, 1998, LECT NOTES COMPUT SC, V1403, P85, DOI 10.1007/BFb0054119
   Biryukov A, 2014, LNCS, P546, DOI DOI 10.1007/978-3-662-46706-0
   Biryukov A, 2009, LECT NOTES COMPUT SC, V5912, P1, DOI 10.1007/978-3-642-10366-7_1
   Biryukov Alex, SECURITY ANAL BLOCK
   Blondeau C, 2014, LECT NOTES COMPUT SC, V8441, P165, DOI 10.1007/978-3-642-55220-5_10
   Blondeau Celine, 2011, ECRYPT WORKSH LIGHTW, P1
   Bock J., 2011, RSA PSS PROVABLE SEC
   Boesgaard Martin, 2003, RABBIT NEW HIGH PERF, P307, DOI [10.1007/978-3-540-39887-5_23, DOI 10.1007/978-3-540-39887-5_23]
   Bogdanov A, 2007, LECT NOTES COMPUT SC, V4727, P450
   Bogdanov A, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1058, DOI 10.1145/2810103.2813699
   Bogdanov A, 2013, IEEE T COMPUT, V62, P2041, DOI 10.1109/TC.2012.196
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V6544, P229, DOI 10.1007/978-3-642-19574-7_16
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V7073, P344, DOI 10.1007/978-3-642-25385-0_19
   Boneh D., FAST VARIANTS RSA
   Bonwook Koo, 2010, Information Security and Cryptology - ICISC 2010. 13th International Conference. Revised Selected Papers, P49, DOI 10.1007/978-3-642-24209-0_4
   Borghoff J, 2012, LECT NOTES COMPUT SC, V7658, P208, DOI 10.1007/978-3-642-34961-4_14
   Borst J, 1999, LECT NOTES COMPUT SC, V1636, P16
   Boura Christina, 2014, THESIS
   Canright D, 2009, LECT NOTES COMPUT SC, V5867, P157, DOI 10.1007/978-3-642-05445-7_10
   Canteaut A., 2015, INT C SEL AR CRYPT, P86
   Canteaut A, 2013, LECT NOTES COMPUT SC, V8042, P222, DOI 10.1007/978-3-642-40041-4_13
   Cazorla M., 2013, 2013 INT C SEC CRYPT, P1
   Chang Shu-jen., 2012, NIST Interagency Report, V7896, P121
   Chen Z., 2017, MECHATRONICS AUTOMAT, P221
   Cheng Wang, 2009, 2009 Canadian Conference on Electrical and Computer Engineering (CCECE 2009), P1085, DOI 10.1109/CCECE.2009.5090296
   Cho JY, 2010, LECT NOTES COMPUT SC, V5985, P302
   Coban M., 2012, LNCS, V7712, P43
   Collard B, 2009, LECT NOTES COMPUT SC, V5473, P195, DOI 10.1007/978-3-642-00862-7_13
   Courtois NT, 2012, CRYPTOLOGIA, V36, P2, DOI 10.1080/01611194.2011.632807
   De Cannière C, 2006, LECT NOTES COMPUT SC, V4176, P171
   de Meulenaer G, 2008, IEEE CONF WIREL MOB, P580, DOI 10.1109/WiMob.2008.16
   Deepthi K.K.C., 2017, INT C MOB NETW MAN, P324
   Dibeklioglu H, 2015, ICMI'15: PROCEEDINGS OF THE 2015 ACM INTERNATIONAL CONFERENCE ON MULTIMODAL INTERACTION, P307, DOI 10.1145/2818346.2820776
   Diehl W, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P128, DOI 10.1109/FPT.2017.8280130
   Diehl W, 2017, MICROPROCESS MICROSY, V52, P202, DOI 10.1016/j.micpro.2017.06.003
   Ding L, 2013, SECUR COMMUN NETW, V6, P936, DOI 10.1002/sec.637
   Dinu D, 2016, LECT NOTES COMPUT SC, V10031, P484, DOI 10.1007/978-3-662-53887-6_18
   Dinur I, 2014, LECT NOTES COMPUT SC, V8781, P147, DOI 10.1007/978-3-319-13051-4_9
   Dinur I, 2012, LECT NOTES COMPUT SC, V7549, P442, DOI 10.1007/978-3-642-34047-5_25
   Dinur I, 2012, LECT NOTES COMPUT SC, V7549, P9, DOI 10.1007/978-3-642-34047-5_2
   Dobraunig C., 2016, ASCON V1 2, V5, P7
   Dobraunig C, 2014, LECT NOTES COMPUT SC, V8781, P165, DOI 10.1007/978-3-319-13051-4_10
   Dongxia Bai, 2012, Information Security Practice and Experience. Proceedings of the 8th International Conference, ISPEC 2012, P80, DOI 10.1007/978-3-642-29101-2_6
   Duc A, 2012, LECT NOTES COMPUT SC, V7549, P402, DOI 10.1007/978-3-642-34047-5_23
   Dwivedi AD, 2018, IEEE ACCESS, V6, P79105, DOI 10.1109/ACCESS.2018.2881130
   Eisenbarth Thomas, 2012, Progress in Cryptology - AFRICACRYPT 2012. Proceedings 5th International Conference on Cryptology in Africa, P172, DOI 10.1007/978-3-642-31410-0_11
   Eisenbarth T., 2007, IEEE DESIGN TEST COM, V24
   Ferguson N., 2010, The Skein Hash Function Family
   Fournel N, 2007, LECT NOTES COMPUT SC, V4462, P202
   Frankel Sheila, 2003, RFC3566 IETF
   Gérard B, 2013, LECT NOTES COMPUT SC, V8086, P383, DOI 10.1007/978-3-642-40349-1_22
   Gerault D, 2016, LECT NOTES COMPUT SC, V10095, P287, DOI 10.1007/978-3-319-49890-4_16
   Gomez C, 2012, SENSORS-BASEL, V12, P11734, DOI 10.3390/s120911734
   Good Tim, HARDWARE RESULTS SEL
   Grosso V, 2015, LECT NOTES COMPUT SC, V8540, P18, DOI 10.1007/978-3-662-46706-0_2
   Gueron Shay, AES GCM EFFICIENT AU
   Guo J, 2011, LECT NOTES COMPUT SC, V6841, P222, DOI 10.1007/978-3-642-22792-9_13
   Guo J, 2011, LECT NOTES COMPUT SC, V6917, P326, DOI 10.1007/978-3-642-23951-9_22
   Haeberlin A, 2015, HEART RHYTHM, V12, P1317, DOI 10.1016/j.hrthm.2015.02.032
   Hanley N, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P57, DOI 10.1109/ISVLSI.2012.25
   Hao YL, 2014, LECT NOTES COMPUT SC, V8792, P166, DOI 10.1007/978-3-319-11698-3_13
   Hashimoto S, 2012, PROCEEDINGS OF THE ASME 10TH FUEL CELL SCIENCE, ENGINEERING, AND TECHNOLOGY CONFERENCE, 2012, P97
   Hatzivasilis George, 2014, 4th International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS 2014). Proceedings, P247
   Hell Martin, 2007, International Journal of Wireless and Mobile Computing, V2, P86, DOI 10.1504/IJWMC.2007.013798
   Hell M, 2006, 2006 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1-6, PROCEEDINGS, P1614, DOI 10.1109/ISIT.2006.261549
   Hell M, 2008, LECT NOTES COMPUT SC, V5350, P557, DOI 10.1007/978-3-540-89255-7_34
   Hermelin M, 2008, LECT NOTES COMPUT SC, V5107, P203, DOI 10.1007/978-3-540-70500-0_15
   Hoffstein J, 2001, PROG COM SC, V20, P269
   Hojsík M, 2008, LECT NOTES COMPUT SC, V5086, P158
   Homsirikamol Ekawat, 2015, Applied Reconfigurable Computing. 11th International Symposium, ARC 2015. Proceedings: LNCS 9040, P217, DOI 10.1007/978-3-319-16214-0_18
   Hong D, 2014, LECT NOTES COMPUT SC, V8267, P3, DOI 10.1007/978-3-319-05149-9_1
   Hong Deukjo, 2006, HIGHT NEW BLOCK CIPH, P46, DOI [10.1007/11894063_4, DOI 10.1007/11894063_4]
   Housley R., 2007, Technical report, RFC 5084
   Hridya P. R., 2019, 2019 INT C COMM SIGN, DOI 10.1109/ICCSP. 2019.8697972
   Huang Tao, 2016, MORUS V2
   Hwang TH, 2013, SENSORS-BASEL, V13, P375, DOI 10.3390/s130100375
   Iwata T., 2003, OMAC ONE KEY CBC MAC
   Izadi Maryam, 2009, MIBS NEW LIGHTWEIGHT, P334, DOI [10.1007/978-3-642-10433-6_22, DOI 10.1007/978-3-642-10433-6_22]
   Jaulmes Eliane, 2005, INT WORKSH SEL AR CR, P20
   Jean J., 2016, Deoxys v1. 41
   Jiang ZH, 2012, P IEEE, V100, P122, DOI 10.1109/JPROC.2011.2161241
   Jiang ZH, 2016, 2016 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C), P428, DOI 10.1109/IS3C.2016.114
   Joo Yeon Cho, 2009, Information Security and Cryptology, ICISC 2009. 12th International Conference, ICISC 2009. Revised Selected Papers, P101
   Journault A, 2017, DESIGN CODE CRYPTOGR, V82, P495, DOI 10.1007/s10623-016-0193-8
   Jutla Charanjit, 2000, PARALLELIZABLE ENCRY
   Karakoc Ferhat, 2013, Lightweight Cryptography for Security and Privacy. Second International Workshop, LightSec 2013. Revised Selected Papers: LNCS 8162, P16, DOI 10.1007/978-3-642-40392-7_2
   Kelsey J., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P237
   Kerckhof Stephanie, 2012, GREEN CRYPTOGRAPHY C, P390, DOI 10.1007/978-3-642-33027-8_23
   Kerry Cameron F., DIGITAL SIGNATURE ST
   Khovratovich D, 2012, LECT NOTES COMPUT SC, V7549, P244, DOI 10.1007/978-3-642-34047-5_15
   Khovratovich D, 2010, LECT NOTES COMPUT SC, V6477, P1, DOI 10.1007/978-3-642-17373-8_1
   Kim HS, 2008, United States patent, Patent No. [US 7,389,088, 7389088]
   Klose D., 2016, POPULAR INTERNET THI
   Knudsen L, 2010, LECT NOTES COMPUT SC, V6225, P16, DOI 10.1007/978-3-642-15031-9_2
   Knudsen Lars R., 1998, DESIGN SECURITY RC2, P206, DOI [10.1007/3-540-69710-1_14, DOI 10.1007/3-540-69710-1_14]
   Knudsen LR, 1998, LECT NOTES COMPUT SC, V1372, P206
   Kohno T, 2004, LECT NOTES COMPUT SC, V3017, P408
   Kolay S., 2014, KHUDRA NEW LIGHTWEIG, P126
   Krovetz T, 2016, OCB V1 1
   Krovetz T, 2011, LECT NOTES COMPUT SC, V6733, P306
   LAI XJ, 1991, LECT NOTES COMPUT SC, V473, P389
   Lallemand Virginie, 2014, IACR CRYPTOLOGY EPRI, V2014, P90
   Lange T., 2013, EBACS ECRYPT BENCHMA
   Leander G, 2015, LECT NOTES COMPUT SC, V9056, P254, DOI 10.1007/978-3-662-46800-5_11
   Leander G, 2011, LECT NOTES COMPUT SC, V6841, P206, DOI 10.1007/978-3-642-22792-9_12
   Leander Gregor, 2007, NEW LIGHTWEIGHT VARI, P196, DOI 10.1007/978-3-540-74619-5_13
   Li JY, 2018, IEEE IND ELEC, P901, DOI 10.1109/IECON.2018.8591833
   Lim CH, 2000, LECT NOTES COMPUT SC, V1751, P405
   Ling Song, 2016, Information Security and Privacy. 21st Australasian Conference, ACISP 2016. Proceedings: LNCS 9723, P379, DOI 10.1007/978-3-319-40367-0_24
   Lu CY, 2012, THIRD INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND INTELLIGENT CONTROL (ISIC 2012), P278, DOI 10.1109/ISIC.2012.6449760
   Lu Y, 2008, LECT NOTES COMPUT SC, V5222, P204, DOI 10.1007/978-3-540-85886-7_14
   Lucks S, 2002, LECT NOTES COMPUT SC, V2355, P1
   Ma Xiaoshuang, 2015, LNCS, P331
   Maitra S, 2016, DISCRETE APPL MATH, V208, P88, DOI 10.1016/j.dam.2016.02.020
   Mala H, 2010, LECT NOTES COMPUT SC, V6498, P282, DOI 10.1007/978-3-642-17401-8_20
   Malina Lukas, 2014, EVALUATION SOFTWARE, P353, DOI [10.1007/978-3-319-05302-8_22, DOI 10.1007/978-3-319-05302-8_22]
   Manifavas C, 2016, SECUR COMMUN NETW, V9, P1226, DOI 10.1002/sec.1399
   Manifavas C, 2014, LECT NOTES COMPUT SC, V8247, P333, DOI 10.1007/978-3-642-54568-9_21
   Matsui Mitsuru, 1997, NEW BLOCK ENCRYPTION, P54, DOI [10.1007/BFb0052334, DOI 10.1007/BFB0052334]
   McGrew D.A., 2005, The Galois/Counter Mode of Operation (GCM)
   Mendel F., 2014, P 2014 INT WORKSH FA, V8540, P509
   Mendel F, 2010, LECT NOTES COMPUT SC, V5985, P350, DOI 10.1007/978-3-642-11925-5_24
   Minier Marine, 2013, Progress in Cryptology - INDOCRYPT 2013. 14th International Conference on Cryptology in India. Proceedings: LNCS 8250, P308, DOI 10.1007/978-3-319-03515-4_21
   Minier M, 2012, INFORM PROCESS LETT, V112, P624, DOI 10.1016/j.ipl.2012.04.012
   Moon D, 2002, LECT NOTES COMPUT SC, V2365, P49
   Morawiecki P, 2013, INFORM PROCESS LETT, V113, P392, DOI 10.1016/j.ipl.2013.03.004
   Mosenia A, 2017, IEEE T EMERG TOP COM, V5, P586, DOI 10.1109/TETC.2016.2606384
   Needham RogerM., 1997, TEA EXTENSIONS
   Nikolaevich AO, 2018, AER ADV ENG RES, V158, P1, DOI 10.1159/000490420
   Nikolic I, 2014, LECT NOTES COMPUT SC, V8424, P112, DOI 10.1007/978-3-662-43933-3_7
   Nordrum A., 2016, IEEE Spectrum, V18
   Özen O, 2009, LECT NOTES COMPUT SC, V5594, P90, DOI 10.1007/978-3-642-02620-1_7
   Panasenko S., 2011, International Journal of Computer Theory and Engineering, V3, P516
   Paul Goutam, COMBINATORIAL ANAL H
   Piret Gilles, 2012, Applied Cryptography and Network Security. Proceedings 10th International Conference, ACNS 2012, P311, DOI 10.1007/978-3-642-31284-7_19
   Pornin Thomas., 2013, INTERNET ENG TASK FO, V6979, P1
   Preneel B., 2005, Encyclopedia of Cryptography and Security, P63
   Rashwan AM, 2012, IEEE GLOB COMM CONF
   Rijmen V., 2001, P FED INF PROC STAND, V19, P22
   Rijmen V, 2010, LECT NOTES COMPUT SC, V6147, P286, DOI 10.1007/978-3-642-13858-4_16
   Rivest Sidney R., 1998, P 1 ADV ENCR STAND C
   Rogaway P., 2003, ACM Transactions on Information and Systems Security, V6, P365, DOI 10.1145/937527.937529
   Rogaway Phillip, PMAC PARALLELIZABLEM
   Rolfes Carsten, ULTRALIGHTWEIGHT IMP
   Sasaki Y., 2012, LNCS, V7839, P156
   Sasaki Y, 2017, LECT NOTES COMPUT SC, V10212, P185, DOI 10.1007/978-3-319-56617-7_7
   Schneier B., 1998, 1 ADV ENCR STAND AES
   Semiconductor N.O.R.D.I.C, 2013, NRF51822 PROD SPEC V
   Seneviratne S, 2017, IEEE COMMUN SURV TUT, V19, P2573, DOI 10.1109/COMST.2017.2731979
   Shibutani K, 2011, LECT NOTES COMPUT SC, V6917, P342, DOI 10.1007/978-3-642-23951-9_23
   Shirai T, 2007, LECT NOTES COMPUT SC, V4593, P181
   Simplicio MA, 2013, AD HOC NETW, V11, P1221, DOI 10.1016/j.adhoc.2012.08.011
   Simplicio MA, 2011, C LOCAL COMPUT NETW, P450, DOI 10.1109/LCN.2011.6115506
   Soleimany H, 2015, J CRYPTOL, V28, P718, DOI 10.1007/s00145-013-9175-4
   Soleimany H, 2015, IET INFORM SECUR, V9, P179, DOI 10.1049/iet-ifs.2014.0131
   Soleimany H, 2014, DESIGN CODE CRYPTOGR, V73, P683, DOI 10.1007/s10623-014-9976-y
   Standaert FX, 2006, LECT NOTES COMPUT SC, V3928, P222
   Standaert FX, 2004, LECT NOTES COMPUT SC, V3017, P279
   Sun Y, 2012, ADV INTEL SOFT COMPU, V149, P529
   Suslowicz C, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON ATTACKS AND SOLUTIONS IN HARDWARE SECURITY (ASHES'17), P17, DOI 10.1145/3139324.3139329
   Suzaki T., 2011, ECRYPT WORKSH LIGHTW, V2011
   Tezcan C, 2010, LECT NOTES COMPUT SC, V6498, P197, DOI 10.1007/978-3-642-17401-8_15
   Tezcan HO, 2016, TRANSPORT RES REC, P18, DOI 10.3141/2541-03
   Todo Y, 2017, J CRYPTOL, V30, P920, DOI 10.1007/s00145-016-9240-x
   Tolba M, 2017, LECT NOTES COMPUT SC, V10239, P117, DOI 10.1007/978-3-319-57339-7_7
   Tosi J, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17122898
   Wang ML, 2012, INT CONF SPEECH DATA, P1, DOI 10.1109/ICSDA.2012.6422457
   Wang N., 2014, CRYPTOLOGY EPRINT AR, V2014, P448
   Wheeler David., 1995, TEA, a tiny encryption algorithm, P97
   Wu HJ, 2004, LECT NOTES COMPUT SC, V3017, P226
   Wu HJ, 2008, LECT NOTES COMPUT SC, V4986, P39
   Wu Hongjun, THE HASH FUNCTION JH
   Wu WL, 2011, LECT NOTES COMPUT SC, V6715, P327, DOI 10.1007/978-3-642-21554-4_19
   Xu TD, 2014, IET INTELL TRANSP SY, V8, P286, DOI 10.1049/iet-its.2012.0067
   Yalla P, 2009, 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, P225, DOI 10.1109/ReConFig.2009.54
   Yan Z, 2011, PROCEEDINGS OF THE 5TH CONFERENCE ON CHINA'S ECONOMIC OPERATION RISK MANAGEMENT, P363
   Yanami H., 2002, Security in Communication Networks. Third International Conference, SCN 2002 (Lecture Notes in Computer Science Vol.2576), P186
   Yanfeng Wang, 2012, Information Security Practice and Experience. Proceedings of the 8th International Conference, ISPEC 2012, P337, DOI 10.1007/978-3-642-29101-2_23
   Yang PD, 2016, ELITE EDUCATION: INTERNATIONAL PERSPECTIVES, P135
   Yang YG, 2011, IEEE NUCL SCI CONF R, P282, DOI 10.1109/NSSMIC.2011.6154498
   Yue Sun, 2012, Progress in Cryptology - AFRICACRYPT 2012. Proceedings 5th International Conference on Cryptology in Africa, P155, DOI 10.1007/978-3-642-31410-0_10
   Z'aba MR, 2008, LECT NOTES COMPUT SC, V5086, P363
   Zhang GG, 2016, 2016 IEEE SECOND INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM), P398, DOI 10.1109/BigMM.2016.51
   Zhang P, 2009, LECT NOTES COMPUT SC, V5888, P76, DOI 10.1007/978-3-642-10433-6_6
   Zhang WT, 2015, SCI CHINA INFORM SCI, V58, DOI 10.1007/s11432-015-5459-7
   Zheng Guanglou, IEEE SENSORS J, V17, P562
   Zhu B, 2014, CRYPTOGR COMMUN, V6, P313, DOI 10.1007/s12095-014-0102-9
NR 235
TC 11
Z9 11
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2020
VL 19
IS 3
AR 19
DI 10.1145/3384446
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MN
UT WOS:000582627100005
DA 2024-07-18
ER

PT J
AU Seo, H
   An, K
   Kwon, H
   Hu, Z
AF Seo, Hwajeong
   An, Kyuhwang
   Kwon, Hyeokdong
   Hu, Zhi
TI Montgomery Multiplication for Public Key Cryptography on MSP430X
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Montgomery multiplication; public key cryptography; MSP430X; software
   implementation
ID ELLIPTIC-CURVE CRYPTOGRAPHY; SOFTWARE IMPLEMENTATION
AB For traditional public key cryptography and post-quantum cryptography, such as elliptic curve cryptography and supersingular isogeny key encapsulation, modular multiplication is the most performance-critical operation among basic arithmetic of these cryptographic schemes. For this reason, the execution timing of such cryptographic schemes, which may highly determine that the service availability for low-end microprocessors (e.g., 8-bit AVR, 16-bit MSP430X, and 32-bit ARM Cortex-M), mainly relies on the efficiency of modular multiplication on target embedded processors.
   In this article, we present new optimal modular multiplication techniques based on the interleaved Montgomery multiplication on 16-bit MSP430X microprocessors, where the multiplication part is performed in a hardware multiplier and the reduction part is performed in a basic arithmetic logic unit (ALU) with the optimal modular multiplication routine, respectively. This two-step approach is effective for the special modulus of NIST curves, SM2 curves, and supersingular isogeny key encapsulation. We further optimized the Montgomery reduction by using techniques for "Montgomery-friendly" prime. This technique significantly reduces the number of partial products. To demonstrate the superiority of the proposed implementation of Montgomery multiplication, we applied the proposed method to the NIST P-256 curve, of which the implementation improves the previous modular multiplication operation by 23.6% on 16-bit MSP430X microprocessors and to the SM2 curve as well (first implementation on 16-bit MSP430X microcontrollers).
   Moreover, secure countermeasures against timing attack and simple power analysis are also applied to the scalar multiplication of NIST P-256 and SM2 curves, which achieve the 8,582,338 clock cycles (0.53 seconds@16MHz) and 10,027,086 clock cycles (0.62 seconds@16 MHz), respectively. The proposed Montgomery multiplication is a generic method that can be applied to other cryptographic schemes and microprocessors with minor modifications.
C1 [Seo, Hwajeong; An, Kyuhwang; Kwon, Hyeokdong] Hansung Univ, Seoul, South Korea.
   [Hu, Zhi] Cent South Univ, Changsha, Peoples R China.
C3 Hansung University; Central South University
RP Seo, H (corresponding author), Hansung Univ, Seoul, South Korea.
EM hwajeong84@gmail.com; tigerk9212@gmail.com; korlethean@gmail.com;
   214097@csu.edu.cn
OI seo, hwajeong/0000-0003-0069-9061
FU National Research Foundation of Korea (NRF) - Korean government (MSIT)
   [NRF-2017R1C1B5075742]; Military Crypto Research Center - Defense
   Acquisition Program Administration (DAPA) [UD170109ED]; Agency for
   Defense Development (ADD); Institute for Information and Communications
   Technology Promotion (IITP) - Korean government (MSIT) [2018-0-00264];
   Natural Science Foundation of China [61972420, 61602526]; Hunan
   Provincial Natural Science Foundation of China [2019JJ50827]
FX This work was partly supported by an National Research Foundation of
   Korea (NRF) grant funded by the Korean government (MSIT)
   (NRF-2017R1C1B5075742), partly supported as part of the Military Crypto
   Research Center (UD170109ED) funded by the Defense Acquisition Program
   Administration (DAPA) and Agency for Defense Development (ADD), and
   partly supported by an Institute for Information and Communications
   Technology Promotion (IITP) grant funded by the Korean government (MSIT)
   (2018-0-00264, Research on Blockchain Security Technology for IoT
   Services).; Z. Hu was supported by the Natural Science Foundation of
   China under grants 61972420 and 61602526, and the Hunan Provincial
   Natural Science Foundation of China under grant 2019JJ50827.
CR Adalier M., 2015, P WORKSH ELL CURV CR, V66, P446
   [Anonymous], 2000, FIPS, P186
   Azarderakhsh R., 2019, SUPERSINGULAR ISOGEN
   Azarderakhsh Reza, 2017, Supersingular Isogeny Key Encapsulation. Submission to the NIST Post-Quantum Standardization Project
   Costello C, 2016, LECT NOTES COMPUT SC, V9814, P572, DOI 10.1007/978-3-662-53018-4_21
   Dull Michael, 2015, DESIGN CODES CRYPTOG, V77
   Faz-Hernández A, 2018, IEEE T COMPUT, V67, P1622, DOI 10.1109/TC.2017.2771535
   Gouvêa CPL, 2012, J CRYPTOGR ENG, V2, P19, DOI 10.1007/s13389-012-0029-z
   Gueron S, 2015, J CRYPTOGR ENG, V5, P141, DOI 10.1007/s13389-014-0090-x
   Hinterwälder G, 2015, LECT NOTES COMPUT SC, V8895, P31, DOI 10.1007/978-3-319-16295-9_2
   Jalali A, 2019, IEEE T DEPEND SECURE, V16, P902, DOI 10.1109/TDSC.2017.2723891
   Koziel B, 2016, LECT NOTES COMPUT SC, V10052, P88, DOI 10.1007/978-3-319-48965-0_6
   Liu Z, 2019, IEEE T DEPEND SECURE, V16, P521, DOI 10.1109/TDSC.2018.2825449
   Liu Z, 2016, IEEE T INF FOREN SEC, V11, P1385, DOI 10.1109/TIFS.2015.2491261
   Peters Daniel, 2009, ISAST T COMPUTERS IN, V1, P2
   Rivain M., 2011, IACR CRYPTOLOGY EPRI, V2011, P338
   Seo H, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10041539
   Seo H, 2019, ETRI J, V41, P863
   Seo H, 2019, LECT NOTES COMPUT SC, V11829, P39, DOI 10.1007/978-3-030-31578-8_3
   Seo H, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3190855
   Seo H, 2014, I C INF COMM TECH CO, P356, DOI 10.1109/ICTC.2014.6983154
   Seo H, 2014, SECUR COMMUN NETW, V7, P774, DOI 10.1002/sec.779
   Seo H, 2013, SECUR COMMUN NETW, V6, P151, DOI 10.1002/sec.422
   Seo Hwajeong, 2019, IACR CRYPTOLOGY EPRI, P721
   Shen S., 2014, SM2 DIGITAL SIGNATUR
   Walter CD, 2001, LECT NOTES COMPUT SC, V2020, P192
   Zhou L, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3236010
NR 27
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2020
VL 19
IS 3
AR 20
DI 10.1145/3387919
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MN
UT WOS:000582627100006
DA 2024-07-18
ER

PT J
AU Chen, FP
   Yu, H
   Ha, YJ
AF Chen, Fupeng
   Yu, Heng
   Ha, Yajun
TI Quality Estimation and Optimization of Adaptive Stereo Matching
   Algorithms for Smart Vehicles
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Binocular stereo matching; smart vehicle; adaptive application; embedded
   systems
ID TEMPERATURE; PERFORMANCE; COMPUTATION
AB Stereo matching is a promising approach for smart vehicles to find the depth of nearby objects. Transforming a traditional stereo matching algorithm to its adaptive version has potential advantages to achieve the maximum quality (depth accuracy) in a best-effort manner. However, it is very challenging to support this adaptive feature, since (1) the internal mechanism of adaptive stereo matching (ASM) has to be accurately modeled, and (2) scheduling ASM tasks on multiprocessors to generate the maximum quality is difficult under strict real-time constraints of smart vehicles. In this article, we propose a framework for constructing an ASM application and optimizing its output quality on smart vehicles. First, we empirically convert stereo matching into ASM by exploiting its inherent characteristics of disparity-cycle correspondence and introduce an exponential quality model that accurately represents the quality-cycle relationship. Second, with the explicit quality model, we propose an efficient quadratic programming-based dynamic voltage/frequency scaling (DVFS) algorithm to decide the optimal operating strategy, which maximizes the output quality under timing, energy, and temperature constraints. Third, we propose two novel methods to efficiently estimate the parameters of the quality model, namely location similarity-based feature point thresholding and street scenario-confined CNN prediction. Results show that our DVFS algorithm achieves at least 1.61 times quality improvement compared to the state-of-the-art techniques, and average parameter estimation for the quality model achieves 96.35% accuracy on the straight road.
C1 [Chen, Fupeng; Ha, Yajun] ShanghaiTech Univ, Sch Informat Sci & Technol, 393 Middle Huaxia Rd, Shanghai 201210, Peoples R China.
   [Yu, Heng] Univ Nottingham Ningbo China, 199 Taikang East Rd, Ningbo 315100, Peoples R China.
   [Chen, Fupeng] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Beijing, Peoples R China.
   [Chen, Fupeng] Univ Chinese Acad Sci, Beijing, Peoples R China.
C3 ShanghaiTech University; University of Nottingham Ningbo China; Chinese
   Academy of Sciences; Shanghai Institute of Microsystem & Information
   Technology, CAS; Chinese Academy of Sciences; University of Chinese
   Academy of Sciences, CAS
RP Chen, FP (corresponding author), ShanghaiTech Univ, Sch Informat Sci & Technol, 393 Middle Huaxia Rd, Shanghai 201210, Peoples R China.
EM chenfp@shanggaitech.edu.cn; heng.yu@nottingham.edu.cn;
   hayj@shanghaitech.edu.cn
OI Yu, Heng/0000-0002-0305-2135; Ha, Yajun/0000-0003-4244-5916
FU Program for Professor of Special Appointment (Eastern Scholar) at
   Shanghai Institutions of Higher Learning
FX The research is supported by The Program for Professor of Special
   Appointment (Eastern Scholar) at Shanghai Institutions of Higher
   Learning.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], DR DOBBS J SOFTW TOO
   [Anonymous], 2018, IEEE ROBOT AUTOM LET
   Aydin H, 2001, IEEE T COMPUT, V50, P111, DOI 10.1109/12.908988
   Chippa VK, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465792
   CHUNG JY, 1990, IEEE T COMPUT, V39, P1156, DOI 10.1109/12.57057
   Danescu R, 2011, IEEE T INTELL TRANSP, V12, P1331, DOI 10.1109/TITS.2011.2158097
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Ess A, 2009, IEEE T PATTERN ANAL, V31, P1831, DOI 10.1109/TPAMI.2009.109
   Geiger A, 2012, PROC CVPR IEEE, P3354, DOI 10.1109/CVPR.2012.6248074
   Geiger A, 2011, LECT NOTES COMPUT SC, V6492, P25, DOI 10.1007/978-3-642-19315-6_3
   Hanumaiah V, 2012, IEEE T COMPUT, V61, P1484, DOI 10.1109/TC.2011.156
   Hosni A, 2013, IEEE T PATTERN ANAL, V35, P504, DOI 10.1109/TPAMI.2012.156
   Huang Albert S., 2011, P INT S ROB RES ISRR, DOI DOI 10.1109/CVPR.2015.7298644
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jerez Juan Luis, 2011, P ACM SIGDA INT S FI
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu JL, 2015, 2015 8TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), P287, DOI 10.1109/CISP.2015.7407891
   Liu T, 2016, IEEE SIGNAL PROC LET, V23, P1008, DOI 10.1109/LSP.2016.2578944
   Macías-Escrivá FD, 2013, EXPERT SYST APPL, V40, P7267, DOI 10.1016/j.eswa.2013.07.033
   Martull S., 2012, P ICPR WORKSHOP TRAK, V111, P117
   Mo L, 2017, PR IEEE COMP DESIGN, P493, DOI 10.1109/ICCD.2017.86
   Nelson A, 2012, IEEE SYM EMBED SYST, P75, DOI 10.1109/ESTIMedia.2012.6507032
   Ozturk O, 2013, IEEE T COMPUT, V62, P268, DOI 10.1109/TC.2011.229
   Paris S, 2008, FOUND TRENDS COMPUT, V4, P1, DOI 10.1561/0600000020
   Patra BK, 2015, KNOWL-BASED SYST, V82, P163, DOI 10.1016/j.knosys.2015.03.001
   Perrollaz M, 2012, IEEE T INTELL TRANSP, V13, P1383, DOI 10.1109/TITS.2012.2188393
   Rublee E, 2011, IEEE I CONF COMP VIS, P2564, DOI 10.1109/ICCV.2011.6126544
   Rusu C., 2003, ACM T EMBED COMPUT S, V2, P537
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Scharstein D, 2003, PROC CVPR IEEE, P195
   Schraml S, 2015, PROC CVPR IEEE, P466, DOI 10.1109/CVPR.2015.7298644
   Song W, 2018, IEEE SENS J, V18, P5151, DOI 10.1109/JSEN.2018.2832291
   Thakur R, 2016, IEEE CONSUM ELECTR M, V5, P48, DOI 10.1109/MCE.2016.2556878
   Wen S.-X., 2017, PROC IEEE MLSP, P1
   Yoon KJ, 2006, IEEE T PATTERN ANAL, V28, P650, DOI 10.1109/TPAMI.2006.70
   Yu H, 2017, ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, P9, DOI 10.1145/3075564.3075577
   Yu H, 2013, IEEE INT C COMPUT, P770, DOI 10.1109/CSE.2013.118
   Yu H, 2013, IEEE T COMPUT, V62, P2026, DOI 10.1109/TC.2012.194
   Zhang QH, 2015, ADV FUNCT MATER, V25, P966, DOI 10.1002/adfm.201402663
   Zhang SS, 2010, DES AUT CON, P585
   Zhou Junlong, 2017, ENERGY ADAPTIVE SCHE, DOI [10.23919/DATE.2017.7927212, DOI 10.23919/DATE.2017.7927212]
   Zhou YM, 2015, PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), P829, DOI 10.1109/ICCSNT.2015.7490869
NR 46
TC 4
Z9 4
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2020
VL 19
IS 2
AR 10
DI 10.1145/3372784
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5MK
UT WOS:000582626800002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Hammadeh, ZAH
   Quinton, S
   Ernst, R
AF Hammadeh, Zain A. H.
   Quinton, Sophie
   Ernst, Rolf
TI Weakly-hard Real-time Guarantees for Earliest Deadline First Scheduling
   of Independent Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Weakly hard real-time systems; schedulability analysis; dynamic priority
   scheduling
ID STOCHASTIC-ANALYSIS; PERFORMANCE; SYSTEMS; MISSES
AB The current trend in modeling and analyzing real-time systems is toward tighter yet safe timing constraints. Many practical real-time systems can de facto sustain a bounded number of deadline-misses, i.e., they have Weakly-Hard Real-Time (WHRT) constraints rather than hard real-time constraints. Therefore, we strive to provide tight Deadline Miss Models (DMMs) in complement to tight response time bounds for such systems. In this work, we bound the distribution of deadline-misses for task sets running on uniprocessors using the Earliest Deadline First (EDF) scheduling policy. We assume tasksmiss their deadlines due to transient overload resulting from sporadic jobs, e.g., interrupt service routines. We use Typical Worst-Case Analysis (TWCA) to tackle the problem in this context. Also, we address the sources of pessimism in computing DMMs, and we discuss the limitations of the proposed analysis. This work is motivated by and validated on a realistic case study inspired by industrial practice (satellite on-board software) and on a set of synthetic test cases. The synthetic experiment is dedicated to extensively study the impact of EDF on DMMs by presenting a comparison between DMMs computed under EDF and Rate Monotonic (RM). The results show the usefulness of this approach for temporarily overloaded systems when EDF scheduling is considered. They also show that EDF is especially useful for WHRT tasks.
C1 [Hammadeh, Zain A. H.; Ernst, Rolf] TU Braunschweig, Braunschweig, Germany.
   [Quinton, Sophie] INRIA Grenoble Rhone Alpes, 655 Ave Europe, F-38334 Saint Ismier, France.
   [Hammadeh, Zain A. H.; Ernst, Rolf] Tech Univ Carolo Wilhelmina Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
C3 Braunschweig University of Technology; Braunschweig University of
   Technology
RP Hammadeh, ZAH (corresponding author), TU Braunschweig, Braunschweig, Germany.; Hammadeh, ZAH (corresponding author), Tech Univ Carolo Wilhelmina Braunschweig, Hans Sommer Str 66, D-38106 Braunschweig, Germany.
EM hammadeh@ida.ing.tubs.de; sophie.quinton@inria.fr; ernst@ida.ing.tubs.de
RI Haj Hammadeh, Zain Alabedin/AAP-9023-2021
OI Haj Hammadeh, Zain Alabedin/0000-0001-7539-2393
CR [Anonymous], 2005, THESIS
   [Anonymous], 1986, THESIS
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Axer P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P149
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Bernat G, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/REAL.2001.990593
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bini E, 2009, REAL-TIME SYST, V41, P27, DOI 10.1007/s11241-008-9060-7
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Carnevali Laura, 2014, P 22 INT C REAL TIME, P299
   Cervin Anton, 2001, P ARTES GRAD STUD C
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   Di Natale Marco, 2017, ESWEEK TUTORIAL SLID
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Diemer Jonas, 2012, P WATERS, P46
   Geelen W, 2016, IEEE T IND ELECTRON, V63, P1218, DOI 10.1109/TIE.2015.2504339
   George L, 1996, RR2966 INRIA
   Guan N., 2014, 2014 DESIGN AUTOMATI, P1
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Hammadeh ZAH, 2017, DES AUT TEST EUROPE, P584, DOI 10.23919/DATE.2017.7927054
   Hammadeh ZAH, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656059
   Hammadeh Zain A. H., 2017, P 29 EUR C REAL TIM
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   HORN WA, 1974, NAV RES LOG, V21, P177, DOI 10.1002/nav.3800210113
   Kumar P, 2012, REAL TIM SYST SYMP P, P149, DOI 10.1109/RTSS.2012.67
   Kunjin Chen, 2017, 2017 IEEE Power & Energy Society General Meeting, DOI 10.1109/PESGM.2017.8273992
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Li J, 2004, WFCS 2004: IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS, PROCEEDINGS, P23
   Lima G, 2005, LECT NOTES COMPUT SC, V3747, P154
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   López JM, 2008, REAL-TIME SYST, V40, P180, DOI 10.1007/s11241-008-9053-6
   Magalhaes Antonio P., 1993, TECHNICAL REPORT
   MAGAZINE MJ, 1984, MATH OPER RES, V9, P244, DOI 10.1287/moor.9.2.244
   Pazzaglia P, 2018, LECT NOTES COMPUT SC, V10729, P438, DOI 10.1007/978-3-319-74781-1_30
   Quan G, 2000, REAL TIM SYST SYMP P, P79, DOI 10.1109/REAL.2000.895998
   Quinton S, 2012, DES AUT TEST EUROPE, P515
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Santinelli L, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2717113
   SHIN KG, 1985, IEEE T AUTOMAT CONTR, V30, P357, DOI 10.1109/TAC.1985.1103952
   Spuri Marco, 1996, TECHNICAL REPORT
   Sun YC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126497
   Sun YC, 2015, REAL TIM SYST SYMP P, P130, DOI 10.1109/RTSS.2015.20
   von der Brüggen G, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P303, DOI [10.1109/RTSS.2016.037, 10.1109/RTSS.2016.31]
   Xu WB, 2015, EUROMICRO, P247, DOI 10.1109/ECRTS.2015.29
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
NR 46
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2020
VL 18
IS 6
AR 121
DI 10.1145/3356865
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ8DE
UT WOS:000512285500010
OA Green Published
DA 2024-07-18
ER

PT J
AU Spellini, S
   Lora, M
   Fummi, F
   Chattopadhyay, S
AF Spellini, Stefano
   Lora, Michele
   Fummi, Franco
   Chattopadhyay, Sudipta
TI Compositional Design of Multi-Robot Systems Control Software on ROS
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Contract-based design; robotic operating system
ID ROBOT; TOOLS
AB This paper presents a methodology that relies on Assume-Guarantee Contracts to decompose the problem of synthesizing control software for a multi-robot system. Initially, each contract describes either a component (e.g., a robot) or an aspect of the system. Then, the design problem is decomposed into different synthesis and verification sub-problems, allowing to tackle the complexity involved in the design process. The design problem is then recomposed by exploiting the rigorousness provided by contracts. This allows us to achieve system-level simulation capable to be used for validating the entire design. Once validated, the software synthesized during the process can be integrated into Robot Operating System (ROS) nodes and executed using state-of-the-practice packages and tools for modern robotic systems.
   We apply the methodology to generate a control strategy for an autonomous goods transportation system. Our results show a massive reduction of the time required to obtain automatically the control software implementing a multi-robot mission.
C1 [Spellini, Stefano; Fummi, Franco] Univ Verona, Dept Comp Sci, Str Grazie 15, I-37134 Verona, Italy.
   [Lora, Michele; Chattopadhyay, Sudipta] Singapore Univ Technol & Design, ISTD, 8 Somapah Rd, Singapore 487372, Singapore.
C3 University of Verona; Singapore University of Technology & Design
RP Spellini, S (corresponding author), Univ Verona, Dept Comp Sci, Str Grazie 15, I-37134 Verona, Italy.
EM stefano.spellini@univr.it; michele_lora@sutd.edu.sg;
   franco.fummi@univr.it; sudipta_chattopadhyay@sutd.edu.sg
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391; Fummi,
   Franco/0000-0002-4404-5791; Spellini, Stefano/0000-0002-4989-5832
FU Singaporean National Robotics Programme (NRP) -Robotics Enabling
   Capabilities and Technologies (RECT) [172 25 00022]; Singaporean
   Ministry of Education (MoE) [MOE2018-T2-1-098]; Italian Ministry of
   Education, University and Research (MIUR) "Dipartimenti di Eccellenza"
   [2018-2022]
FX This work has been supported by the following grants: the Singaporean
   National Robotics Programme (NRP) -Robotics Enabling Capabilities and
   Technologies (RECT), Grant no. 172 25 00022; the Singaporean Ministry of
   Education (MoE), Grant no. MOE2018-T2-1-098; the Italian Ministry of
   Education, University and Research (MIUR) "Dipartimenti di Eccellenza"
   2018-2022 grant.
CR Abbas Houssam, 2018, P INT C EMB SOFTW EM
   [Anonymous], 2017, Turtlebot3
   [Anonymous], 1991, THESIS
   Bajaj N, 2015, DES AUT TEST EUROPE, P561
   Benveniste A, 2018, FOUND TRENDS ELECTRO, V12, pI, DOI 10.1561/1000000053
   Bloem R, 2012, J COMPUT SYST SCI, V78, P911, DOI 10.1016/j.jcss.2011.08.007
   Bombieri N, 2010, EURASIP J EMBED SYST, DOI 10.1155/2010/436328
   Bresolin D., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P469, DOI 10.1109/DSD.2012.96
   Bruyninckx H, 2001, IEEE INT CONF ROBOT, P2523, DOI 10.1109/ROBOT.2001.933002
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   Desai A, 2017, ACM IEEE INT CONF CY, P239, DOI 10.1145/3055004.3055022
   Ehlers R, 2016, LECT NOTES COMPUT SC, V9780, P333, DOI 10.1007/978-3-319-41540-6_18
   ELFES A, 1989, COMPUTER, V22, P46, DOI 10.1109/2.30720
   Feldman Y.A., 2016, INCOSE International Symposium, V26, P430
   Filippidis Ioannis, 2016, 2016 IEEE Conference on Control Applications (CCA), P1030, DOI 10.1109/CCA.2016.7587949
   Finucane C, 2010, IEEE INT C INT ROBOT, P1988, DOI 10.1109/IROS.2010.5650371
   Gerkey BP, 2004, INT J ROBOT RES, V23, P939, DOI 10.1177/0278364904045564
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Inigo-Blasco P, 2012, ROBOT AUTON SYST, V60, P803, DOI 10.1016/j.robot.2012.02.004
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Koenig N., 2004, 2004 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) (IEEE Cat. No.04CH37566), P2149
   Kress-Gazit H, 2009, IEEE T ROBOT, V25, P1370, DOI 10.1109/TRO.2009.2030225
   Kroening D, 2004, LECT NOTES COMPUT SC, V3308, P224
   Lora Michele, 2019, IEEE T COMPUT
   Maniatopoulos S, 2016, IEEE INT CONF ROBOT, P4192, DOI 10.1109/ICRA.2016.7487613
   McDonald Hayhurst J. W., 2018, SOUTHEASTCON, P1
   Nir Piterman A. P., 2006, P VMCAI 2006
   Nuzzo Pierluigi, 2018, Principles of Modeling - Essays Dedicated to Edward A. Lee on the Occasion of His 60th Birthday. Lecture Notes in Computer Science (LNCS 10760), P360, DOI 10.1007/978-3-319-95246-8_22
   Nuzzo Pierluigi, 2014, 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE), P104, DOI 10.1109/MEMCOD.2014.6961848
   Nuzzo P, 2018, DES AUT TEST EUROPE, P839, DOI 10.23919/DATE.2018.8342122
   Nuzzo P, 2015, P IEEE, V103, P2104, DOI 10.1109/JPROC.2015.2453253
   Nuzzo Pierluigi, 2015, INCOSE INT S, V25, P235
   Open Source Robotics Foundation (OSRF), 2018, GAZ SIM
   Passerone R, 2009, IEEE DES TEST COMPUT, V26, P38, DOI 10.1109/MDT.2009.64
   Quigley M, 2009, IEEE INT CONF ROBOT, P3604
   Spellini S., 2018, 2018 INT C HARDW SOF, P1
   van de Molengraft R, 2011, IEEE ROBOT AUTOM MAG, V18, P22, DOI 10.1109/MRA.2011.942486
   Vinco S, 2014, I SYMPOS LOW POWER E, P287, DOI 10.1145/2627369.2627657
   Wong KW, 2017, 2017 FIRST IEEE INTERNATIONAL CONFERENCE ON ROBOTIC COMPUTING (IRC), P188, DOI 10.1109/IRC.2017.18
NR 39
TC 5
Z9 5
U1 1
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 71
DI 10.1145/3358197
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700027
DA 2024-07-18
ER

PT J
AU Wijerathne, D
   Li, ZY
   Karunarathne, M
   Pathania, A
   Mitra, T
AF Wijerathne, Dhananjaya
   Li, Zhaoying
   Karunarathne, Manupa
   Pathania, Anuj
   Mitra, Tulika
TI CASCADE: High Throughput Data Streaming via Decoupled Access-Execute
   CGRA
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article; Proceedings Paper
CT Embedded Systems Week / Int Conf on Compilers, Architecture, and
   Synthesis for Embedded Systems (CASES) / International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS) / Int Conf
   on Embedded Software (EMSOFT)
CY OCT 13-18, 2019
CL New York City, NY
DE Coarse grained reconfigurable arrays; multi-bank memory partitioning;
   decoupled access-execute architectures
AB A Coarse-Grained Reconfigurable Array (CGRA) is a promising high-performance low-power accelerator for compute-intensive loop kernels. While the mapping of the computations on the CGRA is a well-studied problem, bringing the data into the array at a high throughput remains a challenge. A conventional CGRA design involves on-array computations to generate memory addresses for data access undermining the attainable throughput. A decoupled access-execute architecture, on the other hand, isolates the memory access from the actual computations resulting in a significantly higher throughput.
   We propose a novel decoupled access-execute CGRA design called CASCADE with full architecture and compiler support for high-throughput data streaming from an on-chip multi-bank memory. CASCADE offloads the address computations for the multi-bank data memory access to a custom designed programmable hardware. An end-to-end fully-automated compiler synchronizes the conflict-free movement of data between the memory banks and the CGRA. Experimental evaluations show on average 3x performance benefit and 2.2x performance per watt improvement for CASCADE compared to an iso-area conventional CGRA with a bigger processing array in lieu of a dedicated hardware memory address generation logic.
C1 [Wijerathne, Dhananjaya; Li, Zhaoying; Karunarathne, Manupa; Pathania, Anuj; Mitra, Tulika] Natl Univ Singapore, Sch Comp, Dept Comp Sci, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
C3 National University of Singapore
RP Wijerathne, D (corresponding author), Natl Univ Singapore, Sch Comp, Dept Comp Sci, Comp 1,13 Comp Dr, Singapore 117417, Singapore.
EM dmd@comp.nus.edu.sg; zhaoying@comp.nus.edu.sg; manupa@comp.nus.edu.sg;
   pathania@comp.nus.edu.sg; tulika@comp.nus.edu.sg
RI Dexter, Amos Christopher/AAV-9515-2021; Wijerathne,
   Dhananjaya/AGY-4263-2022; Mitra, Tulika/HCI-5887-2022; Bailey, Ian
   R/C-4011-2012; Mitra, Tulika/J-4464-2017
OI Dexter, Amos Christopher/0000-0001-6660-9466; Bailey, Ian
   R/0000-0002-8020-3662; Mitra, Tulika/0000-0003-4136-4188
FU National Research Foundation, Prime Minister's Office, Singapore
   [NRF2015-IIP003]; Huawei International Pte. Ltd.
FX This work was supported by the National Research Foundation, Prime
   Minister's Office, Singapore under Grant NRF2015-IIP003 and Huawei
   International Pte. Ltd.
CR [Anonymous], 2013, P 50 ANN DES AUT C
   [Anonymous], 2007, COMPILERS PRINCIPLES
   [Anonymous], NON TRADITIONAL REF
   [Anonymous], 2014, PROC ACM SIGDA INT S
   [Anonymous], 1986, TECHNICAL REPORT
   Charitopoulos G, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P244, DOI 10.1145/3203217.3203267
   Chaudhuri S, 2017, ICCAD-IEEE ACM INT, P675, DOI 10.1109/ICCAD.2017.8203842
   Chen L, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2655242
   Ciricescu S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P141
   Clauss P, 1998, J VLSI SIG PROCESS S, V19, P179, DOI 10.1023/A:1008069920230
   Cota EmilioG., 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), P1
   Dave S., 2018, PROC 55 DESIGN AUTOM, P1
   Farahini N, 2014, MICROPROCESS MICROSY, V38, P788, DOI 10.1016/j.micpro.2014.05.009
   Fort B, 2014, 2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), P120, DOI 10.1109/EUC.2014.26
   Friedman S., 2009, P ACMSIGDA INT S FIE, P191, DOI DOI 10.1145/1508128.1508158
   Hamzeh M, 2012, DES AUT CON, P1280
   Han K, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2459316.2459319
   Ho CH, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P118, DOI 10.1145/2749469.2750390
   Jayaweera CD, 2017, 2017 3RD INTERNATIONAL MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON), P1, DOI 10.1109/MERCon.2017.7980446
   Karunaratne M., 2018, P 55 ANN DES AUT C, P1
   KHDR H, 2016, T COMPUTERS TC, V66, P488
   KIM Y, 2011, TRANSACTIONS ON DESI, V16, DOI DOI 10.1145/2003695.2003702
   Kim Y, 2010, ACM SIGPLAN NOTICES, V45, P17, DOI 10.1145/1755951.1755892
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee Jongeun, 2014, P S THEOR MOD SIM DE, P9
   Liu Dajiang., 2013, Proceedings of the 50th Annual Design Automation Conference, page, P19
   MANOJ PDS, 2017, TRANSACTIONS ON CIRC, V64, P1432, DOI DOI 10.1109/TCSI.2016.2647322
   Mei B., 2007, FINE AND COARSE GRAI, P255
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Nowatzki Tony, 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), P416, DOI 10.1145/3079856.3080255
   Pilato C., 2016, TRANSACTIONS ON COMP, P435
   Rau B R., 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture, P63
   SINGH H, 2000, T COMPUTERS, V49, P465
   Smith J. E., 1982, 9th Annual Symposium on Computer Architecture, P112
   Song SY, 2015, INT CONF ASIAN LANG, P160, DOI 10.1109/IALP.2015.7451556
   Wang Yuxin., 2013, Proceedings of the 50th Annual Design Automation Conference, P12
   Xu DJ, 2015, IEEE DES TEST, V32, P49, DOI 10.1109/MDAT.2015.2440413
   Yang YQ, 2010, CONCURR COMP-PRACT E, V22, P1874, DOI 10.1002/cpe.1602
   Yin SY, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967056
   Yin Shouyi, 2016, P 35 INT C COMP AID, P127
   Yin Shouyi, 2015, T VERY LARGE SCALE I, V24, P1895
   Yin Shouyi, 2017, IEEE T COMPUT AID D, V37, P431
   YIN SY, 2017, T PARALLEL DISTRIBUT, V28, P2471, DOI DOI 10.1109/TPDS.2017.2682241
NR 43
TC 16
Z9 19
U1 5
U2 26
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2019
VL 18
IS 5
SU S
SI SI
AR 50
DI 10.1145/3358177
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2TP
UT WOS:000491238700006
DA 2024-07-18
ER

PT J
AU Tabrizi, FM
   Pattabiraman, K
AF Tabrizi, Farid Molazem
   Pattabiraman, Karthik
TI Design-Level and Code-Level Security Analysis of IoT Devices
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE IoT; security analysis; model checking
ID ATTACK PATTERNS; GRID SECURITY; INJECTION
AB The Internet of Things (IoT) is playing an important role in different aspects of our lives. Smart grids, smart cars, and medical devices all incorporate IoT devices as key components. The ubiquity and criticality of these devices make them an attractive target for attackers. Therefore, we need techniques to analyze their security so that we can address their potential vulnerabilities. IoT devices, unlike remote servers, are user-facing and, therefore, an attacker may interact with them more extensively, e.g., via physical access. Existing techniques for analyzing security of IoT devices either rely on a pre-defined set of attacks and, therefore, have limited effect or do not consider the specific capabilities the attackers have against IoT devices.
   Security analysis techniques may operate at the design-level, leveraging abstraction to avoid state-space explosion, or at the code-level for ensuring accuracy. In this article, we introduce two techniques, one at the design-level, and the other at the code-level, to analyze security of IoT devices, and compare their effectiveness. The former technique uses model checking, while the latter uses symbolic execution, to find attacks based on the attacker's capabilities. We evaluate our techniques on an open source smart meter. We find that our code-level analysis technique is able to find three times more attacks and complete the analysis in half the time, compared to the design-level analysis technique, with no false positives.
C1 [Tabrizi, Farid Molazem; Pattabiraman, Karthik] Univ British Columbia, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
C3 University of British Columbia
RP Tabrizi, FM (corresponding author), Univ British Columbia, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM faridm@ece.ubc.ca; karthikp@ece.ubc.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC)
   through the Strategic Networks Grants programme for Developing next
   generation Intelligent Vehicular Networks and Applications (DIVA);
   Natural Sciences and Engineering Research Council of Canada (NSERC)
FX This research was supported in part by the Natural Sciences and
   Engineering Research Council of Canada (NSERC) through the Strategic
   Networks Grants programme for Developing next generation Intelligent
   Vehicular Networks and Applications (DIVA), and the Discovery Grants
   Programme.
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   [Anonymous], 2017, National Vulnerability Database
   [Anonymous], J PARAMETR
   Boehm B., 2005, FDN EMPIRICAL SOFTWA, V426, P37
   Byres E. J., 2004, P INT INFR SURV WORK, P1
   Cadar C., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, (USA), P209
   Chen S, 2005, I C DEPEND SYS NETWO, P378
   Clavel M, 2007, All About Maude: A High-Performance Logical Framework
   Davidson PA, 2013, TURBULENCE IN ROTATING, STRATIFIED AND ELECTRICALLY CONDUCTING FLUIDS, P463
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Delaune S, 2010, J COMPUT SECUR, V18, P1211, DOI 10.3233/JCS-2009-0394
   Department of Energy and Climate Change/Ofgem, 2011, SMART MET IMPL PROGR
   Fernandez E, 2007, INT FED INFO PROC, V242, P345
   Gegick M., 2005, Proceedings of the 2005 workshop on Software engineering for secure systems building trustworthy applications, SESS '05, P1
   Gries David, 2012, SCI PROGRAMMING
   Jha S, 2002, P IEEE CSFW, P49, DOI 10.1109/CSFW.2002.1021806
   Khurana H, 2010, IEEE SECUR PRIV, V8, P81, DOI 10.1109/MSP.2010.49
   KlemeNjak Christoph, 2015, COMPUTER SCI RES DEV, P1
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Liu LC, 2014, IEEE T SMART GRID, V5, P612, DOI 10.1109/TSG.2013.2284438
   Mart'i-Oliet N., 1996, Electronic Notes in Theoretical Computer Science, V4, P190
   Mauw S, 2006, LECT NOTES COMPUT SC, V3935, P186
   McDaniel P, 2009, IEEE SECUR PRIV, V7, P75, DOI 10.1109/MSP.2009.76
   McLaughlin S, 2010, 26TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2010), P107
   McLaughlin S, 2010, LECT NOTES COMPUT SC, V6027, P176
   Miculan Marino., 2011, the 37th International Conference on Current Trends in Theory and Practice of Computer Science (SOFSEM), V11, P22
   MILLER BP, 1990, COMMUN ACM, V33, P32, DOI 10.1145/96267.96279
   Morais Anderson, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P690, DOI 10.1109/CSE.2009.206
   Neves N, 2006, I C DEPEND SYS NETWO, P457, DOI 10.1109/DSN.2006.72
   Newsome J., 2005, P NETW DISTR SYST SE, V5, P3
   Rahman M.A., 2013, Protein-Nanoparticle Interactions: The Bio-Nano Interface, P1, DOI [10.1007/978-3-642-37555-2, DOI 10.1109/PESMG.2013.6672638]
   Ray I, 2005, LECT NOTES COMPUT SC, V3679, P231
   Ray PD, 2010, INT CARN CONF SECU, P276
   Schneier B, 1999, DR DOBBS J, V24, P21
   Sheyner O, 2002, P IEEE S SECUR PRIV, P273, DOI 10.1109/SECPRI.2002.1004377
   Sridhar S, 2012, P IEEE, V100, P210, DOI 10.1109/JPROC.2011.2165269
   Thonnard O, 2008, DIGIT INVEST, V5, pS128, DOI 10.1016/j.diin.2008.05.012
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 56
TC 9
Z9 10
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2019
VL 18
IS 3
SI SI
AR 20
DI 10.1145/3310353
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IG4AT
UT WOS:000473747200003
DA 2024-07-18
ER

PT J
AU Balsamo, D
   Fletcher, BJ
   Weddell, AS
   Karatziolas, G
   Al-Hashimi, BM
   Merrett, GV
AF Balsamo, Domenico
   Fletcher, Benjamin J.
   Weddell, Alex S.
   Karatziolas, Giorgos
   Al-Hashimi, Bashir M.
   Merrett, Geoff, V
TI Momentum: Power-neutral Performance Scaling with Intrinsic MPPT for
   Energy Harvesting Computing Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy harvesting; performance adaptation; power neutrality; maximum
   power point tracking; transient computing; embedded computing systems
ID ACCURATE; COMPUTATION; MANAGEMENT; MODULATION; MOBILE
AB Recent research has looked to supplement or even replace the batteries in embedded computing systems with energy harvesting, where energy is derived from the device's environment. However, such supplies are generally unpredictable and highly variable, and hence systems typically incorporate large external energy buffers (e.g., supercapacitors) to sustain computation; however, these pose environmental issues and increase system size and cost. This article proposes Momentum, a general power-neutral methodology, with intrinsic system-wide maximum power point tracking, that can be applied to a wide range of different computing systems, where the system dynamically scales its performance (and hence power consumption) to optimize computational progress depending on the power availability. Momentum enables the system to operate around an efficient operating voltage, maximizing forward application execution, without adding any external tracking or control units. This methodology combines at runtime (1) a hierarchical control strategy that utilizes available power management controls (such as dynamic voltage and frequency scaling, and core hot-plugging) to achieve efficient power-neutral operation; (2) a software-based maximum power point tracking scheme (unlike existing approaches, this does not require any additional hardware), which adapts the system power consumption so that it can work at the optimal operating voltage, considering the efficiency of the entire system rather than just the energy harvester; and (3) experimental validation on two different scales of computing system: a low power microcontroller (operating from the already-present 4.7 mu F decoupling capacitance) and a multi-processor system-on-chip (operating from 15.4mF added capacitance). Experimental results from both a controlled supply and energy harvesting source show that Momentum operates correctly on both platforms and exhibits improvements in forward application execution of up to 11% when compared to existing power-neutral approaches and 46% compared to existing static approaches.
C1 [Balsamo, Domenico; Fletcher, Benjamin J.; Weddell, Alex S.; Karatziolas, Giorgos; Al-Hashimi, Bashir M.; Merrett, Geoff, V] Univ Southampton, Highfield Campus, Southampton SO17 1BJ, Hants, England.
C3 University of Southampton
RP Balsamo, D (corresponding author), Univ Southampton, Highfield Campus, Southampton SO17 1BJ, Hants, England.
EM db2a12@ecs.soton.ac.uk; bjf1g13@ecs.soton.ac.uk; asw@ecs.soton.ac.uk;
   gk3g13@ecs.soton.ac.uk; bmah@ecs.soton.ac.uk; gvm@ecs.soton.ac.uk
RI Weddell, Alex/AGU-7479-2022
OI Weddell, Alex/0000-0002-6763-5460
FU UK Engineering and Physical Sciences Research Council (EPSRC)
   [EP/P010164/1, EP/K034448/1]; PRiME Programme; EPSRC [EP/P010164/1,
   EP/K034448/1, EP/L000563/1] Funding Source: UKRI
FX This work was supported by the UK Engineering and Physical Sciences
   Research Council (EPSRC) Grants EP/P010164/1 and EP/K034448/1 (the PRiME
   Programme www.prime-project.org).
CR Anastasi G, 2009, IEEE T IND INFORM, V5, P351, DOI 10.1109/TII.2009.2025863
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P738, DOI 10.1109/TCAD.2016.2527713
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Brunelli Davide, 2009, IEEE T CIRCUITS SYST, V56, P11
   Chao Lu, 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P215, DOI 10.1109/VLSID.2012.73
   Choi Y, 2007, IEEE T COMPUT AID D, V26, P1367, DOI 10.1109/TCAD.2007.890837
   Chou Y. Y., 2014, P IEEE 2014 INT S NE, P1
   Das A, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2834120
   Elmalaki S., 2014, P 6 USENIX C POW AW, P4
   Fletcher Benjamin J., 2017, P C DES AUT TEST EUR
   Gomez A, 2017, 2017 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS)
   Gomez A, 2016, DES AUT TEST EUROPE, P349
   Hammoud A, 2016, IEEE ENG MED BIO, P2982, DOI 10.1109/EMBC.2016.7591356
   Holmbacka S, 2016, MICROPROCESS MICROSY, V43, P14, DOI 10.1016/j.micpro.2016.01.008
   Jayakumar H, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2700249
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Lu C, 2011, IEEE J EM SEL TOP C, V1, P254, DOI 10.1109/JETCAS.2011.2162161
   Lu C, 2011, IEEE T VLSI SYST, V19, P2109, DOI 10.1109/TVLSI.2010.2069574
   Lucia B., 2017, P SUMM ADV PROGR LAN, P13
   Ma KS, 2016, IEEE MICRO, V36, P72, DOI 10.1109/MM.2016.35
   Meena JS, 2014, NANOSCALE RES LETT, V9, DOI 10.1186/1556-276X-9-526
   Mitcheson PD, 2008, P IEEE, V96, P1457, DOI 10.1109/JPROC.2008.927494
   Moser Clemens, 2007, REAL-TIME SYST, V37, P3
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Ongaro F, 2012, IEEE T POWER ELECTR, V27, P3944, DOI 10.1109/TPEL.2012.2189022
   Paradiso JA, 2005, IEEE PERVAS COMPUT, V4, P18, DOI 10.1109/MPRV.2005.9
   Raghunathan V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P457
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rodriguez Arreola A., 2015, Proceedings of the 3rd International Workshop on Energy Harvesting Energy Neutral Sensing Systems, P3
   Sahu B, 2007, IEEE T CIRCUITS-I, V54, P312, DOI 10.1109/TCSI.2006.887472
   Salehi ME, 2011, IEEE T VLSI SYST, V19, P1931, DOI 10.1109/TVLSI.2010.2057520
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Tiwari Shantnu, 2016, WEBCAM FACE DETECT
   Walker MJ, 2017, IEEE T COMPUT AID D, V36, P106, DOI 10.1109/TCAD.2016.2562920
   Wang H, 2018, IEEE J ELECTRON DEVI, V6, P464, DOI 10.1109/JEDS.2018.2820125
   Wang Y, 2013, IEEE INT CONF EMBED, P101, DOI 10.1109/RTCSA.2013.6732208
   Wang YQ, 2016, IEEE T COMPUT AID D, V35, P173, DOI 10.1109/TCAD.2015.2446937
   Weddell AS, 2012, IEEE T CIRCUITS-I, V59, P1196, DOI 10.1109/TCSI.2011.2173393
   Xia F, 2012, IET COMPUT DIGIT TEC, V6, P33, DOI 10.1049/iet-cdt.2010.0091
   Ye R, 2012, ASIA S PACIF DES AUT, P115, DOI 10.1109/ASPDAC.2012.6164929
   Younghyun Kim, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P307
NR 42
TC 12
Z9 12
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2019
VL 17
IS 6
AR 93
DI 10.1145/3281300
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4HQ
UT WOS:000457135500003
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Bhuiyan, A
   Guo, ZS
   Saifullah, A
   Guan, N
   Xiong, HY
AF Bhuiyan, Ashikahmed
   Guo, Zhishan
   Saifullah, Abusayeed
   Guan, Nan
   Xiong, Haoyi
TI Energy-Efficient Real-Time Scheduling of DAG Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Parallel task; real-time scheduling; energy minimization; convex
   optimization
ID GLOBAL EDF; PARALLEL
AB This work studies energy-aware real-time scheduling of a set of sporadic Directed Acyclic Graph (DAG) tasks with implicit deadlines. While meeting all real-time constraints, we try to identify the best task allocation and execution pattern such that the average power consumption of the whole platform is minimized. To our knowledge, this is the first work that addresses the power consumption issue in scheduling multiple DAG tasks on multi-cores and allows intra-task processor sharing. First, we adapt the decomposition-based frame-work for federated scheduling and propose an energy-sub-optimal scheduler. Then, we derive an approximation algorithm to identify processors to be merged together for further improvements in energy-efficiency. The effectiveness of the proposed approach is evaluated both theoretically via approximation ratio bounds and also experimentally through simulation study. Experimental results on randomly generated workloads show that our algorithms achieve an energy saving of 60% to 68% compared to existing DAG task schedulers.
C1 [Bhuiyan, Ashikahmed; Guo, Zhishan] Univ Cent Florida, Dept Elect & Comp Engn, 4328 Scorpius St, Orlando, FL 32816 USA.
   [Saifullah, Abusayeed] Wayne State Univ, Dept Comp Sci, 5057 Woodward Ave, Detroit, MI 48202 USA.
   [Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
   [Xiong, Haoyi] Baidu Inc, Big Data Lab, Bldg 2,Xibeiwang East Rd, Beijing, Peoples R China.
C3 State University System of Florida; University of Central Florida; Wayne
   State University; Hong Kong Polytechnic University; Baidu
RP Guo, ZS (corresponding author), Univ Cent Florida, Dept Elect & Comp Engn, 4328 Scorpius St, Orlando, FL 32816 USA.
EM zhishan.guo@ucf.edu; saifullah@wayne.edu; nan.guan@polyu.edu.hk;
   xionghaoyi@baidu.com
RI Guo, Zhishan/AAG-4292-2020; XIONG, HAOYI/E-5079-2015
OI Guo, Zhishan/0000-0002-5967-1058; XIONG, HAOYI/0000-0002-5451-3253;
   Guan, Nan/0000-0003-3775-911X
CR [Anonymous], 1987, Introd. to Mod. Stat. Mech. by
   [Anonymous], 2018, GAMMA DISTRIBUTION
   [Anonymous], 2016, P IEEE REAL TIM EMB
   [Anonymous], 2014, 2014 IEEE 20 INT C E
   Aydin H., 2003, P INT PAR DISTR PROC
   Baruah S, 2015, EUROMICRO, P222, DOI 10.1109/ECRTS.2015.27
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Bazgan C, 2005, THEOR COMPUT SCI, V339, P272, DOI 10.1016/j.tcs.2005.03.007
   Bini E, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550994
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Boyd S., 2004, CONVEX OPTIMIZATION
   Chen G, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567935
   Chen J.-J., 2009, Parallel and Distributed Processing Symposium, International, P1, DOI DOI 10.1109/IPDPS.2009.5161024
   Cordeiro D., 2010, P SIMUTOOLS, P60
   Devadas Vinay, 2010, 2010 International Conference on Green Computing (Green Comp), P61, DOI 10.1109/GREENCOMP.2010.5598261
   Fisher N, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P131, DOI 10.1109/RTAS.2009.34
   Guo Y., 2011, 2011 IEEE GLOB TEL C, P1, DOI DOI 10.1109/GLOCOM.2011.6134209
   Guo Zhishan, 2017, P LIPICS LEIBN INT P, V76
   Halldorsson MM, 1997, ALGORITHMICA, V18, P145, DOI 10.1007/BF02523693
   Huiting Xu, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P98, DOI 10.1109/RTCSA.2012.10
   Jejurikar R, 2005, EUROMICRO, P21, DOI 10.1109/ECRTS.2005.13
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li J, 2013, EUROMICRO, P3, DOI 10.1109/ECRTS.2013.12
   Li KQ, 2012, J SUPERCOMPUT, V60, P223, DOI 10.1007/s11227-010-0416-0
   Liu C, 2012, INT CONFER PARA, P23
   Mei J, 2014, CLUSTER COMPUT, V17, P537, DOI 10.1007/s10586-013-0297-0
   Pagani S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660490
   Pagani S, 2013, REAL TIM SYST SYMP P, P308, DOI 10.1109/RTSS.2013.38
   Paolillo A, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P329, DOI 10.1145/2997465.2997473
   Pathan R, 2018, IEEE T PARALL DISTR, V29, P915, DOI 10.1109/TPDS.2017.2777449
   Qi X, 2011, J COMPUT SCI TECH-CH, V26, P418, DOI 10.1007/s11390-011-1144-5
   Rho J, 2017, J PARALLEL DISTR COM, V109, P286, DOI 10.1016/j.jpdc.2017.06.012
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Siebert S, 2014, AUTOMAT CONSTR, V41, P1, DOI 10.1016/j.autcon.2014.01.004
   Xu Jiang, 2017, ARXIV170503245
   Xu RB, 2005, ACM SIGPLAN NOTICES, V40, P1, DOI 10.1145/1070891.1065912
   Zhu D, 2004, IEEE T PARALL DISTR, V15, P849, DOI 10.1109/TPDS.2004.45
   Zhu D, 2002, PROC INT CONF PARAL, P593, DOI 10.1109/ICPP.2002.1040917
NR 39
TC 39
Z9 43
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2018
VL 17
IS 5
AR 84
DI 10.1145/3241049
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HC8PX
UT WOS:000452067400003
DA 2024-07-18
ER

PT J
AU Andersson, B
   Kim, H
   De Niz, D
   Klein, M
   Rajkumar, R
   Lehoczky, J
AF Andersson, Bjorn
   Kim, Hyoseung
   De Niz, Dionisio
   Klein, Mark
   Rajkumar, Ragunathan Raj
   Lehoczky, John
TI Schedulability Analysis of Tasks with Corunner-Dependent Execution Times
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Multiprocessor; multicore processor; real-time scheduling; memory
   contention
AB Consider fixed-priority preemptive partitioned scheduling of constrained-deadline sporadic tasks on a multiprocessor. A task generates a sequence of jobs and each job has a deadline that must be met. Assume tasks have Corunner-dependent execution times; i.e., the execution time of a job J depends on the set of jobs that happen to execute (on other processors) at instants when J executes. We present a model that describes Corunner-dependent execution times. For this model, we show that exact schedulability testing is co-NP-hard in the strong sense. Facing this complexity, we present a sufficient schedulability test, which has pseudo-polynomial-time complexity if the number of processors is fixed. We ran experiments with synthetic software benchmarks on a quad-core Intel multicore processor with the Linux/RK operating system and found that for each task, its maximum measured response time was bounded by the upper bound computed by our theory.
C1 [Andersson, Bjorn; De Niz, Dionisio; Klein, Mark] Carnegie Mellon Univ, Software Engn Inst, 4500 Fifth Ave, Pittsburgh, PA 15213 USA.
   [Kim, Hyoseung] Univ Calif Riverside, Dept Elect & Comp Engn, 900 Univ Ave, Riverside, CA 92521 USA.
   [Rajkumar, Ragunathan Raj] Carnegie Mellon Univ, Dept Elect & Comp Engn, 4720 Forbes Ave, Pittsburgh, PA 15213 USA.
   [Lehoczky, John] Carnegie Mellon Univ, Dept Stat & Data Sci, 4720 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 Software Engineering Institute; Carnegie Mellon University; University
   of California System; University of California Riverside; Carnegie
   Mellon University; Carnegie Mellon University
RP Andersson, B (corresponding author), Carnegie Mellon Univ, Software Engn Inst, 4500 Fifth Ave, Pittsburgh, PA 15213 USA.
EM baandersson@sei.cmu.edu; hyoseung@ucr.edu; dionisio@sei.cmu.edu;
   mk@sei.cmu.edu; rajkumar@cmu.edu; jl16@andrew.cmu.edu
OI Kim, Hyoseung/0000-0002-8553-732X
FU Department of Defense [FA8721-05-C-0003]; Carnegie Mellon University
   [DM-0004327]
FX This material is based on work funded and supported by the Department of
   Defense under Contract No. FA8721-05-C-0003 with Carnegie Mellon
   University for the operation of the Software Engineering Institute, a
   federally funded research and development center. DM-0004327.
CR Andersson B., 2016, TECHNICAL REPORT
   Andersson B., 2002, INT PAR DISTR PROC S
   [Anonymous], ACM SIGBED REV
   [Anonymous], 2006, P 6 INT WORKSH WORKS
   [Anonymous], 1983, THESIS
   [Anonymous], 2014, EUR C REAL TIM SYST
   Baruah S., 2006, IEEE REAL TIM SYST S
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Giannopoulou G., 2012, ACM SIGBED INT C EMB
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kato S., 2006, IEEE INT C EMB REAL
   Kelter Timon, 2015, THESIS
   Kim H., 2013, EUR C REAL TIM SYST
   Kim H., 2014, IEEE REAL TIM EMB TE
   Krcal P., 2004, INT C TOOLS ALG CONS
   Lampka K., 2009, ACM SIGBED INT C EMB
   Lehoczky J., 1990, IEEE REAL TIM SYST S
   Li Y., 2009, IEEE REAL TIM SYST S
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 1994, INT C DISTR COMP SYS
   Lundqvist T., 1999, IEEE REAL TIM SYST S
   Lv M., 2010, IEEE REAL TIM SYST S
   Norstrom C., 1999, IEEE INT C EMB REAL
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Phan L. T. X., 2007, IEEE REAL TIM SYST S
   Radojkovic P, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086713
   Schliecker S., 2010, DATE 10
   Schliecker Simon, 2009, INT C HARDW SOFTW CO
   Sha L, 2016, COMPUTER, V49, P69, DOI 10.1109/MC.2016.271
   Shah H., 2014, DES AUT C DAC 14
   Thiele L, 2000, INT S CIRC SYST ISCA
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yun H., 2015, WORKSH OP SYST PLATF
NR 34
TC 16
Z9 18
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 71
DI 10.1145/3203407
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800014
DA 2024-07-18
ER

PT J
AU Hong, DY
   Liu, YP
   Fu, SY
   Wu, JJ
   Hsu, WC
AF Hong, Ding-Yong
   Liu, Yu-Ping
   Fu, Sheng-Yu
   Wu, Jan-Jan
   Hsu, Wei-Chung
TI Improving SIMD Parallelism via Dynamic Binary Translation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dynamic binary translation; SIMD; vectorization; dynamic loop peeling;
   compiler annotation
AB Recent trends in SIMD architecture have tended toward longer vector lengths, and more enhanced SIMD features have been introduced in newer vector instruction sets. However, legacy or proprietary applications compiled with short-SIMD ISA cannot benefit from the long-SIMD architecture that supports improved parallelism and enhanced vector primitives, resulting in only a small fraction of potential peak performance. This article presents a dynamic binary translation technique that enables short-SIMD binaries to exploit benefits of new SIMD architectures by rewriting short-SIMD loop code. We propose a general approach that translates loops consisting of short-SIMD instructions tomachine-independent IR, conducts SIMD loop transformation/optimization at this IR level, and finally translates to long-SIMD instructions. Two solutions are presented to enforce SIMD load/store alignment, one for the problem caused by the binary translator's internal translation condition and one general approach using dynamic loop peeling optimization. Benchmark results show that average speedups of 1.51x and 2.48x are achieved for an ARM NEON to x86 AVX2 and x86 AVX-512 loop transformation, respectively.
C1 [Hong, Ding-Yong; Wu, Jan-Jan] Acad Sinica, Inst Informat Sci, 128 Acad Rd,Sect 2, Taipei 115, Taiwan.
   [Liu, Yu-Ping; Fu, Sheng-Yu; Hsu, Wei-Chung] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 Academia Sinica - Taiwan; National Taiwan University
RP Hong, DY (corresponding author), Acad Sinica, Inst Informat Sci, 128 Acad Rd,Sect 2, Taipei 115, Taiwan.
EM dyhong@iis.sinica.edu.tw; r04922005@csie.ntu.edu.tw;
   d03922013@csie.ntu.edu.tw; wuj@iis.sinica.edu.tw; hsuwc@csie.ntu.edu.tw
RI Li, Jiaai/JCO-0168-2023; Hong, Ding-Yong/ABA-8713-2020
OI Hong, Ding-Yong/0000-0002-7649-7581
FU Ministry of Science and Technology of Taiwan [MOST-106-2218-E-002-040]
FX This work is supported in part by Ministry of Science and Technology of
   Taiwan under grant number MOST-106-2218-E-002-040.
CR [Anonymous], 2016, Intel 64 and IA-32 Architectures Software Developer's Manual
   Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   Banerjee Utpal K., 1976, TECHNICAL REPORT
   Baraz Leonid, 2003, IEEE ACM INT S MICR
   Barik Rajkishore, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P201, DOI 10.1109/MICRO.2010.38
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bik AJC, 2002, INT J PARALLEL PROG, V30, P65, DOI 10.1023/A:1014230429447
   Bruening D, 2003, INT SYM CODE GENER, P265, DOI 10.1109/CGO.2003.1191551
   Bulic P, 2005, LECT NOTES COMPUT SC, V3402, P527
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Duesterwald E., 2000, Operating Systems Review, V34, P202, DOI 10.1145/384264.379241
   Ebcioglu K, 1997, ACM COMP AR, P26, DOI 10.1145/384286.264126
   Fu SY, 2015, INT C PAR DISTRIB SY, P507, DOI 10.1109/ICPADS.2015.70
   Hallou N, 2017, INT J PARALLEL PROG, V45, P1536, DOI 10.1007/s10766-016-0480-z
   Hallou N, 2015, Proceedings International Conference on Embedded Computer Systems - Architectures, Modeling and Simulation (SAMOS XV), P228, DOI 10.1109/SAMOS.2015.7363680
   Hao Zhou, 2016, ACM T ARCHIT CODE OP, V13
   Hong D.-Y., 2012, P 10 INT S CODE GENE, P104, DOI [10.1145/2259016.2259030, DOI 10.1145/2259016.2259030]
   Hong DY, 2016, INT C PAR DISTRIB SY, P853, DOI [10.1109/ICPADS.2016.0115, 10.1109/ICPADS.2016.113]
   JVM, 1999, MEM MAN JAV HOTSPOT
   Karrenberg R, 2011, INT SYM CODE GENER, P141, DOI 10.1109/CGO.2011.5764682
   Kiriansky V, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE 11TH USENIX SECURITY SYMPOSIUM, P191
   Klaiber Alexander, 2000, TECHNICAL REPORT
   KONG XY, 1991, IEEE T PARALL DISTR, V2, P342, DOI 10.1109/71.86109
   Kotha Aparna, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P547, DOI 10.1109/MICRO.2010.27
   Larsen S., 2000, SIGPLAN Notices, V35, P145, DOI 10.1145/358438.349320
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li JH, 2006, INT SYM CODE GENER, P269
   Liu J, 2012, PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, VOL 6, P347, DOI 10.1145/2345156.2254106
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Michel Luc, 2011, P 2011 DES AUT TEST, P1530
   Naishlos D., 2004, P 2004 GCC DEV SUMM, P105
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   Nuzman D, 2011, INT SYM CODE GENER, P151, DOI 10.1109/CGO.2011.5764683
   Pajuelo A, 2002, CONF PROC INT SYMP C, P271, DOI 10.1109/ISCA.2002.1003585
   Porpodas V, 2015, INT CONFER PARA, P432, DOI 10.1109/PACT.2015.32
   Porpodas V, 2015, INT SYM CODE GENER, P190, DOI 10.1109/CGO.2015.7054199
   Scott Kevin, 2001, TECHNICAL REPORT
   Shin J., 2003, Journal of Instruction Level Parallelism (JILP), V5, P1
   Wang C, 2007, LECT NOTES COMPUT SC, V4697, P4
   Wang Fu-Hwa, 2003, U. S. Patent, Patent No. [20030088860 A1, 20030088860]
   WILLIAMS D., 2009, WORKSHOP IMPLEMENTAT, P55
   WOLFE M, 1992, IEEE T PARALL DISTR, V3, P591, DOI 10.1109/71.159042
   Xu CH, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P148
   Yourst MT, 2007, INT SYM PERFORM ANAL, P23
   Zhou H, 2016, INT SYM CODE GENER, P59, DOI 10.1145/2854038.2854054
   Zima Hans., 1991, SUPERCOMPILERS PARAL
NR 46
TC 11
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 61
DI 10.1145/3173456
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800004
DA 2024-07-18
ER

PT J
AU Morse, J
   Kerrison, S
   Eder, K
AF Morse, Jeremy
   Kerrison, Steve
   Eder, Kerstin
TI On the Limitations of AnalyzingWorst-Case Dynamic Energy of Processing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Energy transparency; complexity; worst case energy consumption
ID LEVEL POWER ANALYSIS; CONSUMPTION ANALYSIS; INSTRUCTION; MODEL
AB This article examines dynamic energy consumption caused by data during software execution on deeply embedded microprocessors, which can be significant on some devices. In worst-case energy consumption analysis, energy models are used to find the most costly execution path. Taking each instruction's worst-case energy produces a safe but overly pessimistic upper bound. Algorithms for safe and tight bounds would be desirable. We show that finding exact worst-case energy is NP-hard, and that tight bounds cannot be approximated with guaranteed safety. We conclude that any energy model targeting tightness must either sacrifice safety or accept overapproximation proportional to data-dependent energy.
C1 [Morse, Jeremy; Kerrison, Steve; Eder, Kerstin] Univ Bristol, Merchant Venturers Bldg,Woodland Rd, Bristol BS8 1UB, Avon, England.
C3 University of Bristol
RP Morse, J (corresponding author), Univ Bristol, Merchant Venturers Bldg,Woodland Rd, Bristol BS8 1UB, Avon, England.
EM jeremy.morse@bristol.ac.uk; steve.kerrison@bristol.ac.uk;
   kerstin.eder@bristol.ac.uk
RI Kerrison, Steve/HJI-0771-2023
OI Kerrison, Steve/0000-0002-6752-6504; Eder, Kerstin/0000-0001-9746-1409
FU European Union 7th Framework Programme (FP7) [318337, 611004]
FX We would like to thank David May, Benjamin Sach, Kyriakos Georgiou, and
   James Pallister for their insights into and motivation of this work. The
   research leading to these results has received funding from the European
   Union 7th Framework Programme (FP7/2007-2013) under grant agreement no.
   318337, ENTRA - Whole-Systems Energy Transparency, and grant agreement
   no. 611004, ICT-Energy.
CR [Anonymous], 2001, P INT S POW TIM MOD
   [Anonymous], XMOS XS1 ARCHITECTUR
   [Anonymous], 2010, P USENIX ANN TECH C
   [Anonymous], P 13 INT C VLSI DES
   [Anonymous], P GREAT LAK S GREAT
   [Anonymous], INFERRING PARAMETRIC
   [Anonymous], TECHNICAL REPORT
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2008, P HOTPOWER
   Ascia G, 2001, VLSI DES, V12, P245, DOI 10.1155/2001/82129
   Biere A, 2009, FRONT ARTIF INTEL AP, V185, P457, DOI 10.3233/978-1-58603-929-5-457
   Cazorla FranciscoJ., 2013, WCET, P64
   Chandra L, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P21, DOI 10.1109/VDAT.2008.4542403
   Freitas Ana T., 2000, P INT WORKSH LOG SYN, P239
   Georgiou K, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3046679
   Gonzalez R, 1997, IEEE J SOLID-ST CIRC, V32, P1210, DOI 10.1109/4.604077
   Grech N., 2015, P 18 INT WORKSHOP SO, P12
   Hajimiri H, 2015, I CONF VLSI DESIGN, P369, DOI 10.1109/VLSID.2015.68
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hsiao MS, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P178, DOI 10.1109/LPE.1997.621276
   Jayaseelan R, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P81
   Johnson D.S, 1973, P 5 ACM STOC, P38, DOI DOI 10.1145/800125.804034
   Kearney D., 1995, Proceedings. Second Working Conference on Asynchronous Design Methodologies (Cat. No.95TB8062), P4, DOI 10.1109/WCADM.1995.514637
   Kerrison S, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700104
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Lima G, 2016, PROC EUROMICR, P200, DOI 10.1109/ECRTS.2016.20
   Liqat U, 2014, LECT NOTES COMPUT SC, V8901, P72, DOI 10.1007/978-3-319-14125-1_5
   Longin F., 2016, Extreme events in finance: A handbook of extreme value theory and its applications
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Morgado PM, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529262
   Pallister J., 2017, Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, P51
   Pallister J, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656108
   Parikh A, 2004, J VLSI SIG PROC SYST, V37, P129, DOI 10.1023/B:VLSI.0000017007.28247.f6
   Schoning U., 2013, SATISFIABILITY PROBL
   Shao YS, 2013, I SYMPOS LOW POWER E, P389, DOI 10.1109/ISLPED.2013.6629328
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Tiwari V, 1996, J VLSI SIG PROCESS S, V13, P223, DOI 10.1007/BF01130407
   Vazirani V.V., 2001, Approximation algorithms, V1
   Wägemann P, 2015, EUROMICRO, P105, DOI 10.1109/ECRTS.2015.17
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 42
TC 9
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2018
VL 17
IS 3
AR 59
DI 10.1145/3173042
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GI6XF
UT WOS:000434645800002
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Micolet, PJ
   Smith, A
   Dubach, C
AF Micolet, Paul-Jules
   Smith, Aaron
   Dubach, Christophe
TI A Study of Dynamic Phase Adaptation Using a Dynamic Multicore Processor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Dynamic Multicore Processor; Limit Study
AB Heterogeneous processors such as ARM's big. LITTLE have become popular for embedded systems. They offer a choice between running workloads on a high performance core or a low-energy core leading to increased energy efficiency. However, the core configurations are fixed at design time which offers a limited amount of adaptation.
   Dynamic Multicore Processors (DMPs) bridge the gap between homogeneous and fully reconfigurable systems. Cores can fuse dynamically to adapt the computational resources to the needs of different workloads. There exists multiple examples of DMPs in the literature, yet the focus has mainly been on static partitioning.
   This paper conducts the first thorough study of the potential for dynamic reconfiguration of DMPs at runtime. We study how performance varies with static partitioning and what software optimizations are required to achieve high performance. We show that energy consumption is reduced considerably when adapting the number of cores to program phases, and introduce a simple online model which predicts the optimal number of cores to use to minimize energy consumption while maintaining high performance. Using the San Diego Vision Benchmark Suite as a use case, the dynamic scheme leads to similar to 40% energy savings on average without decreasing performance.
C1 [Micolet, Paul-Jules; Smith, Aaron; Dubach, Christophe] Univ Edinburgh, Edinburgh, Midlothian, Scotland.
   [Smith, Aaron] Microsoft Res, Redmond, WA 98052 USA.
   [Micolet, Paul-Jules; Dubach, Christophe] Informat Forum, 10 Crichton St, Edinburgh EH8 9AB, Midlothian, Scotland.
   [Smith, Aaron] One Microsoft Way, Redmond, WA 98052 USA.
C3 University of Edinburgh; Microsoft; University of Edinburgh
RP Micolet, PJ; Smith, A; Dubach, C (corresponding author), Univ Edinburgh, Edinburgh, Midlothian, Scotland.; Smith, A (corresponding author), Microsoft Res, Redmond, WA 98052 USA.; Micolet, PJ; Dubach, C (corresponding author), Informat Forum, 10 Crichton St, Edinburgh EH8 9AB, Midlothian, Scotland.; Smith, A (corresponding author), One Microsoft Way, Redmond, WA 98052 USA.
EM p.r.r.micolet@sms.ed.ac.uk; aaron.smith@microsoft.com;
   christophe.dubach@ed.ac.uk
FU Microsoft Research through its PhD Scholarship Programme
FX This work has been supported by Microsoft Research through its PhD
   Scholarship Programme.
CR Bauer L., 2008, C DES AUT TEST EUR D, P6
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Dubach C, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2541228.2541238
   Dubach C, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2180887.2180901
   Everitt Landau Leese, 2001, CLUSTER ANAL
   Fallin C, 2014, PR IEEE COMP DESIGN, P386, DOI 10.1109/ICCD.2014.6974710
   Govindan MSS, 2014, IEEE T COMPUT, V63, P2025, DOI 10.1109/TC.2013.48
   Homayoun H., 2012, Proceedings of International Symposium on High Performance Computer Architecture, P1
   Ipek E, 2007, CONF PROC INT SYMP C, P186, DOI 10.1145/1273440.1250686
   Jibaja I, 2016, INT SYM CODE GENER, P24, DOI 10.1145/2854038.2854047
   Khubaib, 2012, P 45 ANN IEEE ACM IN
   Kim C, 2007, INT SYMP MICROARCH, P381, DOI 10.1109/MICRO.2007.41
   Micolet PJ, 2016, ACM SIGPLAN NOTICES, V51, P113, DOI [10.1145/2907950.2907951, 10.1145/2980930.2907951]
   Mittal S., 2016, COMPUT SURV, V48
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   Pricopi M, 2014, IEEE T COMPUT, V63, P2590, DOI 10.1109/TC.2013.115
   Pricopi M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086701
   Putnam A., 2011, SIGARCH COMPUT ARCHI, V38, P27
   Smith A., 2006, P INT S COD GEN OPT
   Smith A., 2017, MICROSOFT RES DEV KI
   Tavana M.K., 2015, Proceedings of the 52nd Annual Design Automation Conference on - DAC '15, P1
   Thies W, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P365, DOI 10.1145/1854273.1854319
   Tomusk E., 2015, ACM T ARCHIT CODE OP, V12
   Venkat A, 2014, CONF PROC INT SYMP C, P121, DOI 10.1109/ISCA.2014.6853218
   Venkata SK, 2009, I S WORKL CHAR PROC, P55, DOI 10.1109/IISWC.2009.5306794
   Watanabe Y, 2010, CONF PROC INT SYMP C, P2, DOI 10.1145/1816038.1815965
NR 26
TC 0
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 121
DI 10.1145/3126523
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800004
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Tretter, A
   Giannopoulou, G
   Baer, M
   Thiele, L
AF Tretter, Andreas
   Giannopoulou, Georgia
   Baer, Matthias
   Thiele, Lothar
TI Minimising Access Conflicts on Shared Multi-Bank Memory
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Contention; memory banks; interleaved addressing; memory allocation
ID ALLOCATION
AB A common multi-core pattern consists of processors communicating through shared, multi-banked on-chip memory. Two approaches exist: Interleaved address mapping, which spreads consecutive data over all banks, and contiguous address mapping, which stores consecutive data on a single bank.
   In this work, we compare both approaches on the Kalray MPPA-256 platform. For contiguous mapping, we propose an algorithm, based on graph colouring techniques, to automatically perform the assignment of data blocks to memory banks with the goal of minimising access collisions and delays. Experiments with representative, parallel real-world benchmarks show that 69% of the tested configurations, when optimised for contiguous mapping by our algorithm, run up to 86% faster on average than with interleaved mapping.
C1 [Tretter, Andreas; Giannopoulou, Georgia; Baer, Matthias; Thiele, Lothar] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Tretter, A (corresponding author), ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
EM andreas.tretter@tik.ee.ethz.ch; georgia.giannopoulou@tik.ee.ethz.ch;
   matthias.baer@tik.ee.ethz.ch; lothar.thiele@tik.ee.ethz.ch
FU UltrasoundToGo RTD project [20NA21 145911]; Nano-Tera.ch; Swiss
   Confederation
FX This work was supported in part by the UltrasoundToGo RTD project (no.
   20NA21 145911), evaluated by the Swiss NSF and funded by Nano-Tera.ch
   with Swiss Confederation financing.
CR [Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Benini L, 2012, DES AUT TEST EUROPE, P983
   Carle Thomas, 2014, 2014 14 INT C APPL C
   Chandru Vishwanathan, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P293, DOI 10.1007/978-3-319-30695-7_22
   Cho J., 2002, ACM SIGPLAN Notices, V37, P130
   Conti F, 2014, IEEE COMPUT SOC CONF, P624, DOI 10.1109/CVPRW.2014.95
   Conti Francesco, CCONVNET OPEN SOURCE
   Conti Francesco, 2015, J SIGNAL PROCESSING, V84, P3
   de Dinechin BenoitDupont., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1, DOI [10.7873/DATE.2014.110, DOI 10.7873/DATE.2014.110]
   Gautham S., 2014, KHRONOS OPENVX 1 0 S
   Giannopoulou Georgia, 2014, IEEE C PUBLICATIONS
   Goens A, 2016, J SYST ARCHITECT, V66-67, P69, DOI 10.1016/j.sysarc.2016.05.002
   Kim T, 2007, IEEE T COMPUT AID D, V26, P142, DOI 10.1109/TCAD.2006.882639
   Kim Y, 2010, ACM SIGPLAN NOTICES, V45, P17, DOI 10.1145/1755951.1755892
   Ko Ming-Yung, 2003, P INT WORKSH SOFTW C, P344
   LEUPERS R, 2001, ACOUST SPEECH SIG PR, P1121
   Liu L, 2012, INT CONFER PARA, P367
   Mi W, 2010, LECT NOTES COMPUT SC, V6289, P329, DOI 10.1007/978-3-642-15672-4_28
   Min K.-S., 2012, P 2012 IEEE INT S AN, P1
   Murray A., 2008, Proceedings of the 11th international workshop on Software compilers for embedded systems, P43
   Nelis Vincent, 2016, 16 INT WORKSH WORST
   Olofsson A, 2011, POST 15 WORKSH HIGH
   Pan X, 2016, INT PARALL DISTRIB P, P363, DOI 10.1109/IPDPS.2016.26
   Perret Q., 2016, P IEEE REAL TIM EMB, P1, DOI DOI 10.1109/RTAS.2016.7461363
   RAU BR, 1991, ACM COMP AR, V19, P74, DOI 10.1145/115953.115961
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Rihani H, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P67, DOI 10.1145/2997465.2997472
   Saghir Mazen A. R., 1996, ACM SIGOPS OPERATING, V30, P5
   Shyam K., 2007, ARRAY ALLOCATION SCH, P32
   Sipkova Viera, 2003, EFFICIENT VARIABLE A, P359
   Soto Maria, 2013, MEMORY ALLOCATION PR
   Tretter A, 2015, DES AUT CON, DOI 10.1145/2744769.2744861
   Tretter Andreas, 2014, 2014 IEEE 12 S EMB S
   Valsan PK, 2015, 2015 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS CPSNA 2015, P86, DOI 10.1109/CPSNA.2015.24
   Wu ZP, 2013, REAL TIM SYST SYMP P, P372, DOI 10.1109/RTSS.2013.44
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Zhang L, 2011, MICROPROCESS MICROSY, V35, P308, DOI 10.1016/j.micpro.2010.12.002
NR 38
TC 7
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD OCT
PY 2017
VL 16
SU 5
SI SI
AR 135
DI 10.1145/3126535
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL6KO
UT WOS:000414353800018
OA Bronze
DA 2024-07-18
ER

PT J
AU Devaraj, R
   Sarkar, A
   Biswas, S
AF Devaraj, Rajesh
   Sarkar, Arnab
   Biswas, Santosh
TI Fault-Tolerant Preemptive Aperiodic RT Scheduling by Supervisory Control
   of TDES on Multiprocessors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Formal methods; supervisory control; discrete event systems;
   fault-tolerance; preemptive scheduling; multiprocessors
ID DISTRIBUTED EMBEDDED SYSTEMS; TASKS
AB Safety-critical real-time systems must meet stringent timing and fault-tolerance requirements. This article proposes a methodology for synthesizing an optimal preemptive multiprocessor aperiodic task scheduler using a formal supervisory control framework. The scheduler can tolerate single/multiple permanent processor faults. Further, the synthesis framework has been empowered with a novel BDD-based symbolic computation mechanism to control the exponential state-space complexity of the optimal exhaustive enumeration-oriented synthesis methodology.
C1 [Devaraj, Rajesh; Sarkar, Arnab; Biswas, Santosh] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Biswas, S (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
EM d.rajesh@iitg.ernet.in; arnabsarkar@iitg.ernet.in;
   santosh_biswas@iitg.ernet.in
RI Devaraj, RAJESH/J-1984-2019
OI Devaraj, RAJESH/0000-0002-4481-102X
FU TATA Consultancy Services (TCS) Research Fellowship Program
FX Rajesh Devaraj is partially supported through TATA Consultancy Services
   (TCS) Research Fellowship Program.
CR Acharya S, 2008, IEEE T COMPUT, V57, P215, DOI 10.1109/TC.2007.70789
   BRANDT RD, 1990, SYST CONTROL LETT, V15, P111, DOI 10.1016/0167-6911(90)90004-E
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P23
   Chen PCY, 2002, REAL-TIME SYST, V23, P183, DOI 10.1023/A:1020207328508
   Devaraj R, 2015, INT J CONTROL, V88, P2211, DOI 10.1080/00207179.2015.1039592
   Ghosh S, 1997, IEEE T PARALL DISTR, V8, P272, DOI 10.1109/71.584093
   Izosimov V, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2345770.2345773
   Janarthanan V, 2006, IEEE T AUTOMAT CONTR, V51, P1053, DOI 10.1109/TAC.2006.876806
   Janarthanan V, 2007, CONTROL INTELL SYST, V35, DOI 10.2316/Journal.201.2007.4.201-1760
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Liberato F, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P252, DOI 10.1109/EMRTS.1999.777472
   Liberato F, 2000, IEEE T COMPUT, V49, P906, DOI 10.1109/12.869322
   Miremadi S, 2012, IEEE T CONTR SYST T, V20, P1421, DOI 10.1109/TCST.2011.2167150
   Park SJ, 2009, INT J CONTROL, V82, P217, DOI 10.1080/00207170802047425
   Ripoll I, 1997, IEEE T SOFTWARE ENG, V23, P388, DOI 10.1109/32.601081
   Somenzi Fabio, 2015, CUDD: CU decision diagram package release 3.0.0
NR 17
TC 11
Z9 11
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 87
DI 10.1145/3012278
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300026
DA 2024-07-18
ER

PT J
AU Liu, B
   Yuan, XT
   Yu, Y
   Liu, QS
   Metaxas, DN
AF Liu, Bo
   Yuan, Xiao-Tong
   Yu, Yang
   Liu, Qingshan
   Metaxas, Dimitris N.
TI Parallel Sparse Subspace Clustering via Joint Sample and Parameter
   Blockwise Partition
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Parallel optimization; sparsity; subspace clustering; semi-supervised
   learning
ID CONVERGENCE
AB Sparse subspace clustering (SSC) is a classical method to cluster data with specific subspace structure for each group. It has many desirable theoretical properties and has been shown to be effective in various applications. However, under the condition of a large-scale dataset, learning the sparse sample affinity graph is computationally expensive. To tackle the computation time cost challenge, we develop a memory-efficient parallel framework for computing SSC via an alternating direction method of multiplier (ADMM) algorithm. The proposed framework partitions the data matrix into column blocks and then decomposes the original problem into parallel multivariate Lasso regression subproblems and samplewise operations. The proposed method allows us to allocate multiple cores/machines for the processing of individual column blocks. We propose a stochastic optimization algorithm to minimize the objective function. Experimental results on real-world datasets demonstrate that the proposed blockwise ADMM framework is substantially more efficient than its matrix counterpart used by SSC, without sacrificing performance in applications. Moreover, our approach is directly applicable to parallel neighborhood selection for Gaussian graphical models structure estimation.
C1 [Liu, Bo; Yu, Yang; Metaxas, Dimitris N.] Rutgers State Univ, Dept Comp Sci, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
   [Yuan, Xiao-Tong; Liu, Qingshan] Nanjing Univ Informat Sci & Technol, Sch Informat & Control, Jiangsu Prov Key Lab Big Data Anal Technol, 219 Ningliu Rd, Nanjing 210044, Jiangsu, Peoples R China.
C3 Rutgers University System; Rutgers University New Brunswick; Nanjing
   University of Information Science & Technology
RP Liu, B (corresponding author), Rutgers State Univ, Dept Comp Sci, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
EM lb507@cs.rutgers.edu; xtyuan1980@gmail.com; sakuraburn@gmail.com;
   qsliu@nuist.edu.cn; dnm@cs.rutgers.edu
RI Liu, Qing/GWC-9222-2022; Liu, Qingqing/HMV-4816-2023; Chen,
   Rainie/ISS-6016-2023; liu, qingqing/HHD-0360-2022
FU National Natural Science Foundation of China [61402232, 61522308,
   61532009]; Natural Science Foundation of Jiangsu Province of China
   [BK20141003]; Direct For Computer & Info Scie & Enginr; CISE Information
   Technology Research [1069258] Funding Source: National Science
   Foundation
FX Xiao-Tong Yuan was supported partially by the National Natural Science
   Foundation of China under Grant 61402232 and 61522308 and partially by
   the Natural Science Foundation of Jiangsu Province of China under Grant
   BK20141003. Qingshan Liu was supported partially by National Natural
   Science Foundation of China under Grant 61532009.
CR [Anonymous], 2014, ADV NEURAL INFORM PR
   [Anonymous], 2009, SIAM INT C DAT MIN
   [Anonymous], 2013, Adv Neural Inf Process Syst
   Bengio Y, 2009, FOUND TRENDS MACH LE, V2, P1, DOI 10.1561/2200000006
   Boussaid Haithem, 2014, IEEE C COMP VIS PATT
   Boyd S., 2011, FOUND TRENDS MACH LE, V3, P1, DOI DOI 10.1561/2200000016
   Bradley PS, 2000, J GLOBAL OPTIM, V16, P23, DOI 10.1023/A:1008324625522
   Chen WY, 2011, IEEE T PATTERN ANAL, V33, P568, DOI 10.1109/TPAMI.2010.88
   Cheng B, 2010, IEEE T IMAGE PROCESS, V19, P858, DOI 10.1109/TIP.2009.2038764
   Costeira JP, 1998, INT J COMPUT VISION, V29, P159, DOI 10.1023/A:1008000628999
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Elhamifar Ehsan, 2009, 2009 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), P2790, DOI 10.1109/CVPRW.2009.5206547
   Elhamifar E, 2013, IEEE T PATTERN ANAL, V35, P2765, DOI 10.1109/TPAMI.2013.57
   eVidal Ren, 2003, IEEE C DEC CONTR
   Feng JS, 2014, PROC CVPR IEEE, P3818, DOI 10.1109/CVPR.2014.482
   Fu Q., 2013, C UNC ART INT
   Graf H.P., 2004, ADV NEURAL INFORM PR
   He XF, 2004, ADV NEUR IN, V16, P153
   Hong MY, 2016, SIAM J OPTIMIZ, V26, P337, DOI 10.1137/140990309
   Hong W, 2006, IEEE T IMAGE PROCESS, V15, P3655, DOI 10.1109/TIP.2006.882016
   Hu H., 2014, IEEE C COMP VIS PATT
   Jolliffe I.T., 1986, Principal component analysis, DOI DOI 10.1016/0169-7439(87)80084-9
   Kraska Tim, 2013, BIENN C INN DAT SYST
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Lai H., 2014, EUR C COMP VIS
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li B, 2015, PROC CVPR IEEE, P1119, DOI 10.1109/CVPR.2015.7298715
   Li Mu, 2013, ADV NEURAL INFORM PR
   Li ZR, 2013, 2013 5TH IEEE INTERNATIONAL CONFERENCE ON BROADBAND NETWORK & MULTIMEDIA TECHNOLOGY (IC-BNMT), P1, DOI 10.1109/ICBNMT.2013.6823903
   Liang Y, 2013, BIG LEARN WORKSH ADV
   Liu B, 2010, IEEE T SYST MAN CY B, V40, P973, DOI 10.1109/TSMCB.2009.2034632
   Liu Bo, 2016, AAAAI C ART INT
   Lu CY, 2012, LECT NOTES COMPUT SC, V7578, P347, DOI 10.1007/978-3-642-33786-4_26
   Lu CY, 2013, IEEE I CONF COMP VIS, P1345, DOI 10.1109/ICCV.2013.170
   Luo DJ, 2011, LECT NOTES ARTIF INT, V6912, P405, DOI 10.1007/978-3-642-23783-6_26
   Ma Y, 2008, SIAM REV, V50, P413, DOI 10.1137/060655523
   Meinshausen N, 2006, ANN STAT, V34, P1436, DOI 10.1214/009053606000000281
   Ng AY, 2002, ADV NEUR IN, V14, P841
   Nishihara R, 2015, PR MACH LEARN RES, V37, P343
   Oliva A, 2001, INT J COMPUT VISION, V42, P145, DOI 10.1023/A:1011139631724
   Parsons L., 2004, SIGKDD Explor Newsl, V6, P90, DOI 10.1145/1007730.1007731
   Peng YG, 2012, IEEE T PATTERN ANAL, V34, P2233, DOI 10.1109/TPAMI.2011.282
   Raina R., 2009, ICML, P1
   Recht Benjamin, 2011, 25 ANN C NEUR INF PR, DOI 10.48550/arXiv.1106.5730
   Shi JB, 2000, IEEE T PATTERN ANAL, V22, P888, DOI 10.1109/34.868688
   Shi W, 2014, IEEE T SIGNAL PROCES, V62, P1750, DOI 10.1109/TSP.2014.2304432
   Soltanolkotabi M, 2012, ANN STAT, V40, P2195, DOI 10.1214/12-AOS1034
   Sparks ER, 2013, IEEE DATA MINING, P1187, DOI 10.1109/ICDM.2013.158
   Szummer M., 2002, ADV NEURAL INFORM PR
   Talwalkar Ameet, 2012, NIPS BIG LEARN WORKS
   Tang JH, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1899412.1899418
   Tierney Stephen, 2014, IEEE C COMP VIS PATT
   Tipping ME, 1999, NEURAL COMPUT, V11, P443, DOI 10.1162/089976699300016728
   Vidal R, 2011, IEEE SIGNAL PROC MAG, V28, P52, DOI 10.1109/MSP.2010.939739
   Wang M, 2009, IEEE T CIRC SYST VID, V19, P733, DOI 10.1109/TCSVT.2009.2017400
   Wang M, 2015, INT J SECUR APPL, V9, P1
   Wang Yu, 2015, MULTITASK LEARNING S
   Wei EM, 2013, IEEE GLOB CONF SIG, P551, DOI 10.1109/GlobalSIP.2013.6736937
   Yang AY, 2008, COMPUT VIS IMAGE UND, V110, P212, DOI 10.1016/j.cviu.2007.07.005
   Yang Sen, 2013, ACM SIGKDD INT C KNO
   Yu Zhi-Qin, 2014, ACM INT C C INF KNOW
   Yuan Xiao-Tong, 2014, EUR C COMP VIS
   Zhang C, 2012, IEEE IJCNN
   Zhang RL, 2014, PR MACH LEARN RES, V32, P1701
   Zhou D. N., ADV NEURAL INFORM PR
   Zhu X., 2003, P 20 INT C MACH LEAR, V3, P58, DOI DOI 10.1109/18.850663
NR 66
TC 5
Z9 5
U1 3
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2017
VL 16
IS 3
SI SI
AR 75
DI 10.1145/3063316
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA5RD
UT WOS:000405500300014
DA 2024-07-18
ER

PT J
AU Majmudar, CA
   Morshed, BI
AF Majmudar, Charvi A.
   Morshed, Bashir I.
TI Autonomous OA Removal in Real-Time from Single Channel EEG Data on a
   Wearable Device Using a Hybrid Algebraic-Wavelet Algorithm
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Artifact removal; EEG signal processing; real-time algorithm; wearable
ID OCULAR ARTIFACTS
AB Electroencephalography (EEG) is a non-invasive technique to record brain activities in natural settings. Ocular Artifacts (OA) usually contaminates EEG signals, removal of which is critical for accurate feature extraction and classification. With the increasing adoption of wearable technologies, single-channel real-time EEG systems that often require real-time signal processing for immediate real-time feedback are becoming more prevalent. However, traditional OA removal algorithms usually requiremultiple channels of EEG data, are computationally expensive, and do not perform well in real-time. In this article, a new hybrid algorithm is proposed that autonomously detects OA and subsequently removes OA from a single-channel steaming EEG data in real-time. The proposed single EEG channel algorithm also does not require additional reference electrooculography (EOG) channel. The algorithm has also been implemented on an embedded hardware platform of single channel wearable EEG system (NeuroMonitor). The algorithm first detects the OA zones using an Algebraic approach and then removes these artifacts from the detected OA zones using the Discrete Wavelet Transform (DWT) decomposition method. The de-noising technique is applied only to the OA zone, which minimizes loss of neural information outside the OA zone. A qualitative and quantitative performance evaluation was carried out with a 0.5s epoch in overlapping sliding window technique using time-frequency analysis, mean square coherence, and correlation coefficient statistics. The hybrid OA removal algorithm demonstrated real-time operation with 3s latency on the PSoC-3-microcontroller-based EEG system. Successful implementation of OA removal from single-channel real-time EEG data using the proposed algorithm shows promise for real-time feedback applications of wearable EEG devices.
C1 [Majmudar, Charvi A.; Morshed, Bashir I.] Univ Memphis, Dept Elect & Comp Engn, Memphis, TN 38152 USA.
C3 University of Memphis
RP Majmudar, CA (corresponding author), Univ Memphis, Dept Elect & Comp Engn, Memphis, TN 38152 USA.
EM cmjmudar@memphis.edu; bmorshed@memphis.edu
CR Cassani R, 2014, FRONT AGING NEUROSCI, V6, DOI 10.3389/fnagi.2014.00055
   Chi YM, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2485984.2485991
   Consul-Pacareu Sergi, 2014, P 2014 IAJC ISAM INT, p[78, 12]
   Delorme A, 2004, J NEUROSCI METH, V134, P9, DOI 10.1016/j.jneumeth.2003.10.009
   Gorji H.T., 2013, J. Information Engineering and Applications, V3, P39
   Joyce CA, 2004, PSYCHOPHYSIOLOGY, V41, P313, DOI 10.1111/j.1469-8986.2003.00141.x
   Khatun S, 2015, INT CONF ELECTRO INF, P335, DOI 10.1109/EIT.2015.7293364
   Krishnaveni V, 2006, J NEURAL ENG, V3, P338, DOI 10.1088/1741-2560/3/4/011
   Kumar RS, 2008, INT J COMPUT SCI NET, V8, P87
   Lloyd RO, 2015, ACTA PAEDIATR, V104, P152, DOI 10.1111/apa.12869
   Mahajan R, 2014, 2014 IEEE HEALTHCARE INNOVATION CONFERENCE (HIC), P133, DOI 10.1109/HIC.2014.7038892
   Mahajan R, 2015, IEEE J BIOMED HEALTH, V19, P158, DOI 10.1109/JBHI.2014.2333010
   Majmudar CA, 2015, INT CONF ELECTRO INF, P330, DOI 10.1109/EIT.2015.7293363
   Massé F, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2485984.2485990
   Mboup M., 2012, P IEEE INT WORKSH MA, P1
   Morshed B.I., 2014, J. Bioeng. Biomed. Sci, V4, P1, DOI DOI 10.4172/2155-9538.1000128
   Nam Y, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423644
   Noureddin Borna, 2010, THESIS
   Peng Hong., 2011, Proceedings of 2011 international workshop on Ubiquitous affective awareness and intelligent interaction, P1, DOI DOI 10.1145/2030092.2030094
   Ramanan SV, 2004, 2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, P1027, DOI 10.1109/ICCCAS.2004.1346353
   Soomro MH, 2013, 2013 ICME INTERNATIONAL CONFERENCE ON COMPLEX MEDICAL ENGINEERING (CME), P186, DOI 10.1109/ICCME.2013.6548236
   Sweeney KT, 2013, IEEE T BIO-MED ENG, V60, P97, DOI 10.1109/TBME.2012.2225427
   Teplan M., 2002, Measurement science review, V2, DOI DOI 10.1021/PR070350L
   Tiganj Z, 2010, IFMBE PROC, V28, P175
NR 24
TC 10
Z9 11
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2016
VL 16
IS 1
AR 20
DI 10.1145/2983629
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EH0GM
UT WOS:000391441900020
DA 2024-07-18
ER

PT J
AU Ahmed, R
   Ramanathan, P
   Saluja, KK
AF Ahmed, Rehan
   Ramanathan, Parameswaran
   Saluja, Kewal K.
TI Necessary and Sufficient Conditions for Thermal Schedulability of
   Periodic Real-Time Tasks Under Fluid Scheduling Model
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Real-Time Systems; Algorithms; Thermal Analysis; Scheduling; thermal
   constraints; schedulability analysis
ID MANAGEMENT; SYSTEM
AB With the growing need to address the thermal issues in modern processing platforms, various performance throttling schemes have been proposed in literature (DVFS, clock gating, and so on) to manage temperature. In real-time systems, such methods are often unacceptable, as they can result in potentially catastrophic deadline misses. As a result, real-time scheduling research has recently focused on developing algorithms that meet the compute deadline while satisfying power and thermal constraints. Basic bounds that can determine if a set of tasks can be scheduled or not were established in the 1970s based on computation utilization. Similar results for thermal bounds have not been forthcoming. In this article, we address the problem of thermal constraint schedulability of tasks and derive necessary and sufficient conditions for thermal feasibility of periodic tasksets on a unicore system. We prove that a GPS-inspired fluid scheduling scheme is thermally optimal when context switch/preemption overhead is ignored. Extension of sufficient conditions to a nonfluid model is still an open problem. We also extend some of the results to a multicore processing environment. We demonstrate the efficacy of our results through extensive simulations. We also evaluate the proposed concepts on a hardware testbed.
C1 [Ahmed, Rehan] Swiss Fed Inst Technol, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
   [Ramanathan, Parameswaran; Saluja, Kewal K.] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Wisconsin System; University of Wisconsin Madison
RP Ahmed, R (corresponding author), Swiss Fed Inst Technol, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland.
EM rehan.ahmed@tik.ee.ethz.ch; parmesh.saluja@engr.wisc.edu;
   parmesh.saluja@engr.wisc.edu
CR Ahmed R, 2013, I CONF VLSI DESIGN, P25, DOI 10.1109/VLSID.2013.157
   Ahn Y, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P102, DOI 10.1109/ECRTS.2008.32
   [Anonymous], P REAL TIM EMB TECHN
   [Anonymous], P EUR C REAL TIM SYS
   [Anonymous], P REAL TIM EMB TECHN
   [Anonymous], RTCSA 2013
   [Anonymous], P EUR C REAL TIM SYS
   [Anonymous], P REAL TIM COMP SYST
   [Anonymous], 2012, INT TECHNOLOGY ROADM
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bennett JCR, 1996, IEEE INFOCOM SER, P120, DOI 10.1109/INFCOM.1996.497885
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chaturvedi V., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1802, DOI 10.1109/CIT.2010.312
   Chen JJ, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P236
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fisher N, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P131, DOI 10.1109/RTAS.2009.34
   Hettiarachchi PM, 2013, EUROMICRO, P37, DOI 10.1109/ECRTS.2013.15
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Hung CM, 2006, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2006.22
   Kumar P, 2012, IEEE REAL TIME, P77, DOI 10.1109/RTAS.2012.12
   Kumar P, 2011, EUROMICRO, P81, DOI 10.1109/ECRTS.2011.16
   Kursun E, 2006, 3 WORKSH TEMP AW COM
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu H, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P92, DOI 10.1109/ECRTS.2008.18
   Liu Yongpan, 2007, DESIGN AUTOMATION TE, P1, DOI [10.1109/DATE.2007.364517, DOI 10.1109/DATE.2007.364517]
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   Quan G., 2008, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, P267
   Quan G, 2009, EUROMICRO, P207, DOI 10.1109/ECRTS.2009.28
   Schor L., 2013, Formal Methods for Components and Objects, P294
   Schor L, 2012, IEEE REAL TIME, P87, DOI 10.1109/RTAS.2012.14
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Viswanath R., 2000, Intel Tech. J, VQ3
   Wang SQ, 2006, REAL TIM SYST SYMP P, P323, DOI 10.1109/RTSS.2006.16
   Yong Fu, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P111, DOI 10.1109/RTAS.2010.9
   Yun B, 2013, IEEE REAL TIME, P185, DOI 10.1109/RTAS.2013.6531091
NR 39
TC 17
Z9 19
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2016
VL 15
IS 3
AR 49
DI 10.1145/2883612
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4AQ
UT WOS:000381422700010
DA 2024-07-18
ER

PT J
AU Dutt, N
   Jantsch, A
   Sarma, S
AF Dutt, Nikil
   Jantsch, Axel
   Sarma, Santanu
TI Toward Smart Embedded Systems: A Self-aware System-on-Chip (SoC)
   Perspective
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Smart Embedded System; System-on-Chip; Run-time System; Self-Awareness;
   Self-Adaptation; Autonomous System; dynamic power management; dynamic
   reliability management; reliability modeling; variability; resilience
   sensor; resilience estimation; prediction
ID POWER MANAGEMENT; ARCHITECTURE; PREDICTION; CHALLENGES; IMPACT; ENERGY;
   ERRORS
AB Embedded systems must address a multitude of potentially conflicting design constraints such as resiliency, energy, heat, cost, performance, security, etc., all in the face of highly dynamic operational behaviors and environmental conditions. By incorporating elements of intelligence, the hope is that the resulting "smart" embedded systems will function correctly and within desired constraints in spite of highly dynamic changes in the applications and the environment, as well as in the underlying software/hardware platforms. Since terms related to "smartness" (e.g., self-awareness, self-adaptivity, and autonomy) have been used loosely in many software and hardware computing contexts, we first present a taxonomy of "self-x" terms and use this taxonomy to relate major "smart" software and hardware computing efforts. A major attribute for smart embedded systems is the notion of self-awareness that enables an embedded system to monitor its own state and behavior, as well as the external environment, so as to adapt intelligently. Toward this end, we use a System-on-Chip perspective to show how the CyberPhysical System-on-Chip (CPSoC) exemplar platform achieves self-awareness through a combination of cross-layer sensing, actuation, self-aware adaptations, and online learning. We conclude with some thoughts on open challenges and research directions.
C1 [Dutt, Nikil] Univ Calif Irvine, Dept Comp Sci, Donald Bren Sch Informat & Comp Sci, Zot Code 3435, Irvine, CA 92697 USA.
   [Jantsch, Axel] TU Wien, Gusshausstr 27-29, A-1040 Vienna, Austria.
   [Sarma, Santanu] Univ Calif Irvine, Dept Comp Sci, 8730,Costa Verde Blvd,Apt 2459, San Diego, CA 92122 USA.
C3 University of California System; University of California Irvine;
   Technische Universitat Wien; University of California System; University
   of California Irvine
RP Dutt, N (corresponding author), Univ Calif Irvine, Dept Comp Sci, Donald Bren Sch Informat & Comp Sci, Zot Code 3435, Irvine, CA 92697 USA.
EM dutt@ics.uci.edu; jantsch@ict.tuwien.ac.at; santanus@uci.edu
OI Jantsch, Axel/0000-0003-2251-0004
FU National Science Foundation [CCF-1029783]
FX This work was partially supported by the National Science Foundation,
   under grant CCF-1029783 (Variability Expedition).
CR [Anonymous], 2000, IEEE T VLSI SYST
   ARM Inc, 2013, BIG LITTLE TECHN FUT
   Austin T, 2008, IEEE DES TEST COMPUT, V25, P322, DOI 10.1109/MDT.2008.107
   Baars B. J., 2009, INT J MACHINE CONSCI
   Baars B.J., 1989, COGNITIVE THEORY CON
   Baars BJ, 2002, TRENDS COGN SCI, V6, P47, DOI 10.1016/S1364-6613(00)01819-2
   Bakhouya M, 2012, EMBED MULTI-COR SYST, P1
   Bakhouya M, 2014, PROCEDIA COMPUT SCI, V32, P862, DOI 10.1016/j.procs.2014.05.503
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Barroso Luiz Andre, 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, V4, P1, DOI [DOI 10.2200/S00516ED2V01Y201306CAC024, DOI 10.2200/S00193ED1V01Y200905CAC006]
   Bartolini Andrea., 2011, Design, Automation Test in Europe Conference Exhibition DATE, P1
   Bartolini Andrea., 2010, Proceedings of the 20th symposium on Great lakes symposium on VLSI, P311
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bernstein JB, 2006, MICROELECTRON RELIAB, V46, P1957, DOI 10.1016/j.microrel.2005.12.004
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Borkar S, 2003, DES AUT CON, P338
   Borkar S, 2013, 2013 THIRD BERKELEY SYMPOSIUM ON ENERGY EFFICIENT ELECTRONIC SYSTEMS (E3S)
   Borkar S, 2011, DES AUT CON, P214
   Borkar S, 2011, COMMUN ACM, V54, P67, DOI 10.1145/1941487.1941507
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Cancare F., 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P169, DOI 10.1109/AHS.2011.5963932
   Carter NP, 2010, DES AUT TEST EUROPE, P1023
   Chen Tao, 2014, COMPUTING RES REPOSI
   Cheng B., 2009, SOFTWARE ENG SELF AD
   Clark A., 2001, MINDWARE INTRO PHILO
   Cong-Vinh P, 2012, EMBED MULTI-COR SYST, pXIX
   Coskun AK, 2008, DES AUT CON, P890
   Curtis-Maury M, 2008, IEEE T PARALL DISTR, V19, P1396, DOI 10.1109/TPDS.2007.70804
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   Dhiman G, 2009, DES AUT CON, P664
   DIJKSTRA EW, 1974, COMMUN ACM, V17, P643, DOI 10.1145/361179.361202
   Ebi Thomas, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P302, DOI 10.1145/1687399.1687457
   Endsley M. R., 1988, P HUM FACT SOC ANN M, V32, P97, DOI DOI 10.1177/154193128803200221
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fang L, 2005, IEEE T INSTRUM MEAS, V54, P2342, DOI 10.1109/TIM.2005.858557
   Faniyi Funmilade, 2014, 2014 IEEE/IFIP Conference on Software Architecture (WICSA), P91, DOI 10.1109/WICSA.2014.18
   Fausett L., 1994, FUNDAMENTALS NEURAL
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Floyd MS, 2007, IBM J RES DEV, V51, P733, DOI 10.1147/rd.516.0733
   Ghosh D, 2007, DECIS SUPPORT SYST, V42, P2164, DOI 10.1016/j.dss.2006.06.011
   Grey G., 2013, BIG LITTLE SOFTWARE, P2013
   Guang L, 2012, EMBED MULTI-COR SYST, P135
   Guang L, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698783
   Guang Liang, 2010, INT J EMBED REAL-TIM, V1, P2
   Haykin S., 2009, NEURAL NETWORKS LEAR
   Hengstler S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P360, DOI 10.1109/IPSN.2007.4379696
   Henkel J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P69
   Henkel J, 2012, ASIA S PACIF DES AUT, P193, DOI 10.1109/ASPDAC.2012.6164944
   Higuchi Tetsuya., 2006, EVOLVABLE HARDWARE
   Hoffman Eric, 2007, INTERFACE, P1
   Hoffmann H., 2013, 2013 P INT C EMB, P1
   Hoffmann H., 2010, P INT C AUT COMP ICA, P79
   Hoffmann H, 2014, EUROMICRO, P223, DOI 10.1109/ECRTS.2014.32
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Hoffmann Henry., 2010, SEEC FRAMEWORK SELF
   Hong K, 2013, P 2 ACM SIGCOMM WORK, P15, DOI DOI 10.1145/2491266.2491270
   INAGAKI Toshiyuki, 2005, 4 IARP IEEE RAS EURO
   Isci C, 2006, INT SYMP MICROARCH, P359
   Jafri Syed M. A. H., 2012, P C SELF AD NETW EMB
   Jantsch A, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2661644
   Jennings B, 2015, J NETW SYST MANAG, V23, P567, DOI 10.1007/s10922-014-9307-7
   Kaindl H, 2013, IEEE T SYST MAN CY-S, V43, P164, DOI 10.1109/TSMCA.2012.2192922
   Karl E, 2006, DES AUT CON, P1057, DOI 10.1109/DAC.2006.229438
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Kleeberger VB, 2013, IEEE MICRO, V33, P46, DOI 10.1109/MM.2013.67
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Kornaros G, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442088
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Laddaga R., 2001, Self-Adaptive Software. First International Workshop, IWSAS 2000. Revised Papers (Lecture Notes in Computer Science Vol.1936), P11
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Lefurgy CR, 2013, IEEE MICRO, V33, P35, DOI 10.1109/MM.2013.52
   Lewis P. R., 2011, Proceedings of the 2011 Fifth IEEE Conference on Self-Adaptive and Self-Organizing Systems Workshops (SASOW 2011), P102, DOI 10.1109/SASOW.2011.25
   Lewis Peter R., 2015, IEEE COMPUTER
   Li Tuo., 2013, P 50 ANN DESIGN AUTO, P62, DOI [DOI 10.1145/2463209.2488809, 10.1145/2463209.2488809.]
   Ljung Lennart, 1998, System identification
   Maggio Martina., 2011, ICAC, V11, P201
   Mathieu Poirier, 2013, KERNEL SWITCHER SOLU
   Mercati P, 2014, PR IEEE COMP DESIGN, P448, DOI 10.1109/ICCD.2014.6974718
   Mercati Pietro., 2013, P 50 ANN DESIGN AUTO, P2
   Mercati Pietro., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1
   Mitra S, 2010, DES AUT TEST EUROPE, P1029
   Mitra S, 2011, IEEE J EM SEL TOP C, V1, P30, DOI 10.1109/JETCAS.2011.2135630
   Mittal Sparsh., 2014, INT J COMPUTER AIDED
   Morin A, 2006, CONSCIOUS COGN, V15, P358, DOI 10.1016/j.concog.2005.09.006
   Motus Lo., 2009, MIL COMM C MILCOM
   Nassif SR, 2010, DES AUT TEST EUROPE, P1011
   Nathuji Ripal, 2007, Operating Systems Review, V41, P265, DOI 10.1145/1323293.1294287
   Neisser U, 1997, ANN NY ACAD SCI, V818, P19, DOI 10.1111/j.1749-6632.1997.tb48243.x
   Oreizy P, 1999, IEEE INTELL SYST APP, V14, P54, DOI 10.1109/5254.769885
   Organic Computing, ORG COMP IN
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Preden J urgo-Soren, 2012, THESIS
   Preden J, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2661647
   Preden J, 2013, PROC SPIE, V8742, DOI 10.1117/12.2016249
   Preden Jurgo-Soren, 2006, P ECHISE EXPL CONT H
   Psaier H, 2011, COMPUTING, V91, P43, DOI 10.1007/s00607-010-0107-y
   Pylyshyn Z., 1984, Computation and Cognition: toward a Foundation for Cognitive Science
   Quinn Heather M., 2011, TECHNICAL REPORT
   Raghavan A, 2012, INT S HIGH PERF COMP, P249
   Rangan KK, 2009, CONF PROC INT SYMP C, P302, DOI 10.1145/1555815.1555793
   Reddi V. J., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P77, DOI 10.1109/MICRO.2010.35
   Reddi VJ, 2012, ASIA S PACIF DES AUT, P7, DOI 10.1109/ASPDAC.2012.6165064
   Reddi VJ, 2009, INT S HIGH PERF COMP, P18, DOI 10.1109/HPCA.2009.4798233
   Rehman S, 2014, DES AUT CON, DOI 10.1145/2593069.2593127
   Rotem E, 2012, IEEE MICRO, V32, P20, DOI 10.1109/MM.2012.12
   Rubenstein M, 2014, SCIENCE, V345, P795, DOI 10.1126/science.1254295
   Rubenstein M, 2012, IEEE INT CONF ROBOT, P3293, DOI 10.1109/ICRA.2012.6224638
   Salehie M, 2009, ACM T AUTON ADAP SYS, V4, DOI 10.1145/1516533.1516538
   Sánchez-Escribano MG, 2014, PROCEDIA COMPUT SCI, V28, P473, DOI 10.1016/j.procs.2014.03.058
   Santambrogio M. D., 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2010), P149, DOI 10.1109/AHS.2010.5546266
   Sanz R, 2007, NEURAL NETWORKS, V20, P938, DOI 10.1016/j.neunet.2007.09.012
   Sarma S, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2661648
   Sarma S., 2014, DES AUT TEST EUR C E, P1
   Sarma S., 2014, CECSTR14011 U CAL
   Sarma Santanu, 2013, CECSTR1306 U CAL
   Sarma Santanu, 2015, DES AUT TEST EUR C E
   Sarma Santanu, 2015, DAC 2015
   Sarma Santanu, 2014, P INT S RAP SYST PRO
   Sarma Santanu, 2012, P 11 INT WORKSH AD R
   Satoh Ichiro, 2013, Database and Expert Systems Applications. 24th International Conference, DEXA 2013. Proceedings: LNCS 8056, P304, DOI 10.1007/978-3-642-40173-2_25
   Shafique M, 2013, DES AUT TEST EUROPE, P51
   Shafique M, 2013, ICCAD-IEEE ACM INT, P153
   Shafique Muhammad., 2014, P 2014 INT C HARDWAR, P13
   Shapiro M., 2005, ACM Queue, V2, P66, DOI 10.1145/1039511.1039537
   Shnayder Victor., 2005, SenSys, V5, P314
   Singhee A, 2010, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-1-4419-6606-3
   Sridharan R, 2008, DES AUT CON, P185
   Stoianov I, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P264, DOI 10.1109/IPSN.2007.4379686
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Sun J, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390195
   Sun J, 2009, INT SYM QUAL ELECT, P833, DOI 10.1109/ISQED.2009.4810400
   Sylvester D, 2006, IEEE DES TEST COMPUT, V23, P484, DOI 10.1109/MDT.2006.145
   Thelen E., 1994, A Dynamic Systems Approach to the Development of Cognition and Action
   Verma A, 2008, LECT NOTES COMPUT SC, V5346, P243, DOI 10.1007/978-3-540-89856-6_13
   Vernon D, 2007, IEEE T EVOLUT COMPUT, V11, P151, DOI 10.1109/TEVC.2006.890274
   Wang XR, 2011, IEEE T PARALL DISTR, V22, P245, DOI 10.1109/TPDS.2010.91
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Wu Q, 2005, INT SYMP MICROARCH, P271
   Wu Q, 2004, ACM SIGPLAN NOTICES, V39, P248, DOI 10.1145/1037187.1024423
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Yao X, 1999, IEEE T SYST MAN CY C, V29, P87, DOI 10.1109/5326.740672
   Ye J, 2012, PERVASIVE MOB COMPUT, V8, P36, DOI 10.1016/j.pmcj.2011.01.004
   Zakaria H., 2011, AUTONOMIC NETWORKING
NR 144
TC 59
Z9 66
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 22
DI 10.1145/2872936
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500003
DA 2024-07-18
ER

PT J
AU Johnson, TT
   Bak, S
   Caccamo, M
   Sha, L
AF Johnson, Taylor T.
   Bak, Stanley
   Caccamo, Marco
   Sha, Lui
TI Real-Time Reachability for Verified Simplex Design
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Verification; Formal verification; hybrid systems;
   cyber-physical systems
ID HYBRID SYSTEMS; VERIFICATION; ABSTRACTIONS; CONSTRUCTION
AB The Simplex architecture ensures the safe use of an unverifiable complex/smart controller by using it in conjunction with a verified safety controller and verified supervisory controller (switching logic). This architecture enables the safe use of smart, high-performance, untrusted, and complex control algorithms to enable autonomy without requiring the smart controllers to be formally verified or certified. Simplex incorporates a supervisory controller that will take over control from the unverified complex/smart controller if it misbehaves and use a safety controller. The supervisory controller should (1) guarantee that the system never enters an unsafe state (safety), but should also (2) use the complex/smart controller as much as possible (minimize conservatism). The problem of precisely and correctly defining the switching logic of the supervisory controller has previously been considered either using a control-theoretic optimization approach or through an offline hybrid-systems reachability computation. In this work, we show that a combined online/offline approach that uses aspects of the two earlier methods, along with a real-time reachability computation, also maintains safety, but with significantly less conservatism, allowing the complex controller to be used more frequently. We demonstrate the advantages of this unified approach on a saturated inverted pendulum system, in which the verifiable region of attraction is over twice as large compared to the earlier approach. Additionally, to validate the claims that the real-time reachability approach may be implemented on embedded platforms, we have ported and conducted embedded hardware studies using both ARM processors and Atmel AVR microcontrollers. This is the first ever demonstration of a hybrid-systems reachability computation in real time on actual embedded platforms, which required addressing significant technical challenges.
C1 [Johnson, Taylor T.] Univ Texas Arlington, Dept Comp Sci & Engn, 500 UTA Blvd,Box 19015, Arlington, TX 76019 USA.
   [Bak, Stanley] Air Force Res Lab AFRL RQQA, 2210 Eighth St,Bldg 146,Room 300, Wright Patterson AFB, OH 45433 USA.
   [Caccamo, Marco; Sha, Lui] Univ Illinois, Champaign, IL USA.
   [Caccamo, Marco; Sha, Lui] Univ Illinois, Dept Comp Sci, Siebel Ctr Comp Sci, 201 N Goodwin Ave, Urbana, IL 61801 USA.
C3 University of Texas System; University of Texas Arlington; University of
   Illinois System; University of Illinois Urbana-Champaign; University of
   Illinois System; University of Illinois Urbana-Champaign
RP Johnson, TT (corresponding author), Univ Texas Arlington, Dept Comp Sci & Engn, 500 UTA Blvd,Box 19015, Arlington, TX 76019 USA.
EM taylor.johnson@acm.org; mcaccamo@illinois.edu; lrs@illinois.edu
RI johnson, taylor/GRX-4598-2022; Johnson, Taylor T/E-8862-2015
OI Johnson, Taylor T/0000-0001-8021-9923
FU National Science Foundation (NSF) [CNS-1302563, CNS-1219064, CNS
   13-29886, CNS 13-30077, CNS 1464311, CCF 1527398]; Office of Naval
   Research (ONR) [N00014-12-1-0046]; Air Force Research Laboratory's
   Information Directorate (AFRL/RI) through the Visiting Faculty Research
   Program (VFRP) [FA8750-13-2-0115]; AFRL [FA8750-15-1-0105]; Air Force
   Office of Scientific Research (AFOSR) [FA9550-15-1-0258]; AFOSR Summer
   Faculty Fellowship Program (SFFP); Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [1527398]
   Funding Source: National Science Foundation; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1464311]
   Funding Source: National Science Foundation
FX The authors are grateful for the feedback from the anonymous reviewers
   of this article and its earlier revision [Bak et al. 2014] that
   significantly helped improve this article. The material presented in
   this article is based upon work supported by the National Science
   Foundation (NSF) under grant numbers CNS-1302563, CNS-1219064, CNS
   13-29886, CNS 13-30077, CNS 1464311, and CCF 1527398, by the Office of
   Naval Research (ONR) under grant number N00014-12-1-0046, by the Air
   Force Research Laboratory's Information Directorate (AFRL/RI) through
   the Visiting Faculty Research Program (VFRP) under contract number
   FA8750-13-2-0115, AFRL through contract number FA8750-15-1-0105, the Air
   Force Office of Scientific Research (AFOSR) in part under contract
   number FA9550-15-1-0258, and the AFOSR Summer Faculty Fellowship Program
   (SFFP). The U.S. government is authorized to reproduce and distribute
   reprints for Governmental purposes notwithstanding any copyright
   notation thereon. Any opinions, findings, and conclusions or
   recommendations expressed in this publication are those of the authors
   and do not necessarily reflect the views of the AFRL, AFRL/RI, AFOSR,
   NSF, or ONR.
CR Aiello Michael, 2010, P AM I AER ASTR GUID
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   [Anonymous], 2000, THESIS
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], 2011, SIGBED REV
   [Anonymous], 1997, THESIS
   [Anonymous], 1994, STUD APPL MATH
   Aubin J.-P., 1991, Viability Theory
   Bagnara R, 2008, SCI COMPUT PROGRAM, V72, P3, DOI 10.1016/j.scico.2007.08.001
   Bak Stanley, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P143, DOI 10.1109/RTAS.2010.27
   Bak S., 2009, THESIS
   Bak S., 2015, P 18 INT C HYBR SYST
   Bak S., 2011, P INT C CYB PHYS SYS
   Bak S., 2013, THESIS
   Bak Stanley., 2016, HYCREATE TOOL OVERAP
   Bak Stanley, 2014, IEEE REAL TIM SYST R
   Bak Stanley, 2009, 15 IEEE REAL TIM EMB
   Bengtsson J., 1996, Hybrid Systems III. Verification and Control, P232, DOI 10.1007/BFb0020949
   Benvenuti L, 2014, INT J ROBUST NONLIN, V24, P699, DOI 10.1002/rnc.2914
   Branicky MS, 1998, IEEE T AUTOMAT CONTR, V43, P475, DOI 10.1109/9.664150
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Clark Matthew, 2013, TECHNICAL REPORT
   Crenshaw TL, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P400, DOI 10.1109/RTSS.2007.34
   Dang T, 1998, LECT NOTES COMPUT SC, V1386, P96
   Dang T, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P11
   Duggirala Parasara Sridhar, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P68, DOI 10.1007/978-3-662-46681-0_5
   Eggers A, 2011, LECT NOTES COMPUT SC, V7041, P172, DOI 10.1007/978-3-642-24690-6_13
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Gao Sicun, 2013, INT C FORM METH COMP
   Gillula Jeremy H., 2014, Proceedings of the 17th international conference on Hybrid systems, P173, DOI DOI 10.1145/2562059.2562117
   Gueguen H, 2009, ANNU REV CONTROL, V33, P25, DOI 10.1016/j.arcontrol.2009.03.002
   Henzinger T. A., 1995, Proceedings of the Twenty-Seventh Annual ACM Symposium on the Theory of Computing, P373, DOI 10.1145/225058.225162
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   Hindmarsh AC, 2005, ACM T MATH SOFTWARE, V31, P363, DOI 10.1145/1089014.1089020
   Johnson T.T., 2014, FORMAL MODELING ANAL
   Kapinski J., 2002, IEEE Conference on Computer-Aided Control System Design, P98
   KHALIL H., 2014, Nonlinear Systems, V3rd
   Lafferriere G, 2000, MATH CONTROL SIGNAL, V13, P1, DOI 10.1007/PL00009858
   Li T, 2014, IEEE T PARALL DISTR, V25, P642, DOI 10.1109/TPDS.2013.50
   Li T, 2012, ACM IEEE INT CONF CY, P13, DOI 10.1109/ICCPS.2012.10
   Lin K.-J., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P210
   Liu C. L., 1973, J ASS COMPUTING MACH, V20
   LIU JWS, 1994, P IEEE, V82, P83, DOI 10.1109/5.259428
   Lofberg J., 2004, P IEEE INT S COMPUTE
   Mitsch S, 2014, LECT NOTES COMPUT SC, V8734, P199, DOI 10.1007/978-3-319-11164-3_17
   Mohan Sibin, 2013, P 2 ACM INT C HIGH C, P10
   Moore R. E., 1966, INTERVAL ANAL
   Murthy A., 2012, SAF SEC SYST SOFTW S
   MUSLINER DJ, 1995, ARTIF INTELL, V74, P83, DOI 10.1016/0004-3702(94)00008-O
   Neher M., 2007, SIAM J NUMERICAL ANA, V45
   Ratschan S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210276
   Seto D., 2000, CMUSEI99TR020
   Seto D., 1999, 99TR023 CMUSEI
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Soderstrom T., 1988, System Identification
   Tiwari A, 2008, FORM METHOD SYST DES, V32, P57, DOI 10.1007/s10703-007-0044-3
   Toh KC, 1999, OPTIM METHOD SOFTW, V11-2, P545, DOI 10.1080/10556789908805762
   Vandenberghe L, 1998, SIAM J MATRIX ANAL A, V19, P499, DOI 10.1137/S0895479896303430
   Wang XF, 2013, ACM IEEE INT CONF CY, P41, DOI 10.1109/ICCPS.2013.6603998
   Yao JG, 2013, IEEE T IND INFORM, V9, P346, DOI 10.1109/TII.2012.2219060
   [No title captured]
NR 62
TC 19
Z9 23
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 26
DI 10.1145/2723871
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500007
DA 2024-07-18
ER

PT J
AU Nouri, A
   Bozga, M
   Molnos, A
   Legay, A
   Bensalem, S
AF Nouri, Ayoub
   Bozga, Marius
   Molnos, Anca
   Legay, Axel
   Bensalem, Saddek
TI <i>ASTROLABE</i>: A Rigorous Approach for System-Level Performance
   Modeling and Analysis
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Stochastic Models; Statistics; Formal Methods;
   Many-cores; performance evaluation; model-based design
ID ABSTRACTION; DESIGN
AB Building abstract system-level models that faithfully capture performance and functional behavior for embedded systems design is challenging. Unlike functional aspects, performance details are rarely available during the early design phases, and no clear method is known to characterize them. Moreover, once such models are built, they are inherently complex as they mix software models, hardware constraints, and environment abstractions. Their analysis by using traditional performance evaluation methods is reaching the limit. In this article, we present a systematic approach for building stochastic abstract performance models using statistical inference and model calibration, and we propose statistical model checking as a scalable performance evaluation technique for them.
C1 [Nouri, Ayoub; Bensalem, Saddek] Univ Grenoble Alpes, VERIMAG, F-38000 Grenoble, France.
   [Bozga, Marius] CNRS, VERIMAG, F-38000 Grenoble, France.
   [Molnos, Anca] CEA, LETI, Grenoble, France.
   [Legay, Axel] INRIA IRISA, Rennes, France.
   [Nouri, Ayoub] Univ Grenoble Alpes, Minatec Campus,17 Rue Martyrs, F-38054 Grenoble, France.
   [Bozga, Marius; Bensalem, Saddek] Minatec Campus,17 Rue Martyrs, F-38054 Grenoble, France.
   [Molnos, Anca] CEA, LETI, MINATEC Campus, F-38054 Grenoble, France.
   [Legay, Axel] Campus Univ Beaulieu, F-35042 Rennes, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; Universite Grenoble Alpes
   (UGA); Centre National de la Recherche Scientifique (CNRS); CEA;
   Universite de Rennes; Communaute Universite Grenoble Alpes; Universite
   Grenoble Alpes (UGA); CEA
RP Nouri, A (corresponding author), Univ Grenoble Alpes, VERIMAG, F-38000 Grenoble, France.; Nouri, A (corresponding author), Univ Grenoble Alpes, Minatec Campus,17 Rue Martyrs, F-38054 Grenoble, France.
EM Ayoub.Nouri@cea.fr; Marius.Bozga@imag.fr; Anca.Molnos@cea.fr;
   Axel.Legay@inria.fr; Saddek.Bensalem@imag.fr
CR Ahuja S, 2009, J LOW POWER ELECTRON, V5, P407, DOI 10.1166/jolpe.2009.1040
   Anderson T.W., 1996, NEW STAT ANAL DATA
   [Anonymous], 2010, Performance Evaluation of Computer and Communication Systems
   [Anonymous], P 10 WORKSH QUANT AS
   [Anonymous], FORM METH COMP OBJ 1
   [Anonymous], 2005, THESIS
   [Anonymous], 1974, PROC IFIP C 74
   Astefanoaei L., 2014, LNCS, V8413, P263
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Basu A, 2011, IEEE SOFTWARE, V28, P41, DOI 10.1109/MS.2011.27
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bensalem Saddek, 2012, Leveraging Applications of Formal Methods, Verification and Validation. Technologies for Mastering Change. Technologies for Mastering Change. Proceedings of the 5th International Symposium, ISoLA 2012, P327, DOI 10.1007/978-3-642-34026-0_25
   Bonakdarpour B, 2012, DISTRIB COMPUT, V25, P383, DOI 10.1007/s00446-012-0168-6
   Bourgos P., 2013, THESIS
   Box G.E., 1970, J AM STAT ASSOC, V65, P1509
   Cowan G., 1998, Statistical Data Analysis
   Dalsgaard Andreas Engelbredt., 2010, WCET, V15, P113
   Delignette-Muller M L., 2010, Fitdistrplus: help to fit of a parametric distribution to non-censored or censored data
   Giusto P, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P580, DOI 10.1109/DATE.2001.915082
   Haid W, 2009, 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P92, DOI 10.1109/ICSAMOS.2009.5289246
   Henia R., 2005, IEEE P COMP DIG TECH
   Hérault T, 2004, LECT NOTES COMPUT SC, V2937, P73
   Hua Mao, 2011, Proceedings of the 2011 Eighth International Conference on Quantitative Evaluation of Systems (QEST 2011), P111, DOI 10.1109/QEST.2011.21
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kienhuis B, 2002, LECT NOTES COMPUT SC, V2268, P18
   Kwiatkowska Marta, 2009, Performance Evaluation Review, V36, P40, DOI 10.1145/1530873.1530882
   LJUNG GM, 1978, BIOMETRIKA, V65, P297, DOI 10.2307/2335207
   Mao H, 2012, ELECTRON PROC THEOR, P49, DOI 10.4204/EPTCS.103.6
   Melpignano D, 2012, DES AUT CON, P1137
   Mohanty S., 2002, P IEEE INT ASIC SOC
   Mutch J, 2008, INT J COMPUT VISION, V80, P45, DOI 10.1007/s11263-007-0118-0
   Nouri Ayoub, 2014, 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE), P209, DOI 10.1109/MEMCOD.2014.6961864
   Nouri A., 2015, THESIS
   Nouri A, 2015, INT J SOFTW TOOLS TE, V17, P171, DOI 10.1007/s10009-014-0313-6
   Nouri A, 2014, LECT NOTES COMPUT SC, V8734, P340, DOI 10.1007/978-3-319-11164-3_28
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Pimentel AD, 2008, J SIGNAL PROCESS SYS, V50, P99, DOI 10.1007/s11265-007-0085-2
   Pimentel AD, 2008, INT J EMBED SYST, V3, P181, DOI 10.1504/IJES.2008.020299
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Vose D., 2008, RISK ANAL QUANTITATI
NR 43
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 31
DI 10.1145/2885498
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500012
DA 2024-07-18
ER

PT J
AU Zhang, DQ
   Wan, JF
   He, ZJ
   Zhao, SJ
   Fan, K
   Park, SO
   Jiang, ZB
AF Zhang, Daqiang
   Wan, Jiafu
   He, Zongjian
   Zhao, Shengjie
   Fan, Ke
   Park, Sang Oh
   Jiang, Zhibin
TI Identifying Region-Wide Functions Using Urban Taxicab Trajectories
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Region-wide functions; taxicab trajectories; urban computing; social
   networks; vehicular networks
ID CLASSIFICATION; MOBILITY; TIME; METRICS
AB With the urban development and enlargement, various regions such as residential zones and administrative districts now appear as parts of cities. People exhibit different mobility patterns in each region, which is closely relevant to region-wide functions. In this article, we propose a scheme to discover region-wide functions using large-scale Shanghai taxicab trajectories that capture enormous traces for more than 13,000 taxicabs over a period of about 3 years. We investigate these taxicab trajectories and conduct an extensive preliminary study. Then, we divide the city into disjointed regions using Voronoi decomposition. By incorporating people's pick-up and drop-off information, we refine the Voronoi partitioning results to identify region-wide functional areas. Finally, we study people's movement frequency on weekdays and weekends for every kind of urban functional regions. We also look into human mobility within or across the identified urban functional regions. Experimental results show that human movement is bounded with the function of urban regions, and more than 90% of people visit neighboring (less than 20km travel distance) functional regions with high probability.
C1 [Zhang, Daqiang; He, Zongjian; Fan, Ke; Jiang, Zhibin] Tongji Univ, Shanghai, Peoples R China.
   [Wan, Jiafu] South China Univ Technol, Guangzhou, Guangdong, Peoples R China.
   [Zhao, Shengjie] MOE, Key Lab Embedded Syst & Serv Comp, Shanghai, Peoples R China.
   [Park, Sang Oh] Korea Inst Sci & Technol Informat, Headquarters 245 Daehak Ro, Seoul 34141, South Korea.
   [Zhang, Daqiang] Room 509,Jishi Bldg,4800,Caoan Rd, Shanghai 201804, Peoples R China.
   [Wan, Jiafu] Room 306,SMAE Bldg,381,Wushan Rd, Guangzhou 510641, Guangdong, Peoples R China.
   [He, Zongjian] Room 507,Jishi Bldg,4800,Caoan Rd, Shanghai 201804, Peoples R China.
   [Zhao, Shengjie] Room 415,SEIEE Bldg,4800,Caoan Rd, Shanghai 201804, Peoples R China.
   [Fan, Ke] Room 414,Jishi Bldg,4800,Caoan Rd, Shanghai, Peoples R China.
   [Jiang, Zhibin] Room 542,STE Bldg,4800,Caoan Rd, Shanghai 201804, Peoples R China.
C3 Tongji University; South China University of Technology; Korea Institute
   of Science & Technology Information (KISTI)
RP Zhao, SJ (corresponding author), MOE, Key Lab Embedded Syst & Serv Comp, Shanghai, Peoples R China.
EM dqzhang@tongji.edu.cn; mejwan@scut.edu.cn; hezongjian@tongji.edu.cn;
   Shengjiezhao@tongji.edu.cn; 14fanke@tongji.edu.cn; sopark3@gmail.com;
   jzb@tongji.edu.cn
RI Wan, Jiafu/I-3059-2016
OI Zhang, Daqiang/0000-0002-3812-1225; He, Zongjian/0000-0003-1295-3899
FU National Science Foundation of China [61472283, 61471267]; Fok Ying-Tong
   Education Foundation, China [142006]; Fundamental Research Funds for the
   Central Universities [2013KJ034, 2100219043, 2015ZZ079, 2100219057];
   National Basic Research Program of China (973 Program) [2014CB340404];
   Scientific Research Foundation for the Returned Overseas Chinese
   Scholars, State Education Ministry
FX The corresponding author is Dr. Shengjie Zhao. This work is partially
   supported by the National Science Foundation of China (Grant Nos.
   61472283 and 61471267), the Fok Ying-Tong Education Foundation, China
   (Grant No. 142006), the Fundamental Research Funds for the Central
   Universities (Grant No. 2013KJ034, 2100219043, 2015ZZ079 and 2100219057)
   and National Basic Research Program of China (973 Program, No.
   2014CB340404). This project is also sponsored by the Scientific Research
   Foundation for the Returned Overseas Chinese Scholars, State Education
   Ministry).
CR Ahas R, 2010, TRANSPORT RES C-EMER, V18, P45, DOI 10.1016/j.trc.2009.04.011
   [Anonymous], P 3 INT WORKSH LOC W
   [Anonymous], P 4 ACM INT WORKSH
   [Anonymous], UBICOMP
   Barfield W., 2014, Human factors in intelligent transportation systems
   Boldrini C, 2010, COMPUT COMMUN, V33, P1056, DOI 10.1016/j.comcom.2010.01.013
   Brockmann D, 2006, NATURE, V439, P462, DOI 10.1038/nature04292
   Brockmann D, 2008, IEEE PERVAS COMPUT, V7, P28, DOI 10.1109/MPRV.2008.77
   Carleer AP, 2006, INT J REMOTE SENS, V27, P1035, DOI 10.1080/01431160500297956
   Castro PS, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2543581.2543584
   Chang LP, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660488
   Chen C, 2014, IEEE T INTELL TRANSP, V15, P1451, DOI 10.1109/TITS.2014.2298892
   Chon Y, 2012, INT CONF PERVAS COMP, P206, DOI 10.1109/PerCom.2012.6199868
   Daqiang Zhang, 2012, IEEE International Conference on Communications (ICC 2012), P581, DOI 10.1109/ICC.2012.6364248
   Deng JS, 2009, LANDSCAPE URBAN PLAN, V92, P187, DOI 10.1016/j.landurbplan.2009.05.001
   Dutta N., 2013, INT C ADV VEH SYST T, P21
   Grassly NC, 2005, NATURE, V433, P417, DOI 10.1038/nature03072
   Haklay M, 2008, IEEE PERVAS COMPUT, V7, P12, DOI 10.1109/MPRV.2008.80
   Harri J., 2006, PROC 3 INT WORKSHOP, P96, DOI DOI 10.1145/1161064.1161084
   Herold M, 2003, PHOTOGRAMM ENG REM S, V69, P991, DOI 10.14358/PERS.69.9.991
   Hsu WJ, 2007, IEEE INFOCOM SER, P758, DOI 10.1109/INFCOM.2007.94
   Huang HY, 2007, IEEE T VEH TECHNOL, V56, P3381, DOI 10.1109/TVT.2007.907273
   Kim D, 2015, INTEGR COMPUT-AID E, V22, P201, DOI 10.3233/ICA-140478
   Lee J G, 2007, SIGMOD C, P593, DOI DOI 10.1145/1247480.1247546
   Li ML, 2006, CONCURR COMP-PRACT E, V18, P111, DOI 10.1002/cpe.1020
   Li Y, 2014, IEEE T VEH TECHNOL, V63, P322, DOI 10.1109/TVT.2013.2271320
   Liu Y, 2012, J GEOGR SYST, V14, P463, DOI 10.1007/s10109-012-0166-z
   Macedonio D, 2014, SCI COMPUT PROGRAM, V81, P53, DOI 10.1016/j.scico.2013.01.005
   Newman MEJ, 2004, PHYS REV E, V69, DOI 10.1103/PhysRevE.69.066133
   Pan G, 2013, IEEE T INTELL TRANSP, V14, P113, DOI 10.1109/TITS.2012.2209201
   Pang LX, 2011, LECT NOTES ARTIF INT, V7121, P237
   Paul A, 2017, IEEE SYST J, V11, P1249, DOI 10.1109/JSYST.2015.2411856
   Scellato S, 2011, LECT NOTES COMPUT SC, V6696, P152, DOI 10.1007/978-3-642-21726-5_10
   Seto KC, 2005, LANDSCAPE ECOL, V20, P871, DOI 10.1007/s10980-005-5238-8
   Tonguz O, 2007, 2007 MOBILE NETWORKING FOR VEHICULAR ENVIRONMENTS, P7, DOI 10.1109/MOVE.2007.4300825
   Tsai MF, 2015, EURASIP J WIREL COMM, DOI 10.1186/s13638-015-0262-0
   Van de Voorde T, 2011, LANDSCAPE URBAN PLAN, V102, P143, DOI 10.1016/j.landurbplan.2011.03.017
   Wan JF, 2014, IEEE COMMUN MAG, V52, P106, DOI 10.1109/MCOM.2014.6871677
   Xia Ying, 2009, Proceedings of the 2009 Sixth International Conference on Fuzzy Systems and Knowledge Discovery (FSKD 2009), P243, DOI 10.1109/FSKD.2009.504
   Yuan J., 2012, P 18 ACM SIGKDD INT, P186
   Yuanyuan YZhang., 2009, Power and Energy Engineering Conference, APPEEC Asia-Pacific, P1, DOI DOI 10.1109/GEOINFORMATICS.2009.5293469
   Zhang DQ, 2015, IEEE T IND INFORM, V11, P302, DOI 10.1109/TII.2015.2389656
   Zhang DQ, 2015, IEEE T COMPUT, V64, P452, DOI 10.1109/TC.2013.223
   Zhang DQ, 2013, MOBILE NETW APPL, V18, P803, DOI 10.1007/s11036-013-0467-6
   Zhong ZG, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146420
   Zhu YM, 2014, IEEE T PARALL DISTR, V25, P1089, DOI 10.1109/TPDS.2013.118
NR 46
TC 15
Z9 17
U1 3
U2 46
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2016
VL 15
IS 2
SI SI
AR 36
DI 10.1145/2821507
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4CK
UT WOS:000381427500017
DA 2024-07-18
ER

PT J
AU Sharma, N
   Panda, PR
   Catthoor, F
   Li, M
   Agrawal, P
AF Sharma, Namita
   Panda, Preeti Ranjan
   Catthoor, Francky
   Li, Min
   Agrawal, Prashant
TI Data Flow Transformation for Energy-Efficient Implementation of Givens
   Rotation-Based QRD
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Data flow transformation; energy optimization; matrix
   decomposition; SIMD architectures
ID DATA LAYOUT; DECOMPOSITION
AB QR decomposition (QRD), a matrix decomposition algorithm widely used in embedded application domain, can be realized in a large number of valid processing sequences that differ significantly in the number of memory accesses and computations, and hence the overall implementation energy. With modern low-power embedded processors evolving toward register files with wide memory interfaces and vector functional units (FUs), data flow in these algorithms needs to be carefully devised to efficiently utilize the costly wide memory accesses and the vector FUs. In this article, we present an energy-efficient data flow transformation strategy for the Givens rotation-based QRD.
C1 [Sharma, Namita] Indian Inst Technol Delhi, Delhi, India.
   [Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, Hauz Khas, New Delhi 110016, India.
   [Catthoor, Francky; Li, Min; Agrawal, Prashant] Interuniv Microelect Ctr, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Catthoor, Francky; Agrawal, Prashant] Katholieke Univ Leuven, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Sharma, Namita] Intel Technol India Pvt Ltd, Bengaluru 560017, Karnataka, India.
   [Li, Min] NXP Semicond, Gerstweg 2, NL-6534 AE Nijmegen, Netherlands.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Delhi; Interuniversity
   Microelectronics Centre; KU Leuven; Intel Corporation; NXP
   Semiconductors
RP Sharma, N (corresponding author), Indian Inst Technol Delhi, Delhi, India.; Sharma, N (corresponding author), Intel Technol India Pvt Ltd, Bengaluru 560017, Karnataka, India.
CR [Anonymous], 15 IEEE INT C EL CIR
   Cadence, 2012, RTL COMP
   Cescato D, 2011, IEEE T SIGNAL PROCES, V59, P1719, DOI 10.1109/TSP.2010.2104149
   CHIEN YT, 1967, IEEE T INFORM THEORY, V13, P518, DOI 10.1109/TIT.1967.1054021
   GEORGE A, 1984, LINEAR ALGEBRA APPL, V61, P55, DOI 10.1016/0024-3795(84)90022-3
   Hofmann M, 2006, PARALLEL COMPUT, V32, P222, DOI 10.1016/j.parco.2005.11.001
   Huang ZY, 2011, IEEE T CIRCUITS-I, V58, P2531, DOI 10.1109/TCSI.2011.2123770
   Hwang YT, 2008, IEEE INT SYMP CIRC S, P932, DOI 10.1109/ISCAS.2008.4541572
   Lee MW, 2012, IEEE INT SYMP CIRC S, P21, DOI 10.1109/ISCAS.2012.6271699
   Ma L, 2011, IEEE T SIGNAL PROCES, V59, P1858, DOI 10.1109/TSP.2011.2105485
   Maltsev A, 2006, IEEE INT SYMP CIRC S, P385
   Mardia K. V., 1979, MULTIVARIATE ANAL, P457
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Park N, 2003, IEEE T PARALL DISTR, V14, P640, DOI 10.1109/TPDS.2003.1214317
   Pratt W. K., 1975, DIGITAL IMAGE PROCES
   Rust J, 2013, DES AUT TEST EUROPE, P97
   Sharma N., 2014, IEEE Proceedings of the Custom Integrated Circuits Conference, P1
   Sharma N, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2747875
   Sharma N, 2013, INT CONF ACOUST SPEE, P2610, DOI 10.1109/ICASSP.2013.6638128
   Singh CK, 2007, I CONF VLSI DESIGN, P836, DOI 10.1109/VLSID.2007.177
   Synopsys, 2006, PRIMEPOWER
   Vander Aa Tom, 2011, Proceedings 2011 IEEE 9th Symposium on Application Specific Processors (SASP 2011), P102, DOI 10.1109/SASP.2011.5941087
NR 22
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2016
VL 15
IS 1
AR 18
DI 10.1145/2837025
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DI7BL
UT WOS:000373654000018
DA 2024-07-18
ER

PT J
AU Mihajlovic, B
   Zilic, Z
   Gross, WJ
AF Mihajlovic, Bojan
   Zilic, Zeljko
   Gross, Warren J.
TI Architecture-Aware Real-Time Compression of Execution Traces
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Software debugging; trace generation; trace compression; branch
   prediction
ID DEBUG SUPPORT
AB In recent years, on-chip trace generation has been recognized as a solution to the debugging of increasingly complex software. An execution trace can be seen as the most fundamentally useful type of trace, allowing the execution path of software to be determined post hoc. However, the bandwidth required to output such a trace can be excessive. Our architecture-aware trace compression (AATC) scheme adds an on-chip branch predictor and branch target buffer to reduce the volume of execution trace data in real time through on-chip compression. Novel redundancy reduction strategies are employed, most notably in exploiting the widespread use of linked branches and the compiler-driven movement of return addresses between link register, stack, and program counter. In doing so, the volume of branch target addresses is reduced by 52%, whereas other algorithmic improvements further decrease trace volume. An analysis of spatial and temporal redundancy in the trace stream allows a comparison of encoding strategies to be made for systematically increasing compression performance. A combination of differential, Fibonacci, VarLen, and Move-to-Front encodings are chosen to produce two compressor variants: a performance-focused xAATC that encodes 56.5 instructions/bit using 24,133 gates and an area-efficient fAATC that encodes 48.1 instructions/bit using only 9,854 gates.
C1 [Mihajlovic, Bojan; Zilic, Zeljko; Gross, Warren J.] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 0E9, Canada.
C3 McGill University
RP Mihajlovic, B (corresponding author), McGill Univ, Dept Elect & Comp Engn, 3480 Univ St,Room 633, Montreal, PQ H3A 0E9, Canada.
EM bojan.mihajlovic@mail.mcgill.ca; fzeljko.zilic@mcgill.ca;
   warren.gross@mcgill.ca
CR [Anonymous], 2011, EMB TRAC MACR ARCH S
   [Anonymous], 2012, 5001 IEEEISTO
   ARM, 2011, REALVIEW DEB US GUID
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Burtscher M, 2005, IEEE T COMPUT, V54, P1329, DOI 10.1109/TC.2005.186
   Chung ES, 2010, IEEE T COMPUT AID D, V29, P1459, DOI 10.1109/TCAD.2010.2057870
   GNU, 2015, GDB GNU PROJ DEB
   GNU, 2015, GCC GNU COMP COLL
   Godefroid Patrice, 2008, P WORKSH EXPL CONC E
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hailpern B, 2002, IBM SYST J, V41, P4, DOI 10.1147/sj.411.0004
   Hopkins ABT, 2006, IEE P-COMPUT DIG T, V153, P197, DOI 10.1049/ip-cdt:20050194
   Hopkins ABT, 2006, IEEE T COMPUT, V55, P174, DOI 10.1109/TC.2006.22
   Jeang Yuan-Long, 2006, P INT C INN COMP INF, P14
   Jiménez DA, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P243
   Kao CF, 2007, IEEE T CIRCUITS-I, V54, P530, DOI 10.1109/TCSI.2006.887613
   Mihajlovic B., 2011, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, New York, NY, USA, P331, DOI DOI 10.1145/1973009.1973075
   Mihajlovic B, 2014, EMBED MULTI-COR SYST, P257
   Mihajlovic B, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2678022
   Milenkovic A, 2011, IEEE T COMPUT, V60, P992, DOI 10.1109/TC.2010.146
   Milenkovic M, 2007, IEEE DATA COMPR CONF, P283
   Orme W., 2008, CISC VIS NETW IND GL
   PLATTNER B, 1984, IEEE T SOFTWARE ENG, V10, P756, DOI 10.1109/TSE.1984.5010304
   Uzelac V, 2014, IEEE T COMPUT, V63, P1008, DOI 10.1109/TC.2012.267
   Uzelac V, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P97, DOI 10.1145/1878921.1878938
   Uzelac V, 2009, DES AUT CON, P738
   Yang FC, 2010, IEEE T VLSI SYST, V18, P732, DOI 10.1109/TVLSI.2009.2014872
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 28
TC 3
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 75
DI 10.1145/2766449
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600015
DA 2024-07-18
ER

PT J
AU Mirzoyan, D
   Akesson, B
   Stuijk, S
   Goossens, K
AF Mirzoyan, Davit
   Akesson, Benny
   Stuijk, Sander
   Goossens, Kees
TI Maximizing the Number of Good Dies for Streaming Applications in
   NoC-Based MPSoCs Under Process Variation
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Design; Process variation; multiprocessor
   system; reduced design margins
AB Scaling CMOS technology into nanometer feature-size nodes has made it practically impossible to precisely control the manufacturing process. This results in variation in the speed and power consumption of a circuit. As a solution to process-induced variations, circuits are conventionally implemented with conservative design margins to guarantee the target frequency of each hardware component in manufactured multiprocessor chips. This approach, referred to as worst-case design, results in a considerable circuit upsizing, in turn reducing the number of dies on a wafer.
   This work deals with the design of real-time systems for streaming applications (e.g., video decoders) constrained by a throughput requirement (e.g., frames per second) with reduced design margins, referred to as better-than-worst-case design. To this end, the first contribution of this work is a complete modeling framework that captures a streaming application mapped to an NoC-based multiprocessor system with voltage-frequency islands under process-induced die-to-die and within-die frequency variations. The framework is used to analyze the impact of variations in the frequency of hardware components on application throughput at the system level. The second contribution of this work is a methodology to use the proposed framework and estimate the impact of reducing circuit design margins on the number of good dies that satisfy the throughput requirement of a real-time streaming application. We show on both synthetic and real applications that the proposed better-than-worst-case design approach can increase the number of good dies by up to 9.6% and 18.8% for designs with and without fixed SRAM and IO blocks, respectively.
C1 [Mirzoyan, Davit] Delft Univ Technol, NL-2600 AA Delft, Netherlands.
   [Akesson, Benny] Czech Tech Univ, CR-16635 Prague, Czech Republic.
   [Stuijk, Sander; Goossens, Kees] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
C3 Delft University of Technology; Czech Technical University Prague;
   Eindhoven University of Technology
RP Mirzoyan, D (corresponding author), Delft Univ Technol, NL-2600 AA Delft, Netherlands.
EM davit.mirzoyan@yahoo.com; k.b.akesson@tue.nl; s.stuijk@tue.nl;
   kees.goossens@es.ele.tue.nl
RI Akesson, Benny/D-6528-2013; Stuijk, Sander/S-8565-2019; Goossens,
   Kees/E-9233-2015
OI Akesson, Benny/0000-0003-2949-2080; Stuijk, Sander/0000-0002-2518-6847; 
FU EU [FP7 288008 T-CREST, 288248 Flextiles]; NL STW [10346 NEST]; Ministry
   of Education of the Czech Republic [CZ.1.07/2.3.00/30.0034];  [Catrene
   CA104 Cobra];  [CA505 BENEFIC];  [CA703 OpenES];  [ARTEMIS-2013-1 621429
   EMC2];  [621353 DEWI]
FX This work was partially funded by projects EU FP7 288008 T-CREST and
   288248 Flextiles, Catrene CA104 Cobra, CA505 BENEFIC, CA703 OpenES,
   ARTEMIS-2013-1 621429 EMC2 and 621353 DEWI, NL STW 10346 NEST, and the
   Ministry of Education of the Czech Republic under project number
   CZ.1.07/2.3.00/30.0034.
CR [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], 2013, SIGBED REV
   Bamakhrama M. A., 2012, 2012 Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)
   Bhattacharyya Shuvra S., 1999, J VLSI SIGNAL PROCES, V21
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   de Gyvez J. P., 2012, T VERY LARGE SCALE I, V20, P1
   Dighe S, 2011, IEEE J SOLID-ST CIRC, V46, P184, DOI 10.1109/JSSC.2010.2080550
   Friedberg P., 2005, P QUAL EL DES ISQED, DOI [http://dx.doi.org/10.1109/ISQED.2005.82, DOI 10.1109/ISQED.2005]
   Garg S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391967
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Hansson A, 2009, IET COMPUT DIGIT TEC, V3, P398, DOI 10.1049/iet-cdt.2008.0093
   Hernández C, 2012, IEEE T COMPUT AID D, V31, P294, DOI 10.1109/TCAD.2011.2170071
   Huang Lin, 2010, P DES AUT C DAC 10
   Kwangok Jeong A., 2009, T SEMICONDUCTOR MANU, V4, DOI [http://dx.doi.org/10.1109/TSM.2009.2031789, DOI 10.1109/TSM.2009.2031789]
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Marculescu D, 2008, IEEE T COMPUT AID D, V27, P893, DOI 10.1109/TCAD.2008.917969
   Meincke T., 1999, P INT S CIRC SYST IS, V2, DOI [http://dx.doi.org/10.1109/ISCAS.1999.780794, DOI 10.1109/ISCAS.1999.780794]
   Millberg Mikael, 2004, P INT C VLSI DES VLS
   Miranda M., 2009, Quality of Electronic Design, P547, DOI DOI 10.1109/ISQED.2009.4810353
   Mirzoyan D., 2013, THESIS
   Mirzoyan D, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2490819
   Mirzoyan Davit, 2013, P EMB SYST REAL TIM
   Muttersbach J., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P52, DOI 10.1109/ASYNC.2000.836791
   Oh H, 2004, J VLSI SIG PROC SYST, V37, P41, DOI 10.1023/B:VLSI.0000017002.91721.0e
   Pang LT, 2009, IEEE J SOLID-ST CIRC, V44, P2233, DOI 10.1109/JSSC.2009.2022217
   Pang Liang-Teck, 2008, CUST INT CIRC C CICC, DOI [http://dx.doi.org/10.1109/0100.2008.4672038, DOI 10.1109/0100.2008.4672038]
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Rylyakov A., 2008, IEEE CUST INTEGR CIR, P431, DOI DOI 10.1109/CICC.2008.4672113
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   Stuijk S., 2007, P DES AUT C DAC 07, P6, DOI [http://dx.doi.org/10.1145/1278480.1278674, DOI 10.1145/1278480.1278674]
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   van Berkel C. H., 2009, P DES AUT TEST EUR C
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Wassel Hassan M. G., 2013, SIGARCH COMPUTER ARC, V41, P3, DOI [http://dx.doi.org/10.1145/2508148.248597210.1145/2508148.2485972, DOI 10.1145/2508148.2485972]
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 41
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2015
VL 14
IS 4
SI SI
AR 83
DI 10.1145/2785968
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ6JG
UT WOS:000367206600023
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Davis, RI
   Burns, A
   Marinho, J
   Nelis, V
   Petters, SM
   Bertogna, M
AF Davis, Robert I.
   Burns, Alan
   Marinho, Jose
   Nelis, Vincent
   Petters, Stefan M.
   Bertogna, Marko
TI Global and Partitioned Multiprocessor Fixed Priority Scheduling with
   Deferred Preemption
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Theory; Verification; Deferred preemption;
   limited preemption; global scheduling; partitioned scheduling; fixed
   priority; real-time; multiprocessor; multicore
ID RESPONSE-TIME ANALYSIS; SCHEDULABILITY ANALYSIS; ASSIGNMENT; TASKS
AB This article introduces schedulability analysis for Global Fixed Priority Scheduling with Deferred Preemption (gFPDS) for homogeneous multiprocessor systems. gFPDS is a superset of Global Fixed Priority Preemptive Scheduling (gFPPS) and Global Fixed Priority Nonpreemptive Scheduling (gFPNS). We show how schedulability can be improved using gFPDS via appropriate choice of priority assignment and final nonpreemptive region lengths, and provide algorithms that optimize schedulability in this way. Via an experimental evaluation we compare the performance of multiprocessor scheduling using global approaches: gFPDS, gFPPS, and gFPNS, and also partitioned approaches employing FPDS, FPPS, and FPNS on each processor.
C1 [Davis, Robert I.; Burns, Alan] Univ York, Dept Comp Sci, Real Time Syst Res Grp, York YO10 5GH, N Yorkshire, England.
   [Marinho, Jose; Nelis, Vincent; Petters, Stefan M.] ISEP, CISTER INESC TEC, Oporto, Portugal.
   [Bertogna, Marko] Univ Modena, I-41100 Modena, Italy.
C3 University of York - UK; INESC TEC; Instituto Politecnico do Porto;
   Universita di Modena e Reggio Emilia
RP Davis, RI (corresponding author), Univ York, Dept Comp Sci, Real Time Syst Res Grp, Deramore Lane, York YO10 5GH, N Yorkshire, England.
EM rob.davis@york.ac.uk; alan.burns@york.ac.uk; jmsm@isep.ipp.pt;
   nelis@isep.ipp.pt; smp@isep.ipp.pt; marko.bertogna@unimore.it
RI Marinho, Jose/HPG-1081-2023; Burns, Alan/AAF-2700-2019; BERTOGNA,
   Marko/E-8966-2012
OI BERTOGNA, Marko/0000-0003-2115-4853; Nelis, Vincent/0000-0002-2955-0503
FU UK EPSRC Tempo project [EP/G055548/1]; UK EPSRC MCC project
   [EP/K011626/1]; Portuguese National Funds through FCT (Portuguese
   Foundation for Science and Technology); ERDF (European Regional
   Development Fund) through COMPETE (Operational Programme "Thematic
   Factors of Competitiveness"), within the RePoMuC project
   [FCOMP-01-0124-FEDER-015050]; EPSRC [EP/G055548/1] Funding Source: UKRI
FX This work was partially funded by the UK EPSRC Tempo project
   (EP/G055548/1), the UK EPSRC MCC project (EP/K011626/1), and by
   Portuguese National Funds through FCT (Portuguese Foundation for Science
   and Technology), and by ERDF (European Regional Development Fund)
   through COMPETE (Operational Programme "Thematic Factors of
   Competitiveness"), within the RePoMuC project
   (FCOMP-01-0124-FEDER-015050).
CR Altmeyer S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P261, DOI 10.1109/RTSS.2011.31
   Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Audsley N.C, 1991, 164 YCS U YORK
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Baruah S, 2005, EUROMICRO, P137, DOI 10.1109/ECRTS.2005.32
   Baruah S, 2008, LECT NOTES COMPUT SC, V4904, P215
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bertogna M., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P251, DOI 10.1109/RTSS.2011.30
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2006, LECT NOTES COMPUT SC, V3974, P306
   Bertogna M, 2011, EUROMICRO, P217, DOI 10.1109/ECRTS.2011.28
   Bertogna M, 2010, EUROMICRO, P251, DOI 10.1109/ECRTS.2010.9
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Blum M., 1973, Journal of Computer and System Sciences, V7, P448, DOI 10.1016/S0022-0000(73)80033-9
   Brandenburg B. B, 2014, MPISWS2014007 MPISWS2014007
   Brandenburg B.B., 2011, PhD Thesis
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Burns Alan., 1994, Advances in Real-Time Systems, P225
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Davis RI, 2013, IEEE INT CONF EMBED, P1, DOI 10.1109/RTCSA.2013.6732198
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Davis RI, 2012, REAL TIM SYST SYMP P, P39, DOI 10.1109/RTSS.2012.57
   Davis RI, 2012, REAL-TIME SYST, V48, P750, DOI 10.1007/s11241-012-9149-x
   Davis RI, 2011, IEEE REAL TIME, P245, DOI 10.1109/RTAS.2011.31
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Davis RI, 2009, REAL-TIME SYST, V43, P211, DOI 10.1007/s11241-009-9079-4
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fisher N, 2006, P IASTED INT C PAR D
   Fisher N, 2006, EUROMICRO, P118, DOI 10.1109/ECRTS.2006.30
   Garey M., 1979, SER MATH SCI SERIES
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Kalyanasundaram B, 1995, AN S FDN CO, P214
   Lunniss W., 2014, Leibniz Transactions on Embedded Systems, V1, P01, DOI DOI 10.4230/LITESV001-I001-A001
   Marinho J, 2013, REAL TIM SYST SYMP P, P182, DOI 10.1109/RTSS.2013.26
   Marinho JM, 2012, DES AUT TEST EUROPE, P497
   Oh DI, 1998, REAL-TIME SYST, V15, P183, DOI 10.1023/A:1008098013753
   Yao G, 2009, IEEE INT CONF EMBED, P351, DOI 10.1109/RTCSA.2009.44
NR 45
TC 14
Z9 15
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 47
DI 10.1145/2739954
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800009
DA 2024-07-18
ER

PT J
AU Kerrison, S
   Eder, K
AF Kerrison, Steve
   Eder, Kerstin
TI Energy Modeling of Software for a Hardware Multithreaded Embedded
   Microprocessor
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Performance; Software energy modeling; multithreading;
   ISA-level energy modeling; embedded systems; computer architecture; XMOS
   XS1 xCORE
ID POWER ESTIMATION METHODOLOGY; LEVEL; CONSUMPTION
AB This article examines a hardware multithreaded microprocessor and discusses the impact such an architecture has on existing software energy modeling techniques. A framework is constructed for analyzing the energy behavior of the XMOS XS1-L multithreaded processor and a variation on existing software energy models is proposed, based on analysis of collected energy data. It is shown that by combining execution statistics with sufficient data on the processor's thread activity and instruction execution costs, a multithreaded software energy model used with Instruction Set Simulation can yield an average error margin of less than 7%.
C1 [Kerrison, Steve; Eder, Kerstin] Univ Bristol, Dept Comp Sci, Bristol BS8 1UB, Avon, England.
C3 University of Bristol
RP Kerrison, S (corresponding author), Univ Bristol, Dept Comp Sci, Merchant Venturers Bldg,Woodland Rd, Bristol BS8 1UB, Avon, England.
EM steve.kerrison@bristol.ac.uk; ker-stin.eder@bristol.ac.uk
RI Kerrison, Steve/HJI-0771-2023
OI Kerrison, Steve/0000-0002-6752-6504
FU European Union Seventh Framework Programme (FP7) [318337]
FX The research leading to these results has received funding from the
   European Union Seventh Framework Programme (FP7/2007-2013) under grant
   agreement no 318337, ENTRA - Whole-Systems Energy Transparency.
CR [Anonymous], 2003, INT HYP THREAD TECHN
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bovet D. P., 2005, Understanding the Linux Kernel: from I/O ports to process management
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Butenhof David R., 1997, Programming with POSIX threads
   Contreras G, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P221, DOI 10.1109/LPE.2005.195518
   David May, 2008, XS1 L SYSTEM SPECIFI
   Fonseca R., 2008, OSDI, P323
   Ibrahim MEA, 2008, CONF REC ASILOMAR C, P1840, DOI 10.1109/ACSSC.2008.5074746
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Lee S, 2001, ACM SIGPLAN NOTICES, V36, P1, DOI 10.1145/384196.384201
   Liqat U, 2014, LECT NOTES COMPUT SC, V8901, P72, DOI 10.1007/978-3-319-14125-1_5
   May David, 2009, XMOS XS1 INSTRUCTION
   Microsoft Corporation, 2012, PROC THREADS WIND
   Nunez-Yanez J, 2013, MICROPROCESS MICROSY, V37, P319, DOI 10.1016/j.micpro.2012.12.004
   Qu G, 2000, DES AUT CON, P810
   Roy K, 1997, NATO ADV SCI I E-APP, V337, P433
   Russell JT, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P328, DOI 10.1109/ICCD.1998.727070
   Sami M, 2002, IEEE T COMPUT AID D, V21, P998, DOI 10.1109/TCAD.2002.801105
   Shao YS, 2013, I SYMPOS LOW POWER E, P389, DOI 10.1109/ISLPED.2013.6629328
   Sim-Panalyzer, 2004, SIM PANALYZER 2 0 RE
   Steinke S., 2001, P INT WORKSH POW TIM
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Tiwari V., 1994, 1994 IEEE Symposium on Low Power Electronics. Digest of Technical Papers (Cat. No.94TH0669-2), P38, DOI 10.1109/LPE.1994.573195
   Tiwari V, 1996, J VLSI SIG PROCESS S, V13, P223, DOI 10.1007/BF01130407
   WEICKER RP, 1984, COMMUN ACM, V27, P1013, DOI 10.1145/358274.358283
   WELCH TA, 1984, COMPUTER, V17, P8, DOI 10.1109/MC.1984.1659158
NR 27
TC 23
Z9 24
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 56
DI 10.1145/2700104
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800018
DA 2024-07-18
ER

PT J
AU Sayyah, P
   Lazarescu, MT
   Bocchio, S
   Ebeid, E
   Palermo, G
   Quaglia, D
   Rosti, A
   Lavagno, L
AF Sayyah, Parinaz
   Lazarescu, Mihai T.
   Bocchio, Sara
   Ebeid, Emad
   Palermo, Gianluca
   Quaglia, Davide
   Rosti, Alberto
   Lavagno, Luciano
TI Virtual Platform-Based Design Space Exploration of Power-Efficient
   Distributed Embedded Applications
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Embedded Design; Design Space Exploration; Energy Optimization;
   Real-Time Performance; Wireless sensor networks; power management
   techniques; network simulator; model-based design; power/performance
   tradeoffs
AB Networked embedded systems are essential building blocks of a broad variety of distributed applications ranging from agriculture to industrial automation to healthcare and more. These often require specific energy optimizations to increase the battery lifetime or to operate using energy harvested from the environment. Since a dominant portion of power consumption is determined and managed by software, the software development process must have access to the sophisticated power management mechanisms provided by state-of-the-art hardware platforms to achieve the best tradeoff between system availability and reactivity. Furthermore, internode communications must be considered to properly assess the energy consumption.
   This article describes a design flow based on a SystemC virtual platform including both accurate power models of the hardware components and a fast abstract model of the wireless network. The platform allows both model-driven design of the application and the exploration of power and network management alternatives. These can be evaluated in different network scenarios, allowing one to exploit power optimization strategies without requiring expensive field trials. The effectiveness of the approach is demonstrated via experiments on a wireless body area network application.
C1 [Sayyah, Parinaz] Harman Becker Automot Syst, Turin, Italy.
   [Lazarescu, Mihai T.; Lavagno, Luciano] Politecn Torino, I-10129 Turin, Italy.
   [Bocchio, Sara; Rosti, Alberto] STMicroelectronics, Agrate Brianza, Italy.
   [Ebeid, Emad] Aarhus Univ, DK-8000 Aarhus C, Denmark.
   [Palermo, Gianluca] Politecn Milan, Milan, Italy.
   [Quaglia, Davide] Univ Verona, I-37100 Verona, Italy.
   [Quaglia, Davide] EDALab Srl, Verona, Italy.
C3 Polytechnic University of Turin; STMicroelectronics; Aarhus University;
   Polytechnic University of Milan; University of Verona
RP Sayyah, P (corresponding author), Harman Becker Automot Syst Srl, Corso Unione Soviet 612-15-A, I-10135 Turin, TO, Italy.
EM parinaz.sayyah@harman.com; mihai.lazarescu@polito.it;
   sara.bocchio@st.com; esme@eng.au.dk; gianluca.palermo@polimi.it;
   davide.quaglia@univr.it; alberto.rosti@st.com; luciano.lavagno@polito.it
RI Ebeid, Emad/F-1682-2017; Ebeid, Emad Samuel Malki/ABF-1325-2020;
   PALERMO, GIANLUCA/U-5867-2019; Ebeid, Emad Samuel Malki/JCE-6255-2023;
   Lazarescu, Mihai Teodor/N-2420-2013
OI Ebeid, Emad/0000-0002-7847-149X; PALERMO, GIANLUCA/0000-0001-7955-8012;
   Quaglia, Davide/0000-0002-0775-939X; Lazarescu, Mihai
   Teodor/0000-0003-0884-5158
FU EU FP7 COMPLEX project
FX This work was supported by the EU FP7 COMPLEX project.
CR [Anonymous], 2011, P FOR SPEC DES LANG
   Cheong Elaine., 2005, Proceedings of the 3rd international conference on Embedded networked sensor systems, SenSys '05, P302
   Crepaldi M, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P1005, DOI 10.1109/DSD.2013.114
   Croce S, 2008, COMPUT J, V51, P227, DOI 10.1093/comjnl/bxm046
   Du W., 2010, 3 INT ICST C SIM TOO, V9
   Du W, 2011, EURASIP J WIREL COMM, P1, DOI 10.1186/1687-1499-2011-143
   Fummi F, 2008, 2008 FORUM ON SPECIFICATION, VERIFICATION AND DESIGN LANGUAGES, P73
   Girod L, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK 2004 USENIX ANNUAL TECHNICAL CONFERENCE, P283
   Gravina R, 2008, IEEE SYS MAN CYBERN, P2809, DOI 10.1109/ICSMC.2008.4811722
   Grüttner K, 2013, MICROPROCESS MICROSY, V37, P966, DOI 10.1016/j.micpro.2013.09.001
   LAN/MAN Standards Committee of the IEEE Computer Society, 2006, TECHNICAL REPORT
   Lazarescu M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P423, DOI 10.1109/DSD.2012.123
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Liao Stan., 2002, System design with SystemC
   Lora M, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P262, DOI 10.1109/DSD.2014.73
   Mattern F, 2010, LECT NOTES COMPUT SC, V6462, P242, DOI 10.1007/978-3-642-17226-7_15
   McCanne S., 1989, NETWORK SIMULATOR NS
   Mesin L, 2014, EURASIP J WIREL COMM, DOI 10.1186/1687-1499-2014-23
   Miller JA, 1997, PROC ANNU SIMUL SYMP, P31, DOI 10.1109/SIMSYM.1997.586473
   Mozumdar Mohammad Mostafizur Rahman, 2010, 2010 International Symposium on Industrial Embedded Systems (SIES 2010), P88, DOI 10.1109/SIES.2010.5551370
   Mulas F, 2010, P 2010 ACM S APPL CO, P756
   Österlind F, 2006, C LOCAL COMPUT NETW, P641
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Polley J, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P145, DOI 10.1109/SAHCN.2004.1381912
   Quaglia D., 2013, SYSTEMC NETWORK SIMU
   Simon Gyula, 2003, IEEE AER C IEEE, V3
   The Mathworks, 1998, TECHNICAL REPORT
   Titzer BL, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P477
   Varga A., 2008, P 1 INT C SIMULATION, P60, DOI DOI 10.4108/ICST.SIMUTOOLS2008.3027
   Xinjie Chang, 1999, WSC'99. 1999 Winter Simulation Conference Proceedings. `Simulation - A Bridge to the Future' (Cat. No.99CH37038), P307, DOI 10.1109/WSC.1999.823089
NR 30
TC 12
Z9 13
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAY
PY 2015
VL 14
IS 3
SI SI
AR 49
DI 10.1145/2723161
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CJ7MN
UT WOS:000355679800011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Khan, UA
   Rinner, B
AF Khan, Umair Ali
   Rinner, Bernhard
TI Online Learning of Timeout Policies for Dynamic Power Management
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Dynamic power management; reinforcement
   learning; traffic monitoring; online learning; timeout policies
ID PREDICTIVE SYSTEM SHUTDOWN; DESIGN; NETWORKS
AB Dynamic power management (DPM) refers to strategies which selectively change the operational states of a device during runtime to reduce the power consumption based on the past usage pattern, the current workload, and the given performance constraint. The power management problem becomes more challenging when the workload exhibits nonstationary behavior which may degrade the performance of any single or static DPM policy.
   This article presents a reinforcement learning (RL)-based DPM technique for optimal selection of timeout values in the different device states. Each timeout period determines how long the device will remain in a particular state before the transition decision is taken. The timeout selection is based on workload estimates derived from a Multilayer Artificial Neural Network (ML-ANN) and an objective function given by weighted performance and power parameters. Our DPM approach is further able to adapt the power-performance weights online to meet user-specified power and performance constraints, respectively. We have completely implemented our DPM algorithm on our embedded traffic surveillance platform and performed long-term experiments using real traffic data to demonstrate the effectiveness of the DPM. Our results show that the proposed learning algorithm not only adequately explores the power-performance trade-off with nonstationary workload but can also successfully perform online adjustment of the trade-off parameter in order to meet the user-specified constraint.
C1 [Khan, Umair Ali; Rinner, Bernhard] Alpen Adria Univ, Pervas Comp Grp, Inst Networked & Embedded Syst, A-9020 Klagenfurt, Austria.
C3 University of Klagenfurt
RP Khan, UA (corresponding author), Alpen Adria Univ, Pervas Comp Grp, Inst Networked & Embedded Syst, A-9020 Klagenfurt, Austria.
EM umair.khan@aau.at
RI Khan, Umair Ali/AAJ-5769-2020
OI Khan, Umair Ali/0000-0002-8560-764X
FU Austrian Research Promotion Agency [825840]
FX This work has been sponsored in part by the Austrian Research Promotion
   Agency under grant 825840.
CR ACPI, 2011, 5 ACPI
   [Anonymous], 2006, P 2006 IEEE ACM INT, DOI DOI 10.1145/1233501.1233656
   Barrero F, 2010, INTERNET RES, V20, P154, DOI 10.1108/10662241011032227
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Bhatti K., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P184, DOI 10.1109/EUC.2010.35
   Bischof H, 2010, IEEE INTELL SYST, V25, P15, DOI 10.1109/MIS.2010.28
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Bogdan P, 2011, ACM IEEE INT CONF CY, P99, DOI 10.1109/ICCPS.2011.14
   Bogdan P, 2011, IEEE DES TEST COMPUT, V28, P78, DOI 10.1109/MDT.2010.142
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Chung EY, 2002, IEEE T COMPUT, V51, P1345, DOI 10.1109/TC.2002.1047758
   David R, 2012, IEEE INT CONF VLSI, P147, DOI 10.1109/VLSI-SoC.2012.6379021
   DOUGLIS F, 1995, COMPUT SYST, V8, P381
   Durand J., 2012, J ROYAL STAT SOC, V3
   Eui-Young Chung, 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P274, DOI 10.1109/ICCAD.1999.810661
   Fallahi A, 2007, IEEE WIREL COMMUN, V14, P40, DOI 10.1109/MWC.2007.4407226
   Ghasemazar M, 2012, PR IEEE COMP DESIGN, P108, DOI 10.1109/ICCD.2012.6378625
   Hwang CH, 2000, ACM T DES AUTOMAT EL, V5, P226, DOI 10.1145/335043.335046
   Hwang YS, 2010, IEEE T CONSUM ELECTR, V56, P713, DOI 10.1109/TCE.2010.5505992
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   Jung H, 2010, IEEE T COMPUT AID D, V29, P1395, DOI 10.1109/TCAD.2010.2059270
   Kandasamy N., 2004, P INFORM, V9, P1
   Khan U. A., 2013, THESIS ALPEN ADRIA U
   Khan U. A., 2011, P 9 WORKSH INT SOL E, P47
   Khan U. A., 2012, P IEEE C GREEN COMP
   Khan U. A., 2012, P ITS WORLD C
   Khan U. A., 2012, P IEEE REAL TIM EMB
   Kong F, 2006, 2006 IMACS: MULTICONFERENCE ON COMPUTATIONAL ENGINEERING IN SYSTEMS APPLICATIONS, VOLS 1 AND 2, P1437
   Lu YH, 2001, IEEE DES TEST COMPUT, V18, P10, DOI 10.1109/54.914592
   Moser Clemens, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P81, DOI 10.1109/ASPDAC.2010.5419916
   Natarajan S., 2005, ACM International Conference Proceeding Series, P601, DOI DOI 10.1145/1102351.1102427
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Olsen CM, 2006, IEEE T MOBILE COMPUT, V5, P816, DOI 10.1109/TMC.2006.103
   Paul A., 2013, ADV SCI LETT, V19, P2046, DOI DOI 10.1166/ASL.2013.4634
   Phit T., 2006, P INT C
   Pletzer F, 2012, 2012 IEEE NINTH INTERNATIONAL CONFERENCE ON ADVANCED VIDEO AND SIGNAL-BASED SURVEILLANCE (AVSS), P434, DOI 10.1109/AVSS.2012.63
   Prabha VL, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/65478
   Qinru Qiu, 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P555, DOI 10.1109/DAC.1999.781377
   Ren ZY, 2005, IEEE T COMPUT, V54, P409, DOI 10.1109/TC.2005.66
   Shih HC, 2012, COMPUT NETW, V56, P548, DOI 10.1016/j.comnet.2011.10.005
   Simunic T., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P11, DOI 10.1145/345910.345914
   Simunic T, 2001, IEEE T COMPUT AID D, V20, P840, DOI 10.1109/43.931003
   Srivastava MB, 1996, IEEE T VLSI SYST, V4, P42, DOI 10.1109/92.486080
   Sutton R. S., 1990, Machine Learning: Proceedings of the Seventh International Conference (1990), P216
   Theocharous G., 2006, Intel Technology journal, V10, P299
   Wang YZ, 2011, DES AUT CON, P41
   Wang Zhen-dong, 2011, Journal of Chinese Computer Systems, V32, P881
   Watkins C. J. C. H., 2011, MACHINE LEARN, V8, P279
   Ying Tan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P461
   Zafra A, 2011, APPL SOFT COMPUT, V11, P93, DOI 10.1016/j.asoc.2009.10.021
NR 51
TC 26
Z9 31
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
IS 4
AR 96
DI 10.1145/2529992
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW3YO
UT WOS:000346219200023
DA 2024-07-18
ER

PT J
AU Mancuso, GM
   Bini, E
   Pannocchia, G
AF Mancuso, Giulio M.
   Bini, Enrico
   Pannocchia, Gabriele
TI Optimal Priority Assignment to Control Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Verification; Real-time systems;
   control systems; priority assignment; optimal design; branch-and-bound
   optimization
ID TIME; SYSTEMS; PERIOD
AB In embedded real-time systems, task priorities are often assigned to meet deadlines. However, in control tasks, a late completion of a task has no catastrophic consequence; rather, it has a quantifiable impact in the control performance achieved by the task.
   In this article, we address the problem of determining the optimal assignment of priorities and periods of sampled-data control tasks that run over a shared computation unit. We show that the minimization of the overall cost can be performed efficiently using a branch and bound algorithm that can be further speeded up by allowing for a small degree of suboptimality. Detailed numerical simulations are presented to show the advantages of various branching alternatives, the overall algorithm effectiveness, and its scalability with the number of tasks.
C1 [Mancuso, Giulio M.] Scuola Super Sant Anna, Pisa, Italy.
   [Bini, Enrico] Lund Univ, Lund, Sweden.
   [Pannocchia, Gabriele] Univ Pisa, I-56100 Pisa, Italy.
C3 Scuola Superiore Sant'Anna; Lund University; University of Pisa
RP Bini, E (corresponding author), Lund Univ, Lund, Sweden.
RI Bini, Enrico/I-8296-2016
OI Bini, Enrico/0000-0001-9205-584X; Pannocchia,
   Gabriele/0000-0002-5578-344X
FU Linneaus Center LCCC; ELLIIT Excellence Center; Marie Curie Intra
   European Fellowship within the 7th European Community Framework
   Programme
FX The research leading to these results was supported by the Linneaus
   Center LCCC, the ELLIIT Excellence Center, and the Marie Curie Intra
   European Fellowship within the 7th European Community Framework
   Programme.
CR ALTMAN E, 1989, IEEE T AUTOMAT CONTR, V34, P1098, DOI 10.1109/9.35286
   Aminifar Amir, 2014, P DES AUT TEST EUR C
   Aminifar Amir, 2012, P 33 IEEE REAL TIM S
   [Anonymous], 1988, Discrete optimization
   [Anonymous], 1997, COMPUTER CONTROLLED
   Bini E, 2008, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2008.45
   Bini E, 2009, IEEE T COMPUT, V58, P279, DOI 10.1109/TC.2008.167
   Chipalkatti R., 1989, IEEE INFOCOM'89 The Conference on Computer Communications. Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies. Technology: Emerging or Converging? (IEEE Cat. No. 89CH2702-9), P774, DOI 10.1109/INFCOM.1989.101526
   Dd Y., 1991, OPTIMAL PRIORITY ASS
   Franklin GF., 1994, Feedback control of dynamic systems
   Gao HJ, 2010, IEEE T CONTR SYST T, V18, P238, DOI 10.1109/TCST.2009.2015653
   Horst R., 1990, Global Optimization: Deterministic Approaches, DOI DOI 10.1007/978-3-662-02598-7
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kao CY, 2007, AUTOMATICA, V43, P959, DOI 10.1016/j.automatica.2006.12.006
   KONDO R, 1985, INT J CONTROL, V41, P1051, DOI 10.1080/0020718508961183
   Kwakernaak H., 1972, LINEAR OPTIMAL CONTR
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mancuso Giulio M., 2011, P 18 IFAC WORLD C, V18, P12599
   NAIN P, 1986, IEEE T AUTOMAT CONTR, V31, P883, DOI 10.1109/TAC.1986.1104127
   Nilsson J, 1998, AUTOMATICA, V34, P57, DOI 10.1016/S0005-1098(97)00170-2
   Seto DB, 1996, REAL TIM SYST SYMP P, P13, DOI 10.1109/REAL.1996.563693
   Shin M, 2007, INT J AUTOMOT TECHN, V8, P39
   Stigge M, 2011, IEEE REAL TIME, P71, DOI 10.1109/RTAS.2011.15
   TZAFESTAS S, 1993, MATH COMPUT SIMULAT, V35, P397, DOI 10.1016/0378-4754(93)90041-R
   Wu YF, 2010, IEEE T IND INFORM, V6, P610, DOI 10.1109/TII.2010.2053378
   Yang Xu, 2014, P 19 IFAC WORLD C
NR 27
TC 15
Z9 16
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD NOV
PY 2014
VL 13
SU 5
SI SI
AR 161
DI 10.1145/2660496
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AW7AH
UT WOS:000346416300017
DA 2024-07-18
ER

PT J
AU Guan, N
   Lv, MS
   Yi, W
   Yu, G
AF Guan, Nan
   Lv, Mingsong
   Yi, Wang
   Yu, Ge
TI WCET Analysis with MRU Cache: Challenging LRU for Predictability
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Verification; Reliability; Hard real time; worst-case execution times;
   cache replacement; MRU
ID TIMING ANALYSIS
AB Most previous work on cache analysis for WCET estimation assumes a particular replacement policy called LRU. In contrast, much less work has been done for non-LRU policies, since they are generally considered to be very unpredictable. However, most commercial processors are actually equipped with these non-LRU policies, since they are more efficient in terms of hardware cost, power consumption and thermal output, while still maintaining almost as good average-case performance as LRU.
   In this work, we study the analysis of MRU, a non-LRU replacement policy employed in mainstream processor architectures like Intel Nehalem. Our work shows that the predictability of MRU has been significantly underestimated before, mainly because the existing cache analysis techniques and metrics do not match MRU well. As our main technical contribution, we propose a new cache hit/miss classification, k-Miss, to better capture the MRU behavior, and develop formal conditions and efficient techniques to decide k-Miss memory accesses. A remarkable feature of our analysis is that the k-Miss classifications under MRU are derived by the analysis result of the same program under LRU. Therefore, our approach inherits the advantages in efficiency and precision of the state-of-the-art LRU analysis techniques based on abstract interpretation. Experiments with instruction caches show that our proposed MRU analysis has both good precision and high efficiency, and the obtained estimated WCET is rather close to (typically 1%similar to 8% more than) that obtained by the state-of-the-art LRU analysis, which indicates that MRU is also a good candidate for cache replacement policies in real-time systems.
C1 [Guan, Nan; Lv, Mingsong; Yi, Wang; Yu, Ge] Northeastern Univ, Shenyang, Peoples R China.
   [Guan, Nan; Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Northeastern University - China; Uppsala University
RP Guan, N (corresponding author), Northeastern Univ, Shenyang, Peoples R China.
EM nan.guan@it.uu.se; lvmingsong@ise.neu.edu.cn; yi@it.uu.se;
   yuge@ise.neu.edu.cn
RI Yu, Ge/AAN-8191-2021
OI Lyu, Mingsong/0000-0002-4489-745X; Guan, Nan/0000-0003-3775-911X
FU NSFC [61100023]
FX M. Lv was partially sponsored by NSFC project (61100023).
CR Aho Alfred V., 1986, COMPILERS PRINCIPLES
   Al-Zoubi H., 2004, Proceedings of the 42nd annual Southeast regional conference, P267, DOI DOI 10.1145/986537.986601
   Allen FE., 1970, P S COMP OPT
   Altmeyer S, 2010, ACM SIGPLAN NOTICES, V45, P153, DOI 10.1145/1755951.1755911
   [Anonymous], P 13 INT WORKSH SOFT
   [Anonymous], P 10 WORKSH WCET AN
   [Anonymous], 2007, Modern operating systems
   Arnold R., 1994, P RTSS
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Huynh BK, 2011, IEEE REAL TIME, P203, DOI 10.1109/RTAS.2011.27
   Ballabriga C, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P341, DOI 10.1109/ECRTS.2008.34
   Berkelaar M., lp solve, a Mixed Integer Linear Programming (MILP) solver
   Cullmann Christoph, 2011, P 2011 SIGPLAN SIGBE, P121
   Eklov D., 2011, 2011 International Conference on Parallel Processing, P165, DOI 10.1109/ICPP.2011.15
   Ferdinand C., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P16, DOI 10.1007/BFb0057777
   FERDINAND C, 1997, THESIS U SAARLANDES
   Grund D, 2010, EUROMICRO, P155, DOI 10.1109/ECRTS.2010.8
   Grund D, 2009, LECT NOTES COMPUT SC, V5673, P120, DOI 10.1007/978-3-642-03237-0_10
   Guan N, 2012, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2012.31
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hardy D, 2008, REAL TIM SYST SYMP P, P456, DOI 10.1109/RTSS.2008.10
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Hennessy J.L., 2006, Computer Architecture: A Quantitative Approach'', V4th
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Li Y. S., 1996, P 1996 REAL TIM SYST
   LI YTS, 1995, DES AUT CON, P456
   Liang Y, 2012, REAL-TIME SYST, V48, P638, DOI 10.1007/s11241-012-9160-2
   Lv M., 2012, CATE SIMULATOR CACHE
   Malamy A., 1994, United States Patent, Patent No. 5029072
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Mueller Frank, 1994, Ph.D. Dissertation
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   Reineke J., 2008, THESIS SAARLAND U
   Reineke J, 2008, ACM SIGPLAN NOTICES, V43, P51, DOI 10.1145/1379023.1375665
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Reineke J, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435238
   Sen R., 2007, P 7 ACM IEEE INT C E, P203
   Sondag T, 2010, REAL TIM SYST SYMP P, P395, DOI 10.1109/RTSS.2010.8
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilhelm R, 2009, IEEE T COMPUT AID D, V28, P966, DOI 10.1109/TCAD.2009.2013287
NR 42
TC 11
Z9 12
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 123
DI 10.1145/2584655
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100006
DA 2024-07-18
ER

PT J
AU Zhu, XM
   Huang, PC
   Meng, JY
   Han, S
   Mok, AK
   Chen, DJ
   Nixon, M
AF Zhu, Xiuming
   Huang, Pei-Chi
   Meng, Jianyong
   Han, Song
   Mok, Aloysius K.
   Chen, Deji
   Nixon, Mark
TI ColLoc: A Collaborative Location and Tracking System on WirelessHART
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; WirelessHART; real-time embedded
   system; localization; roaming; UWB localization; collaborative TOA/RSSI
   localization; trilateration; extended Kalman filter
ID LOCALIZATION; PERFORMANCE
AB Localization in wireless sensor networks is an important functionality that is required for tracking personnel and assets in industrial environments, especially for emergency response. Current commercial localization systems such as GPS suffer from the limitations of either high cost or low availability in many situations (e.g., indoor environments that exclude direct line-of-sight signal reception). The development of industrial wireless sensor networks such as WirelessHART provides an alternative. In this article, we present the design and implementation of ColLoc: a collaborative location and tracking system on WirelessHART as an industrially viable solution. This solution is built upon several technological advances. First, ColLoc adds the roaming functionality to WirelessHART and thus provides a means for keeping mobile WirelessHART devices connected to the network. Second, ColLoc employs a collaborative framework to integrate different types of distance measurements into the location estimation algorithm by weighing them according to their precision levels. ColLoc adopts several novel techniques to improve distance estimation accuracy and decreases the RSSI presurvey cost. These techniques include introducing distance error range constraints to the measurements, judiciously selecting the initial point in location estimation and online updating the signal propagationmodels in the anchor nodes, integrating Extended Kalman Filter (EKF) with trilateration to track moving objects. Our implementation of ColLoc can be applied to any WirelessHART-conforming network because no modification is needed on the WirelessHART field devices. We have implemented a complete ColLoc system to validate both the design and the effectiveness of our localization algorithm. Our experiments show that the mobile device never drops out of the WirelessHART network while moving around; with the help of even one dependable anchor, using RSSI can yield at least 75% of distance errors below 5 meters, which is quite acceptable for many typical industrial automation applications.
C1 [Han, Song] Univ Texas Austin, Austin, TX 78712 USA.
   [Chen, Deji; Nixon, Mark] Emerson Proc Management, Round Rock, TX 78681 USA.
C3 University of Texas System; University of Texas Austin
RP Zhu, XM (corresponding author), Univ Texas Austin, Austin, TX 78712 USA.
EM xmzhu@cs.utexas.edu; peggy@cs.utexas.edu; jmeng@cs.utexas.edu;
   song@engr.uconn.edu; mok@cs.utexas.edu; deji.chen@emerson.com;
   mark.nixon@emerson.com
RI Huang, Pei-Chi/L-1721-2019; Huang, Pei-Chi/J-9523-2019
OI Huang, Pei-Chi/0000-0002-7163-2772; 
FU NSF [1014146]; ONR [N000141010359]; Directorate For Engineering; Div Of
   Civil, Mechanical, & Manufact Inn [1014146] Funding Source: National
   Science Foundation
FX This work was partially supported by NSF award 1014146 and ONR grant
   number N000141010359.
CR [Anonymous], P 17 IEEE REAL TIM E
   [Anonymous], P 2 ACM SIGCOMM WORK
   [Anonymous], P 2 INT C MOB SYST A
   Bahl P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P775, DOI 10.1109/INFCOM.2000.832252
   Blumenthal J., 2007, P IEEE INT S INTELLI, P1
   Caceres MA, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON WIRELESS AND MOBILE COMPUTING, NETWORKING AND COMMUNICATIONS, P123, DOI 10.1109/WiMob.2009.30
   Cong L, 2002, IEEE T WIREL COMMUN, V1, P439, DOI 10.1109/TWC.2002.800542
   Deng P, 2000, 2000 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY PROCEEDINGS, VOLS. I & II, P1501, DOI 10.1109/ICCT.2000.890944
   Elnabrawy E, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P406, DOI 10.1109/SAHCN.2004.1381942
   FOY WH, 1976, IEEE T AERO ELEC SYS, V12, P187, DOI 10.1109/TAES.1976.308294
   Galler S, 2007, 2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, P1049, DOI 10.1109/ISCIT.2007.4392171
   Gezici S, 2005, IEEE SIGNAL PROC MAG, V22, P70, DOI 10.1109/MSP.2005.1458289
   Guha S., 2005, Proceedings of the 6th ACM international symposium on Mobile ad hoc networking and computing (MOBIHOC), P205
   Kung-Chung Lee, 2010, Proceedings of the 2010 7th Workshop on Positioning, Navigation and Communication (WPNC 2010), P157, DOI 10.1109/WPNC.2010.5650817
   Manolakis DE, 1996, IEEE T AERO ELEC SYS, V32, P1239, DOI 10.1109/7.543845
   Navarro M., 2007, P IEEE WORKSH SIGN P, P1
   NELDER JA, 1965, COMPUT J, V7, P308, DOI 10.1093/comjnl/7.4.308
   Paul Anindya S., 2008, 2008 IEEE/ION Position, Location and Navigation Symposium - PLANS 2008, P646, DOI 10.1109/PLANS.2008.4569985
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Taponecco L, 2011, IEEE T WIREL COMMUN, V10, P2207, DOI 10.1109/TWC.2011.042211.100966
   Thomas NJ, 2001, IEE CONF PUBL, P216, DOI 10.1049/cp:20010044
   Tüchler M, 2005, 2005 IEEE INTERNATIONAL CONFERENCE ON ULTRA-WIDEBAND (ICU), P414, DOI 10.1109/ICU.2005.1570023
   Wang F., 2007, ACM SIGMOBILE MOBILE, V11, P3
   Xiuming Zhu, 2011, Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics (INDIN 2011), P416, DOI 10.1109/INDIN.2011.6034913
   Zhu XM, 2009, IEEE INT CONF EMBED, P263, DOI 10.1109/RTCSA.2009.36
NR 25
TC 5
Z9 6
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUL
PY 2014
VL 13
SU 4
SI SI
AR 125
DI 10.1145/2584656
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO5MX
UT WOS:000341390100008
DA 2024-07-18
ER

PT J
AU Arnold, O
   Matus, E
   Noethen, B
   Winter, M
   Limberg, T
   Fettweis, G
AF Arnold, Oliver
   Matus, Emil
   Noethen, Benedikt
   Winter, Markus
   Limberg, Torsten
   Fettweis, Gerhard
TI Tomahawk: Parallelism and Heterogeneity in Communications Signal
   Processing MPSoCs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Tomahawk;
   CoreManager; taskC; software defined radio; network-on-chip;
   heterogeneous MPSoCS; task scheduling; runtime management; instruction
   set extensions; hardware scheduler; real-time; software scheduler; data
   dependency checking; out-of-order scheduling
AB Heterogeneity and parallelism in MPSoCs for 4G (and beyond) communications signal processing are inevitable in order to meet stringent power constraints and performance requirements. The question arises on how to cope with the problem of system programmability and runtime management incurred by the statically or even dynamically varying number and type of processing elements. This work addresses this challenge by proposing the concept of a heterogeneous many-core platform called Tomahawk. Apart from the definition of the system architecture, in this approach a unified framework including a model of computation, a programming interface and a dedicated runtime management unit called CoreManager is proposed. The increase of system complexity in terms of application parallelism and number of resources may lead to a dramatic increase of the management costs, hence causing performance degradation. For this reason, the efficient implementation of the CoreManager becomes a major issue in system design. This work compares the performance and capabilities of various CoreManager HW/SW solutions, based on ASIC, RISC and ASIP paradigms. The results demonstrate that the proposed ASIP-based solution approaches the performance of the ASIC realization, while preserving the full flexibility of the software (RISC-based) implementation.
C1 [Arnold, Oliver; Matus, Emil; Noethen, Benedikt; Winter, Markus; Fettweis, Gerhard] Tech Univ Dresden, Dresden, Germany.
   [Limberg, Torsten] ZMDI Dresden, Dresden, Germany.
C3 Technische Universitat Dresden
RP Arnold, O (corresponding author), Tech Univ Dresden, Dresden, Germany.
EM oliver.arnold@tu-dresden.de
FU German Federal Ministry of Education and Research; European Union within
   the scope of the IMData; E2R; EMUCO
FX The major part of this research work has been done within the scope of
   the projects WIGWAM and CoolBase-Station, funded by the German Federal
   Ministry of Education and Research. A minor part was funded by the
   European Union within the scope of the IMData, E2R and EMUCO projects.
CR Anjum O, 2011, EURASIP J WIREL COMM, DOI 10.1186/1687-1499-2011-5
   [Anonymous], 2006, Tech. rep.
   [Anonymous], 1998, P ACM SIGPLAN C PROG
   Arnold O., 2012, P IEEE ANN S VLSI IS
   Arnold O., 2011, P SCD SEM C DRESD SC
   Arnold O., 2011, P WORKSH COMP HET AU
   Arnold O., 2010, P 10 INT WORKSH SYST
   Arnold O., 2011, P INT C EMB COMP SYS
   Bellens P., 2006, P ACM IEEE SUP C
   BIMBERG M, 2007, P 18 IEEE INT C APPL
   Bougard Bruno., 2008, Design,_Automation_and_Test_in Europe_Conference_and_Exhibition, 0, P716
   CICHON G, 2004, P 4 INT WORKSH SYST, P126
   Fatahalian K., 2006, P IEEE C SUP
   Ghuloum Anwar., 2007, CT FLEXIBLE PARALLEL
   GLOSSNER J, 2007, EURASIP J EMBEDDED S, V1, P16
   Horowitz M, 2004, ISSCC DIG TECH PAP I, V47, P132, DOI 10.1109/ISSCC.2004.1332629
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   Kneip J, 2002, IEICE T ELECTRON, VE85C, P359
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Limberg T., 2008, P 34 EUR SOL STAT CI
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Liu D, 2009, IEEE COMMUN MAG, V47, P134, DOI 10.1109/MCOM.2009.5277467
   Nilsson A, 2009, IEEE J SOLID-ST CIRC, V44, P90, DOI 10.1109/JSSC.2008.2007167
   Novo D, 2005, IEEE WRK SIG PRO SYS, P473, DOI 10.1109/SIPS.2005.1579915
   Ramacher U, 2007, COMPUTER, V40, P62, DOI 10.1109/MC.2007.362
   van Berkel K, 2005, EURASIP J APPL SIG P, V2005, P2613, DOI 10.1155/ASP.2005.2613
   Winter M., 2011, P DES AUT TEST EUR D
   Winter M, 2006, 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P91
NR 28
TC 18
Z9 20
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 107
DI 10.1145/2517087
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400009
OA Bronze
DA 2024-07-18
ER

PT J
AU Huang, YJ
   Li, JF
AF Huang, Yu-Jen
   Li, Jin-Fu
TI Yield-Enhancement Schemes for Multicore Processor and Memory Stacked 3D
   ICs
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability
ID SELF-REPAIR SCHEME; 3-D; DESIGN
AB A three-dimensional (3D) integrated circuit (IC) with multiple dies vertically connected by through-silicon-via (TSV) offers many benefits over current 2D ICs. Multicore logic-memory die stacking has been considered as one candidate for 3D ICs by utilizing the TSV to provide high data bandwidth between logic and memory. However, 3D ICs suffer from the low-yield issue. This article proposes effective yield-enhancement techniques for multicore die-stacked 3D ICs. Two reconfiguration schemes are proposed to logically swap the positions of cores in the dies of 3D ICs such that the yield of 3D ICs is increased. Two algorithms also are proposed to determine the reconfiguration effectively. Simulation results show that the proposed reconfiguration schemes can achieve a yield gain ranging from 1% to 11%.
C1 [Huang, Yu-Jen] Taiwan Semicond Mfg Corp, Hsinchu, Taiwan.
   [Li, Jin-Fu] Natl Cent Univ, Dept Elect Engn, Adv Reliable Syst Lab, Jhongli, Taiwan.
C3 Taiwan Semiconductor Manufacturing Company; National Central University
RP Huang, YJ (corresponding author), Taiwan Semicond Mfg Co, Test Chip Design Dept, Hsinchu, Taiwan.
EM jfli@ee.ncu.edu.tw
FU National Science Council, Taiwan [NSC 100-2221-E-008-048, NSC
   100-2221-E-008-037]
FX This work was supported in part by the National Science Council, Taiwan,
   under Contract NSC 100-2221-E-008-048 and Contract NSC
   100-2221-E-008-037.
CR Agarwal A, 2007, DES AUT CON, P750, DOI 10.1109/DAC.2007.375264
   [Anonymous], 2009, International technology roadmap for semiconductors 2009
   [Anonymous], 2006, ACM Journal on Emerging Technologies in Computing Systems (JETC), DOI [10.1145/1148015.1148016, DOI 10.1145/1148015.1148016]
   [Anonymous], JEDEC WID I O SINGL
   [Anonymous], P IEEE INT SOL STAT
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Chatterjee R, 2007, IEEE INT INTERC TECH, P81
   Chen YB, 2010, ICCAD-IEEE ACM INT, P471, DOI 10.1109/ICCAD.2010.5653753
   Chou CW, 2013, IEEE T COMPUT AID D, V32, P572, DOI 10.1109/TCAD.2012.2222882
   Chou CW, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P104, DOI 10.1109/VDAT.2010.5496702
   de Vries DK, 2005, IEEE T SEMICONDUCT M, V18, P136, DOI 10.1109/TSM.2004.836656
   Ferri C, 2008, ACM J EMERG TECH COM, V4, DOI 10.1145/1412587.1412592
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Healy M. B., 2010, P IEEE CUST INT CIRC, P1
   Hsieh AC, 2012, IEEE T VLSI SYST, V20, P711, DOI 10.1109/TVLSI.2011.2107924
   Hu YJ, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING, PROCEEDINGS, P59, DOI 10.1109/MTDT.2009.20
   Huang YJ, 2012, IEEE T COMPUT AID D, V31, P1600, DOI 10.1109/TCAD.2012.2198475
   Jacob P, 2009, P IEEE, V97, P108, DOI 10.1109/JPROC.2008.2007472
   JAIN A, 1991, IEEE J SOLID-ST CIRC, V26, P778, DOI 10.1109/4.78249
   Jiang L, 2010, ICCAD-IEEE ACM INT, P230, DOI 10.1109/ICCAD.2010.5654160
   Jin-Fu Li, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P541, DOI 10.1109/ASPDAC.2010.5419826
   Johnson B., 1989, Design and Analysis of Fault-Tolerant Digital Systems
   Kim JS, 2012, IEEE J SOLID-ST CIRC, V47, P107, DOI 10.1109/JSSC.2011.2164731
   Koob JC, 2005, IEEE T VLSI SYST, V13, P358, DOI 10.1109/TVLSI.2004.842890
   Koyanagi M, 2009, P IEEE, V97, P49, DOI 10.1109/JPROC.2008.2007463
   Lee J, 2012, ETRI J, V34, P388, DOI [10.4218/etrij.12.0111.0643, 10.4218/etrij.11.0111.0643]
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   Lu JQ, 2009, P IEEE, V97, P18, DOI 10.1109/JPROC.2008.2007458
   Makar S., 2007, P IEEE INT TEST C OC, P1, DOI [10.1109/TEST.2007.4437584, DOI 10.1109/TEST.2007.4437584]
   Patti RS, 2006, P IEEE, V94, P1214, DOI 10.1109/JPROC.2006.873612
   Pavlidis VF, 2009, P IEEE, V97, P123, DOI 10.1109/JPROC.2008.2007473
   Reda S, 2009, IEEE T VLSI SYST, V17, P1357, DOI 10.1109/TVLSI.2008.2003513
   Sehgal A, 2005, IEE P-COMPUT DIG T, V152, P97, DOI 10.1049/ip-cdt:20045018
   Shamshiri S., 2008, PAPER 5 3, P1
   Taouil M., 2010, Proc. IEEE International Test Conference, P1
   Verbree Jouke, 2010, 2010 15th IEEE European Test Symposium (ETS 2010), P36, DOI 10.1109/ETSYM.2010.5512785
   WILLIAMS TW, 1981, IEEE T COMPUT, V30, P987, DOI 10.1109/TC.1981.1675742
   Wu Q., 2009, 3DIC, P1
   Xu Q, 2012, ASIA S PACIF DES AUT, P731, DOI 10.1109/ASPDAC.2012.6165052
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
   Zhang T, 2009, P IEEE, V97, P161, DOI 10.1109/JPROC.2008.2007478
NR 41
TC 0
Z9 0
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2014
VL 13
SU 3
SI SI
AR 106
DI 10.1145/2567933
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AF2EW
UT WOS:000334526400008
DA 2024-07-18
ER

PT J
AU Das, A
   Kumar, A
   Veeravalli, B
AF Das, Anup
   Kumar, Akash
   Veeravalli, Bharadwaj
TI Energy-Aware Task Mapping and Scheduling for Reliable Embedded Computing
   Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Reliability; Task mapping and
   scheduling; fault tolerance; energy consumption; multimedia
   applications; synchronous dataflow graphs
ID MULTIPROCESSOR; ALGORITHMS; DESIGN
AB Task mapping and scheduling are critical in minimizing energy consumption while satisfying the performance requirement of applications enabled on heterogeneous multiprocessor systems. An area of growing concern for modern multiprocessor systems is the increase in the failure probability of one or more component processors. This is especially critical for applications where performance degradation (e.g., throughput) directly impacts the quality of service requirement. This article proposes a design-time (offline) multi-criterion optimization technique for application mapping on embedded multiprocessor systems to minimize energy consumption for all processor fault-scenarios. A scheduling technique is then proposed based on self-timed execution to minimize the schedule storage and construction overhead at runtime. Experiments conducted with synthetic and real applications from streaming and nonstreaming domains on heterogeneous MPSoCs demonstrate that the proposed technique minimizes energy consumption by 22% and design space exploration time by 100x, while satisfying the throughput requirement for all processor fault-scenarios. For scalable throughput applications, the proposed technique achieves 30% better throughput per unit energy, compared to the existing techniques. Additionally, the self-timed execution-based scheduling technique minimizes schedule construction time by 95% and storage overhead by 92%.
C1 [Das, Anup; Kumar, Akash; Veeravalli, Bharadwaj] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119077, Singapore.
C3 National University of Singapore
RP Das, A (corresponding author), Natl Univ Singapore, Dept Elect & Comp Engn, 21 Lower Kent Ridge Rd, Singapore 119077, Singapore.
EM akdas@nus.edu.sg
RI Kumar, Akash/JDM-8672-2023; Das, Anup/AAZ-4792-2021; Kumar,
   Akash/ABB-4676-2020; Kumar, Akash/KHU-7452-2024
OI Das, Anup/0000-0002-5673-2636; Kumar, Akash/0000-0001-7125-1737; Kumar,
   Akash/0000-0001-7125-1737
FU Singapore Ministry of Education [R-263-000-655-133]
FX This work was supported in part by the Singapore Ministry of Education
   Academic Research Fund Tier 1 with grant number R-263-000-655-133.
CR Al Faruque Mohammad Abdullah, 2008, P ACM DES AUT C DAC
   [Anonymous], 2011, Design, Automation Test in Europe Confer- ence Exhibition (DATE), 2011, DOI DOI 10.1109/ICC.2011.5963033
   [Anonymous], P IEEE C APPL CONC S
   [Anonymous], P IEEE ACM S NETW CH
   [Anonymous], P IEEE C APPL CONC S
   ARTIERI A, 2003, NOMADIK OPEN MULTIME
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Blazewicz J., 1976, P INT WORKSH ORG COM
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Cumming P, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P97
   Damavandpeyma Morteza, 2012, P IEEE C DES AUT TES
   Das Anup, 2012, P IEEE S RAP SYST PR
   Das Anup, 2013, P IEEE C DES AUT TES
   Das Anup, 2012, P INT C PAR DISTR SY
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   de Oliveira JA, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P67
   Dick R., 2013, EMBEDDED SYSTEM SYNT
   Gary M. R., 1979, SERIES BOOKS MATH SC
   Goh LK, 2009, IEEE T PARALL DISTR, V20, P1, DOI 10.1109/TPDS.2008.55
   Hu J., 2004, P IEEE C DES AUT TES
   Huang J., 2011, P IEEE ACM IFIP C HA
   Huang L., 2010, P IEEE C DES AUT TES
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   Jiashu Li, 2012, P IEEE INT S RAP SYS
   Kim M, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331333
   Koren Israel, 2007, Fault-Tolerant Systems
   Kumar A, 2010, IEEE T COMPUT AID D, V29, P538, DOI 10.1109/TCAD.2010.2042887
   Kumar Rakesh, 2004, P IEEE INT S COMP AR
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Lee C., 2010, P IEEE ACM IFIP C HA
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Mandelli M., 2011, P IEEE INT S CIRC SY
   Meijer M, 2008, INTEGR CIRCUIT SYST, P25, DOI 10.1007/978-0-387-76472-6_2
   Popovici K, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376807
   Quan Gang, 2007, ACM T EMBED COMPUT S, V6, P4
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Sriram S., 2000, SINGAL PROCESSING CO
   Stuijk S., 2006, P ACM DES AUT C DAC
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Wei TQ, 2011, IEEE T COMPUT AID D, V30, P1569, DOI 10.1109/TCAD.2011.2160178
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Yang C., 2007, P IEEE ACM IFIP C HA
   Ye T. T., 2003, P IEEE C DES AUT TES
   Zhang Y., 2010, P IEEE C BIOM ENG IN
   Zhao W, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1229175.1229176
   Zhu D, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880062
NR 48
TC 36
Z9 42
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2014
VL 13
SU 2
AR 72
DI 10.1145/2544375.2544392
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AA2DR
UT WOS:000330905800017
DA 2024-07-18
ER

PT J
AU Liang, Y
   Mitra, T
AF Liang, Yun
   Mitra, Tulika
TI An Analytical Approach for Fast and Accurate Design Space Exploration of
   Instruction Caches
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Cache; design space exploration;
   analytical approach
ID SIMULATION
AB Application-specific system-on-chip platforms create the opportunity to customize the cache configuration for optimal performance with minimal chip area. Simulation, in particular trace-driven simulation, is widely used to estimate cache hit rates. However, simulation is too slow to be deployed in design space exploration, especially when there are hundreds of design points and the traces are huge. In this article, we propose a novel analytical approach for design space exploration of instruction caches. Given the program control flow graph (CFG) annotated only with basic block and control flow edge execution counts, we first model the cache states at each point of the CFG in a probabilistic manner. Then, we exploit the structural similarities among related cache configurations to estimate the cache hit rates for multiple cache configurations in one pass. Experimental results indicate that our analysis is 28-2,500 times faster compared to the fastest known cache simulator while maintaining high accuracy (0.2% average error) in estimating cache hit rates for a large set of popular benchmarks. Moreover, compared to a state-of-the-art cache design space exploration technique, our approach achieves 304-8,086 times speedup and saves up to 62% (average 7%) energy for the evaluated benchmarks.
C1 [Liang, Yun] Peking Univ, Beijing 100871, Peoples R China.
   [Liang, Yun] Univ Illinois, Adv Digital Sci Ctr, Urbana, IL 61801 USA.
   [Mitra, Tulika] Natl Univ Singapore, Sch Comp, Singapore 117417, Singapore.
C3 Peking University; University of Illinois System; University of Illinois
   Urbana-Champaign; National University of Singapore
RP Liang, Y (corresponding author), Peking Univ, 5 Yiheyuan Rd, Beijing 100871, Peoples R China.
EM ericlyun@pku.edu.cn; tulika@comp.nus.edu.sg
RI Mitra, Tulika/HCI-5887-2022; Mitra, Tulika/J-4464-2017
OI Mitra, Tulika/0000-0003-4136-4188
FU National Natural Science Foundation of China [61300005]; Singapore
   Ministry of Education Academic Research Fund [MOE2009-T2-1-003]
FX This work was partially supported by National Natural Science Foundation
   of China (No. 61300005) and Singapore Ministry of Education Academic
   Research Fund Tier 2 MOE2009-T2-1-003.
CR ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BALL T, 1994, ACM T PROGR LANG SYS, V16, P1399, DOI 10.1145/186025.186027
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Ghosh A, 2004, ACM T DES AUTOMAT EL, V9, P419, DOI 10.1145/1027084.1027086
   Gordon-Ross A, 2007, DES AUT TEST EUROPE, P755
   GUILLON C., 2004, P INT C COMP ARCH SY, P268
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Haque M. S., 2009, P 7 IEEE ACM INT C H, P295
   HILL MD, 1989, IEEE T COMPUT, V38, P1612, DOI 10.1109/12.40842
   Li Xianfeng, 2004, P 18 ANN INT C SUP M, DOI [10.1145/1006209.1006227, DOI 10.1145/1006209.1006227]
   Li YB, 2000, DES AUT CON, P507
   Liang Y, 2008, DES AUT CON, P319
   Liang Y, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P147, DOI 10.1145/1878921.1878944
   Liang Y, 2010, DES AUT CON, P344
   Liang Yun., 2008, CODES+ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P103
   MATTSON RL, 1970, IBM SYST J, V9, P78, DOI 10.1147/sj.92.0078
   Montanaro J., 1997, DIGITAL TECH J, V9, P1
   SUGUMAR RA, 1995, ACM T COMPUT SYST, V13, P32, DOI 10.1145/200912.200918
   Uhlig RA, 1997, ACM COMPUT SURV, V29, P128, DOI 10.1145/254180.254184
   WANG WH, 1991, ACM T COMPUT SYST, V9, P222, DOI 10.1145/128738.128740
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Wu Z, 1999, HARDW SOFTW CODES, P95, DOI 10.1109/HSC.1999.777400
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zhang CJ, 2003, P IEEE RAP SYST PROT, P164
   Zitzler E, 2000, EVOL COMPUT, V8, P173, DOI 10.1162/106365600568202
NR 26
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2013
VL 13
IS 3
AR 43
DI 10.1145/2539036.2539039
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281YD
UT WOS:000329136000003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Theodoropoulos, D
   Kuzmanov, G
   Gaydadjiev, G
AF Theodoropoulos, Dimitris
   Kuzmanov, Georgi
   Gaydadjiev, Georgi
TI Custom Architecture for Multicore Audio Beamforming Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Immersive audio; reconfigurable computing; audio
   beamforming; reconfigurable processors; embedded processors
AB The audio Beamforming (BF) technique utilizes microphone arrays to extract acoustic sources recorded in a noisy environment. In this article, we propose a new approach for rapid development of multicore BF systems. Research on literature reveals that the majority of such experimental and commercial audio systems are based on desktop PCs, due to their high-level programming support and potential of rapid system development. However, these approaches introduce performance bottlenecks, excessive power consumption, and increased overall cost. Systems based on DSPs require very low power, but their performance is still limited. Custom hardware solutions alleviate the aforementioned drawbacks, however, designers primarily focus on performance optimization without providing a high-level interface for system control and test. In order to address the aforementioned problems, we propose a custom platform-independent architecture for reconfigurable audio BF systems. To evaluate our proposal, we implement our architecture as a heterogeneous multicore reconfigurable processor and map it onto FPGAs. Our approach combines the software flexibility of General-Purpose Processors (GPPs) with the computational power of multicore platforms. In order to evaluate our system we compare it against a BF software application implemented to a low-power Atom 330, amiddle-ranged Core2 Duo, and a high-end Core i3. Experimental results suggest that our proposed solution can extract up to 16 audio sources in real time under a 16-microphone setup. In contrast, under the same setup, the Atom 330 cannot extract any audio sources in real time, while the Core2 Duo and the Core i3 can process in real time only up to 4 and 6 sources respectively. Furthermore, a Virtex4-based BF system consumes more than an order less energy compared to the aforementioned GPP-based approaches.
C1 [Theodoropoulos, Dimitris] Fdn Res & Technol Hellas FORTH, Inst Comp Sci, Iraklion, Crete, Greece.
   [Kuzmanov, Georgi; Gaydadjiev, Georgi] Delft Univ Technol, EEMCS, Comp Engn Lab, NL-2600 GA Delft, Netherlands.
C3 Delft University of Technology
RP Theodoropoulos, D (corresponding author), Fdn Res & Technol Hellas FORTH, Inst Comp Sci, Iraklion, Crete, Greece.
EM dtheodor@ics.forth.gr
RI Gaydadjiev, Georgi N/F-1488-2010; Gaydadjiev, Georgi/AAY-3859-2020
OI Gaydadjiev, Georgi N/0000-0002-3678-7007; Gaydadjiev,
   Georgi/0000-0002-3678-7007
FU Artemisia project [100203]; Artemisia SMECY [100230]; FP7 Reflect
   [248976]; FP7 DeSyRe [287611]; FP6 hArtes [IST-035143]
FX This research is partially supported by Artemisia project (grant no.
   100203), Artemisia SMECY (grant no. 100230), FP7 Reflect (grant no.
   248976), FP7 DeSyRe (grant no. 287611), and FP6 hArtes (IST-035143).
CR ANALOG DEVICES INC, 2004, SHARC PROC ADSP 2126
   [Anonymous], 2007, XCELL J
   Beracoechea J., 2006, EURASIP J APPL SIG P, V2006, P196
   BERKHOUT AJ, 1993, J ACOUST SOC AM, V93, P2764, DOI 10.1121/1.405852
   Buchner H, 2002, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, P509, DOI 10.1109/ICME.2002.1035830
   CEDRICK R., 2005, DOCUMENTATION MICROP
   Cutler R., 2002, MULTIMEDIA 02, P503, DOI DOI 10.1145/641007.641112
   FARINA A., 2001, P 19 AES INT C
   Fiala M, 2004, 3RD IEEE INTERNATIONAL WORKSHOP ON HAPTIC, AUDIO AND VISUAL ENVIRONMENTS AND THEIR APPLICATIONS - HAVE 2004, P47, DOI 10.1109/HAVE.2004.1391880
   Fillinger A, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P549, DOI 10.1145/1236360.1236434
   Kapralos B, 2003, INT J IMAG SYST TECH, V13, P95, DOI 10.1002/ima.10045
   Kyriakakis C, 1998, P IEEE, V86, P941, DOI 10.1109/5.664281
   Mei G., 2006, P INT C PERV SYST CO
   Mihov S.G., 2008, P INT C INF COMM EN
   Mouchtaris A, 2000, IEEE T MULTIMEDIA, V2, P77, DOI 10.1109/6046.845012
   Nilsen CIC, 2009, INT CONF ACOUST SPEE, P609, DOI 10.1109/ICASSP.2009.4959657
   POLYCOM INC, 2009, POL CX5000 UN C STAT
   SALLBERG B., 2006, P INT WORKSH AC ECH, P485
   SNOW WB, 1955, IRE T AUDIO, V3, P42, DOI 10.1109/TAU.1955.1165407
   SQUAREHEAD TECHNOLOGY, 2013, AUD SCOP ZOOM AUD
   Teutsch H, 2003, 2003 IEEE WORKSHOP ON APPLICATIONS OF SIGNAL PROCESSING TO AUDIO AND ACOUSTICS PROCEEDINGS, P67, DOI 10.1109/ASPAA.2003.1285821
   Texas Instruments Inc, 2002, TMS320C62XC67X POW C
   THEILE G., 2001, P 19 AES INT C
   Theodoropoulos Dimitris, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P503, DOI 10.1109/FPT.2010.5681468
   THEODOROPOULOS D, 2009, P IEEE S APPLS PEC P, P80
   Van Veen B. D., 1988, IEEE ASSP Magazine, V5, P4, DOI 10.1109/53.665
   Wall K, 2005, ULTRASON, P1400
   Weinstein E, 2004, MITLCSTM642
   XILINX INC, 2010, XPOWER EST US GUID
   XILINX INC, 2010, SIMPL MICR MICR CONC
   YERMECHE Z., 2007, P IEEE INT S CIRC SY, P353
   Yiu KFC, 2008, IEEE INT CONF ASAP, P203, DOI 10.1109/ASAP.2008.4580179
NR 32
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD SEP
PY 2013
VL 13
IS 2
SI SI
AR 19
DI 10.1145/2514641.2514646
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 239PQ
UT WOS:000326038300005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bai, K
   Shrivastava, A
AF Bai, Ke
   Shrivastava, Aviral
TI A Software-Only Scheme for Managing Heap Data on Limited Local
   Memory(LLM) Multicore Processors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithm; Design; Experimentation; Performance; Heap data; local
   memory; scratch pad memory; embedded systems; multicore processor; IBM
   Cell BE; MPI
ID SCRATCHPAD; MANAGEMENT
AB This article presents a scheme for managing heap data in the local memory present in each core of a limited local memory (LLM) multicore architecture. Although managing heap data semi-automatically with software cache is feasible, it may require modifications of other thread codes. Crossthread modifications are very difficult to code and debug, and will become more complex and challenging as we increase the number of cores. In this article, we propose an intuitive programming interface, which is an automatic and scalable scheme for heap data management. Besides, for embedded applications, where the maximum heap size can be profiled, we propose several optimizations on our heap management to significantly decrease the library overheads. Our experiments on several benchmarks from MiBench executing on the Sony Playstation 3 show that our scheme is natural to use, and if we know the maximum size of heap data, our optimizations can improve application performance by an average of 14%.
C1 [Bai, Ke; Shrivastava, Aviral] Arizona State Univ, Compiler & Microarchitecture Lab, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Bai, K (corresponding author), Arizona State Univ, Compiler & Microarchitecture Lab, Tempe, AZ 85281 USA.
EM ke.bai@asu.edu
OI Shrivastava, Aviral/0000-0002-1075-897X
FU National Science Foundation [CCF-0916652, IIP-0856090]; NSF I/UCRC for
   Embedded Systems; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [0916652] Funding Source:
   National Science Foundation
FX This research was partially funded by grants from National Science
   Foundation CCF-0916652, IIP-0856090, and NSF I/UCRC for Embedded
   Systems.
CR Angiolini F., 2004, PROC CASES, P259
   Avissar Oren, 2002, ACM Trans. on Embedded Computing Systems (TECS), V1, P6, DOI [10.1145/581888.581891, DOI 10.1145/581888.581891]
   Bai K, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P215
   Bai K, 2011, IEEE INT CONF ASAP, P231, DOI 10.1109/ASAP.2011.6043275
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   CHE W., 2011, P 9 IEEE ACM S EMB S
   Che WJ, 2011, DES AUT CON, P122
   Che WJ, 2010, DES AUT TEST EUROPE, P1118
   Che WJ, 2010, ICCAD-IEEE ACM INT, P205, DOI 10.1109/ICCAD.2010.5654150
   Dominguez Angel., 2005, J EMBEDDED COMPUTING, V1, P521
   Egger B., 2006, International Conference On Embedded Software, P321
   Egger B., 2006, INT C COMPILERS ARCH, P223
   Eichenberger AE, 2006, IBM SYST J, V45, P59, DOI 10.1147/sj.451.0059
   Flachs B, 2006, IEEE J SOLID-ST CIRC, V41, P63, DOI 10.1109/JSSC.2005.859332
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Janapsatya A, 2006, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2006.1594753
   Kandemir M, 2002, DES AUT CON, P219, DOI 10.1109/DAC.2002.1012623
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Kannan A, 2009, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2009.4796548
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   Mcllroy R, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P31
   Montanaro J., 1997, Digital Technical Journal, V9, P49
   Nguyen Nghi., 2005, CASES 05, P115
   PABALKAR A., 2008, P INT C HIGH PERF CO
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
   Steinke S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P213, DOI 10.1109/ISSS.2002.1227180
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Verma M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1264, DOI 10.1109/DATE.2004.1269069
   Verma M, 2005, EMB SYST REAL TIME M, P115
   Verma M, 2006, IEEE T VLSI SYST, V14, P802, DOI 10.1109/TVLSI.2006.878469
NR 32
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2013
VL 13
IS 1
AR 5
DI 10.1145/2501626.2501632
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 214YB
UT WOS:000324173900005
DA 2024-07-18
ER

PT J
AU Lee, D
   Wolf, M
   Bhattacharyya, SS
AF Lee, Dongwon
   Wolf, Marilyn
   Bhattacharyya, Shuvra S.
TI High-Performance and Low-Energy Buffer Mapping Method for Multiprocessor
   DSP Systems
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Multiprocessor DSP systems; SDF;
   DRAM main memory systems; bank concurrency
ID POWER; REQUIREMENTS; MINIMIZATION; DESIGN; GRAPHS
AB When implementing digital signal processing (DSP) applications onto multiprocessor systems, one significant problem in the viewpoints of performance is the memory wall. In this paper, to help alleviate the memory wall problem, we propose a novel, high-performance buffer mapping policy for SDF-represented DSP applications on bus-based multiprocessor systems that support the shared-memory programming model. The proposed policy exploits the bank concurrency of the DRAM main memory system according to the analysis of hierarchical parallelism. Energy consumption is also a critical parameter, especially in battery-based embedded computing systems. In this paper, we apply a synchronization back-off scheme on the top of the proposed high-performance buffer mapping policy to reduce energy consumption. The energy saving is attained by minimizing the number of non-essential synchronization transactions. We measure throughput and energy consumption on both synthetic and real benchmarks. The simulation results show that the proposed buffer mapping policy is very useful in terms of performance, especially in memory-intensive applications where the total execution time of computational tasks is relatively small compared to that of memory operations. In addition, the proposed synchronization back-off scheme provides a reduction in the number of synchronization transactions without degrading performance, which results in system energy saving.
C1 [Lee, Dongwon; Wolf, Marilyn] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA.
   [Bhattacharyya, Shuvra S.] Univ Maryland, Dept ECE, College Pk, MD 20742 USA.
   [Bhattacharyya, Shuvra S.] Univ Maryland, Inst Adv Comp Studies, College Pk, MD 20742 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Maryland; University of Maryland College Park;
   University System of Maryland; University of Maryland College Park
RP Lee, D (corresponding author), Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA.
EM dwlee@gatech.edu; wolf@ece.gatech.edu; ssb@umd.edu
OI Bhattacharyya, Shuvra/0000-0001-7719-1106
FU U.S. National Science Foundation [0720596]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [0720596]
   Funding Source: National Science Foundation
FX This research was sponsored by the U.S. National Science Foundation,
   Award Number 0720596.
CR Ade M, 1997, DES AUT CON, P64, DOI 10.1145/266021.266036
   Ade M., 1994, Proceedings The Fifth International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.94TH0633-8), P108, DOI 10.1109/IWRSP.1994.315904
   [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], P INT S HIGH PERF CO
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bhattacharyya S. S., 1995, Proceedings. Sixth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.95TB8078), P194, DOI 10.1109/IWRSP.1995.518591
   Bhattacharyya SS, 1997, IEEE T SIGNAL PROCES, V45, P1605, DOI 10.1109/78.600002
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Cooper-Balis E, 2010, IEEE MICRO, V30, P34, DOI 10.1109/MM.2010.43
   Corbal J, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P68, DOI 10.1109/PACT.1998.727154
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Esteban D., 1977, ICASSP, P191, DOI [10.1109/ICASSP.1977.1170643, DOI 10.1109/ICASSP.1977.1170643]
   Garey M.R., 1999, COMPUTERS INTRACTABI
   Hojin Kee, 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P136, DOI 10.1109/ICSAMOS.2010.5642074
   KARPLUS K, 1983, COMPUT MUSIC J, V7, P43, DOI 10.2307/3680062
   Khargharia B, 2009, IEEE T PARALL DISTR, V20, P1011, DOI 10.1109/TPDS.2008.136
   Lee D, 2009, P IEEE RAP SYST PROT, P137, DOI 10.1109/RSP.2009.34
   LEE EA, 1989, DALLAS GLOBECOM 89, VOLS 1-3, P1279, DOI 10.1109/GLOCOM.1989.64160
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lidsky D, 1996, DES AUT CON, P27, DOI 10.1109/DAC.1996.545539
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   McCreary C. L., 1994, Proceedings Eighth International Parallel Processing Symposium (Cat. No.94TH0652-8), P446, DOI 10.1109/IPPS.1994.288264
   Mudge T, 2001, COMPUTER, V34, P52, DOI 10.1109/2.917539
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   Rafique  N., 2007, P 16 INT C PAR ARCH, P245
   Raghavan R., 1990, Proceedings of Supercomputing '90 (Cat. No.90CH2916-5), P49, DOI 10.1109/SUPERC.1990.130001
   Rixner S, 2004, INT SYMP MICROARCH, P355
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   VEENDRICK HJM, 1984, IEEE J SOLID-ST CIRC, V19, P468, DOI 10.1109/JSSC.1984.1052168
   Vogelsang T., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P363, DOI 10.1109/MICRO.2010.42
   Wang D., 2005, ACM SIGARCH Computer Architecture News, V33, P100, DOI DOI 10.1145/1105734.1105748
   Wang DT, 2005, THESIS U MARYLAND
   Wolf W., 2002, Modern VLSI design: System-on-Chip design, V3rd
   Zhu J, 2009, DES AUT TEST EUROPE, P1506
NR 36
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2013
VL 12
IS 3
AR 82
DI 10.1145/2442116.2442132
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 175FS
UT WOS:000321216900016
DA 2024-07-18
ER

PT J
AU Kang, HJ
   Seo, H
   Kwak, J
AF Kang, Hyeong-Ju
   Seo, Heesuk
   Kwak, Jin
TI Area-Efficient Convolutional Deinterleaver for Mobile TV Receiver
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Interleaving; Convolutional
   Interleaving; Deinterleaver; Mobile TV
ID INTERLEAVER; STANDARD
AB In this article, a single-pointer structure is proposed for the convolutional deinterleavers of mobile TV receivers. To enhance the burst-error correcting capability, the convolutional interleaving and deinterleaving scheme is widely used in mobile TV receivers. However, a convolutional deinterleaver requires many pointer registers. This article introduces a single-pointer structure that reduces the number of pointer registers. Experimental results show that the single-pointer structure reduces the area of the convolutional deinterleaver by 70% in a mobile TV receiver.
C1 [Kang, Hyeong-Ju; Seo, Heesuk] Korea Univ Technol & Educ, Sch Comp Sci & Engn, Chungnam, South Korea.
   [Kwak, Jin] Soonchunyang Univ, Dept Informat Secur Engn, Chungnam, South Korea.
C3 Korea University of Technology & Education; Soonchunhyang University
RP Kwak, J (corresponding author), Soonchunyang Univ, Dept Informat Secur Engn, Chungnam, South Korea.
OI Kwak, Jin/0000-0001-6931-2705
CR [Anonymous], P IEEE INT C INF COM
   [Anonymous], B31 ARIB STD ISDBT
   [Anonymous], 102005 ETSI TS DVB
   [Anonymous], 302304 ETSI EN DVB
   [Anonymous], 300744 ETSI EN DVB
   [Anonymous], RRECBO111304
   [Anonymous], B41 ARIB STD
   BURGER RA, 2007, P 2 INT C COMM NETW, P687
   Cai L., 2003, United States Patent, Patent No. 6536001
   Chang YN, 2005, IEEE INT SYMP CIRC S, P5019
   Chang YN, 2008, IEEE T CONSUM ELECTR, V54, P326, DOI 10.1109/TCE.2008.4560094
   Denzel W. E., 1996, United States Patent, Patent No. 5574885
   FORNEY GD, 1971, IEEE T COMMUN TECHN, VCO19, P772, DOI 10.1109/TCOM.1971.1090719
   Fraser A. G., 1985, United States Patent, Patent No. 4499576
   Garello R, 2001, IEEE T COMMUN, V49, P793, DOI 10.1109/26.923803
   Lachish O., 2000, U.S. Patent, Patent No. [6 014 761, 6014761]
   Lee G, 2005, IEEE T CONSUM ELECTR, V51, P63, DOI 10.1109/TCE.2005.1405700
   Nguyen MV, 2007, IEEE T BROADCAST, V53, P530, DOI 10.1109/TBC.2007.893430
   RAMSEY JL, 1970, IEEE T INFORM THEORY, V16, P338, DOI 10.1109/TIT.1970.1054443
   Raza S. B., 2005, United States Patent, Patent No. 6925506
   RICHER I, 1978, IEEE T COMMUN, V26, P406, DOI 10.1109/TCOM.1978.1094070
   Rim M., 1996, P INT C CONS EL
   Sheng S, 2009, IEEE COMMUN MAG, V47, P142, DOI 10.1109/MCOM.2009.5277468
   Sklar B., 1988, Digital Communications Fundamentals and Applications, DOI DOI 10.1121/1.3598464
   Song J, 2007, IEEE T BROADCAST, V53, P1, DOI 10.1109/TBC.2007.891835
   You YX, 2002, THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS, P135, DOI 10.1109/DCV.2002.1218754
   Zhang WJ, 2007, IEEE T BROADCAST, V53, P8, DOI 10.1109/TBC.2007.891708
NR 27
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 28
DI 10.1145/2423636.2423646
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400010
DA 2024-07-18
ER

PT J
AU Li, JY
   Qiu, MK
   Niu, JW
   Yang, LT
   Zhu, YX
   Ming, Z
AF Li, Jiayin
   Qiu, Meikang
   Niu, Jian-Wei
   Yang, Laurence T.
   Zhu, Yongxin
   Ming, Zhong
TI Thermal-Aware Task Scheduling in 3D Chip Multiprocessor with Real-Time
   Constrained Workloads
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Thermal; peak temperature; task
   scheduling; real-time constraint
AB Chip multiprocessor (CMP) techniques have been implemented in embedded systems due to tremendous computation requirements. Three-dimension (3D) CMP architecture has been studied recently for integrating more functionalities and providing higher performance. The high temperature on chip is a critical issue for the 3D architecture. In this article, we propose an online thermal prediction model for 3D chips. Using this model, we propose novel task scheduling algorithms based on rotation scheduling to reduce the peak temperature on chip. We consider data dependencies, especially inter-iteration dependencies that are not well considered in most of the current thermal-aware task scheduling algorithms. Our simulation results show that our algorithms can efficiently reduce the peak temperature up to 8.1 degrees C.
C1 [Li, Jiayin; Qiu, Meikang] Univ Kentucky, Dept Elect & Comp Engn, Lexington, KY 40506 USA.
   [Niu, Jian-Wei] Beihang Univ, State Key Lab Software Dev Environm, Beijing 100191, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada.
   [Zhu, Yongxin] Shanghai Jiao Tong Univ, Sch Microeletron, Shanghai 200240, Peoples R China.
   [Ming, Zhong] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen 518060, GD, Peoples R China.
C3 University of Kentucky; Beihang University; Saint Francis Xavier
   University - Canada; Shanghai Jiao Tong University; Shenzhen University
RP Ming, Z (corresponding author), Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen 518060, GD, Peoples R China.
EM jli6@engr.uky.edu; mqiu@engr.uky.edu; niujianwei@buaa.edu.cn;
   ltyang@stfix.ca; zhuyongxin@sjtu.edu.cn; mingz@szu.edu.cn
RI Laurence T. Yang, FCAE/AAA-1898-2019
OI Laurence T. Yang, FCAE/0000-0002-7986-4244
FU NSF [CNS-1249223, GD: 10351806001000000]; NSFC [61071061, 61170077];
   University of Kentucky Start-Up Fund; State Key Lab of Software
   Development Environment Grant [BUAA SKLSDE-2010ZX-13, NSFC 60873241, ASF
   20091951020]; National High Tech. R&D Program of China (863)
   [2009AA012201]; Shanghai International S&T Collaboration Program
   [09540701900]; SZ-HK Innovation Circle project [ZYB200907060012A]; ST
   project of SZ [JC200903120046A]; ST Project of GD [2012B091100198];
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1249223] Funding Source: National Science Foundation
FX This work was supported in part by the NSF CNS-1249223, NSFC 61071061,
   the University of Kentucky Start-Up Fund; the State Key Lab of Software
   Development Environment Grant BUAA SKLSDE-2010ZX-13, NSFC 60873241, ASF
   20091951020; the National High Tech. R&D Program of China (863)
   2009AA012201 and the Shanghai International S&T Collaboration Program
   (09540701900); the NSFC 61170077; the SZ-HK Innovation Circle project
   ZYB200907060012A, NSF GD: 10351806001000000, S&T project of SZ
   JC200903120046A, S&T Project of GD 2012B091100198.
CR Allec N., 2008, ACM/IEEE ICCAD, P75
   [Anonymous], P 1 USENIX C OP SYST
   [Anonymous], FAIL MECH MOD SEM DE
   Ayoub R, 2009, I SYMPOS LOW POWER E, P99
   Black B, 2006, INT SYMP MICROARCH, P469
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Chao LF, 1997, IEEE T COMPUT AID D, V16, P229, DOI 10.1109/43.594829
   CHAPARRO P, 2009, P 2009 INT S LOW POW, P111
   Coskun A., 2008, P ACM IEEE INT C COM
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Han Y, 2005, P WORKSH TEMP AW COM
   IBARRA OH, 1977, J ACM, V24, P280, DOI 10.1145/322003.322011
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Lin CH, 2009, I SYMPOS LOW POWER E, P93
   Liu S., 2010, P IEEE REAL TIM EMB
   Liu SB, 2010, INT SYM QUAL ELECT, P390, DOI 10.1109/ISQED.2010.5450547
   Meikang Qiu, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P48, DOI 10.1109/CSE.2009.153
   MOSSE D, 2000, P WORKSH COMP OP SYS
   Mulas F, 2008, DES AUT TEST EUROPE, P650
   Nookala V, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P298, DOI 10.1109/LPE.2006.4271853
   Pathak M., 2008, P ACM IEEE INT C COM, P205
   Puttaswamy K, 2007, INT S HIGH PERF COMP, P193
   Qiu MK, 2007, J VLSI SIG PROC SYST, V46, P55, DOI 10.1007/s11265-006-0002-0
   Qiu MK, 2010, IEEE T VLSI SYST, V18, P501, DOI 10.1109/TVLSI.2008.2010941
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Sankaranarayanan K., 2005, J INSTRUCTION LEVEL, V7, P1
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Shivle S, 2006, J PARALLEL DISTR COM, V66, P600, DOI 10.1016/j.jpdc.2005.10.005
   Shivle S., 2004, P 13 IEEE HET COMP W
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tian Y., 2005, IEEE International Conference on Mobile Adhoc and Sensor Systems Conference, P211
   Tian Y, 2007, IEEE T MOBILE COMPUT, V6, P297, DOI 10.1109/TMC.2007.39
   Topol AW, 2006, IBM J RES DEV, V50, P491, DOI 10.1147/rd.504.0491
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   Zhou P., 2008, P ACM IEEE INT C COM, P590
   Zhou XY, 2010, IEEE T PARALL DISTR, V21, P60, DOI 10.1109/TPDS.2009.27
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 37
TC 64
Z9 68
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD FEB
PY 2013
VL 12
IS 2
SI SI
AR 24
DI 10.1145/2423636.2423642
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 258BH
UT WOS:000327432400006
DA 2024-07-18
ER

PT J
AU Khalgui, M
   Mosbahi, O
   Li, ZW
AF Khalgui, Mohamed
   Mosbahi, Olfa
   Li, Zhiwu
TI Runtime Reconfigurations of Embedded Controllers
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Theory; Verification; Embedded control system;
   dynamic reconfiguration; agent-based architecture; model-checking; Petri
   nets; CTL
ID DESIGN
AB The article deals with Reconfigurable Embedded Control Systems following different Component-based Technologies and/or Architecture Description Languages used today in Industry. We define a Control Component as a software unit to support control tasks of the system which is assumed to be a network of components with precedence constraints. We define an agent-based architecture to handle automatic reconfigurations under well-defined conditions by creating, deleting or updating components to bring the whole system into safe and optimal behaviors. To cover all possible reconfiguration forms, we model the agent by nested state machines according to the formalism Net Condition/Event Systems (abbr. NCES) which is an extension of Petri nets. We apply in addition a model checking to verify functional and extra-functional properties according to the temporal logic "Computation Tree Logic" (abbr. CTL). The goal is to check the agent's reactivity after any evolution of the environment. Several complex networks can implement the system such that each one is executed at a given time when a corresponding reconfiguration scenario is automatically applied by the agent. To check the correctness of each one of them, we apply in several steps a refinement-based approach that automatically specifies feasible Control Components according to NCES. The model checker SESA is automatically applied in each step to verify deadlock properties of new generated components, and is manually used to verify CTL-based properties according to user requirements. Two Industrial Benchmark Production Systems FESTO and EnAS available in our research laboratory are applied to explain the article's contributions.
C1 [Khalgui, Mohamed; Mosbahi, Olfa; Li, Zhiwu] Univ Halle Wittenberg, Halle, Germany.
   [Khalgui, Mohamed; Li, Zhiwu] Xidian Univ, Xian, Peoples R China.
C3 Martin Luther University Halle Wittenberg; Xidian University
RP Khalgui, M (corresponding author), Xidian Univ, Xian, Peoples R China.
EM khalgui.mohamed@gmail.com
RI Li, Zhiwu/A-7884-2010
OI Li, Zhiwu/0000-0003-1547-5503; KHALGUI, Mohamed/0000-0001-6311-3588;
   Al-Sugheir, Mohamed/0000-0002-8193-933X
FU Alexander Von Humboldt Foundation [TUN1127196STP]; Natural Science
   Foundation of China [60773001]; Basic Science Research Fund in Xidian
   University; National Research Foundation for the Doctoral Program of
   Higher Education; Ministry of Education, P.R. China [20090203110009]
FX This research was done in the Research Laboratory of Prof. Dr.
   Hans-Michael Hanisch at Martin Luther University in Germany. It is
   supported by the Alexander Von Humboldt Foundation under the reference
   TUN1127196STP. It is also supported in part by the Natural Science
   Foundation of China under Grant 60773001, Basic Science Research Fund in
   Xidian University, the National Research Foundation for the Doctoral
   Program of Higher Education, the Ministry of Education, P.R. China,
   under Grant No. 20090203110009.
CR Acharya S, 2008, IEEE T COMPUT, V57, P215, DOI 10.1109/TC.2007.70789
   Ahmadinia A, 2007, IEEE T COMPUT, V56, P673, DOI 10.1109/TC.2007.1028
   Angelov C, 2005, LECT NOTES COMPUT SC, V3824, P152
   [Anonymous], 2003, IEC614991
   Arcticus, 2009, RUB OS REF MAN
   Crnkovic I., 2002, BUILDING RELIABLE CO
   Dissaux P, 2004, P WORKSH ARCH DESCR
   Hanisch H.M., 1999, P C PETR NET TECHN M, P103
   Hsiung PA, 2007, IEEE T COMPUT, V56, P692, DOI 10.1109/TC.2007.1021
   Hu HS, 2009, IEEE T AUTOM SCI ENG, V6, P557, DOI 10.1109/TASE.2009.2021349
   Jigang W, 2007, IEEE T COMPUT, V56, P1387, DOI 10.1109/TC.2007.1085
   Khalgui Mohamed, 2008, International Journal of Simulation & Process Modelling, V4, P148, DOI 10.1504/IJSPM.2008.022076
   Khalgui M, 2007, EUR J AUTOM SYST, V41, P6
   Khalgui M, 2008, INT J IND SYST ENG, V3, P6
   Khalgui M, 2008, INT J MODEL IDENTIF, V4, P186, DOI 10.1504/IJMIC.2008.021096
   Lee DU, 2009, IEEE T COMPUT, V58, P46, DOI 10.1109/TC.2008.124
   Lysne O, 2008, IEEE T COMPUT, V57, P762, DOI 10.1109/TC.2008.31
   Rausch M., 1995, S EM TECHN FACT AUT, V1, P592
   Roch S, 2000, P WORKSH COMP SPEC P, V140, P225
   Roch S, 2000, P AWPN2000 WORKSH
   Rooker M. N., 2007, P 3 INT C IND APPL H
   Safi Y.-A, 2007, P 3 INT C IND APPL H
   Stewart DB, 1997, IEEE T SOFTWARE ENG, V23, P759, DOI 10.1109/32.637390
   van Ommering R, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P255, DOI 10.1109/ICSE.2002.1007973
   VYATKIN V, 2007, IEC61499 FUNCTION BL
   Zhuo L, 2008, IEEE T COMPUT, V57, P8
NR 26
TC 1
Z9 1
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 14
DI 10.1145/2406336.2406350
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100014
DA 2024-07-18
ER

PT J
AU Wang, SG
   Wang, CY
   Yu, YP
AF Wang, Shouguang
   Wang, Chengying
   Yu, Yanping
TI Design of Liveness-Enforcing Supervisors for S<SUP>3</SUP>PR Based on
   Complementary Places
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Siphon; FMS; (SPR)-P-3; deadlock prevention
ID DEADLOCK PREVENTION POLICY; PETRI-NET MODELS; MANUFACTURING SYSTEMS;
   ELEMENTARY-SIPHONS; DEPENDENT SIPHONS; RESOURCES; PARALLEL
AB In this article, an algorithm is proposed to design liveness-enforcing supervisors for systems of simple sequential processes with resources ((SPR)-P-3) based on complementary places. Firstly, a mixed integer programming (MIP) based deadlock detection method is used to find unmarked strict minimal siphons from an infinite-capacity net. Next, the finite-capacity net, in which liveness can be enforced, is obtained by adding capacity function to the infinite-capacity net. Finally, complementary-place transformation is used to transform the finite-capacity net into an infinite-capacity net. This article focuses on adding a complementary place to each operation place that is related to unmarked siphons, deals with the deadlock problem from a new view point, and hence advances the deadlock control theory. Compared with the existing methods, the new policy is easier to implement for real industrial systems. More importantly, design of a complementary-place supervisor is very easy. Finally, in some cases, the new policy can obtain a structurally simpler supervisor with more permissive behavior than the existing methods do. A flexible manufacturing systems (FMS) example is used to compare the proposed policy with some other methods.
C1 [Wang, Shouguang; Yu, Yanping] Zhejiang Gongshang Univ, Coll Informat & Elect Engn, Hangzhou, Zhejiang, Peoples R China.
C3 Zhejiang Gongshang University
RP Wang, SG (corresponding author), Zhejiang Gongshang Univ, Coll Informat & Elect Engn, Hangzhou, Zhejiang, Peoples R China.
EM wsg5000@hotmail.com
RI Yu, Yan/GYV-4514-2022
FU National Natural Science Foundation of China [61100056, 61004035];
   Zhengjiang Provincial Natural Science Foundation of China [LY12F03020,
   R13F030009]; Science Fund for Young Scholars of Zhejiang Gongshang
   University; Zhejiang Provincial Education Department Foundation
   [Y201018216]; Opening Project of Key Laboratory of Measurement and
   Control of Complex Systems of Engineering, Ministry of Education,
   Southeast University, Nanjing [MCCSE2012A05]; Opening Project of State
   Key Laboratory of Industrial Control Technology [ICT1235]
FX This work is supported in part by National Natural Science Foundation of
   China under Grant 61100056, 61004035, Zhengjiang Provincial Natural
   Science Foundation of China under Grant LY12F03020, R13F030009, the
   Science Fund for Young Scholars of Zhejiang Gongshang University, the
   Zhejiang Provincial Education Department Foundation under Grant
   Y201018216, the Opening Project of Key Laboratory of Measurement and
   Control of Complex Systems of Engineering, Ministry of Education,
   Southeast University, Nanjing, Grant No. MCCSE2012A05, and the Opening
   Project of State Key Laboratory of Industrial Control Technology, Grant
   No. ICT1235.
CR Chu F, 1997, IEEE T ROBOTIC AUTOM, V13, P793, DOI 10.1109/70.650158
   EZPELETA J, 1995, IEEE T ROBOTIC AUTOM, V11, P173, DOI 10.1109/70.370500
   Fanti MP, 2004, IEEE T SYST MAN CY A, V34, P5, DOI 10.1109/TSMCA.2003.820590
   Ghaffari A, 2003, IEEE T ROBOTIC AUTOM, V19, P137, DOI 10.1109/TRA.2002.807555
   Giua A, 2008, IEEE T AUTOM SCI ENG, V5, P431, DOI 10.1109/TASE.2008.916925
   Hu H. S., 2010, IEEE T AUTO IN PRESS
   Hu H. S., 2010, IEEE T SY A IN PRESS
   Hu HS, 2008, INT J ADV MANUF TECH, V38, P309, DOI 10.1007/s00170-007-1110-0
   Hu HS, 2009, IEEE T MULTIMEDIA, V11, P1457, DOI 10.1109/TMM.2009.2032678
   Hu HS, 2009, INT J ADV MANUF TECH, V42, P553, DOI 10.1007/s00170-008-1608-0
   Hu HS, 2009, INT J ADV MANUF TECH, V40, P566, DOI 10.1007/s00170-007-1366-4
   Huang YS, 2006, IEEE T SYST MAN CY A, V36, P1248, DOI 10.1109/TSMCA.2006.878953
   Huang YS, 2001, IEEE INT CONF ROBOT, P541, DOI 10.1109/ROBOT.2001.932606
   Huang YS, 2001, INT J PROD RES, V39, P283, DOI 10.1080/00207540010002405
   Jeng M, 2002, IEEE T ROBOTIC AUTOM, V18, P875, DOI 10.1109/TRA.2002.805655
   JENG MD, 1995, IEEE T ROBOTIC AUTOM, V11, P317, DOI 10.1109/70.388774
   Jeng MD, 2004, IEEE T SYST MAN CY A, V34, P102, DOI 10.1109/TSMCA.2003.820579
   Jeng MD, 1997, IEEE T SYST MAN CY B, V27, P169, DOI 10.1109/3477.558787
   Li Z, 2007, IET CONTROL THEORY A, V1, P1594, DOI 10.1049/iet-cta:20060468
   Li Z.W., 2009, Deadlock Resolution in Automated Manufacturing Systems: A Novel Petri Net Approach
   Li ZW, 2007, IEEE T SYST MAN CY C, V37, P517, DOI 10.1109/TSMCC.2007.897333
   Li ZW, 2008, INT J ADV MANUF TECH, V38, P787, DOI 10.1007/s00170-007-1125-6
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P667, DOI 10.1109/TSMCA.2008.918605
   Li ZW, 2008, IEEE T SYST MAN CY C, V38, P173, DOI 10.1109/TSMCC.2007.913920
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P369, DOI 10.1109/TSMCA.2007.914741
   Li ZW, 2008, IEEE T AUTOM SCI ENG, V5, P182, DOI 10.1109/TASE.2006.884674
   Li ZW, 2008, IEEE T SYST MAN CY A, V38, P133, DOI 10.1109/TSMCA.2007.909548
   Li ZW, 2006, IEEE T SYST MAN CY A, V36, P1227, DOI 10.1109/TSMCA.2006.878966
   Li ZW, 2010, IEEE T SYST MAN CY C, V40, P330, DOI 10.1109/TSMCC.2009.2037824
   Li ZW, 2006, IEEE T IND INFORM, V2, P313, DOI 10.1109/TII.2006.885185
   Li ZW, 2004, IEEE T SYST MAN CY A, V34, P38, DOI 10.1109/TSMCA.2003.820576
   Liu D, 2010, AUTOMATICA, V46, P1008, DOI 10.1016/j.automatica.2010.03.011
   Luo JL, 2009, IEEE T SYST MAN CY A, V39, P1237, DOI 10.1109/TSMCA.2009.2027111
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Park J, 2001, IEEE T AUTOMAT CONTR, V46, P1572, DOI 10.1109/9.956052
   Piroddi L, 2008, IEEE T SYST MAN CY A, V38, P1337, DOI 10.1109/TSMCA.2008.2003535
   Piroddi L, 2009, IEEE T SYST MAN CY A, V39, P650, DOI 10.1109/TSMCA.2009.2013189
   Starke P. H, 2003, INA INTEGRATED NET A
   Uzam M, 2004, INT J ADV MANUF TECH, V23, P204, DOI 10.1007/s00170-003-1526-5
   Uzam M, 2002, INT J ADV MANUF TECH, V19, P192, DOI 10.1007/s001700200014
   Uzam M, 2006, INT J PROD RES, V44, P1987, DOI 10.1080/00207540500431321
   Uzam M, 2007, INT J ADV MANUF TECH, V35, P150, DOI 10.1007/s00170-006-0701-5
   Uzam M, 2007, IEEE T SYST MAN CY A, V37, P362, DOI 10.1109/TSMCA.2007.893484
   Wang Shou-Guang, 2005, Journal of Software, V16, P419, DOI 10.1360/jos160419
   [王寿光 Wang Shouguang], 2003, [软件学报, Journal of Software], V14, P1037
   Wu Wei-min, 2003, Control Theory & Applications, V20, P228
   WYSK RA, 1991, IEEE T ROBOTIC AUTOM, V7, P853, DOI 10.1109/70.105378
   Yamalidou K, 1996, AUTOMATICA, V32, P15, DOI 10.1016/0005-1098(95)00103-4
   ZHOU MC, 1992, AUTOMATICA, V28, P1199, DOI 10.1016/0005-1098(92)90061-J
   ZHOU MC, 1991, IEEE T ROBOTIC AUTOM, V7, P515, DOI 10.1109/70.86081
   ZHOU MC, 1992, IEEE T ROBOTIC AUTOM, V8, P350, DOI 10.1109/70.143353
   Zhou Meng., 1993, Petri Net Synthesis for Discrete Event Control of Manufacturing Systems
NR 52
TC 14
Z9 15
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JAN
PY 2013
VL 12
IS 1
SI SI
AR 2
DI 10.1145/2406336.2406338
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 079OD
UT WOS:000314179100002
DA 2024-07-18
ER

PT J
AU Pradhan, GN
   Prabhakaran, B
AF Pradhan, Gaurav N.
   Prabhakaran, B.
TI Analyzing and Visualizing Jump Performance Using Wireless Body Sensors
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Human Factors; Performance; Human performance; multidimensional;
   factor analysis; principal component analysis; motion capture;
   electromyogram
ID CONTENT-BASED RETRIEVAL; EMG SIGNALS; STATIS; PROSTHESIS; STRATEGY; ACT
AB Advancement in technology has led to the deployment of body sensor networks (BSN) to monitor and sense human activity in pervasive environments. Using multiple wireless on-body systems, such as physiological data monitoring and motion capture systems, body sensor network data consists of heterogeneous physiologic and motoric streams that form a multidimensional framework. In this article, we analyze such high-dimensional body sensor network data by proposing an efficient, multidimensional factor analysis technique for quantifying human performance and, at the same time, providing visualization for performances of participants in a low-dimensional space for easier interpretation.
C1 [Pradhan, Gaurav N.] Arizona State Univ, Tempe, AZ 85287 USA.
   [Prabhakaran, B.] Univ Texas Dallas, Dallas, TX 75230 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Texas System; University of Texas Dallas
RP Pradhan, GN (corresponding author), Arizona State Univ, Tempe, AZ 85287 USA.
EM gaurav.pradhan@asu.edu
FU Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [1012975] Funding Source: National Science Foundation
CR Abdi H:., 2003, ENCY RES METHODS SOC, P699
   Abdi H., 2007, ENCY RES METHODS SOC, P598
   [Anonymous], 2004, P INT C VERY LARGE D
   Bai Jushan, 2008, Foundations and Trends in Econometrics, V3, P89, DOI 10.1561/0800000002
   Chan FHY, 2000, IEEE T REHABIL ENG, V8, P305, DOI 10.1109/86.867872
   Chaya C, 2004, FOOD QUAL PREFER, V15, P3, DOI 10.1016/S0950-3293(02)00219-7
   Chiu CY, 2004, J VIS COMMUN IMAGE R, V15, P446, DOI 10.1016/j.jvcir.2004.04.004
   DELBOCA A, 1994, 1994 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOL 1-7, P3098, DOI 10.1109/ICNN.1994.374728
   ESCOFIER B, 1994, COMPUT STAT DATA AN, V18, P121, DOI 10.1016/0167-9473(94)90135-X
   GRAUPE D, 1982, J BIOMED ENG, V4, P17, DOI 10.1016/0141-5425(82)90021-8
   Gupta V, 1997, INT J MED INFORM, V45, P185, DOI 10.1016/S1386-5056(97)00029-4
   HERSHLER C, 1978, IEEE T BIO-MED ENG, V25, P413, DOI 10.1109/TBME.1978.326338
   HUDGINS B, 1993, IEEE T BIO-MED ENG, V40, P82, DOI 10.1109/10.204774
   LAVIT C, 1994, COMPUT STAT DATA AN, V18, P97, DOI 10.1016/0167-9473(94)90134-1
   Le Dien S, 2003, FOOD QUAL PREFER, V14, P397, DOI 10.1016/S0950-3293(03)00027-2
   Liu F, 2003, COMPUT VIS IMAGE UND, V92, P265, DOI 10.1016/j.cviu.2003.06.001
   Meyners M, 2000, FOOD QUAL PREFER, V11, P77, DOI 10.1016/S0950-3293(99)00038-5
   MOUSTAFA RE, 2002, SEEING MILL DAT VIS
   Müller M, 2005, ACM T GRAPHIC, V24, P677, DOI 10.1145/1073204.1073247
   PRADHAN G., 2007, P ICDE WORKSH AMB IN
   PRADHAN G. N., 2008, P 3 INT C BOD AR NET
   Pradhan GN, 2007, LECT NOTES COMPUT SC, V4351, P386
   Qannari EM, 1995, FOOD QUAL PREFER, V6, P309, DOI 10.1016/0950-3293(95)00033-X
   Reaz MBI, 2006, BIOL PROCED ONLINE, V8, P11, DOI [10.1251/bpo124, 10.1251/bpo115]
   ROBERT P, 1976, ROY STAT SOC C-APP, V25, P257
   Schlich P., 1996, MULTIVARIATE ANAL DA, V6, P229
   SHIAVI R, 1986, IEEE T BIO-MED ENG, V33, P594, DOI 10.1109/TBME.1986.325841
   Stanimirova I, 2004, CHEMOMETR INTELL LAB, V73, P219, DOI 10.1016/j.chemolab.2004.03.005
   Vivien M, 2004, COMPUT STAT DATA AN, V46, P155, DOI 10.1016/S0167-9473(03)00146-4
   WINTER DA, 1984, ARCH PHYS MED REHAB, V65, P393
   Yang K., 2005, P 12 INT S TEMP REPR
   Yu Cui., 2001, PROC VLDB 01, P421
   Zardoshti-Kermani M., 1995, IEEE Transactions on Rehabilitation Engineering, V3, P324, DOI 10.1109/86.481972
NR 33
TC 3
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2012
VL 11
SU 2
AR 47
DI 10.1145/2331147.2331157
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 004DC
UT WOS:000308659300009
DA 2024-07-18
ER

PT J
AU Salamy, H
   Ramanujam, J
AF Salamy, Hassan
   Ramanujam, J.
TI Storage Optimization through Offset Assignment with Variable Coalescing
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Performance; Simple offset assignment; general
   offset assignment; variable coalescing; DSP; AGU
AB Most modern digital signal processors (DSPs) provide multiple address registers and a dedicated address generation unit (AGU) which performs address generation in parallel to instruction execution. There is no address computation overhead if the next address is within the auto-modify range. A careful placement of variables in memory is utilized to decrease the number of address arithmetic instructions and thus to generate compact and efficient code. The simple offset assignment (SOA) problem concerns the layout of variables for machines with one address register and the general offset assignment (GOA) deals with multiple address registers. Both these problems assume that each variable needs to be allocated for the entire duration of a program. Both SOA and GOA are NP-complete. In this article, we present effective heuristics for the simple and the general offset assignment problems with variable coalescing where two or more non-interfering variables can be mapped into the same memory location. Results on several benchmarks show the significant improvement of our proposed heuristics compared to other heuristics in the literature.
C1 [Salamy, Hassan] Texas State Univ, Ingram Sch Engn, San Marcos, TX 78666 USA.
   [Ramanujam, J.] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA.
   [Ramanujam, J.] Louisiana State Univ, Ctr Computat & Technol, Baton Rouge, LA 70803 USA.
C3 Texas State University System; Texas State University San Marcos;
   Louisiana State University System; Louisiana State University; Louisiana
   State University System; Louisiana State University
RP Salamy, H (corresponding author), Texas State Univ, Ingram Sch Engn, San Marcos, TX 78666 USA.
EM hsalamy@txstate.edu
RI Ramanujam, Jagannathan/R-3584-2019
OI Ramanujam, Jagannathan/0000-0002-4349-1327
FU U.S. National Science Foundation [0509442, 0541409, 0811457, 0926687];
   U.S. Army Research Office [W911NF-10-1-0004]; Direct For Computer & Info
   Scie & Enginr; Office of Advanced Cyberinfrastructure (OAC) [0926687]
   Funding Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0811457] Funding Source: National Science Foundation
FX This work was supported in part by the U.S. National Science Foundation
   through awards 0509442, 0541409, 0811457 and 0926687 and by the U.S.
   Army Research Office through contract W911NF-10-1-0004.
CR ATRI S., 2001, LECT NOTES COMPUTER, V3602
   BARTLEY D. H., 1992, SOFTWARE PRACTICE EX, V22, P102
   Chen G., 2006, ACM Transactions on Embedded Computing (TECS), V5, P225
   Gebotys C, 1997, P IEEE ACM INT C COM
   HUYNH J., 2007, P INT C HIGH PERF EM
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEUPERS R., 2003, LECT NOTES COMPUTER, V2622
   LEUPERS R, 2000, P 13 INT SYST SYNTH
   LEUPERS R, 1998, P 11 INT SYST SYNTH
   LEUPERS R, 1996, P INT C COMP AID DES
   Leupers Rainer., 2000, CODE OPTIMIZATION TE
   Li B., 2003, Proceedings International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2003), P12
   LIAO S, 1995, P ACM SIGPLAN C PROG
   LIAO SYH, 1996, THESIS MIT
   Muchnick S., 1997, ADV COMPILER DESIGN
   OTTONI D., 2006, ACM T EMBED COMPUT S, V5, P4
   OTTONI G, 2001, LNCS, V2027, P274
   Rao A, 1999, ACM SIGPLAN NOTICES, V34, P128, DOI 10.1145/301631.301653
   Sudarsanam A, 1997, DES AUT CON, P287, DOI 10.1145/266021.266103
   SUGINO N, 1996, IEICE T FUND ELECTR, P1217
   UDAYANARAYANAN S, 2001, P 38 DES AUT C
   WESS B., 2004, P INT C AC SPEECH SI
   WESS B, 1997, P INT S CIRC SYST
   Zhuang XT, 2003, ACM SIGPLAN NOTICES, V38, P220, DOI 10.1145/780731.780763
NR 24
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD JUN
PY 2012
VL 11
IS 1
SI SI
AR 16
DI 10.1145/2180887.2180893
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982NC
UT WOS:000307050900006
DA 2024-07-18
ER

PT J
AU Subramanian, V
   Gilberti, M
   Doboli, A
   Pescaru, D
AF Subramanian, Varun
   Gilberti, Michael
   Doboli, Alex
   Pescaru, Dan
TI A Goal-Oriented Programming Framework for Grid Sensor Networks with
   Reconfigurable Embedded Nodes
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Cyber-physical systems; networked
   embedded nodes; programming model; optimized implementation;
   reconfiguration
ID SYSTEMS
AB Cyber-physical systems (CPS) are large, distributed embedded systems integrated with various sensors and actuators. CPS are rapidly emerging as an important computing paradigm in many modern applications. Developing CPS applications is currently challenging due to the sheer complexity of the related functionality as well as the broad set of constraints and unknowns that must be tackled during operation. This article presents a novel high-level programming model and the supporting optimization and middleware routines for executing applications on physically-distributed networks of reconfigurable embedded systems. The proposed model describes the optimization goals, sensing inputs, actuation outputs, events, and constraints of an application, while leaving to the compiler and execution environment the task of optimally implementing the derived functionality. Experimental results discuss the additional performance optimizations enabled by the proposed model, and the timing and power consumption of the middleware routines, and present a temperature monitoring application implemented on a network of reconfigurable, embedded processors.
C1 [Subramanian, Varun; Gilberti, Michael; Doboli, Alex] SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA.
   [Pescaru, Dan] Politehnica Univ, Dept Comp Sci, Timisoara, Romania.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Stony Brook; Universitatea Politehnica Timisoara
RP Doboli, A (corresponding author), SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA.
EM adobli@ece.sunysb.edu
RI Pescaru, Dan/V-3838-2019
OI Pescaru, Dan/0000-0001-8898-7150
CR ABADI D, 2005, P BIENN C INN DAT SY
   AHMAD Y, 2007, P INT WORKSH DAT MAN
   Ahmad Y, 2008, PROC INT CONF DATA, P666, DOI 10.1109/ICDE.2008.4497475
   [Anonymous], 2008, UCBEECS20088
   [Anonymous], P 2 IEEE INT C
   BAILEY-KELLOGG C., 1996, P AAAI C ART INT
   Basch J, 1999, J ALGORITHM, V31, P1, DOI 10.1006/jagm.1998.0988
   Basmadjian D., 1999, ART MODELING SCI ENG
   Bowen J., 2003, FORMAL SPECIFICATION
   Brooks RR, 2003, P IEEE, V91, P1163, DOI 10.1109/JPROC.2003.814923
   Chandrasekaran Sirish., 2003, P CIDR C
   CHU D., 2006, P VLDB C
   CHU D, 2007, P INT C EMB NETW SEN
   *CYPR SEM CORP, 2005, 121 PSOC TRM CYPR SE
   Dearle Alan, 2008, 2008 IEEE 32nd International Computer Software and Applications Conference (COMPSAC), P1303, DOI 10.1109/COMPSAC.2008.151
   FERENT C., 2009, P INT WORKSH DEP NET
   GAY D, 2003, P PROGR LANG DES IMP
   GIROD L., 2007, P BIENN C INN DAT SY
   Greenstein B., 2004, P SENSYS
   GUMMADI K, 2005, P INT C DISTR COMP S
   Gupta H, 2009, PROC INT CONF DATA, P281, DOI 10.1109/ICDE.2009.52
   HADJIELEFTHERIOU M., 2005, P 31 VLDB C
   HNAT T., 2008, P SENSYS
   Hwang J. H., 2007, P IEEE INT C DAT ENG
   Jeffery SR, 2006, LECT NOTES COMPUT SC, V3968, P83
   Jiang YC, 2007, IEEE T VLSI SYST, V15, P1351, DOI 10.1109/TVLSI.2007.909806
   LEVIS P., 2002, P INT C ARCH PROGR L
   Liu Y., 2006, P OOPSLA 06
   LIU Y., 2005, P OOPSLA 05
   Loo BoonThau., 2006, P ACM SIGMOD INT C M
   LORINCZ K., 2008, P SENSYS
   MAINLAND G, 2006, TR1306
   Mainland G, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P385
   MUELLER R., 2007, P BIENN C INN DAT SY
   MUNIR A., 2009, P CODES ISSS
   RINAT R, 2002, P 16 ECOOP, V2374, P257
   Soma R, 2007, CCGRID 2007: SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P119
   SUBRAMANIAN V., 2008, THESIS STONY BOOK U
   SUBRAMANIAN V., 2009, P DES AUT TEST EUR C
   Sugihara R, 2008, ACM T SENSOR NETWORK, V4, DOI 10.1145/1340771.1340774
   SUN P, 2007, P DES AUT TEST EUR C
   SUN P., 2008, P C AD HARDW SYST
   TATBUL N., 2007, P VLDB C
   Thepayasuwan N, 2005, IEEE T VLSI SYST, V13, P525, DOI 10.1109/TVLSI.2004.842910
   Tian H., 2006, ACM Trans. Sensor Networks, V2, P1, DOI DOI 10.1145/1138127.1138128
   UMBARKAR A., 2009, THESIS STONY BROOK U
   WELSH M, 2004, P S NETW SYST DES IM
   WERNER-ALLEN G, 2008, P SENSYS
   Whitehouse K., 2004, MOBISYS, P99, DOI DOI 10.1145/990064.990079
   Xing Y., 2005, P IEEE INT C DAT ENG
   Zhao F, 2003, P IEEE, V91, P1199, DOI 10.1109/JPROC.2003.814921
   Zhao F, 2003, P IEEE, V91, P40, DOI 10.1109/JPROC.2002.805819
NR 52
TC 4
Z9 4
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2012
VL 11
IS 4
AR 79
DI 10.1145/2362336.2362346
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 068WA
UT WOS:000313395700010
DA 2024-07-18
ER

PT J
AU Aaraj, N
   Raghunathan, A
   Jha, NK
AF Aaraj, Najwa
   Raghunathan, Anand
   Jha, Niraj K.
TI A Framework for Defending Embedded Systems Against Software Attacks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Security; Design; Performance; Behavioral analysis; embedded systems;
   instrumentation; malware; multiprocessor systems; software
   vulnerabilities
ID ARCHITECTURE
AB The incidence of malicious code and software vulnerability exploits on embedded platforms is constantly on the rise. Yet, little effort is being devoted to combating such threats to embedded systems. Moreover, adapting security approaches designed for general-purpose systems generally fails because of the limited processing capabilities of their embedded counterparts.
   In this work, we evaluate a malware and software vulnerability exploit defense framework for embedded systems. The proposed framework extends our prior work, which defines two isolated execution environments: a testing environment, wherein an untrusted application is first tested using dynamic binary instrumentation (DBI), and a real environment, wherein a program is monitored at runtime using an extracted behavioral model, along with a continuous learning process. We present a suite of software and hardware optimizations to reduce the overheads induced by the defense framework on embedded systems. Software optimizations include the usage of static analysis, complemented with DBI in the testing environment (i.e., a hybrid software analysis approach is used). Hardware optimizations exploit parallel processing capabilities of multiprocessor systems-on-chip.
   We have evaluated the defense framework and proposed optimizations on the ARM-Linux operating system. Experiments demonstrate that our framework achieves a high coverage of considered security threats, with acceptable performance penalties (the average execution time of applications goes up to 1.68X, considering all optimizations, which is much smaller than the 2.72X performance penalty when no optimizations are used).
C1 [Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Princeton University; Purdue University System; Purdue University
RP Aaraj, N (corresponding author), Booz Allen Hamilton, 812 Tabaris,Charles Malek Ave,POB 16-6541, Beirut, Lebanon.
EM najwa.aaraj@booz.com; raghunathan@purdue.edu; jha@ee.princeton.edu
RI Raghunathan, Anand/HLQ-2491-2023; Jha, Nandan Kumar/AAX-9516-2020
OI Raghunathan, Anand/0000-0002-4624-564X
FU NSF [CNS-0720110]
FX This work was supported by NSF under Grant No. CNS-0720110.
CR Aaraj N, 2008, LECT NOTES COMPUT SC, V5137, P64, DOI 10.1007/978-3-540-70542-0_4
   [Anonymous], P 12 ACM SIGSOFT
   [Anonymous], 2005, ELFCrypt
   *CAB, 2004, VIR DESCR
   *CERT, 2007, VULN NOT DAT
   Chen S, 2005, USENIX Association Proceedings of the 14th USENIX Security Symposium, P177
   *FLEX, 2006, FLEX SPILLS BLACKB S
   Gupta R., 1997, ACM Transactions on Software Engineering and Methodology, V6, P370, DOI 10.1145/261640.261644
   HAZELWOOD K, 2006, P INT C SOFTW ENG, P291
   *KASP LAB, 2007, ANT SYST PROT MOB DE
   Kiriansky V, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE 11TH USENIX SECURITY SYMPOSIUM, P191
   KRUEGEL C, 2004, P 13 C USENIX SEC S, P18
   Larochelle David., 2001, SSYM'01, P14
   *MCAFEE, 2007, MCAFEE VIR PROV SEC
   Miettinen M, 2006, 20TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2, PROCEEDINGS, P72
   Nash DC, 2005, THIRD IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, WORKSHOPS, P141, DOI 10.1109/PERCOMW.2005.86
   NEWSOME J, 2005, P C NETW DISTR SYST
   Payne BD, 2008, P IEEE S SECUR PRIV, P233, DOI 10.1109/SP.2008.24
   *QEM, 2008, QEMU OP SOURC PROC E
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Rosenblum Mendel, 2003, P NETW DISTR SYST SE
   Samfat D, 1997, IEEE J SEL AREA COMM, V15, P1373, DOI 10.1109/49.622919
   *SEC, 2007, VULN VIR INF
   *SHARP, 2002, DEV PROF SHARPS ZAUR
   *SIM, 2004, VIRT SIM
   SUN B, 2004, P 2004 ACM WORKSH WI, P61
   VASUDEVAN A, 2006, P 29 AUSTR COMP SCI, P311
   *VX, 2007, VX HEAV
   WEGMAN MN, 1991, ACM T PROGR LANG SYS, V13, P181, DOI 10.1145/103135.103136
   WILANDER J, 2003, P NETW DISTR SYST SE
   Yin H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P116
NR 31
TC 1
Z9 2
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2011
VL 10
IS 3
AR 33
DI 10.1145/1952522.1952526
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 756NI
UT WOS:000290018800004
DA 2024-07-18
ER

PT J
AU Ramaprasad, H
   Mueller, F
AF Ramaprasad, Harini
   Mueller, Frank
TI Tightening the Bounds on Feasible Preemptions
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Real-time systems; preemptions; worst-case
   execution time; timing analysis; data caches; cache-related preemption
   delay
ID TIMING ANALYSIS; CACHES; DELAY
AB Data caches are an increasingly important architectural feature in most modern computer systems. They help bridge the gap between processor speeds and memory access times. One inherent difficulty of using data caches in a real-time system is the unpredictability of memory accesses, which makes it difficult to calculate worst-case execution times (WCETs) of real-time tasks.
   While cache analysis for single real-time tasks has been the focus of much research in the past, bounding the preemption delay in a multitask preemptive environment is a challenging problem, particularly for data caches.
   This article makes multiple contributions in the context of independent, periodic tasks with deadlines less than or equal to their periods executing on a single processor.
   1) For every task, we derive data cache reference patterns for all scalar and nonscalar references. These patterns are used to derive an upper bound on the WCET of real-time tasks.
   2) We show that, when considering cache preemption effects, the critical instant does not occur upon simultaneous release of all tasks. We provide results for task sets with phase differences to prove our claim.
   3) We develop a method to calculate tight upper bounds on the maximum number of possible preemptions for each job of a task and, considering the worst-case placement of these preemption points, derive a much tighter bound on its WCET. We provide results using both static-and dynamic-priority schemes.
   Our results show significant improvements in the bounds derived. We achieve up to an order of magnitude improvement over two prior methods and up to half an order of magnitude over a third prior method for the number of preemptions, the WCET and the response time of a task. Consideration of the best-case and worst-case execution times of higher-priority jobs enables these improvements.
C1 [Ramaprasad, Harini] So Illinois Univ, Carbondale, IL 62901 USA.
   [Ramaprasad, Harini; Mueller, Frank] N Carolina State Univ, Dept Comp Sci, Ctr Embedded Syst Res, Raleigh, NC 27695 USA.
C3 Southern Illinois University System; Southern Illinois University; North
   Carolina State University
RP Ramaprasad, H (corresponding author), So Illinois Univ, Carbondale, IL 62901 USA.
EM mueller@cs.ncsu.edu
FU NSF [CCR-0208581, CCR-0310860, CCR-0312695]
FX This work was supported in part by NSF grants CCR-0208581, CCR-0310860
   and CCR-0312695.
CR AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   BASUMALLICK S, 1994, P WORKSH LANG COMP T
   BURGER D, 1996, CSTR961308 U WISC
   BUSQUETSMATAIX JV, 1996, P EUR REAL TIM SYST
   CHATTERJEE S, 2001, P ACM SIGPLAN 01 C P, P286
   FRAGUELA BB, 1999, P INT C PAR ARCH COM
   Ghosh S, 1999, ACM T PROGR LANG SYS, V21, P703, DOI 10.1145/325478.325479
   Ghosh S., 1997, P 1997 ACM INT C SUP, P317
   JU L, 2007, P DES AUT TEST EUR
   KIM S, 1996, P REAL TIM EMB TECHN
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Lee CG, 2001, IEEE T SOFTWARE ENG, V27, P805, DOI 10.1109/32.950317
   Lehoczky J., 1989, P REAL TIM SYST S
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   LIM SS, 1994, REAL TIM SYST SYMP P, P97, DOI 10.1109/REAL.1994.342726
   LISPER B, 2003, P INT C MEAS MOD COM, P272
   Lundqvist T., 1999, EMPIRICAL BOUNDS DAT
   NEGI HS, 2003, P INT S HARDW SOFTW
   PUAUT I, 2006, P EUR REAL TIM SYST
   PUAUT I, 2002, P REAL TIM SYST S
   Ramaprasad H, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148
   RAMAPRASAD H, 2007, 200722 TR N CAR STAT
   Ramaprasad H, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P71
   STASCHULAT J, 2004, P INT C EMB SOFTW
   STASCHULAT J, 2006, P EUR REAL TIM SYST
   STASCHULAT J, 2005, P EUR REAL TIM SYST
   TOMIYAMA H, 2000, P INT S HARDW SOFTW
   VERA X, 2002, P INT S HIGH PERF CO
   VERA X, 2000, PAR PROC 6 INT EUR C, P194
   Wegener J, 2001, REAL-TIME SYST, V21, P241, DOI 10.1023/A:1011132221066
   White RT, 1999, REAL-TIME SYST, V17, P209, DOI 10.1023/A:1008190423977
   Zivojnovic Vojin, 1994, P INT C SIGN PROC AP
NR 32
TC 20
Z9 23
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD DEC
PY 2010
VL 10
IS 2
AR 27
DI 10.1145/1880050.1880063
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 702DT
UT WOS:000285875500013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Curley, E
   Ravindran, B
   Anderson, J
   Jensen, ED
AF Curley, Edward
   Ravindran, Binoy
   Anderson, Jonathan
   Jensen, E. Douglas
TI Recovering from Distributable Thread Failures in Distributed Real-Time
   Java
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Performance;
   Reliability; Distributed; real-time; Java; distributable thread; thread
   integrity; distributed scheduling
AB We consider the problem of recovering from the failures of distributable threads ("threads") in distributed real-time systems that operate under runtime uncertainties including those on thread execution times, thread arrivals, and node failure occurrences. When a thread experiences a node failure, the result is a broken thread having an orphan. Under a termination model, the orphans must be detected and aborted, and exceptions must be delivered to the farthest, contiguous surviving thread segment for resuming thread execution. Our application/scheduling model includes the proposed distributable thread programming model for the emerging Distributed Real-Time Specification for Java (DRTSJ), together with an exception-handler model. Threads are subject to time/utility function (TUF) time constraints and an utility accrual (UA) optimality criterion. A key underpinning of the TUF/UA scheduling paradigm is the notion of "best-effort" where higher importance threads are always favored over lower importance ones, irrespective of thread urgency as specified by their time constraints. We present a thread scheduling algorithm called HUA and a thread integrity protocol called TPR. We show that HUA and TPR bound the orphan cleanup and recovery time with bounded loss of the best-effort property. Our implementation experience for HUA/TPR in the Reference Implementation of the proposed programming model for the DRTSJ demonstrates the algorithm/protocol's effectiveness.
C1 [Curley, Edward; Ravindran, Binoy; Anderson, Jonathan] Virginia Tech, ECE Dept, Blacksburg, VA 24061 USA.
   [Jensen, E. Douglas] MITRE Corp, Bedford, MA 01730 USA.
C3 Virginia Polytechnic Institute & State University; MITRE Corporation
RP Curley, E (corresponding author), Virginia Tech, ECE Dept, Blacksburg, VA 24061 USA.
RI Anderson, Jonathan/AAE-2506-2019; Ravindran, Binoy/C-6016-2017
OI Anderson, Jonathan/0000-0002-7352-6463; Ravindran,
   Binoy/0000-0002-8663-739X
FU U.S. Office of Naval Research [N00014-00-1-0549]; MITRE Corporation
   [52917]; MITRE Technology Program
FX This work was supported by the U.S. Office of Naval Research under grant
   N00014-00-1-0549 and by the MITRE Corporation under grant 52917. E.
   Douglas Jensen was supported by the MITRE Technology Program.
CR AGUILERA MK, 2002, P 16 INT C DISTR COM, P354
   ANDERSON JS, 2006, P 4 INT WORKSH JAV T, P3
   Cares Jeffrey R., 2006, Distributed Networked Operations
   Clark R., 1999, Parallel and Distributed Processing. 11th IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing. Proceedings, P353
   CLARK RK, 1990, CMUCS90155
   Curley E, 2006, SYM REL DIST SYST, P267
   de Oliveira RS, 2000, J SYST ARCHITECT, V46, P991, DOI 10.1016/S1383-7621(00)00004-7
   Ford Bryan, 1994, P USENIX WINT TECHN, P9
   GOLDBERG J, 1995, CSL9502 SRI INT, pCH5
   Harbour MG, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P200, DOI 10.1109/REAL.2003.1253267
   Hermant JF, 2006, LECT NOTES COMPUT SC, V3974, P334
   Hermant JF, 2002, IEEE T COMPUT, V51, P931, DOI 10.1109/TC.2002.1024740
   HORN WA, 1974, NAV RES LOG, V21, P177, DOI 10.1002/nav.3800210113
   Jensen E. D., 1985, Proceedings of the Real-Time Systems Symposium (Cat. No.85CH2220-2), P112
   Kao B, 1997, IEEE T PARALL DISTR, V8, P1268, DOI 10.1109/71.640019
   Li P, 2004, IEEE T SOFTWARE ENG, V30, P613, DOI 10.1109/TSE.2004.45
   LI P, 2004, THESIS VIRGINIA TECH
   LOCKE CD, 1986, CS86134 CARN MELL U
   MAYNARD DP, 1988, 8121 CARN MELL U COM
   MILLS DL, 1995, IEEE ACM T NETWORK, V3, P245, DOI 10.1109/90.392384
   NAGY S, 1997, P 3 IEEE REAL TIM TE
   Northcutt J.D., 1987, Mechanisms for Reliable Distributed Real-Time Operating Systems - The Alpha Kernel
   *OMG, 2001, REAL TIM CORBA 2 0 D
   *OP GROUP, 1998, MK7 3A REL NOT
   Palencia JC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P3, DOI 10.1109/EMRTS.2003.1212721
   PALENCIA JC, 2003, P IEEE REAL TIM SYST, P26
   Pellizzoni R, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P66
   Ravindran B, 2005, ISORC 2005: Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, Proceedings, P55
   Ravindran B, 2007, LECT NOTES COMPUT SC, V4761, P67
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Spuri M., 1996, Ph.D. Thesis
   Streich H., 1995, International Journal of Mini and Microcomputers, V17, P77
   SUN J, 1997, THESIS U ILLINOIS UR
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
NR 34
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD AUG
PY 2010
VL 10
IS 1
SI SI
AR 8
DI 10.1145/1814539.1814547
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WQ
UT WOS:000282763900008
DA 2024-07-18
ER

PT J
AU Irturk, A
   Benson, B
   Mirzaei, S
   Kastner, R
AF Irturk, Ali
   Benson, Bridget
   Mirzaei, Shahnam
   Kastner, Ryan
TI GUSTO: An Automatic Generation and Optimization Tool for Matrix
   Inversion Architectures
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Performance; Design; Experimentation; Field programmable gate arrays
   (FPGAs); matrix inversion; design space exploration
AB Matrix inversion is a common function found in many algorithms used in wireless communication systems. As FPGAs become an increasingly attractive platform for wireless communication, it is important to understand the trade-offs in designing a matrix inversion core on an FPGA. This article describes a matrix inversion core generator tool, GUSTO, that we developed to ease the design space exploration across different matrix inversion architectures. GUSTO is the first tool of its kind to provide automatic generation of a variety of general-purpose matrix inversion architectures with different parameterization options. GUSTO also provides an optimized application-specific architecture with an average of 59% area decrease and 3X throughput increase over its general-purpose architecture. The optimized architectures generated by GUSTO provide comparable results to published matrix inversion architecture implementations, but offer the advantage of providing the designer the ability to study the trade-offs between architectures with different design parameters.
C1 [Irturk, Ali; Benson, Bridget; Kastner, Ryan] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92093 USA.
   [Mirzaei, Shahnam] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California Santa Barbara
RP Irturk, A (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92093 USA.
EM airturk@cs.ucsd.edu; blbenson@cs.ucsd.edu; shahnam@umail.ucsb.edu;
   kastner@cs.ucsd.edu
OI Kastner, Ryan/0000-0001-9062-5570
FU NSF [CNS-0816419]
FX This research was supported by NSF Grant CNS-0816419.
CR Abe T, 2003, IEEE T VEH TECHNOL, V52, P469, DOI 10.1109/TVT.2003.813227
   Abe T, 2003, IEEE T VEH TECHNOL, V52, P476, DOI 10.1109/TVT.2003.811615
   [Anonymous], 2005, IEEE Std 802.11
   [Anonymous], 80216 IEEE
   BJORCK A, 1992, SIAM J MATRIX ANAL A, V13, P176
   BJORCK A, 1994, LINEAR ALGEBRA APPL, V198, P297
   Cagley RE, 2007, IEEE WCNC, P578
   Edman F, 2005, IEEE INT SYMP CIRC S, P4489, DOI 10.1109/ISCAS.2005.1465629
   Eilert J, 2007, IEEE INT SYMP CIRC S, P2610, DOI 10.1109/ISCAS.2007.377850
   Golub G.H., 1989, MATRIX COMPUTATIONS
   HANGJUN C, 2003, P IEEE GLOB TEL C, V4, P1831
   ILTIS RA, 2006, P IEEE GLOBECOM SAN, P1
   IRTURK A, 2008, P IEEE S APPL SPEC P
   Karkooti M, 2005, 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, P1625
   Kusume K, 2005, IEEE ICC, P2021
   Meng Y, 2005, DES AUT CON, P297, DOI 10.1109/DAC.2005.193821
   Singh CK, 2007, I CONF VLSI DESIGN, P836, DOI 10.1109/VLSID.2007.177
   Zhou L, 2005, IEEE VTS VEH TECHNOL, P2408
NR 18
TC 11
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 32
DI 10.1145/1721695.1721698
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900003
DA 2024-07-18
ER

PT J
AU Lee, J
   Park, KH
AF Lee, Jupyung
   Park, Kyu Ho
TI Interrupt Handler Migration and Direct Interrupt Scheduling for Rapid
   Scheduling of Interrupt-driven Tasks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Measurement; Performance; Real-time operating system; Linux; scheduling;
   responsiveness; latency; interrupt handling
ID SUPPORT
AB In this article, we propose two techniques that aim to minimize the scheduling latency of high-priority interrupt-driven tasks, named the Interrupt Handler Migration (IHM) and Direct Interrupt Scheduling (DIS). The IHM allows the interrupt handler to be migrated from the interrupt handler thread to the corresponding target process so that additional context switch can be avoided and the cache hit ratio with respect to the data generated by the interrupt handler can be improved. In addition, the DIS allows the shortest path reserved for urgent interrupt-process pairs to be laid between the interrupt arrival and target process by dividing a series of interrupt-driven operations into nondeferrable and deferrable operations. Both the IHM and DIS can be combined in a natural way and can operate concurrently. These techniques can be applied to all kinds of interrupt handlers with no modification to them. The proposed techniques not only reduce the scheduling latency, but also resolve the interrupt-driven priority inversion problem.
   We implemented a prototype in the Linux 2.6.19 kernel after adding real-time patches. Experimental results show that the scheduling latency is significantly reduced by up to 84.2% when both techniques are applied together. When the Linux OS runs on an ARM-based embedded CPU running at 200MHz, the scheduling latency can become as low as 30 mu s, which is much closer to the hardware-specific limitations. By lowering the scheduling latency, the limited CPU cycles can be consumed more for user-level processes and less for system-level tasks, such as interrupt handling and scheduling.
C1 [Lee, Jupyung; Park, Kyu Ho] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Lee, J (corresponding author), Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
EM jplee@core.kaist.ac.kr; kpark@ee.kaist.ac.kr
RI Park, Kyu Ho/C-1869-2011
CR ABENI L, 2002, P 8 REAL TIM EMB TEC
   Aron M, 2000, ACM T COMPUT SYST, V18, P197, DOI 10.1145/354871.354872
   BATCHER KW, 2006, P 12 REAL TIM EMB TE
   BOVET DP, 2003, UNDERSTANDING LINUX
   DIETRICH ST, 2005, P 7 REAL TIM LIN WOR
   DOVROLIS C, 2001, ACM OPERATING SYST R
   DRUSCHEL P, 1996, P 2 S OP SYST DES IM
   GOEL A, 2002, P 5 S OP SYST DES IM
   JONES MT, 2006, IBM DEV WORKS
   Kirsch ChristophM., 2005, PROC ACMUSENIX C VIR, P35
   KLEIMAN S, 1995, ACM OPERATING SYST R
   LANGENDOEN K, 1996, P 6 S FRONT MASS PAR
   Lee J, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P487
   Lee J, 2009, IEEE T COMPUT, V58, P648, DOI 10.1109/TC.2008.206
   Leslie IM, 1996, IEEE J SEL AREA COMM, V14, P1280, DOI 10.1109/49.536480
   LOVE R, 2002, LINUX J, V20, P97
   Mogul JC, 1997, ACM T COMPUT SYST, V15, P217, DOI 10.1145/263326.263335
   MOLNAR I, REAL TIME PREEMPT PA
   Prasad R, 2004, LECT NOTES COMPUT SC, V3015, P247
   PUAUT I, 2002, P 23 REAL TIM SYST S
   SUNDARAM V, 2000, P 8 C MULT MED ACM N
   Zhang YT, 2006, REAL TIM SYST SYMP P, P191, DOI 10.1109/RTSS.2006.37
NR 22
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD MAR
PY 2010
VL 9
IS 4
AR 42
DI 10.1145/1721695.1721708
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 579QA
UT WOS:000276385900013
DA 2024-07-18
ER

PT J
AU Doblander, A
   Zoufal, A
   Rinner, B
AF Doblander, Andreas
   Zoufal, Andreas
   Rinner, Bernhard
TI A Novel Software Framework for Embedded Multiprocessor Smart Cameras
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Smart cameras; publisher-subscriber;
   fault tolerance; video surveillance; distributed embedded systems
AB Distributed smart cameras (DSC) are an emerging technology for a broad range of important applications including smart rooms, surveillance, entertainment, tracking, and motion analysis. By having access to many views and through cooperation among the individual cameras, these DSCs have the potential to realize many more complex and challenging applications than single-camera systems.
   This article focuses on the system-level software required for efficient streaming applications on single smart cameras as well as on networks of DSCs. Embedded platforms with limited resources do not provide middleware services well known on general-purpose platforms. Our software framework supports transparent intra-and interprocessor communication while keeping the memory and computation overhead very low. The software framework is based on a publisher-subscriber architecture and provides mechanisms for dynamically loading and unloading software components as well as for graceful degradation in case of software-and hardware-related faults. The software framework has been completely implemented and tested on our embedded smart cameras consisting of an ARM-based network processor and several digital signal processors. Two case studies demonstrate the feasibility of our approach.
C1 [Doblander, Andreas] Allgemeines Rechenzentrum GmbH, A-6020 Innsbruck, Austria.
   [Zoufal, Andreas] Austrian Res Ctr GmbH, A-1220 Vienna, Austria.
   [Rinner, Bernhard] Klagenfurt Univ, Inst Networked & Embedded Syst, A-9020 Klagenfurt, Austria.
C3 Austrian Institute of Technology (AIT); University of Klagenfurt
RP Doblander, A (corresponding author), Allgemeines Rechenzentrum GmbH, Tschamlerstr 2, A-6020 Innsbruck, Austria.
EM andreas.doblander@arz.at; andreas.zoufal@arcs.ac.at;
   bernhard.rinner@uni-klu.ac.at
CR AGHAJAN H, 2007, P ACM IEEE INT C DIS
   Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], P ACM IEEE INT C DIS
   Balasubramanian KR, 2003, EIGHTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, PROCEEDINGS, P226
   Becker C, 2003, PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS (PERCOM 2003), P443, DOI 10.1109/PERCOM.2003.1192769
   Bramberger M, 2005, IEEE SYS MAN CYBERN, P2595
   Bramberger M, 2006, COMPUTER, V39, P68, DOI 10.1109/MC.2006.55
   Bramberger M, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P174, DOI 10.1109/RTTAS.2004.1317262
   BRAMBERGER M, 2004, P EUR DSP ED RES S
   BRAMBERGER M, 2005, THESIS GRAZ U TECHNO
   Clarke M., 2001, P IFIPACM INT C DIST, P160
   DEMICHIEL L, 2002, ENTERPRISE JAVABEANS
   DEMICHIEL LG, 1995, COMPONENT OBJECT MOD
   Doblander A., 2006, WSEAS Transactions on Computers, V5, P574
   DOBLANDER A, 2006, P 5 WORLD SCI ENG AC
   Fraga J, 2004, NINTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, P179
   Hansson H, 2004, EUROMICRO CONF PROC, P627, DOI 10.1109/EURMIC.2004.1333431
   Karsai G, 2003, P IEEE, V91, P145, DOI 10.1109/JPROC.2002.805824
   Lin CH, 2006, IEEE INTERNATIONAL CONFERENCE ON SENSOR NETWORKS, UBIQUITOUS, AND TRUSTWORTHY COMPUTING, VOL 1, PROCEEDINGS, P32
   Maier A, 2005, 11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, P12
   MAIER A, 2006, THESIS GRAZ U TECHNO
   Mascolo C, 2002, LECT NOTES COMPUT SC, V2497, P20
   MODY M, 2006, XDAIS DM XDM STEP PL
   Molla MM, 2006, INT CONF PARA PROC, P223, DOI 10.1109/ICPPW.2006.18
   *OBJ MAN GROUP, 2001, REAL TIM CORBA 2 0
   *OBJ MAN GROUP, 2002, MIN CORBA 1 0
   Pitt E., 2001, Java. rmi: The Remote Method Invocation Guide
   Pope A.L., 1998, CORBA REFERENCE GUID
   Rinner B, 2008, P IEEE, V96, P1565, DOI 10.1109/JPROC.2008.928742
   Rinner B, 2008, P IEEE, V96, P1562, DOI 10.1109/JPROC.2008.928741
   Rinner B, 2007, INT CONF ACOUST SPEE, P1381
   Schmidt DC, 2002, COMMUN ACM, V45, P43, DOI 10.1145/508448.508472
   SESSIONS R, 1997, COM DCOM MICROSOFTS
   SYSTEMS MC, 2003, LIGHT WEIGHT CORBA C
   *TEX INSTR, 2002, TMS320 ALG STAND RUL
   Wolf L, 2002, INT J COMPUT VISION, V48, P53, DOI 10.1023/A:1014855311993
NR 36
TC 5
Z9 5
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PD APR
PY 2009
VL 8
IS 3
AR 24
DI 10.1145/1509288.1509296
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456CX
UT WOS:000266818500008
DA 2024-07-18
ER

PT J
AU Kansal, A
   Hsu, J
   Zahedi, S
   Srivastava, MB
AF Kansal, Aman
   Hsu, Jason
   Zahedi, Sadaf
   Srivastava, Mani B.
TI Power management in energy harvesting sensor networks
SO ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS
LA English
DT Article
DE design; experimentation; measurement; performance; theory; adaptive duty
   cycling; heliomote; lifetime; power management; energy neutrality
ID CALCULUS; LIFETIME; DELAY
AB Power management is an important concern in sensor networks, because a tethered energy infrastructure is usually not available and an obvious concern is to use the available battery energy efficiently. However, in some of the sensor networking applications, an additional facility is available to ameliorate the energy problem: harvesting energy from the environment. Certain considerations in using an energy harvesting source are fundamentally different from that in using a battery, because, rather than a limit on the maximum energy, it has a limit on the maximum rate at which the energy can be used. Further, the harvested energy availability typically varies with time in a nondeterministic manner. While a deterministic metric, such as residual battery, suffices to characterize the energy availability in the case of batteries, a more sophisticated characterization may be required for a harvesting source. Another issue that becomes important in networked systems with multiple harvesting nodes is that different nodes may have different harvesting opportunity. In a distributed application, the same end-user performance may be achieved using different workload allocations, and resultant energy consumptions at multiple nodes. In this case, it is important to align the workload allocation with the energy availability at the harvesting nodes. We consider the above issues in power management for energy-harvesting sensor networks. We develop abstractions to characterize the complex time varying nature of such sources with analytically tractable models and use them to address key design issues. We also develop distributed methods to efficiently use harvested energy and test these both in simulation and experimentally on an energy-harvesting sensor network, prototyped for this work.
C1 [Zahedi, Sadaf; Srivastava, Mani B.] Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
EM kansal@microsoft.com
OI Srivastava, Mani/0000-0002-3782-9192
CR [Anonymous], 1992, THESIS MIT
   Bhardwaj M, 2002, IEEE INFOCOM SER, P1587, DOI 10.1109/INFCOM.2002.1019410
   Bhardwaj M., 2001, IEEE INT C COMM
   Chang J.H., 2000, ADV TELECOMMUNICATIO
   COX DR, 1961, J ROY STAT SOC B, V23, P414
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P132, DOI 10.1109/18.61110
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P114, DOI 10.1109/18.61109
   *DARPA, DARP EN HARV PROJ
   DOVROLIS C, 1998, SELECTION TOKEN BUCK
   GALLAGER R, 1979, LIDP906A MIT LAB INF
   Giridhar A., 2005, ACM S INF PROC SENS
   Heinzelman W.B., 2000, Ph.D. thesis
   HELIOMOTE CVS, 2005, HELIMOTER BOARD DESI
   IEROPOULOS I, 2003, 2 INT S IM AN ART AB, P191
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Kalpakis K, 2003, COMPUT NETW, V42, P697, DOI 10.1016/S1389-1286(03)00212-3
   Kansal A, 2005, 2005 IEEE International Symposium on Information Theory (ISIT), Vols 1 and 2, P6
   Kansal A, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P481
   Kansal A, 2001, GLOB TELECOMM CONF, P2591, DOI 10.1109/GLOCOM.2001.966244
   KANSAL A, 2004, ACM SIGMETRICS
   Kymissis J, 1998, SECOND INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS - DIGEST OF PAPERS, P132, DOI 10.1109/ISWC.1998.729539
   LI Q, 2001, ACM SIGMOBILE ROM IT
   LOW S, 1994, IEEE INFOCOM, P1633
   Lymberopoulos D, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P449
   MAINWARING A, 2002, 1 ACM WORKSH WIR SEN, V28
   MALEKI M, 2003, WIR COMM NET C NEW O
   Meninger S., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P48, DOI 10.1109/LPE.1999.799408
   MIN R, 2000, IEEE COMP SOC WORKSH, P43
   MIN R, 2000, IEEE WORKSH SIGN PRO
   MINI RAF, 2002, 4 WORKSH COM SEM FIO
   *MOTES, 2005, MIC WIR MEAS SYST
   *MPOWER, 2005, BATT LIF DEATH
   Paradiso J.A., 2001, Ubicomp 2001: Ubiquitous Computing, " ACM UBICOMP Conference Proceedings, Springer-Verlag Berlin Heidelberg, P299
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   RABAEY JM, 2000, IEEE COMPUT, V33, P42
   Raghunathan V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P457
   Raghunathan V, 2002, IEEE SIGNAL PROC MAG, V19, P40, DOI 10.1109/79.985679
   Rahimi M, 2003, IEEE INT CONF ROBOT, P19
   Rodoplu V, 1998, ICC 98 - 1998 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS VOLS 1-3, P1633, DOI 10.1109/ICC.1998.683107
   RONG P, 2003, ACM DES AUT C DAC AN
   Roundy S, 2004, ENERGY SCAVENGING FOR WIRELESS SENSOR NETWORKS WITH SPECIAL FOCUS ON VIBRATIONS, pXI
   Shah RC, 2002, IEEE WCNC, P350, DOI 10.1109/WCNC.2002.993520
   SHANG L, 2002, 14 IASTED INT C PAR
   Shenck NS, 2001, IEEE MICRO, V21, P30, DOI 10.1109/40.928763
   Singh S., 1998, ACM IEEE MOBICOM
   Sinha A, 2001, IEEE DES TEST COMPUT, V18, P62, DOI 10.1109/54.914626
   *STARG, 2004, STARG XSCAL PROC PLA
   Starner T, 1996, IBM SYST J, V35, P618, DOI 10.1147/sj.353.0618
   VOIGT T, 2003, 28 ANN IEEE C LOC CO
   Weber W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P247
   *WIND DAT, 2001, NOAA REC AV WIND SPE
   Wright SE, 2000, 35TH INTERSOCIETY ENERGY CONVERSION ENGINEERING CONFERENCE & EXHIBIT (IECEC), VOLS 1 AND 2, TECHNICAL PAPERS, P384, DOI 10.1109/IECEC.2000.870714
   Xu Ya, 2001, Proc. of International Conference on Mobile Computing and Networking, P70, DOI [10.1145/381677.381685, DOI 10.1145/381677.381685]
   YOUNIS M, 2002, P 10 IEEE ACM INT S
   ZHAO J, 2002, IEEE WIR COMM NETW C, V1, P356
NR 55
TC 1025
Z9 1131
U1 0
U2 85
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1539-9087
EI 1558-3465
J9 ACM T EMBED COMPUT S
JI ACM Trans. Embed. Comput. Syst.
PY 2007
VL 6
IS 4
AR 32
DI 10.1145/1274858.1274870
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315LD
UT WOS:000256880600012
DA 2024-07-18
ER

EF