[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SeqUseNonTemp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<98> s<97> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<95> c<2> s<52> l<1:1> el<1:14>
n<seq_count_increment> u<7> t<StringConst> p<45> s<43> l<3:10> el<3:29>
n<> u<8> t<Edge_Posedge> p<13> s<12> l<4:3> el<4:10>
n<clk> u<9> t<StringConst> p<10> l<4:11> el<4:14>
n<> u<10> t<Primary_literal> p<11> c<9> l<4:11> el<4:14>
n<> u<11> t<Primary> p<12> c<10> l<4:11> el<4:14>
n<> u<12> t<Expression> p<13> c<11> l<4:11> el<4:14>
n<> u<13> t<Event_expression> p<14> c<8> l<4:3> el<4:14>
n<> u<14> t<Clocking_event> p<43> c<13> s<42> l<4:1> el<4:15>
n<count> u<15> t<StringConst> p<16> l<4:17> el<4:22>
n<> u<16> t<Primary_literal> p<17> c<15> l<4:17> el<4:22>
n<> u<17> t<Primary> p<18> c<16> l<4:17> el<4:22>
n<> u<18> t<Expression> p<24> c<17> s<23> l<4:17> el<4:22>
n<> u<19> t<Number_1Tickb1> p<20> l<4:25> el<4:29>
n<> u<20> t<Primary_literal> p<21> c<19> l<4:25> el<4:29>
n<> u<21> t<Primary> p<22> c<20> l<4:25> el<4:29>
n<> u<22> t<Expression> p<24> c<21> l<4:25> el<4:29>
n<> u<23> t<BinOp_Plus> p<24> s<22> l<4:23> el<4:24>
n<> u<24> t<Expression> p<25> c<18> l<4:17> el<4:29>
n<> u<25> t<Expression> p<26> c<24> l<4:16> el<4:30>
n<> u<26> t<Expression_or_dist> p<27> c<25> l<4:16> el<4:30>
n<> u<27> t<Sequence_expr> p<42> c<26> s<41> l<4:16> el<4:30>
n<count> u<28> t<StringConst> p<29> l<4:35> el<4:40>
n<> u<29> t<Primary_literal> p<30> c<28> l<4:35> el<4:40>
n<> u<30> t<Primary> p<31> c<29> l<4:35> el<4:40>
n<> u<31> t<Expression> p<37> c<30> s<36> l<4:35> el<4:40>
n<4'b1111> u<32> t<IntConst> p<33> l<4:44> el<4:51>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:44> el<4:51>
n<> u<34> t<Primary> p<35> c<33> l<4:44> el<4:51>
n<> u<35> t<Expression> p<37> c<34> l<4:44> el<4:51>
n<> u<36> t<BinOp_Equiv> p<37> s<35> l<4:41> el<4:43>
n<> u<37> t<Expression> p<38> c<31> l<4:35> el<4:51>
n<> u<38> t<Expression> p<39> c<37> l<4:34> el<4:52>
n<> u<39> t<Expression_or_dist> p<40> c<38> l<4:34> el<4:52>
n<> u<40> t<Sequence_expr> p<42> c<39> l<4:34> el<4:52>
n<> u<41> t<OR> p<42> s<40> l<4:31> el<4:33>
n<> u<42> t<Sequence_expr> p<43> c<27> l<4:16> el<4:52>
n<> u<43> t<Sequence_expr> p<45> c<14> s<44> l<4:1> el<4:52>
n<> u<44> t<ENDSEQUENCE> p<45> l<5:1> el<5:12>
n<> u<45> t<Sequence_declaration> p<46> c<7> l<3:1> el<5:12>
n<> u<46> t<Assertion_item_declaration> p<47> c<45> l<3:1> el<5:12>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<3:1> el<5:12>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<3:1> el<5:12>
n<> u<49> t<Module_common_item> p<50> c<48> l<3:1> el<5:12>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<3:1> el<5:12>
n<> u<51> t<Non_port_module_item> p<52> c<50> l<3:1> el<5:12>
n<> u<52> t<Module_item> p<95> c<51> s<93> l<3:1> el<5:12>
n<p_count_increment> u<53> t<StringConst> p<86> s<84> l<7:10> el<7:27>
n<> u<54> t<Edge_Posedge> p<59> s<58> l<8:3> el<8:10>
n<clk> u<55> t<StringConst> p<56> l<8:11> el<8:14>
n<> u<56> t<Primary_literal> p<57> c<55> l<8:11> el<8:14>
n<> u<57> t<Primary> p<58> c<56> l<8:11> el<8:14>
n<> u<58> t<Expression> p<59> c<57> l<8:11> el<8:14>
n<> u<59> t<Event_expression> p<60> c<54> l<8:3> el<8:14>
n<> u<60> t<Clocking_event> p<84> c<59> s<83> l<8:1> el<8:15>
n<reset> u<61> t<StringConst> p<62> l<8:20> el<8:25>
n<> u<62> t<Primary_literal> p<63> c<61> l<8:20> el<8:25>
n<> u<63> t<Primary> p<64> c<62> l<8:20> el<8:25>
n<> u<64> t<Expression> p<65> c<63> l<8:20> el<8:25>
n<> u<65> t<Expression_or_dist> p<66> c<64> l<8:20> el<8:25>
n<> u<66> t<Sequence_expr> p<81> c<65> s<80> l<8:20> el<8:25>
n<count> u<67> t<StringConst> p<68> l<8:30> el<8:35>
n<> u<68> t<Primary_literal> p<69> c<67> l<8:30> el<8:35>
n<> u<69> t<Primary> p<70> c<68> l<8:30> el<8:35>
n<> u<70> t<Expression> p<76> c<69> s<75> l<8:30> el<8:35>
n<seq_count_increment> u<71> t<StringConst> p<72> l<8:40> el<8:59>
n<> u<72> t<Primary_literal> p<73> c<71> l<8:40> el<8:59>
n<> u<73> t<Primary> p<74> c<72> l<8:40> el<8:59>
n<> u<74> t<Expression> p<76> c<73> l<8:40> el<8:59>
n<> u<75> t<BinOp_FourStateLogicEqual> p<76> s<74> l<8:36> el<8:39>
n<> u<76> t<Expression> p<77> c<70> l<8:30> el<8:59>
n<> u<77> t<Expression_or_dist> p<78> c<76> l<8:30> el<8:59>
n<> u<78> t<Sequence_expr> p<79> c<77> l<8:30> el<8:59>
n<> u<79> t<Property_expr> p<81> c<78> l<8:30> el<8:59>
n<> u<80> t<OVERLAP_IMPLY> p<81> s<79> l<8:26> el<8:29>
n<> u<81> t<Property_expr> p<83> c<66> l<8:20> el<8:59>
n<> u<82> t<NOT> p<83> s<81> l<8:16> el<8:19>
n<> u<83> t<Property_expr> p<84> c<82> l<8:16> el<8:59>
n<> u<84> t<Property_spec> p<86> c<60> s<85> l<8:1> el<8:59>
n<> u<85> t<ENDPROPERTY> p<86> l<9:1> el<9:12>
n<> u<86> t<Property_declaration> p<87> c<53> l<7:1> el<9:12>
n<> u<87> t<Assertion_item_declaration> p<88> c<86> l<7:1> el<9:12>
n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<7:1> el<9:12>
n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<7:1> el<9:12>
n<> u<90> t<Module_common_item> p<91> c<89> l<7:1> el<9:12>
n<> u<91> t<Module_or_generate_item> p<92> c<90> l<7:1> el<9:12>
n<> u<92> t<Non_port_module_item> p<93> c<91> l<7:1> el<9:12>
n<> u<93> t<Module_item> p<95> c<92> s<94> l<7:1> el<9:12>
n<> u<94> t<ENDMODULE> p<95> l<11:1> el<11:10>
n<> u<95> t<Module_declaration> p<96> c<6> l<1:1> el<11:10>
n<> u<96> t<Description> p<97> c<95> l<1:1> el<11:10>
n<> u<97> t<Source_text> p<98> c<96> l<1:1> el<11:10>
n<> u<98> t<Top_level_rule> c<1> l<1:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
clocked_seq                                            1
constant                                               2
design                                                 1
logic_net                                              3
module_inst                                            2
multiclock_sequence_expr                               1
operation                                              8
property_decl                                          1
property_spec                                          1
ref_obj                                                7
sequence_decl                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
clocked_seq                                            2
constant                                               2
design                                                 1
logic_net                                              3
module_inst                                            2
multiclock_sequence_expr                               2
operation                                             16
property_decl                                          2
property_spec                                          2
ref_obj                                               14
sequence_decl                                          2
=== UHDM Object Stats End ===
[ERR:UH0730] ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:8:40: Sequence used in non-temporal context "seq_count_increment".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SeqUseNonTemp/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SeqUseNonTemp/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SeqUseNonTemp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiPropertyDecl:
  \_property_decl: (work@top.p_count_increment)
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:p_count_increment
    |vpiFullName:work@top.p_count_increment
    |vpiPropertySpec:
    \_property_spec: , line:8:1, endln:8:59
      |vpiParent:
      \_property_decl: (work@top.p_count_increment)
      |vpiClockingEvent:
      \_operation: , line:8:3, endln:8:14
        |vpiParent:
        \_property_spec: , line:8:1, endln:8:59
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.p_count_increment.clk), line:8:11, endln:8:14
          |vpiParent:
          \_operation: , line:8:3, endln:8:14
          |vpiName:clk
          |vpiFullName:work@top.p_count_increment.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:4:11, endln:4:14
      |vpiPropertyExpr:
      \_operation: , line:8:16, endln:8:59
        |vpiParent:
        \_property_spec: , line:8:1, endln:8:59
        |vpiOpType:15
        |vpiOperand:
        \_operation: , line:8:20, endln:8:59
          |vpiParent:
          \_operation: , line:8:16, endln:8:59
          |vpiOpType:52
          |vpiOperand:
          \_ref_obj: (work@top.p_count_increment.reset), line:8:20, endln:8:25
            |vpiParent:
            \_operation: , line:8:20, endln:8:59
            |vpiName:reset
            |vpiFullName:work@top.p_count_increment.reset
            |vpiActual:
            \_logic_net: (work@top.reset), line:8:20, endln:8:25
          |vpiOperand:
          \_operation: , line:8:30, endln:8:59
            |vpiParent:
            \_operation: , line:8:20, endln:8:59
            |vpiOpType:16
            |vpiOperand:
            \_ref_obj: (work@top.p_count_increment.count), line:8:30, endln:8:35
              |vpiParent:
              \_operation: , line:8:30, endln:8:59
              |vpiName:count
              |vpiFullName:work@top.p_count_increment.count
              |vpiActual:
              \_logic_net: (work@top.count), line:4:17, endln:4:22
            |vpiOperand:
            \_ref_obj: (work@top.p_count_increment.seq_count_increment), line:8:40, endln:8:59
              |vpiParent:
              \_operation: , line:8:30, endln:8:59
              |vpiName:seq_count_increment
              |vpiFullName:work@top.p_count_increment.seq_count_increment
              |vpiActual:
              \_sequence_decl: (work@top.seq_count_increment)
  |vpiSequenceDecl:
  \_sequence_decl: (work@top.seq_count_increment)
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:seq_count_increment
    |vpiFullName:work@top.seq_count_increment
    |vpiExpr:
    \_multiclock_sequence_expr: 
      |vpiClockedSeq:
      \_clocked_seq: 
        |vpiClockingEvent:
        \_operation: , line:4:3, endln:4:14
          |vpiParent:
          \_sequence_decl: (work@top.seq_count_increment)
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@top.seq_count_increment.clk), line:4:11, endln:4:14
            |vpiParent:
            \_operation: , line:4:3, endln:4:14
            |vpiName:clk
            |vpiFullName:work@top.seq_count_increment.clk
            |vpiActual:
            \_logic_net: (work@top.clk), line:4:11, endln:4:14
        |vpiSequenceExpr:
        \_operation: , line:4:16, endln:4:52
          |vpiParent:
          \_sequence_decl: (work@top.seq_count_increment)
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:4:17, endln:4:29
            |vpiParent:
            \_operation: , line:4:16, endln:4:52
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@top.seq_count_increment.count), line:4:17, endln:4:22
              |vpiParent:
              \_operation: , line:4:17, endln:4:29
              |vpiName:count
              |vpiFullName:work@top.seq_count_increment.count
              |vpiActual:
              \_logic_net: (work@top.count), line:4:17, endln:4:22
            |vpiOperand:
            \_constant: , line:4:25, endln:4:29
              |vpiParent:
              \_operation: , line:4:17, endln:4:29
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiOperand:
          \_operation: , line:4:35, endln:4:51
            |vpiParent:
            \_operation: , line:4:16, endln:4:52
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.seq_count_increment.count), line:4:35, endln:4:40
              |vpiParent:
              \_operation: , line:4:35, endln:4:51
              |vpiName:count
              |vpiFullName:work@top.seq_count_increment.count
              |vpiActual:
              \_logic_net: (work@top.count), line:4:17, endln:4:22
            |vpiOperand:
            \_constant: , line:4:44, endln:4:51
              |vpiParent:
              \_operation: , line:4:35, endln:4:51
              |vpiDecompile:4'b1111
              |vpiSize:4
              |BIN:1111
              |vpiConstType:3
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:4:11, endln:4:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.count), line:4:17, endln:4:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:count
    |vpiFullName:work@top.count
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.reset), line:8:20, endln:8:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:reset
    |vpiFullName:work@top.reset
    |vpiNetType:1
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
  |vpiName:work@top
  |vpiPropertyDecl:
  \_property_decl: (work@top.p_count_increment)
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:p_count_increment
    |vpiFullName:work@top.p_count_increment
    |vpiPropertySpec:
    \_property_spec: , line:8:1, endln:8:59
      |vpiParent:
      \_property_decl: (work@top.p_count_increment)
      |vpiClockingEvent:
      \_operation: , line:8:3, endln:8:14
        |vpiParent:
        \_property_spec: , line:8:1, endln:8:59
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.p_count_increment.clk), line:8:11, endln:8:14
          |vpiParent:
          \_operation: , line:8:3, endln:8:14
          |vpiName:clk
          |vpiFullName:work@top.p_count_increment.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:4:11, endln:4:14
      |vpiPropertyExpr:
      \_operation: , line:8:16, endln:8:59
        |vpiParent:
        \_property_spec: , line:8:1, endln:8:59
        |vpiOpType:15
        |vpiOperand:
        \_operation: , line:8:20, endln:8:59
          |vpiParent:
          \_operation: , line:8:16, endln:8:59
          |vpiOpType:52
          |vpiOperand:
          \_ref_obj: (work@top.p_count_increment.reset), line:8:20, endln:8:25
            |vpiParent:
            \_operation: , line:8:20, endln:8:59
            |vpiName:reset
            |vpiFullName:work@top.p_count_increment.reset
            |vpiActual:
            \_logic_net: (work@top.reset), line:8:20, endln:8:25
          |vpiOperand:
          \_operation: , line:8:30, endln:8:59
            |vpiParent:
            \_operation: , line:8:20, endln:8:59
            |vpiOpType:16
            |vpiOperand:
            \_ref_obj: (work@top.p_count_increment.count), line:8:30, endln:8:35
              |vpiParent:
              \_operation: , line:8:30, endln:8:59
              |vpiName:count
              |vpiFullName:work@top.p_count_increment.count
              |vpiActual:
              \_logic_net: (work@top.count), line:4:17, endln:4:22
            |vpiOperand:
            \_ref_obj: (work@top.p_count_increment.seq_count_increment), line:8:40, endln:8:59
              |vpiParent:
              \_operation: , line:8:30, endln:8:59
              |vpiName:seq_count_increment
              |vpiFullName:work@top.p_count_increment.seq_count_increment
              |vpiActual:
              \_sequence_decl: (work@top.seq_count_increment)
  |vpiSequenceDecl:
  \_sequence_decl: (work@top.seq_count_increment)
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv, line:1:1, endln:11:10
    |vpiName:seq_count_increment
    |vpiFullName:work@top.seq_count_increment
    |vpiExpr:
    \_multiclock_sequence_expr: 
      |vpiParent:
      \_sequence_decl: (work@top.seq_count_increment)
      |vpiClockedSeq:
      \_clocked_seq: 
        |vpiParent:
        \_multiclock_sequence_expr: 
        |vpiClockingEvent:
        \_operation: , line:4:3, endln:4:14
          |vpiParent:
          \_clocked_seq: 
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@top.seq_count_increment.clk), line:4:11, endln:4:14
            |vpiParent:
            \_operation: , line:4:3, endln:4:14
            |vpiName:clk
            |vpiFullName:work@top.seq_count_increment.clk
            |vpiActual:
            \_logic_net: (work@top.clk), line:4:11, endln:4:14
        |vpiSequenceExpr:
        \_operation: , line:4:16, endln:4:52
          |vpiParent:
          \_clocked_seq: 
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:4:17, endln:4:29
            |vpiParent:
            \_operation: , line:4:16, endln:4:52
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@top.seq_count_increment.count), line:4:17, endln:4:22
              |vpiParent:
              \_operation: , line:4:17, endln:4:29
              |vpiName:count
              |vpiFullName:work@top.seq_count_increment.count
              |vpiActual:
              \_logic_net: (work@top.count), line:4:17, endln:4:22
            |vpiOperand:
            \_constant: , line:4:25, endln:4:29
          |vpiOperand:
          \_operation: , line:4:35, endln:4:51
            |vpiParent:
            \_operation: , line:4:16, endln:4:52
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.seq_count_increment.count), line:4:35, endln:4:40
              |vpiParent:
              \_operation: , line:4:35, endln:4:51
              |vpiName:count
              |vpiFullName:work@top.seq_count_increment.count
              |vpiActual:
              \_logic_net: (work@top.count), line:4:17, endln:4:22
            |vpiOperand:
            \_constant: , line:4:44, endln:4:51
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:8:40: Sequence used in non-temporal context, seq_count_increment
[LINT]: ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:1:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:8:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SeqUseNonTemp/dut.sv:1:1: Non synthesizable construct, work@top
============================== End Linting Results ==============================
