# Hardware-implementation-of-PRESENT-cipher
This is a iterative design of the lightweight block cipher PRESENT
The design has been simulated targeting the Cyclone IV FPGA but has NOT been verified on board. 
A simple testbench has also been included
