Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Oct 28 11:55:17 2025
| Host              : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -file Scrambler_32bits_timing_summary_routed.rpt -pb Scrambler_32bits_timing_summary_routed.pb -rpx Scrambler_32bits_timing_summary_routed.rpx -warn_on_violation
| Design            : Scrambler_32bits
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  101         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.369        0.000                      0                   63        0.052        0.000                      0                   63        2.225        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.369        0.000                      0                   63        0.052        0.000                      0                   63        2.225        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 tmp_seed_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.228ns (37.194%)  route 0.385ns (62.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 7.015 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.532ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.484ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.545     2.466    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y277        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.545 r  tmp_seed_reg[3]/Q
                         net (fo=2, routed)           0.337     2.882    p_0_in[4]
    SLICE_X81Y289        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     3.031 r  data_out[4]_i_1/O
                         net (fo=1, routed)           0.048     3.079    data_out[4]_i_1_n_0
    SLICE_X81Y289        FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.387     7.015    clk_IBUF_BUFG
    SLICE_X81Y289        FDCE                                         r  data_out_reg[4]/C
                         clock pessimism              0.443     7.458    
                         clock uncertainty           -0.035     7.423    
    SLICE_X81Y289        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.448    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 tmp_seed_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.225ns (38.396%)  route 0.361ns (61.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 6.997 - 5.000 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.532ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.556     2.477    clk_IBUF_BUFG
    SLICE_X81Y273        FDPE                                         r  tmp_seed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.556 r  tmp_seed_reg[19]/Q
                         net (fo=2, routed)           0.311     2.867    p_0_in[20]
    SLICE_X81Y273        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.013 r  data_out[20]_i_1/O
                         net (fo=1, routed)           0.050     3.063    data_out[20]_i_1_n_0
    SLICE_X81Y273        FDCE                                         r  data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.369     6.997    clk_IBUF_BUFG
    SLICE_X81Y273        FDCE                                         r  data_out_reg[20]/C
                         clock pessimism              0.454     7.451    
                         clock uncertainty           -0.035     7.416    
    SLICE_X81Y273        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.441    data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tmp_seed_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.129ns (22.751%)  route 0.438ns (77.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 7.013 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.532ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.484ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.545     2.466    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y277        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.545 r  tmp_seed_reg[5]/Q
                         net (fo=2, routed)           0.389     2.934    p_0_in[6]
    SLICE_X81Y289        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.984 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.049     3.033    data_out[6]_i_1_n_0
    SLICE_X81Y289        FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.385     7.013    clk_IBUF_BUFG
    SLICE_X81Y289        FDCE                                         r  data_out_reg[6]/C
                         clock pessimism              0.444     7.456    
                         clock uncertainty           -0.035     7.421    
    SLICE_X81Y289        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.446    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 tmp_seed_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.191ns (34.168%)  route 0.368ns (65.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 7.015 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.532ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.484ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.545     2.466    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y277        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.546 r  tmp_seed_reg[4]/Q
                         net (fo=2, routed)           0.352     2.898    p_0_in[5]
    SLICE_X81Y289        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.111     3.009 r  data_out[5]_i_1/O
                         net (fo=1, routed)           0.016     3.025    data_out[5]_i_1_n_0
    SLICE_X81Y289        FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.387     7.015    clk_IBUF_BUFG
    SLICE_X81Y289        FDCE                                         r  data_out_reg[5]/C
                         clock pessimism              0.443     7.458    
                         clock uncertainty           -0.035     7.423    
    SLICE_X81Y289        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.448    data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 tmp_seed_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (47.983%)  route 0.245ns (52.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.532ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.484ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.549     2.470    clk_IBUF_BUFG
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y272        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.550 r  tmp_seed_reg[24]/Q
                         net (fo=2, routed)           0.196     2.746    p_0_in[25]
    SLICE_X81Y267        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     2.892 r  tmp_seed[25]_i_1/O
                         net (fo=1, routed)           0.049     2.941    p_1_in[25]
    SLICE_X81Y267        FDPE                                         r  tmp_seed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.367     6.995    clk_IBUF_BUFG
    SLICE_X81Y267        FDPE                                         r  tmp_seed_reg[25]/C
                         clock pessimism              0.395     7.390    
                         clock uncertainty           -0.035     7.355    
    SLICE_X81Y267        FDPE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.380    tmp_seed_reg[25]
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 tmp_seed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.229ns (42.486%)  route 0.310ns (57.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 7.015 - 5.000 ) 
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.532ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.484ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.549     2.470    clk_IBUF_BUFG
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y272        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.549 r  tmp_seed_reg[1]/Q
                         net (fo=2, routed)           0.259     2.808    p_0_in[2]
    SLICE_X81Y289        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.958 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.051     3.009    data_out[2]_i_1_n_0
    SLICE_X81Y289        FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.387     7.015    clk_IBUF_BUFG
    SLICE_X81Y289        FDCE                                         r  data_out_reg[2]/C
                         clock pessimism              0.443     7.458    
                         clock uncertainty           -0.035     7.423    
    SLICE_X81Y289        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.448    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 tmp_seed_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.179ns (34.226%)  route 0.344ns (65.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 7.013 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.532ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.484ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.545     2.466    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y277        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  tmp_seed_reg[8]/Q
                         net (fo=2, routed)           0.328     2.875    p_0_in[9]
    SLICE_X81Y289        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     2.973 r  data_out[9]_i_1/O
                         net (fo=1, routed)           0.016     2.989    data_out[9]_i_1_n_0
    SLICE_X81Y289        FDCE                                         r  data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.385     7.013    clk_IBUF_BUFG
    SLICE_X81Y289        FDCE                                         r  data_out_reg[9]/C
                         clock pessimism              0.444     7.456    
                         clock uncertainty           -0.035     7.421    
    SLICE_X81Y289        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.446    data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 tmp_seed_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.176ns (34.442%)  route 0.335ns (65.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 7.013 - 5.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.532ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.484ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.545     2.466    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y277        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.546 r  tmp_seed_reg[6]/Q
                         net (fo=2, routed)           0.320     2.866    p_0_in[7]
    SLICE_X81Y289        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     2.962 r  data_out[7]_i_1/O
                         net (fo=1, routed)           0.015     2.977    data_out[7]_i_1_n_0
    SLICE_X81Y289        FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.385     7.013    clk_IBUF_BUFG
    SLICE_X81Y289        FDCE                                         r  data_out_reg[7]/C
                         clock pessimism              0.444     7.456    
                         clock uncertainty           -0.035     7.421    
    SLICE_X81Y289        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.446    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 tmp_seed_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.212ns (50.962%)  route 0.204ns (49.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 6.997 - 5.000 ) 
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.532ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.557     2.478    clk_IBUF_BUFG
    SLICE_X81Y268        FDPE                                         r  tmp_seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y268        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.557 r  tmp_seed_reg[27]/Q
                         net (fo=3, routed)           0.189     2.746    p_0_in[28]
    SLICE_X81Y273        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.879 r  data_out[28]_i_1/O
                         net (fo=1, routed)           0.015     2.894    data_out[28]_i_1_n_0
    SLICE_X81Y273        FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.369     6.997    clk_IBUF_BUFG
    SLICE_X81Y273        FDCE                                         r  data_out_reg[28]/C
                         clock pessimism              0.395     7.392    
                         clock uncertainty           -0.035     7.357    
    SLICE_X81Y273        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.382    data_out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 tmp_seed_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            feedback_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.237ns (51.188%)  route 0.226ns (48.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.532ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.484ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.557     2.478    clk_IBUF_BUFG
    SLICE_X81Y268        FDPE                                         r  tmp_seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y268        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.557 r  tmp_seed_reg[27]/Q
                         net (fo=3, routed)           0.211     2.768    p_0_in[28]
    SLICE_X81Y269        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     2.926 r  feedback_i_1/O
                         net (fo=1, routed)           0.015     2.941    feedback_i_1_n_0
    SLICE_X81Y269        FDRE                                         r  feedback_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          1.371     6.999    clk_IBUF_BUFG
    SLICE_X81Y269        FDRE                                         r  feedback_reg/C
                         clock pessimism              0.446     7.445    
                         clock uncertainty           -0.035     7.409    
    SLICE_X81Y269        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.434    feedback_reg
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tmp_seed_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      0.853ns (routing 0.295ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.330ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.853     1.213    clk_IBUF_BUFG
    SLICE_X81Y267        FDPE                                         r  tmp_seed_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y267        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.252 r  tmp_seed_reg[25]/Q
                         net (fo=2, routed)           0.027     1.279    p_0_in[26]
    SLICE_X81Y267        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.312 r  tmp_seed[26]_i_1/O
                         net (fo=1, routed)           0.006     1.318    p_1_in[26]
    SLICE_X81Y267        FDPE                                         r  tmp_seed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.968     1.553    clk_IBUF_BUFG
    SLICE_X81Y267        FDPE                                         r  tmp_seed_reg[26]/C
                         clock pessimism             -0.334     1.219    
    SLICE_X81Y267        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.266    tmp_seed_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tmp_seed_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.856ns (routing 0.295ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.330ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.856     1.216    clk_IBUF_BUFG
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y278        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.255 r  tmp_seed_reg[11]/Q
                         net (fo=2, routed)           0.027     1.282    p_0_in[12]
    SLICE_X81Y278        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.315 r  tmp_seed[12]_i_1/O
                         net (fo=1, routed)           0.006     1.321    p_1_in[12]
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.970     1.555    clk_IBUF_BUFG
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[12]/C
                         clock pessimism             -0.333     1.222    
    SLICE_X81Y278        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.269    tmp_seed_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tmp_seed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.856ns (routing 0.295ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.330ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.856     1.216    clk_IBUF_BUFG
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y272        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.255 r  tmp_seed_reg[1]/Q
                         net (fo=2, routed)           0.027     1.282    p_0_in[2]
    SLICE_X81Y272        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.315 r  tmp_seed[2]_i_1/O
                         net (fo=1, routed)           0.006     1.321    p_1_in[2]
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.970     1.555    clk_IBUF_BUFG
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[2]/C
                         clock pessimism             -0.333     1.222    
    SLICE_X81Y272        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.269    tmp_seed_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tmp_seed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.859ns (routing 0.295ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.330ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.859     1.219    clk_IBUF_BUFG
    SLICE_X81Y273        FDPE                                         r  tmp_seed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.258 r  tmp_seed_reg[20]/Q
                         net (fo=2, routed)           0.050     1.308    p_0_in[21]
    SLICE_X81Y272        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.330 r  tmp_seed[21]_i_1/O
                         net (fo=1, routed)           0.017     1.347    p_1_in[21]
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.970     1.555    clk_IBUF_BUFG
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[21]/C
                         clock pessimism             -0.324     1.232    
    SLICE_X81Y272        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.278    tmp_seed_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tmp_seed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.061ns (37.888%)  route 0.100ns (62.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.856ns (routing 0.295ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.330ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.856     1.216    clk_IBUF_BUFG
    SLICE_X81Y269        FDPE                                         r  tmp_seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y269        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.255 r  tmp_seed_reg[0]/Q
                         net (fo=2, routed)           0.084     1.339    p_0_in[1]
    SLICE_X81Y272        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.361 r  tmp_seed[1]_i_1/O
                         net (fo=1, routed)           0.016     1.377    p_1_in[1]
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.970     1.555    clk_IBUF_BUFG
    SLICE_X81Y272        FDPE                                         r  tmp_seed_reg[1]/C
                         clock pessimism             -0.295     1.261    
    SLICE_X81Y272        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.307    tmp_seed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tmp_seed_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.072ns (57.143%)  route 0.054ns (42.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      0.855ns (routing 0.295ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.330ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.855     1.215    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y277        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.254 r  tmp_seed_reg[3]/Q
                         net (fo=2, routed)           0.048     1.302    p_0_in[4]
    SLICE_X81Y277        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.335 r  tmp_seed[4]_i_1/O
                         net (fo=1, routed)           0.006     1.341    p_1_in[4]
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.970     1.555    clk_IBUF_BUFG
    SLICE_X81Y277        FDPE                                         r  tmp_seed_reg[4]/C
                         clock pessimism             -0.334     1.221    
    SLICE_X81Y277        FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.268    tmp_seed_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tmp_seed_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_seed_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.072ns (57.143%)  route 0.054ns (42.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.856ns (routing 0.295ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.330ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.856     1.216    clk_IBUF_BUFG
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y278        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.255 r  tmp_seed_reg[13]/Q
                         net (fo=2, routed)           0.048     1.303    p_0_in[14]
    SLICE_X81Y278        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.336 r  tmp_seed[14]_i_1/O
                         net (fo=1, routed)           0.006     1.342    p_1_in[14]
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.970     1.555    clk_IBUF_BUFG
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[14]/C
                         clock pessimism             -0.333     1.222    
    SLICE_X81Y278        FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.269    tmp_seed_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tmp_seed_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            feedback_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.078ns (56.522%)  route 0.060ns (43.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.859ns (routing 0.295ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.330ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.859     1.219    clk_IBUF_BUFG
    SLICE_X81Y268        FDPE                                         r  tmp_seed_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y268        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.259 r  tmp_seed_reg[30]/Q
                         net (fo=2, routed)           0.054     1.313    tmp_seed_reg_n_0_[30]
    SLICE_X81Y269        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     1.351 r  feedback_i_1/O
                         net (fo=1, routed)           0.006     1.357    feedback_i_1_n_0
    SLICE_X81Y269        FDRE                                         r  feedback_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.974     1.559    clk_IBUF_BUFG
    SLICE_X81Y269        FDRE                                         r  feedback_reg/C
                         clock pessimism             -0.324     1.236    
    SLICE_X81Y269        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.283    feedback_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tmp_seed_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.074ns (52.857%)  route 0.066ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.853ns (routing 0.295ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.330ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.853     1.213    clk_IBUF_BUFG
    SLICE_X81Y267        FDPE                                         r  tmp_seed_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y267        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.252 r  tmp_seed_reg[25]/Q
                         net (fo=2, routed)           0.050     1.302    p_0_in[26]
    SLICE_X81Y268        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.337 r  data_out[26]_i_1/O
                         net (fo=1, routed)           0.016     1.353    data_out[26]_i_1_n_0
    SLICE_X81Y268        FDCE                                         r  data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.971     1.556    clk_IBUF_BUFG
    SLICE_X81Y268        FDCE                                         r  data_out_reg[26]/C
                         clock pessimism             -0.324     1.233    
    SLICE_X81Y268        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.279    data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tmp_seed_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.079ns (55.634%)  route 0.063ns (44.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.856ns (routing 0.295ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.330ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.856     1.216    clk_IBUF_BUFG
    SLICE_X81Y278        FDPE                                         r  tmp_seed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y278        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.256 r  tmp_seed_reg[14]/Q
                         net (fo=2, routed)           0.057     1.313    p_0_in[15]
    SLICE_X81Y280        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     1.352 r  data_out[15]_i_1/O
                         net (fo=1, routed)           0.006     1.358    data_out[15]_i_1_n_0
    SLICE_X81Y280        FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=66, routed)          0.972     1.557    clk_IBUF_BUFG
    SLICE_X81Y280        FDCE                                         r  data_out_reg[15]/C
                         clock pessimism             -0.324     1.234    
    SLICE_X81Y280        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.281    data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.000       3.710      BUFGCE_X0Y48   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X81Y137  data_out_last_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y287  data_out_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y287  data_out_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y283  data_out_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y283  data_out_reg[13]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y280  data_out_reg[14]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y280  data_out_reg[15]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y279  data_out_reg[16]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X81Y279  data_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X81Y137  data_out_last_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X81Y137  data_out_last_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X81Y137  data_out_last_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X81Y137  data_out_last_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[10]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y287  data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[12]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[12]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[13]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X81Y283  data_out_reg[13]/C



