$date
	Mon Sep 29 12:04:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xortb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module d1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % enable $end
$var wire 1 ! out $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
x&
1%
x$
x#
x"
x!
$end
#10
0$
0#
0"
#11
0&
#14
0'
#19
1(
#20
1$
#23
1'
#25
1)
#27
1!
#28
0(
#34
0)
#36
0!
#200
