5d66a870c818 ("drm/i915/reg: remove unused DSI register macros")
d3944104251f ("drm/i915/reg: fix transcoder timing register style")
f8324128fdf8 ("drm/i915: remove unused pipe/plane B register macros")
d6bbc4da2149 ("drm/i915: relocate some DSPCNTR reg bit definitions")
6eb82761887a ("drm/i915: Separate VRR related register definitions")
fc8fc81cb830 ("drm/i915: Update indentation for VRR registers and bits")
5734c976717d ("drm/i915: pass dev_priv explicitly to TRANS_MULT")
454a498978b1 ("drm/i915: pass dev_priv explicitly to PIPESRC")
8925350cd351 ("drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFT")
d96fdbf04cec ("drm/i915: pass dev_priv explicitly to BCLRPAT")
9cacbd237f51 ("drm/i915: pass dev_priv explicitly to TRANS_VSYNC")
45f103933586 ("drm/i915: pass dev_priv explicitly to TRANS_VBLANK")
b3e773f6d5b1 ("drm/i915: pass dev_priv explicitly to TRANS_VTOTAL")
9b2db3bbc7b5 ("drm/i915: pass dev_priv explicitly to TRANS_HSYNC")
7d8ee7886599 ("drm/i915: pass dev_priv explicitly to TRANS_HBLANK")
e5799743ee06 ("drm/i915: pass dev_priv explicitly to TRANS_HTOTAL")
cc13f2937725 ("drm/i915: pass dev_priv explicitly to HSW_TVIDEO_DIP_CTL")
48dd4a5e8100 ("drm/i915: Document a few pre-skl primary plane platform dependencies")
c0086b71441d ("drm/i915: Polish pre-skl primary plane registers")
514ca6dffb2b ("drm/i915: Extract i9xx_plane_regs.h")
