{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526701629126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526701629127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 11:47:09 2018 " "Processing started: Sat May 19 11:47:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526701629127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526701629127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526701629127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_85c_slow.vo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_85c_slow.vo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701629702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_0c_slow.vo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_0c_slow.vo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701629837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_min_1200mv_0c_fast.vo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_min_1200mv_0c_fast.vo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701629963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA.vo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA.vo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701630098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_85c_v_slow.sdo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_85c_v_slow.sdo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701630224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_8_1200mv_0c_v_slow.sdo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_8_1200mv_0c_v_slow.sdo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701630322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_min_1200mv_0c_v_fast.sdo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_min_1200mv_0c_v_fast.sdo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701630419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Pic_Sdram_VGA_v.sdo F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/ simulation " "Generated file Uart_Pic_Sdram_VGA_v.sdo in folder \"F:/QuartusII/Uart_Pic_PinPon_Sdram_VGA/Dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1526701630518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526701630563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 11:47:10 2018 " "Processing ended: Sat May 19 11:47:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526701630563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526701630563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526701630563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526701630563 ""}
