[{"id":"2412.02156","title":"Compromising the Intelligence of Modern DNNs: On the Effectiveness of\n  Targeted RowPress","authorsParsed":[["Zhou","Ranyang",""],["Liu","Jacqueline T.",""],["Ahmed","Sabbir",""],["Angizi","Shaahin",""],["Rakin","Adnan Siraj",""]],"timestamp":1733200318000,"metadataBlobId":"VTomfrRw5nFWx4qT6ZpzCcrT162ChUyPSI2YUliMSDk"},{"id":"2412.03553","title":"BinSparX: Sparsified Binary Neural Networks for Reduced Hardware\n  Non-Idealities in Xbar Arrays","authorsParsed":[["Malhotra","Akul",""],["Gupta","Sumeet Kumar",""]],"timestamp":1733338212000,"metadataBlobId":"vKfjx3n9w297wVaPa31TIdl7F65q-LLW3BISX2M4gNY"},{"id":"2412.04372","title":"Distributed Inference with Minimal Off-Chip Traffic for Transformers on\n  Low-Power MCUs","authorsParsed":[["Bochem","Severin",""],["Jung","Victor J. B.",""],["Prasad","Arpan",""],["Conti","Francesco",""],["Benini","Luca",""]],"timestamp":1733420950000,"metadataBlobId":"CrL2kzSlUUTdmIQ3VF9kKk4y5R7IPCmBvaH3EXtJAcE"},{"id":"2412.04569","title":"Towards Performance-Aware Allocation for Accelerated Machine Learning on\n  GPU-SSD Systems","authorsParsed":[["Gundawar","Ayush",""],["Chung","Euijun",""],["Kim","Hyesoon",""]],"timestamp":1733426790000,"metadataBlobId":"I48x3FDm1lmPIB9g9V6DLBkhZUY_79MgbA2beBGhHHE"},{"id":"2412.04485","title":"EDA-Aware RTL Generation with Large Language Models","authorsParsed":[["Islam","Mubashir ul",""],["Sami","Humza",""],["Gaillardon","Pierre-Emmanuel",""],["Tenace","Valerio",""]],"timestamp":1732149471000,"metadataBlobId":"xi3O5mCOtVBKhDykvI4HskkWm3OaXyu5vnN1XdGuZNM"},{"id":"2412.05301","title":"DocEDA: Automated Extraction and Design of Analog Circuits from\n  Documents with Large Language Model","authorsParsed":[["Chen","Hong Cai",""],["Wu","Longchang",""],["Gao","Ming",""],["Shen","Lingrui",""],["Zhong","Jiarui",""],["Xu","Yipin",""]],"timestamp":1732549303000,"metadataBlobId":"UgDKwJUtCt1aan1FQrAJ57DgKqUBdxTH7KAu4YeryGY"},{"id":"2412.05311","title":"DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous\n  Agent","authorsParsed":[["Chang","Chen-Chia",""],["Ho","Chia-Tung",""],["Li","Yaguang",""],["Chen","Yiran",""],["Ren","Haoxing",""]],"timestamp":1732768157000,"metadataBlobId":"ZBg7JERb60MLc51jhvdeP3XcSYhJO7Kh1WEFrNDyeo4"},{"id":"2412.05320","title":"The Tiny Median Filter: A Small Size, Flexible Arbitrary Percentile\n  Finder Scheme Suitable for FPGA Implementation","authorsParsed":[["Wu","Jinyuan","","Fermilab"]],"timestamp":1733250532000,"metadataBlobId":"f5o8qC2dcnlKwJTULxtgDtTWDu0r4vwv-HWFONDdqdc"},{"id":"2412.05327","title":"IMPACT:InMemory ComPuting Architecture Based on Y-FlAsh Technology for\n  Coalesced Tsetlin Machine Inference","authorsParsed":[["Ghazal","Omar",""],["Wang","Wei",""],["Kvatinsky","Shahar",""],["Merchant","Farhad",""],["Yakovlev","Alex",""],["Shafik","Rishad",""]],"timestamp":1733314972000,"metadataBlobId":"r6QG-jr35Ae3nFDcXUFANIqbpBvJXOpJ0vpDsHaBCAg"},{"id":"2412.05784","title":"ASC-Hook: fast and transparent system call hook for Arm","authorsParsed":[["Shen","Yang","","National University of Defense Technology"],["Xie","Min","","National University of Defense Technology"],["Zhang","Wenzhe","","National\n  University of Defense Technology"],["Wu","Tao","","Changsha University of Science\n  and Technology"]],"timestamp":1733625023000,"metadataBlobId":"b8gBXflGD0kMSxpAxv9Ye19610O6CQGzWoMGnQub_MI"},{"id":"2412.05877","title":"Signal Prediction for Digital Circuits by Sigmoidal Approximations using\n  Neural Networks","authorsParsed":[["Salzmann","Josef",""],["Schmid","Ulrich",""]],"timestamp":1733651223000,"metadataBlobId":"3KLAARHppbg8AhQdydWupzuPx7zi-bVJNIR7Rrqwi-Q"},{"id":"2412.06947","title":"PyraNet: A Large Scale Hierarchical Verilog Dataset","authorsParsed":[["Nadimi","Bardia",""],["Boutaib","Ghali Omar",""],["Zheng","Hao",""]],"timestamp":1733773554000,"metadataBlobId":"DfJpBzvLK7YBMPOA2PUCsyx-1gPyjKSumI0LbVUZB4c"},{"id":"2412.07822","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","authorsParsed":[["Zhao","Yujie",""],["Zhang","Hejia",""],["Huang","Hanxian",""],["Yu","Zhongming",""],["Zhao","Jishen",""]],"timestamp":1733867635000,"metadataBlobId":"Z5UOTiWucMWRS5z32K-iuAnhPxwdwy79XGn-Ci8_vpk"},{"id":"2412.08137","title":"Enhancing CGRA Efficiency Through Aligned Compute and Communication\n  Provisioning","authorsParsed":[["Li","Zhaoying",""],["Dangi","Pranav",""],["Yin","Chenyang",""],["Bandara","Thilini Kaushalya",""],["Juneja","Rohan",""],["Tan","Cheng",""],["Bai","Zhenyu",""],["Mitra","Tulika",""]],"timestamp":1733899903000,"metadataBlobId":"wuSFBELML4HZwHbDwnu4Rv6LSqlonvW6dGg8n-zxGV4"},{"id":"2412.08602","title":"Empirical Measurements of AI Training Power Demand on a GPU-Accelerated\n  Node","authorsParsed":[["Latif","Imran",""],["Newkirk","Alex C.",""],["Carbone","Matthew R.",""],["Munir","Arslan",""],["Lin","Yuewei",""],["Koomey","Jonathan",""],["Yu","Xi",""],["Dong","Zhiuha",""]],"timestamp":1733941147000,"metadataBlobId":"22IeiDdboskJYUvssOungjeygXPIPHCG4YDS-dCgCZw"},{"id":"2412.09709","title":"DiP: A Scalable, Energy-Efficient Systolic Array for Matrix\n  Multiplication Acceleration","authorsParsed":[["Abdelmaksoud","Ahmed J.",""],["Agwa","Shady",""],["Prodromakis","Themis",""]],"timestamp":1734034005000,"metadataBlobId":"27DIkQDJylG-JdUTl6eDC4J7SRK8Rw34Ufn9xtQhimU"},{"id":"2412.09745","title":"AiEDA: Agentic AI Design Framework for Digital ASIC System Design","authorsParsed":[["Patra","Aditya",""],["Rout","Saroj",""],["Ravindran","Arun",""]],"timestamp":1734042483000,"metadataBlobId":"sDfACRkpLeVjANytlZ_FDcQWJVjHyTxJZP0St_s6M5w"},{"id":"2412.10059","title":"Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric\n  Quantization and Energy-Saving Bit-Slice Sparsity","authorsParsed":[["Kam","Dongyun",""],["Yun","Myeongji",""],["Yoo","Sunwoo",""],["Hong","Seungwoo",""],["Zhang","Zhengya",""],["Lee","Youngjoo",""]],"timestamp":1734090249000,"metadataBlobId":"Qg4cIliHHwx5LL6Ggp7LOkW3DdOib1m-fCtTLiDbCE4"},{"id":"2412.10187","title":"Neuro-Photonix: Enabling Near-Sensor Neuro-Symbolic AI Computing on\n  Silicon Photonics Substrate","authorsParsed":[["Najafi","Deniz",""],["Barkam","Hamza Errahmouni",""],["Morsali","Mehrdad",""],["Jeong","SungHeon",""],["Das","Tamoghno",""],["Roohi","Arman",""],["Nikdast","Mahdi",""],["Imani","Mohsen",""],["Angizi","Shaahin",""]],"timestamp":1734101802000,"metadataBlobId":"Q9NzQ79NivOzbwAOICtrGNfZVFoT5aAoqVCLEfGHLjo"},{"id":"2412.11702","title":"Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI\n  Workloads","authorsParsed":[["Lokhande","Mukul",""],["Raut","Gopal",""],["Vishvakarma","Santosh Kumar",""]],"timestamp":1734351957000,"metadataBlobId":"pGxn4BEdFEbiz6fBDYYbW84mHR0sq_5J8v2QCOaZ0iU"},{"id":"2412.11854","title":"Towards Understanding Systems Trade-offs in Retrieval-Augmented\n  Generation Model Inference","authorsParsed":[["Shen","Michael",""],["Umar","Muhammad",""],["Maeng","Kiwan",""],["Suh","G. Edward",""],["Gupta","Udit",""]],"timestamp":1734361973000,"metadataBlobId":"DLmzkpOd9bA8T5FhnnRCDjYcT5SkoaZ09ZVIoVomXk4"},{"id":"2412.12481","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","authorsParsed":[["Butt","Shahzad Ahmad",""],["Reynolds","Benjamin",""],["Ramamurthy","Veeraraghavan",""],["Xiao","Xiao",""],["Chu","Pohrong",""],["Sharifian","Setareh",""],["Gribok","Sergey",""],["Pasca","Bogdan",""]],"timestamp":1734402932000,"metadataBlobId":"5Qizj0LWhXTJJhvkmAPV0pAPtzvmBUMRMeCgU1Q1cWA"},{"id":"2412.12443","title":"Design and Performance Analysis of an Ultra-Low Power Integrate-and-Fire\n  Neuron Circuit Using Nanoscale Side-contacted Field Effect Diode Technology","authorsParsed":[["Motaman","Seyedmohamadjavad",""],["Sharif","Sarah",""],["Banad","Yaser",""]],"timestamp":1734397943000,"metadataBlobId":"FVXLzzTd_XDb0Xt8pNQLdD0gN3zfseA4z7aATS3Yghw"},{"id":"2412.15140","title":"Relaxed exception semantics for Arm-A (extended version)","authorsParsed":[["Simner","Ben",""],["Armstrong","Alasdair",""],["Bauereiss","Thomas",""],["Campbell","Brian",""],["Kammar","Ohad",""],["Pichon-Pharabod","Jean",""],["Sewell","and Peter",""]],"timestamp":1734632682000,"metadataBlobId":"bf6Eio6zYuyidbIFgVIwcZ7MthHVSvjB-iCr4m9vvFM"},{"id":"2412.15548","title":"Polaris: Multi-Fidelity Design Space Exploration of Deep Learning\n  Accelerators","authorsParsed":[["Sakhuja","Chirag",""],["Hong","Charles",""],["Lin","Calvin",""]],"timestamp":1734668083000,"metadataBlobId":"6gqZaZ9bDZsxPBzIMJr7wLShTPEd0UQuLE0UF3xWQ78"},{"id":"2412.16432","title":"DFModel: Design Space Optimization of Large-Scale Systems Exploiting\n  Dataflow Mappings","authorsParsed":[["Ko","Sho",""],["Zhang","Nathan",""],["Hsu","Olivia",""],["Pedram","Ardavan",""],["Olukotun","Kunle",""]],"timestamp":1734745079000,"metadataBlobId":"AjSA2HmmmbJ4eUhPaaRqmsEYv_-F1EuDm35rRUlQyOg"},{"id":"2412.17203","title":"Agile TLB Prefetching and Prediction Replacement Policy","authorsParsed":[["Mersha","Melkamu",""],["Abay","Tsion",""],["Bitewa","Mingziem",""],["Bloom","Gedare",""]],"timestamp":1734914813000,"metadataBlobId":"2FvS3mHwBX9uNx8tVfsESALBJcx4WVPv3dpDZLep5pM"},{"id":"2412.18579","title":"ReducedLUT: Table Decomposition with \"Don't Care\" Conditions","authorsParsed":[["Cassidy","Oliver",""],["Andronic","Marta",""],["Coward","Samuel",""],["Constantinides","George A.",""]],"timestamp":1735063861000,"metadataBlobId":"H-2F4NAS8HQuQMdAEDEQD4v4-EJoGDFey0IaMVbcLG8"},{"id":"2412.19234","title":"Evolution, Challenges, and Optimization in Computer Architecture: The\n  Role of Reconfigurable Systems","authorsParsed":[["Ederhion","Jefferson",""],["Zindozin","Festus",""],["Owusu","Hillary",""],["Ozoemezim","Chukwurimazu",""],["Okere","Mmeri",""],["Owolabi","Opeyemi",""],["Fagbo","Olalekan",""],["Oluwatosin","Oyetubo",""]],"timestamp":1735223179000,"metadataBlobId":"JeRJFdFWx7rjRPYZb9Lr2BJshUL7_PKfqiwaCC1hk9Q"},{"id":"2412.19275","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","authorsParsed":[["Mutlu","Onur",""],["Olgun","Ataberk",""],["Oliveira","Geraldo F.",""],["Yuksel","Ismail Emir",""]],"timestamp":1735230700000,"metadataBlobId":"BOpoK6sKFc3ucyFtleODdq4cCsNVfyb2MPrlKlt5YFk"},{"id":"2412.19630","title":"IMTP: Search-based Code Generation for In-memory Tensor Programs","authorsParsed":[["Shin","Yongwon",""],["Kang","Dookyung",""],["Sung","Hyojin",""]],"timestamp":1735305575000,"metadataBlobId":"_a7wSzC_ncbz3MavjXMmaLZXDLzcpoXlnmtGhGnf30w"},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating\n  Circuit Design Expertise into Large Language Models","authorsParsed":[["Zhang","Haoyi",""],["Sun","Shizhao",""],["Lin","Yibo",""],["Wang","Runsheng",""],["Bian","Jiang",""]],"timestamp":1734426488000,"metadataBlobId":"EYol_lIOMZdyVCUi3JrHB7LIPYkr9aHe9LfhmkPR5hY"},{"id":"2412.19819","title":"ChipAlign: Instruction Alignment in Large Language Models for Chip\n  Design via Geodesic Interpolation","authorsParsed":[["Deng","Chenhui",""],["Bai","Yunsheng",""],["Ren","Haoxing",""]],"timestamp":1734236484000,"metadataBlobId":"ThF82_2ntva2-w88ow7NfM3k-aPrrgtRqTrhVvaaf7Q"},{"id":"2412.19869","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog\n  Computing without ADCs","authorsParsed":[["Dang","Peng",""],["Li","Huawei",""],["Wang","Wei",""]],"timestamp":1735292299000,"metadataBlobId":"XHjgPbxaCyoehWwiP7LF2T-ji40ZETRpiy5pfQnnohg"},{"id":"2412.19924","title":"Non-interfering On-line and In-field SoC Testing","authorsParsed":[["Strauch","Tobias",""]],"timestamp":1735334246000,"metadataBlobId":"OvAx5n8fj6Lq9RujvfDN1Kp96nGeUCHllXRbCRE6dBY"},{"id":"2412.20322","title":"GreenLLM: Disaggregating Large Language Model Serving on Heterogeneous\n  GPUs for Lower Carbon Emissions","authorsParsed":[["Shi","Tianyao",""],["Wu","Yanran",""],["Liu","Sihang",""],["Ding","Yi",""]],"timestamp":1735438833000,"metadataBlobId":"plM9npwAMMwCO7kFvLpmrtSTItoIUypVRg60DgpdFqs"},{"id":"2412.20351","title":"Wavelet Based Frequency Detection Using FPGAs","authorsParsed":[["Hill","Caleb",""],["Perera","Darshika G.",""]],"timestamp":1735447713000,"metadataBlobId":"22cKU7CVdgJBY2-yK2a6cSifrBcetvIA5xzHMS7Uhi4"},{"id":"2412.20393","title":"A Novel FPGA-based CNN Hardware Accelerator: Optimization for\n  Convolutional Layers using Karatsuba Ofman Multiplier","authorsParsed":[["Sarkar","Amit",""]],"timestamp":1735459775000,"metadataBlobId":"nxs9HTXzAXh-dLAA_8GsByG0ur36rrLFQoh8Qm9jqTY"},{"id":"2412.20954","title":"AGON: Automated Design Framework for Customizing Processors from ISA\n  Documents","authorsParsed":[["Li","Chongxiao",""],["Huang","Di",""],["Jin","Pengwei",""],["Ma","Tianyun",""],["Han","Husheng",""],["Cheng","Shuyao",""],["Hao","Yifan",""],["Zhao","Yongwei",""],["Xu","Guanglin",""],["Du","Zidong",""],["Zhang","Rui",""],["Li","Xiaqing",""],["Wen","Yuanbo",""],["Hu","Xing",""],["Guo","Qi",""]],"timestamp":1735566620000,"metadataBlobId":"X_p2kXf5693NRT8oGcfmdZvooHjIJcJmmVr75H1ntVk"}]