var pipelineJSON='{"910872080":{"nodes":[{"name":"size", "id":937159328, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":943352272, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Src", "id":943445696, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"Select", "id":943506496, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"+", "id":943506832, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"+", "id":943507504, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Src", "id":943507840, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":943663760, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":">>", "id":943724000, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"5 (0x5)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":17}]], "type":"inst"}, {"name":"Compare", "id":943725168, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"data", "id":943725504, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'data\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":954380288, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1045033520, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}], "links":[{"from":937159328, "to":943724000, "details":[{"type":"table", "Width":"32"}]}, {"from":943506496, "to":943506832, "details":[{"type":"table", "Width":"32"}]}, {"from":943506832, "to":943507504, "details":[{"type":"table", "Width":"32"}]}, {"from":943507504, "to":943352272, "details":[{"type":"table", "Width":"33"}]}, {"from":943663760, "to":943506496, "details":[{"type":"table", "Width":"1"}]}, {"from":943724000, "to":943506496, "details":[{"type":"table", "Width":"32"}]}, {"from":943724000, "to":943663760, "details":[{"type":"table", "Width":"32"}]}, {"from":943724000, "to":943725168, "details":[{"type":"table", "Width":"32"}]}, {"from":943725168, "to":943507840, "details":[{"type":"table", "Width":"1"}]}, {"from":943725504, "to":943445696, "details":[{"type":"table", "Width":"64"}]}]}, "911462128":{"nodes":[{"name":"FFwd Dest", "id":913274400, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"Exit", "id":913489360, "start":"8", "end":"39", "details":[{"type":"table", "Exit Start Cycle":"8", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":930862960, "start":"0", "end":"8", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"\'i\'", "id":937031712, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"+", "id":938061056, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Feedback", "id":938061728, "start":"1", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Loop Orch", "id":938063120, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Select", "id":942909072, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"<<", "id":942909408, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"FFwd Dest", "id":942970112, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Entry", "id":943156928, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":986600896, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"FFwd Dest", "id":986602688, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}], "links":[{"from":913274400, "to":986600896, "details":[{"type":"table", "Width":"64"}]}, {"from":930862960, "to":913489360, "details":[{"type":"table", "Width":"1"}]}, {"from":930862960, "to":937031712, "details":[{"type":"table", "Width":"1"}]}, {"from":930862960, "to":942909072, "details":[{"type":"table", "Width":"1"}]}, {"from":937031712, "to":938061056, "details":[{"type":"table", "Width":"32"}]}, {"from":937031712, "to":942909408, "details":[{"type":"table", "Width":"32"}]}, {"from":938061056, "to":938061728, "details":[{"type":"table", "Width":"32"}]}, {"from":938061728, "to":937031712, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":938063120, "to":913489360, "details":[{"type":"table", "Width":"1"}]}, {"from":942909072, "to":913489360, "details":[{"type":"table", "Width":"33"}]}, {"from":942909072, "to":930862960, "reverse":1, "details":[{"type":"table", "Width":"33"}]}, {"from":942909072, "to":938061728, "details":[{"type":"table", "Width":"33"}]}, {"from":942909072, "to":938063120, "details":[{"type":"table", "Width":"33"}]}, {"from":942909072, "to":942909072, "details":[{"type":"table", "Width":"33"}]}, {"from":942909408, "to":986600896, "details":[{"type":"table", "Width":"32"}]}, {"from":942970112, "to":942909072, "details":[{"type":"table", "Width":"33"}]}, {"from":986602688, "to":913489360, "details":[{"type":"table", "Width":"1"}]}]}, "911754640":{"nodes":[{"name":"Exit", "id":943767680, "start":"5.5e+02", "end":"5.8e+02", "details":[{"type":"table", "Exit Start Cycle":"551", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":981279248, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"550", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":984645664, "start":"5.5e+02", "end":"5.5e+02", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"551", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Dest", "id":985102704, "start":"5.5e+02", "end":"5.5e+02", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"551", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}], "links":[{"from":984645664, "to":943767680, "details":[{"type":"table", "Width":"1"}]}, {"from":985102704, "to":943767680, "details":[{"type":"table", "Width":"1"}]}]}, "911958752":{"nodes":[{"name":"Entry", "id":958778752, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"551", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":977278848, "start":"5.5e+02", "end":"5.8e+02", "details":[{"type":"table", "Exit Start Cycle":"551", "Exit Latency":"31", "Exit FIFO Depth":"32", "Exit FIFO Width":"1536", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":958778752, "to":977278848, "details":[{"type":"table", "Width":"1032"}]}]}, "916112960":{"nodes":[{"name":"Entry", "id":936985856, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"bins", "id":936986192, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":941055248, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"+", "id":941055584, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"+", "id":943363680, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"bins", "id":956212704, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":980146608, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Src", "id":987408304, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":998005040, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"bins", "id":998005376, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":1016608480, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":936986192, "to":987408304, "details":[{"type":"table", "Width":"32"}]}, {"from":941055248, "to":941055584, "details":[{"type":"table", "Width":"32"}]}, {"from":941055584, "to":943363680, "details":[{"type":"table", "Width":"32"}]}, {"from":943363680, "to":980146608, "details":[{"type":"table", "Width":"33"}]}, {"from":956212704, "to":998005040, "details":[{"type":"table", "Width":"32"}]}, {"from":998005040, "to":941055248, "details":[{"type":"table", "Width":"1"}]}, {"from":998005376, "to":941055248, "details":[{"type":"table", "Width":"32"}]}]}, "917062848":{"nodes":[{"name":"Or", "id":913557840, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":913558176, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":913630656, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "type":"inst"}, {"name":"Or", "id":913632448, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":913632784, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "type":"inst"}, {"name":"FFwd Dest", "id":925956240, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":926232880, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "type":"inst"}, {"name":"+", "id":934410496, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Feedback", "id":934411168, "start":"1", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'pos\'", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Loop Orch", "id":934412560, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Src", "id":934549600, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Loop Orch", "id":936744944, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":936916080, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "type":"inst"}, {"name":"Or", "id":937153312, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":937153648, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "type":"inst"}, {"name":"Exit", "id":937245056, "start":"9", "end":"40", "details":[{"type":"table", "Exit Start Cycle":"9", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Or", "id":938804400, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":938804736, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":939315376, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "type":"inst"}, {"name":"Entry", "id":943383728, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":943570544, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":943600912, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "type":"inst"}, {"name":"Or", "id":943630720, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":943631056, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":952946800, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "type":"inst"}, {"name":"Or", "id":952948592, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":952956976, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":952957312, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "type":"inst"}, {"name":"Or", "id":953501056, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":953501392, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "type":"inst"}, {"name":"Or", "id":953839856, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":953840192, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":956205312, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "type":"inst"}, {"name":"Or", "id":957279280, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957279616, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957300640, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "type":"inst"}, {"name":"Or", "id":957342656, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957342992, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "type":"inst"}, {"name":"Or", "id":957382752, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957383088, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957404192, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957444624, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "type":"inst"}, {"name":"Or", "id":957446416, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957446752, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "type":"inst"}, {"name":"Or", "id":957486432, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957486768, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957507376, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "type":"inst"}, {"name":"Or", "id":957549488, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957549824, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957570848, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "type":"inst"}, {"name":"Or", "id":957589792, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957590128, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957611072, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "type":"inst"}, {"name":"Or", "id":957652544, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957652880, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957694640, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957734944, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "type":"inst"}, {"name":"Or", "id":957736736, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957737072, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "type":"inst"}, {"name":"Or", "id":957776960, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957777296, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957797904, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "type":"inst"}, {"name":"Or", "id":957840016, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957840352, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957861376, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "type":"inst"}, {"name":"Or", "id":957880240, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957880576, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957901600, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":958631200, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "type":"inst"}, {"name":"Or", "id":959615504, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":959615840, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "type":"inst"}, {"name":"ST", "id":961608560, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":966440448, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "type":"inst"}, {"name":"Or", "id":966442240, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":969608496, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":969608832, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "type":"inst"}, {"name":"Or", "id":969990608, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":969990944, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971096800, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":972551152, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "type":"inst"}, {"name":"Or", "id":972911488, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":972911824, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":974265376, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975787984, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978186816, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "type":"inst"}, {"name":"Or", "id":978531376, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":978531712, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":979204752, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "type":"inst"}, {"name":"Or", "id":979206544, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":980595488, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":980595824, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":981033536, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "type":"inst"}, {"name":"Or", "id":981120800, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":981121136, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "type":"inst"}, {"name":"Or", "id":982884080, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":982884416, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "type":"inst"}, {"name":"ST", "id":982982256, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "type":"inst"}, {"name":"Or", "id":984536576, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":984536912, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":986438640, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "type":"inst"}, {"name":"Select", "id":986957424, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":986957760, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":987383760, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":988043856, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1019894880, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "type":"inst"}, {"name":"Compare", "id":1035549872, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"\'pos\'", "id":1035550208, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'pos\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1035551520, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "type":"inst"}], "links":[{"from":913557840, "to":913558176, "details":[{"type":"table", "Width":"1"}]}, {"from":913630656, "to":913632784, "details":[{"type":"table", "Width":"64"}]}, {"from":913632448, "to":913632784, "details":[{"type":"table", "Width":"1"}]}, {"from":925956240, "to":986957424, "details":[{"type":"table", "Width":"33"}]}, {"from":926232880, "to":953501392, "details":[{"type":"table", "Width":"64"}]}, {"from":934410496, "to":934411168, "details":[{"type":"table", "Width":"32"}]}, {"from":934411168, "to":1035550208, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":934412560, "to":937245056, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":913557840, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":913632448, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":934549600, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":937153312, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":937245056, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":938804400, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":943630720, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":952948592, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":952956976, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":953501056, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":953839856, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957279280, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957342656, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957382752, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957446416, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957486432, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957549488, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957589792, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957652544, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957736736, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957776960, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957840016, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":957880240, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":959615504, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":966442240, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":969608496, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":969990608, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":972911488, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":978531376, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":979206544, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":980595488, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":981120800, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":982884080, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":984536576, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":986957424, "details":[{"type":"table", "Width":"1"}]}, {"from":936744944, "to":1035550208, "details":[{"type":"table", "Width":"1"}]}, {"from":936916080, "to":984536912, "details":[{"type":"table", "Width":"64"}]}, {"from":937153312, "to":937153648, "details":[{"type":"table", "Width":"1"}]}, {"from":938804400, "to":938804736, "details":[{"type":"table", "Width":"1"}]}, {"from":939315376, "to":943631056, "details":[{"type":"table", "Width":"64"}]}, {"from":943570544, "to":953840192, "details":[{"type":"table", "Width":"64"}]}, {"from":943600912, "to":938804736, "details":[{"type":"table", "Width":"64"}]}, {"from":943630720, "to":943631056, "details":[{"type":"table", "Width":"1"}]}, {"from":952946800, "to":987383760, "details":[{"type":"table", "Width":"64"}]}, {"from":952948592, "to":987383760, "details":[{"type":"table", "Width":"1"}]}, {"from":952956976, "to":952957312, "details":[{"type":"table", "Width":"1"}]}, {"from":953501056, "to":953501392, "details":[{"type":"table", "Width":"1"}]}, {"from":953839856, "to":953840192, "details":[{"type":"table", "Width":"1"}]}, {"from":956205312, "to":913558176, "details":[{"type":"table", "Width":"64"}]}, {"from":957279280, "to":957279616, "details":[{"type":"table", "Width":"1"}]}, {"from":957300640, "to":957279616, "details":[{"type":"table", "Width":"64"}]}, {"from":957342656, "to":957342992, "details":[{"type":"table", "Width":"1"}]}, {"from":957382752, "to":957383088, "details":[{"type":"table", "Width":"1"}]}, {"from":957404192, "to":957383088, "details":[{"type":"table", "Width":"64"}]}, {"from":957444624, "to":957446752, "details":[{"type":"table", "Width":"64"}]}, {"from":957446416, "to":957446752, "details":[{"type":"table", "Width":"1"}]}, {"from":957486432, "to":957486768, "details":[{"type":"table", "Width":"1"}]}, {"from":957507376, "to":957486768, "details":[{"type":"table", "Width":"64"}]}, {"from":957549488, "to":957549824, "details":[{"type":"table", "Width":"1"}]}, {"from":957570848, "to":957549824, "details":[{"type":"table", "Width":"64"}]}, {"from":957589792, "to":957590128, "details":[{"type":"table", "Width":"1"}]}, {"from":957611072, "to":957590128, "details":[{"type":"table", "Width":"64"}]}, {"from":957652544, "to":957652880, "details":[{"type":"table", "Width":"1"}]}, {"from":957694640, "to":957652880, "details":[{"type":"table", "Width":"64"}]}, {"from":957734944, "to":957737072, "details":[{"type":"table", "Width":"64"}]}, {"from":957736736, "to":957737072, "details":[{"type":"table", "Width":"1"}]}, {"from":957776960, "to":957777296, "details":[{"type":"table", "Width":"1"}]}, {"from":957797904, "to":957777296, "details":[{"type":"table", "Width":"64"}]}, {"from":957840016, "to":957840352, "details":[{"type":"table", "Width":"1"}]}, {"from":957861376, "to":957840352, "details":[{"type":"table", "Width":"64"}]}, {"from":957880240, "to":957880576, "details":[{"type":"table", "Width":"1"}]}, {"from":957901600, "to":957880576, "details":[{"type":"table", "Width":"64"}]}, {"from":958631200, "to":980595824, "details":[{"type":"table", "Width":"64"}]}, {"from":959615504, "to":959615840, "details":[{"type":"table", "Width":"1"}]}, {"from":966440448, "to":961608560, "details":[{"type":"table", "Width":"64"}]}, {"from":966442240, "to":961608560, "details":[{"type":"table", "Width":"1"}]}, {"from":969608496, "to":969608832, "details":[{"type":"table", "Width":"1"}]}, {"from":969990608, "to":969990944, "details":[{"type":"table", "Width":"1"}]}, {"from":971096800, "to":981121136, "details":[{"type":"table", "Width":"64"}]}, {"from":972551152, "to":952957312, "details":[{"type":"table", "Width":"64"}]}, {"from":972911488, "to":972911824, "details":[{"type":"table", "Width":"1"}]}, {"from":974265376, "to":969990944, "details":[{"type":"table", "Width":"64"}]}, {"from":975787984, "to":957342992, "details":[{"type":"table", "Width":"64"}]}, {"from":978186816, "to":937153648, "details":[{"type":"table", "Width":"64"}]}, {"from":978531376, "to":978531712, "details":[{"type":"table", "Width":"1"}]}, {"from":979204752, "to":982982256, "details":[{"type":"table", "Width":"64"}]}, {"from":979206544, "to":982982256, "details":[{"type":"table", "Width":"1"}]}, {"from":980595488, "to":980595824, "details":[{"type":"table", "Width":"1"}]}, {"from":981033536, "to":978531712, "details":[{"type":"table", "Width":"64"}]}, {"from":981120800, "to":981121136, "details":[{"type":"table", "Width":"1"}]}, {"from":982884080, "to":982884416, "details":[{"type":"table", "Width":"1"}]}, {"from":984536576, "to":984536912, "details":[{"type":"table", "Width":"1"}]}, {"from":986438640, "to":969608832, "details":[{"type":"table", "Width":"64"}]}, {"from":986957424, "to":934411168, "details":[{"type":"table", "Width":"33"}]}, {"from":986957424, "to":934412560, "details":[{"type":"table", "Width":"33"}]}, {"from":986957424, "to":936744944, "reverse":1, "details":[{"type":"table", "Width":"33"}]}, {"from":986957424, "to":937245056, "details":[{"type":"table", "Width":"33"}]}, {"from":986957424, "to":986957424, "details":[{"type":"table", "Width":"33"}]}, {"from":986957760, "to":1035549872, "details":[{"type":"table", "Width":"32"}]}, {"from":988043856, "to":972911824, "details":[{"type":"table", "Width":"64"}]}, {"from":1019894880, "to":959615840, "details":[{"type":"table", "Width":"64"}]}, {"from":1035549872, "to":913557840, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":913632448, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":934549600, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":937153312, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":938804400, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":943630720, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":952948592, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":952956976, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":953501056, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":953839856, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957279280, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957342656, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957382752, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957446416, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957486432, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957549488, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957589792, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957652544, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957736736, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957776960, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957840016, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":957880240, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":959615504, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":966442240, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":969608496, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":969990608, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":972911488, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":978531376, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":979206544, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":980595488, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":981120800, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":982884080, "details":[{"type":"table", "Width":"1"}]}, {"from":1035549872, "to":984536576, "details":[{"type":"table", "Width":"1"}]}, {"from":1035550208, "to":913630656, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":926232880, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":934410496, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":936916080, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":939315376, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":943570544, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":943600912, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":952946800, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":956205312, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957300640, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957404192, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957444624, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957507376, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957570848, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957611072, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957694640, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957734944, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957797904, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957861376, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":957901600, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":958631200, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":966440448, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":971096800, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":972551152, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":974265376, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":975787984, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":978186816, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":979204752, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":981033536, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":986438640, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":988043856, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":1019894880, "details":[{"type":"table", "Width":"32"}]}, {"from":1035550208, "to":1035551520, "details":[{"type":"table", "Width":"32"}]}, {"from":1035551520, "to":982884416, "details":[{"type":"table", "Width":"64"}]}]}, "917152976":{"nodes":[{"name":"Compare", "id":938618704, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Select", "id":938619040, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"+", "id":938619376, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"FFwd Src", "id":939562368, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"+", "id":939687360, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"FFwd Src", "id":939687696, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Exit", "id":979025600, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":983887104, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"size", "id":983887440, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":">>", "id":998528272, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"5 (0x5)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}], "links":[{"from":938618704, "to":938619040, "details":[{"type":"table", "Width":"1"}]}, {"from":938619040, "to":938619376, "details":[{"type":"table", "Width":"32"}]}, {"from":938619376, "to":939687360, "details":[{"type":"table", "Width":"32"}]}, {"from":939687360, "to":939562368, "details":[{"type":"table", "Width":"33"}]}, {"from":983887440, "to":998528272, "details":[{"type":"table", "Width":"32"}]}, {"from":998528272, "to":938618704, "details":[{"type":"table", "Width":"32"}]}, {"from":998528272, "to":938619040, "details":[{"type":"table", "Width":"32"}]}, {"from":998528272, "to":939687696, "details":[{"type":"table", "Width":"32"}]}]}, "925634496":{"nodes":[{"name":"Select", "id":934430320, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"+", "id":934430656, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"+", "id":934431328, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"FFwd Src", "id":934431664, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"bins", "id":934436928, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"bins", "id":934443536, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":934445664, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Entry", "id":934525280, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":955666800, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":934430320, "to":934430656, "details":[{"type":"table", "Width":"32"}]}, {"from":934430656, "to":934431328, "details":[{"type":"table", "Width":"32"}]}, {"from":934431328, "to":934431664, "details":[{"type":"table", "Width":"33"}]}, {"from":934436928, "to":934430320, "details":[{"type":"table", "Width":"32"}]}, {"from":934443536, "to":934445664, "details":[{"type":"table", "Width":"32"}]}, {"from":934445664, "to":934430320, "details":[{"type":"table", "Width":"1"}]}]}, "925748432":{"nodes":[{"name":"Exit", "id":929947792, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":936255744, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "type":"inst"}, {"name":"Entry", "id":937243184, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":980199344, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"FFwd Dest", "id":982559440, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Compare", "id":986390704, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "type":"inst"}], "links":[{"from":936255744, "to":929947792, "details":[{"type":"table", "Width":"1"}]}, {"from":980199344, "to":929947792, "details":[{"type":"table", "Width":"33"}]}, {"from":980199344, "to":936255744, "details":[{"type":"table", "Width":"33"}]}, {"from":982559440, "to":986390704, "details":[{"type":"table", "Width":"32"}]}, {"from":986390704, "to":929947792, "details":[{"type":"table", "Width":"1"}]}]}, "926071136":{"nodes":[{"name":"*", "id":912240160, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":">>", "id":912240496, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":912241872, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"bins", "id":913038864, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":913690048, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"+", "id":914097248, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"ST", "id":914097584, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"bins", "id":934354704, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":936205152, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"ST", "id":936205488, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"LD", "id":936209536, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"ST", "id":936305360, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"bins", "id":936338192, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":936348464, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":937128064, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"ST", "id":937207648, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"Entry", "id":937253856, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"99", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":937427504, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"bins", "id":938834656, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":939067456, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"+", "id":939378368, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"ST", "id":939378704, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"*", "id":939999376, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":">>", "id":939999712, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":940001136, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"bins", "id":940250288, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":940437200, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":">>", "id":940437536, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"LD", "id":941837920, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"LD", "id":942940160, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"+", "id":943001712, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"ST", "id":943002048, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"*", "id":943188688, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":">>", "id":943189024, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"bins", "id":943319872, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":943694000, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"ST", "id":943694336, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":943755728, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":952539312, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"+", "id":952712016, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"ST", "id":952712352, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"*", "id":953026320, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":">>", "id":953026656, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"*", "id":953630576, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":">>", "id":953630912, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":953632416, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"+", "id":954234928, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"ST", "id":954235264, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"LD", "id":954257264, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"*", "id":954266096, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":">>", "id":954266432, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":954267936, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"*", "id":954277616, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":">>", "id":954277952, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"bins", "id":954287904, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":954309808, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"ST", "id":954310144, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"LD", "id":954318864, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":954329504, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"*", "id":954340896, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":">>", "id":954341232, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"bins", "id":954352160, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":954373936, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"ST", "id":954374272, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"LD", "id":955374912, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"LD", "id":958713504, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":958722080, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"*", "id":958749968, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":">>", "id":958750304, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":958751808, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"bins", "id":959462400, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":959689600, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"bins", "id":959767248, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":959908240, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":">>", "id":959908576, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"bins", "id":959928160, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"bins", "id":959941952, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":960334592, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"ST", "id":960711136, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"+", "id":960788448, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":">>", "id":960836336, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":960837760, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"+", "id":960936416, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"*", "id":961019632, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":">>", "id":961019968, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961021472, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"+", "id":961337632, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"ST", "id":961337968, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961404176, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"bins", "id":961534480, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":961884032, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"ST", "id":961884368, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"bins", "id":962181152, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":964691408, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"+", "id":966995360, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"ST", "id":966995696, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"+", "id":967413520, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"LD", "id":967457888, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"bins", "id":967907088, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"bins", "id":967964496, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"bins", "id":968053536, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":968055744, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"*", "id":968169488, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":">>", "id":968169824, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":968171328, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"+", "id":968645344, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"ST", "id":968645680, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"bins", "id":969085552, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":969335728, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"ST", "id":969336064, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"*", "id":969340304, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":">>", "id":969340640, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"+", "id":969367808, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"ST", "id":969368144, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"*", "id":969595680, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":">>", "id":969596016, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"LD", "id":969647456, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"LD", "id":969977040, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":970254176, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":970279392, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"LD", "id":970344384, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"bins", "id":970393120, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"bins", "id":970875200, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":971067424, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"+", "id":971236992, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"ST", "id":971237328, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":972356752, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":">>", "id":973571968, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":973573472, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"LD", "id":973574224, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"LD", "id":973884992, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":974125552, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"+", "id":974139728, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"ST", "id":974140064, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"LD", "id":974323792, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"ST", "id":974868960, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"LD", "id":976644464, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977155680, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"bins", "id":977182864, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":977213680, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":">>", "id":977214016, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977215520, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"bins", "id":977340608, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":977381376, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"*", "id":977543472, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":">>", "id":977543808, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"bins", "id":977678864, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":977997776, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"LD", "id":978061824, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"+", "id":978166160, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"ST", "id":978166496, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"+", "id":978172032, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"ST", "id":978172368, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"*", "id":978306720, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":">>", "id":978307056, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978308560, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"+", "id":978418096, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"ST", "id":978418432, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"LD", "id":978424928, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"bins", "id":978525984, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":978528192, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"*", "id":978560176, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":">>", "id":978560512, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"Exit", "id":978616560, "start":"1.1e+02", "end":"1.4e+02", "details":[{"type":"table", "Exit Start Cycle":"113", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"bins", "id":978841072, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"bins", "id":978883664, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":979112448, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"+", "id":979134672, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"ST", "id":979135008, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"ST", "id":979838384, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"*", "id":979936800, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":">>", "id":979937136, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"+", "id":980346944, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"ST", "id":980347280, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"*", "id":980620416, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":">>", "id":980620752, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":980622256, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":981135776, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"LD", "id":982278160, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"LD", "id":982405488, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"*", "id":982410464, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":">>", "id":982410800, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":982412304, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"+", "id":982513296, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"ST", "id":982513632, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"+", "id":982553312, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"ST", "id":982553648, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"bins", "id":982797600, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"bins", "id":982885328, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":982887536, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":984195680, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"*", "id":984762720, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":">>", "id":984763056, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"LD", "id":985632688, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"+", "id":986539408, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"ST", "id":986539744, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"bins", "id":986557392, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"+", "id":986624336, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":986786336, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"LD", "id":986788128, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"LD", "id":986795504, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"bins", "id":987000064, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":987158160, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"LD", "id":987457280, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"bins", "id":987525552, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":987983536, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":">>", "id":987983872, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"*", "id":990922352, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":">>", "id":990922688, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":990924192, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"+", "id":993537184, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"ST", "id":993537520, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"*", "id":1002269904, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":">>", "id":1002270240, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1002271744, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":">>", "id":1003075792, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"bins", "id":1003504480, "start":"0", "end":"1e+02", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"LD", "id":1008088352, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"*", "id":1008218672, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":">>", "id":1008219008, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"*", "id":1042067968, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":">>", "id":1042068304, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"*", "id":1050381200, "start":"1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":">>", "id":1050381536, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"+", "id":1052390016, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"ST", "id":1052390352, "start":"1.1e+02", "end":"1.1e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}], "links":[{"from":912240160, "to":912240496, "details":[{"type":"table", "Width":"32"}]}, {"from":912240496, "to":912241872, "details":[{"type":"table", "Width":"32"}]}, {"from":912241872, "to":936209536, "details":[{"type":"table", "Width":"64"}]}, {"from":912241872, "to":1052390352, "details":[{"type":"table", "Width":"64"}]}, {"from":913038864, "to":953630576, "details":[{"type":"table", "Width":"32"}]}, {"from":913690048, "to":969335728, "details":[{"type":"table", "Width":"32"}]}, {"from":914097248, "to":914097584, "details":[{"type":"table", "Width":"32"}]}, {"from":914097584, "to":973884992, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":934354704, "to":953026320, "details":[{"type":"table", "Width":"32"}]}, {"from":936205152, "to":936205488, "details":[{"type":"table", "Width":"32"}]}, {"from":936205488, "to":973574224, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":936209536, "to":1052390016, "details":[{"type":"table", "Width":"32"}]}, {"from":936305360, "to":941837920, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":936338192, "to":1008218672, "details":[{"type":"table", "Width":"32"}]}, {"from":936348464, "to":993537184, "details":[{"type":"table", "Width":"32"}]}, {"from":937128064, "to":936305360, "details":[{"type":"table", "Width":"64"}]}, {"from":937128064, "to":941837920, "details":[{"type":"table", "Width":"64"}]}, {"from":937207648, "to":986788128, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":937253856, "to":912240160, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":913690048, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":914097584, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":936205488, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":936209536, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":936305360, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":936348464, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":937207648, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":939378704, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":939999376, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":940437200, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":941837920, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":942940160, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":943002048, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":943188688, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":943694336, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":952712352, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":953026320, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":953630576, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954235264, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954257264, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954266096, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954277616, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954310144, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954318864, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954340896, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":954374272, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":955374912, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":958713504, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":958749968, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":959689600, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":959908240, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":960334592, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":960711136, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":961019632, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":961337968, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":961884368, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":964691408, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":966995696, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":967457888, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":968055744, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":968169488, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":968645680, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":969336064, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":969340304, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":969368144, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":969595680, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":969647456, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":969977040, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":970344384, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":971237328, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":973574224, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":973884992, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":974140064, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":974323792, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":974868960, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":976644464, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":977213680, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":977381376, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":977543472, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":977997776, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978061824, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978166496, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978172368, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978306720, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978418432, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978424928, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978528192, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":978560176, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":979112448, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":979135008, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":979838384, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":979936800, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":980347280, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":980620416, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":982278160, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":982405488, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":982410464, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":982513632, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":982553648, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":982887536, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":984762720, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":985632688, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":986539744, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":986788128, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":986795504, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":987457280, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":987983536, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":990922352, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":993537520, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":1002269904, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":1008088352, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":1008218672, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":1042067968, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":1050381200, "details":[{"type":"table", "Width":"2048"}]}, {"from":937253856, "to":1052390352, "details":[{"type":"table", "Width":"2048"}]}, {"from":937427504, "to":937207648, "details":[{"type":"table", "Width":"32"}]}, {"from":938834656, "to":990922352, "details":[{"type":"table", "Width":"32"}]}, {"from":939067456, "to":913690048, "details":[{"type":"table", "Width":"64"}]}, {"from":939067456, "to":969336064, "details":[{"type":"table", "Width":"64"}]}, {"from":939378368, "to":939378704, "details":[{"type":"table", "Width":"32"}]}, {"from":939378704, "to":970344384, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":939999376, "to":939999712, "details":[{"type":"table", "Width":"32"}]}, {"from":939999712, "to":940001136, "details":[{"type":"table", "Width":"32"}]}, {"from":940001136, "to":966995696, "details":[{"type":"table", "Width":"64"}]}, {"from":940001136, "to":986795504, "details":[{"type":"table", "Width":"64"}]}, {"from":940250288, "to":940437200, "details":[{"type":"table", "Width":"32"}]}, {"from":940437200, "to":940437536, "details":[{"type":"table", "Width":"32"}]}, {"from":940437536, "to":984195680, "details":[{"type":"table", "Width":"32"}]}, {"from":941837920, "to":967413520, "details":[{"type":"table", "Width":"32"}]}, {"from":942940160, "to":978418096, "details":[{"type":"table", "Width":"32"}]}, {"from":943001712, "to":943002048, "details":[{"type":"table", "Width":"32"}]}, {"from":943002048, "to":959689600, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":943188688, "to":943189024, "details":[{"type":"table", "Width":"32"}]}, {"from":943189024, "to":943755728, "details":[{"type":"table", "Width":"32"}]}, {"from":943319872, "to":939999376, "details":[{"type":"table", "Width":"32"}]}, {"from":943694000, "to":943694336, "details":[{"type":"table", "Width":"32"}]}, {"from":943694336, "to":982278160, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":943755728, "to":976644464, "details":[{"type":"table", "Width":"64"}]}, {"from":943755728, "to":982513632, "details":[{"type":"table", "Width":"64"}]}, {"from":952539312, "to":914097584, "details":[{"type":"table", "Width":"64"}]}, {"from":952539312, "to":973884992, "details":[{"type":"table", "Width":"64"}]}, {"from":952712016, "to":952712352, "details":[{"type":"table", "Width":"32"}]}, {"from":952712352, "to":969647456, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":953026320, "to":953026656, "details":[{"type":"table", "Width":"32"}]}, {"from":953026656, "to":939067456, "details":[{"type":"table", "Width":"32"}]}, {"from":953630576, "to":953630912, "details":[{"type":"table", "Width":"32"}]}, {"from":953630912, "to":953632416, "details":[{"type":"table", "Width":"32"}]}, {"from":953632416, "to":955374912, "details":[{"type":"table", "Width":"64"}]}, {"from":953632416, "to":978166496, "details":[{"type":"table", "Width":"64"}]}, {"from":954234928, "to":954235264, "details":[{"type":"table", "Width":"32"}]}, {"from":954235264, "to":954257264, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":954257264, "to":954234928, "details":[{"type":"table", "Width":"32"}]}, {"from":954266096, "to":954266432, "details":[{"type":"table", "Width":"32"}]}, {"from":954266432, "to":954267936, "details":[{"type":"table", "Width":"32"}]}, {"from":954267936, "to":954235264, "details":[{"type":"table", "Width":"64"}]}, {"from":954267936, "to":954257264, "details":[{"type":"table", "Width":"64"}]}, {"from":954277616, "to":954277952, "details":[{"type":"table", "Width":"32"}]}, {"from":954277952, "to":937128064, "details":[{"type":"table", "Width":"32"}]}, {"from":954287904, "to":954266096, "details":[{"type":"table", "Width":"32"}]}, {"from":954309808, "to":954310144, "details":[{"type":"table", "Width":"32"}]}, {"from":954310144, "to":954318864, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":954318864, "to":954309808, "details":[{"type":"table", "Width":"32"}]}, {"from":954329504, "to":954310144, "details":[{"type":"table", "Width":"64"}]}, {"from":954329504, "to":954318864, "details":[{"type":"table", "Width":"64"}]}, {"from":954340896, "to":954341232, "details":[{"type":"table", "Width":"32"}]}, {"from":954341232, "to":954329504, "details":[{"type":"table", "Width":"32"}]}, {"from":954352160, "to":954340896, "details":[{"type":"table", "Width":"32"}]}, {"from":954373936, "to":954374272, "details":[{"type":"table", "Width":"32"}]}, {"from":954374272, "to":958713504, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":955374912, "to":978166160, "details":[{"type":"table", "Width":"32"}]}, {"from":958713504, "to":954373936, "details":[{"type":"table", "Width":"32"}]}, {"from":958722080, "to":954374272, "details":[{"type":"table", "Width":"64"}]}, {"from":958722080, "to":958713504, "details":[{"type":"table", "Width":"64"}]}, {"from":958749968, "to":958750304, "details":[{"type":"table", "Width":"32"}]}, {"from":958750304, "to":958751808, "details":[{"type":"table", "Width":"32"}]}, {"from":958751808, "to":939378704, "details":[{"type":"table", "Width":"64"}]}, {"from":958751808, "to":970344384, "details":[{"type":"table", "Width":"64"}]}, {"from":959462400, "to":977213680, "details":[{"type":"table", "Width":"32"}]}, {"from":959689600, "to":943001712, "details":[{"type":"table", "Width":"32"}]}, {"from":959767248, "to":977543472, "details":[{"type":"table", "Width":"32"}]}, {"from":959908240, "to":959908576, "details":[{"type":"table", "Width":"32"}]}, {"from":959908576, "to":971067424, "details":[{"type":"table", "Width":"32"}]}, {"from":959928160, "to":1042067968, "details":[{"type":"table", "Width":"32"}]}, {"from":959941952, "to":969595680, "details":[{"type":"table", "Width":"32"}]}, {"from":960334592, "to":978172032, "details":[{"type":"table", "Width":"32"}]}, {"from":960711136, "to":977381376, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":960788448, "to":960711136, "details":[{"type":"table", "Width":"32"}]}, {"from":960836336, "to":960837760, "details":[{"type":"table", "Width":"32"}]}, {"from":960837760, "to":971237328, "details":[{"type":"table", "Width":"64"}]}, {"from":960837760, "to":982405488, "details":[{"type":"table", "Width":"64"}]}, {"from":960936416, "to":974868960, "details":[{"type":"table", "Width":"32"}]}, {"from":961019632, "to":961019968, "details":[{"type":"table", "Width":"32"}]}, {"from":961019968, "to":961021472, "details":[{"type":"table", "Width":"32"}]}, {"from":961021472, "to":942940160, "details":[{"type":"table", "Width":"64"}]}, {"from":961021472, "to":978418432, "details":[{"type":"table", "Width":"64"}]}, {"from":961337632, "to":961337968, "details":[{"type":"table", "Width":"32"}]}, {"from":961337968, "to":978061824, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":961404176, "to":979838384, "details":[{"type":"table", "Width":"64"}]}, {"from":961404176, "to":987457280, "details":[{"type":"table", "Width":"64"}]}, {"from":961534480, "to":912240160, "details":[{"type":"table", "Width":"32"}]}, {"from":961884032, "to":961884368, "details":[{"type":"table", "Width":"32"}]}, {"from":961884368, "to":1008088352, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":962181152, "to":984762720, "details":[{"type":"table", "Width":"32"}]}, {"from":964691408, "to":982553312, "details":[{"type":"table", "Width":"32"}]}, {"from":966995360, "to":966995696, "details":[{"type":"table", "Width":"32"}]}, {"from":966995696, "to":986795504, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":967413520, "to":936305360, "details":[{"type":"table", "Width":"32"}]}, {"from":967457888, "to":969367808, "details":[{"type":"table", "Width":"32"}]}, {"from":967907088, "to":1050381200, "details":[{"type":"table", "Width":"32"}]}, {"from":967964496, "to":959908240, "details":[{"type":"table", "Width":"32"}]}, {"from":968053536, "to":968055744, "details":[{"type":"table", "Width":"32"}]}, {"from":968055744, "to":960836336, "details":[{"type":"table", "Width":"32"}]}, {"from":968169488, "to":968169824, "details":[{"type":"table", "Width":"32"}]}, {"from":968169824, "to":968171328, "details":[{"type":"table", "Width":"32"}]}, {"from":968171328, "to":961337968, "details":[{"type":"table", "Width":"64"}]}, {"from":968171328, "to":978061824, "details":[{"type":"table", "Width":"64"}]}, {"from":968645344, "to":968645680, "details":[{"type":"table", "Width":"32"}]}, {"from":968645680, "to":985632688, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":969085552, "to":980620416, "details":[{"type":"table", "Width":"32"}]}, {"from":969335728, "to":969336064, "details":[{"type":"table", "Width":"32"}]}, {"from":969336064, "to":913690048, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":969340304, "to":969340640, "details":[{"type":"table", "Width":"32"}]}, {"from":969340640, "to":970279392, "details":[{"type":"table", "Width":"32"}]}, {"from":969367808, "to":969368144, "details":[{"type":"table", "Width":"32"}]}, {"from":969368144, "to":967457888, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":969595680, "to":969596016, "details":[{"type":"table", "Width":"32"}]}, {"from":969596016, "to":974125552, "details":[{"type":"table", "Width":"32"}]}, {"from":969647456, "to":952712016, "details":[{"type":"table", "Width":"32"}]}, {"from":969977040, "to":960936416, "details":[{"type":"table", "Width":"32"}]}, {"from":970254176, "to":943002048, "details":[{"type":"table", "Width":"64"}]}, {"from":970254176, "to":959689600, "details":[{"type":"table", "Width":"64"}]}, {"from":970279392, "to":936348464, "details":[{"type":"table", "Width":"64"}]}, {"from":970279392, "to":993537520, "details":[{"type":"table", "Width":"64"}]}, {"from":970344384, "to":939378368, "details":[{"type":"table", "Width":"32"}]}, {"from":970393120, "to":978306720, "details":[{"type":"table", "Width":"32"}]}, {"from":970875200, "to":968169488, "details":[{"type":"table", "Width":"32"}]}, {"from":971067424, "to":969977040, "details":[{"type":"table", "Width":"64"}]}, {"from":971067424, "to":974868960, "details":[{"type":"table", "Width":"64"}]}, {"from":971236992, "to":971237328, "details":[{"type":"table", "Width":"32"}]}, {"from":971237328, "to":982405488, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":972356752, "to":974140064, "details":[{"type":"table", "Width":"64"}]}, {"from":972356752, "to":974323792, "details":[{"type":"table", "Width":"64"}]}, {"from":973571968, "to":973573472, "details":[{"type":"table", "Width":"32"}]}, {"from":973573472, "to":936205488, "details":[{"type":"table", "Width":"64"}]}, {"from":973573472, "to":973574224, "details":[{"type":"table", "Width":"64"}]}, {"from":973574224, "to":936205152, "details":[{"type":"table", "Width":"32"}]}, {"from":973884992, "to":914097248, "details":[{"type":"table", "Width":"32"}]}, {"from":974125552, "to":964691408, "details":[{"type":"table", "Width":"64"}]}, {"from":974125552, "to":982553648, "details":[{"type":"table", "Width":"64"}]}, {"from":974139728, "to":974140064, "details":[{"type":"table", "Width":"32"}]}, {"from":974140064, "to":974323792, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":974323792, "to":974139728, "details":[{"type":"table", "Width":"32"}]}, {"from":974868960, "to":969977040, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":976644464, "to":982513296, "details":[{"type":"table", "Width":"32"}]}, {"from":977155680, "to":960711136, "details":[{"type":"table", "Width":"64"}]}, {"from":977155680, "to":977381376, "details":[{"type":"table", "Width":"64"}]}, {"from":977182864, "to":943188688, "details":[{"type":"table", "Width":"32"}]}, {"from":977213680, "to":977214016, "details":[{"type":"table", "Width":"32"}]}, {"from":977214016, "to":977215520, "details":[{"type":"table", "Width":"32"}]}, {"from":977215520, "to":952712352, "details":[{"type":"table", "Width":"64"}]}, {"from":977215520, "to":969647456, "details":[{"type":"table", "Width":"64"}]}, {"from":977340608, "to":954277616, "details":[{"type":"table", "Width":"32"}]}, {"from":977381376, "to":960788448, "details":[{"type":"table", "Width":"32"}]}, {"from":977543472, "to":977543808, "details":[{"type":"table", "Width":"32"}]}, {"from":977543808, "to":970254176, "details":[{"type":"table", "Width":"32"}]}, {"from":977678864, "to":979936800, "details":[{"type":"table", "Width":"32"}]}, {"from":977997776, "to":980346944, "details":[{"type":"table", "Width":"32"}]}, {"from":978061824, "to":961337632, "details":[{"type":"table", "Width":"32"}]}, {"from":978166160, "to":978166496, "details":[{"type":"table", "Width":"32"}]}, {"from":978166496, "to":955374912, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":978172032, "to":978172368, "details":[{"type":"table", "Width":"32"}]}, {"from":978172368, "to":960334592, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":978306720, "to":978307056, "details":[{"type":"table", "Width":"32"}]}, {"from":978307056, "to":978308560, "details":[{"type":"table", "Width":"32"}]}, {"from":978308560, "to":968645680, "details":[{"type":"table", "Width":"64"}]}, {"from":978308560, "to":985632688, "details":[{"type":"table", "Width":"64"}]}, {"from":978418096, "to":978418432, "details":[{"type":"table", "Width":"32"}]}, {"from":978418432, "to":942940160, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":978424928, "to":979134672, "details":[{"type":"table", "Width":"32"}]}, {"from":978525984, "to":978528192, "details":[{"type":"table", "Width":"32"}]}, {"from":978528192, "to":973571968, "details":[{"type":"table", "Width":"32"}]}, {"from":978560176, "to":978560512, "details":[{"type":"table", "Width":"32"}]}, {"from":978560512, "to":981135776, "details":[{"type":"table", "Width":"32"}]}, {"from":978841072, "to":969340304, "details":[{"type":"table", "Width":"32"}]}, {"from":978883664, "to":982410464, "details":[{"type":"table", "Width":"32"}]}, {"from":979112448, "to":986539408, "details":[{"type":"table", "Width":"32"}]}, {"from":979134672, "to":979135008, "details":[{"type":"table", "Width":"32"}]}, {"from":979135008, "to":978424928, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":979838384, "to":987457280, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":979936800, "to":979937136, "details":[{"type":"table", "Width":"32"}]}, {"from":979937136, "to":977155680, "details":[{"type":"table", "Width":"32"}]}, {"from":980346944, "to":980347280, "details":[{"type":"table", "Width":"32"}]}, {"from":980347280, "to":977997776, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":980620416, "to":980620752, "details":[{"type":"table", "Width":"32"}]}, {"from":980620752, "to":980622256, "details":[{"type":"table", "Width":"32"}]}, {"from":980622256, "to":977997776, "details":[{"type":"table", "Width":"64"}]}, {"from":980622256, "to":980347280, "details":[{"type":"table", "Width":"64"}]}, {"from":981135776, "to":967457888, "details":[{"type":"table", "Width":"64"}]}, {"from":981135776, "to":969368144, "details":[{"type":"table", "Width":"64"}]}, {"from":982278160, "to":943694000, "details":[{"type":"table", "Width":"32"}]}, {"from":982405488, "to":971236992, "details":[{"type":"table", "Width":"32"}]}, {"from":982410464, "to":982410800, "details":[{"type":"table", "Width":"32"}]}, {"from":982410800, "to":982412304, "details":[{"type":"table", "Width":"32"}]}, {"from":982412304, "to":978424928, "details":[{"type":"table", "Width":"64"}]}, {"from":982412304, "to":979135008, "details":[{"type":"table", "Width":"64"}]}, {"from":982513296, "to":982513632, "details":[{"type":"table", "Width":"32"}]}, {"from":982513632, "to":976644464, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":982553312, "to":982553648, "details":[{"type":"table", "Width":"32"}]}, {"from":982553648, "to":964691408, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":982797600, "to":978560176, "details":[{"type":"table", "Width":"32"}]}, {"from":982885328, "to":982887536, "details":[{"type":"table", "Width":"32"}]}, {"from":982887536, "to":1003075792, "details":[{"type":"table", "Width":"32"}]}, {"from":984195680, "to":961884368, "details":[{"type":"table", "Width":"64"}]}, {"from":984195680, "to":1008088352, "details":[{"type":"table", "Width":"64"}]}, {"from":984762720, "to":984763056, "details":[{"type":"table", "Width":"32"}]}, {"from":984763056, "to":958722080, "details":[{"type":"table", "Width":"32"}]}, {"from":985632688, "to":968645344, "details":[{"type":"table", "Width":"32"}]}, {"from":986539408, "to":986539744, "details":[{"type":"table", "Width":"32"}]}, {"from":986539744, "to":979112448, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":986557392, "to":958749968, "details":[{"type":"table", "Width":"32"}]}, {"from":986624336, "to":979838384, "details":[{"type":"table", "Width":"32"}]}, {"from":986786336, "to":937207648, "details":[{"type":"table", "Width":"64"}]}, {"from":986786336, "to":986788128, "details":[{"type":"table", "Width":"64"}]}, {"from":986788128, "to":937427504, "details":[{"type":"table", "Width":"32"}]}, {"from":986795504, "to":966995360, "details":[{"type":"table", "Width":"32"}]}, {"from":987000064, "to":987983536, "details":[{"type":"table", "Width":"32"}]}, {"from":987158160, "to":979112448, "details":[{"type":"table", "Width":"64"}]}, {"from":987158160, "to":986539744, "details":[{"type":"table", "Width":"64"}]}, {"from":987457280, "to":986624336, "details":[{"type":"table", "Width":"32"}]}, {"from":987525552, "to":961019632, "details":[{"type":"table", "Width":"32"}]}, {"from":987983536, "to":987983872, "details":[{"type":"table", "Width":"32"}]}, {"from":987983872, "to":972356752, "details":[{"type":"table", "Width":"32"}]}, {"from":990922352, "to":990922688, "details":[{"type":"table", "Width":"32"}]}, {"from":990922688, "to":990924192, "details":[{"type":"table", "Width":"32"}]}, {"from":990924192, "to":960334592, "details":[{"type":"table", "Width":"64"}]}, {"from":990924192, "to":978172368, "details":[{"type":"table", "Width":"64"}]}, {"from":993537184, "to":993537520, "details":[{"type":"table", "Width":"32"}]}, {"from":993537520, "to":936348464, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1002269904, "to":1002270240, "details":[{"type":"table", "Width":"32"}]}, {"from":1002270240, "to":1002271744, "details":[{"type":"table", "Width":"32"}]}, {"from":1002271744, "to":943694336, "details":[{"type":"table", "Width":"64"}]}, {"from":1002271744, "to":982278160, "details":[{"type":"table", "Width":"64"}]}, {"from":1003075792, "to":952539312, "details":[{"type":"table", "Width":"32"}]}, {"from":1003504480, "to":1002269904, "details":[{"type":"table", "Width":"32"}]}, {"from":1008088352, "to":961884032, "details":[{"type":"table", "Width":"32"}]}, {"from":1008218672, "to":1008219008, "details":[{"type":"table", "Width":"32"}]}, {"from":1008219008, "to":987158160, "details":[{"type":"table", "Width":"32"}]}, {"from":1042067968, "to":1042068304, "details":[{"type":"table", "Width":"32"}]}, {"from":1042068304, "to":986786336, "details":[{"type":"table", "Width":"32"}]}, {"from":1050381200, "to":1050381536, "details":[{"type":"table", "Width":"32"}]}, {"from":1050381536, "to":961404176, "details":[{"type":"table", "Width":"32"}]}, {"from":1052390016, "to":1052390352, "details":[{"type":"table", "Width":"32"}]}, {"from":1052390352, "to":936209536, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}, "931196368":{"nodes":[{"name":"Or", "id":926222368, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":926344848, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":926345184, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":926957696, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"FFwd Dest", "id":927081840, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":927202880, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":927203216, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"FFwd Dest", "id":927325712, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":927449376, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Or", "id":927570032, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":927570368, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"FFwd Dest", "id":928184352, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":928307936, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"LD", "id":928429184, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"+", "id":928551712, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"+", "id":928552256, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"+", "id":928552784, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"+", "id":928553296, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"+", "id":928553792, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"+", "id":928554272, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"+", "id":928797120, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":928797728, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":928798320, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"+", "id":928798896, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"FFwd Dest", "id":929535920, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":929659552, "start":"5", "end":"13", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"8"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"histo", "id":929782176, "start":"0", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'histo\'", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"Or", "id":934385392, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":934385728, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"+", "id":935040304, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"+", "id":935040640, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":935041248, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"+", "id":935041792, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"+", "id":935042128, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"+", "id":935042544, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"FFwd Dest", "id":936139504, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":936234640, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"+", "id":936455184, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"+", "id":936455760, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"+", "id":936456096, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"+", "id":936456608, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"+", "id":936457088, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"+", "id":936457536, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":936810816, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"FFwd Dest", "id":936812608, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":937644336, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":937644672, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Exit", "id":938772896, "start":"13", "end":"44", "details":[{"type":"table", "Exit Start Cycle":"13", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Ptr. Comp.", "id":939050192, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Or", "id":939204176, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":939204512, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"LD", "id":940076368, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"FFwd Dest", "id":940201392, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":940230512, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":943170336, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":943170672, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Or", "id":943326256, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":943326592, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"Or", "id":943581216, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":943581552, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"FFwd Dest", "id":943674560, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"+", "id":952567760, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"+", "id":952568240, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":952568848, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":954043424, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"Or", "id":955015184, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955102592, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955133536, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"FFwd Dest", "id":955142480, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Or", "id":955161936, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":955162272, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Loop Orch", "id":955173584, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"FFwd Dest", "id":955192672, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955224240, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Or", "id":955285216, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":955285552, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955314288, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"FFwd Dest", "id":955316080, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Select", "id":955345744, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"\'pos\'", "id":955346080, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'pos\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Or", "id":958842816, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":958843152, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":959071488, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":959399088, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"FFwd Dest", "id":960756848, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":960794816, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"FFwd Dest", "id":960796608, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":960848768, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":960849104, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"FFwd Dest", "id":961293152, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":961296368, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961296704, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961306176, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"Or", "id":961321760, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961322096, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961332208, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"FFwd Dest", "id":961334000, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":961344528, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961344864, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961348576, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"+", "id":961359856, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"+", "id":961360192, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"+", "id":961360528, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"+", "id":961360944, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"+", "id":961361280, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"+", "id":961361616, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"+", "id":961361952, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961381488, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"Or", "id":961384288, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961384624, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"FFwd Dest", "id":961399664, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":964713200, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":965214352, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":965214688, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Or", "id":966350768, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":966351104, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":966775584, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":966819024, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"FFwd Dest", "id":966820816, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":967858448, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":967923728, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"FFwd Dest", "id":967925520, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":970293392, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971823872, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"FFwd Dest", "id":971825664, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975439696, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975508528, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"LD", "id":975692144, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"FFwd Dest", "id":976202768, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":976250080, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977005136, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"FFwd Dest", "id":977006928, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":977007472, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":977073648, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Loop Orch", "id":977184000, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Entry", "id":978039120, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":978179728, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978182784, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"FFwd Dest", "id":978184576, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":979518128, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":979518464, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Feedback", "id":980430192, "start":"1", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'pos\'", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Or", "id":980457440, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":980457776, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"LD", "id":980736784, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":980807840, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"FFwd Dest", "id":982529904, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":983639648, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":983639984, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"Or", "id":983811632, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":983811968, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"FFwd Dest", "id":985298576, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":986247872, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":986248208, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":991471792, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"FFwd Dest", "id":991473584, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":991884544, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":991884880, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"Or", "id":998455120, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":999602336, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":999659792, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"Or", "id":1006342256, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":1006342592, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"Or", "id":1006433840, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":1006434176, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"FFwd Dest", "id":1006524848, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":1015304912, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":1016037072, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1038695984, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"FFwd Dest", "id":1038697776, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":1040670480, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}], "links":[{"from":926222368, "to":928429184, "details":[{"type":"table", "Width":"1"}]}, {"from":926344848, "to":926345184, "details":[{"type":"table", "Width":"1"}]}, {"from":926345184, "to":961361616, "details":[{"type":"table", "Width":"32"}]}, {"from":926957696, "to":926345184, "details":[{"type":"table", "Width":"64"}]}, {"from":927081840, "to":926344848, "details":[{"type":"table", "Width":"1"}]}, {"from":927202880, "to":927203216, "details":[{"type":"table", "Width":"1"}]}, {"from":927203216, "to":961361616, "details":[{"type":"table", "Width":"32"}]}, {"from":927325712, "to":927202880, "details":[{"type":"table", "Width":"1"}]}, {"from":927449376, "to":927203216, "details":[{"type":"table", "Width":"64"}]}, {"from":927570032, "to":927570368, "details":[{"type":"table", "Width":"1"}]}, {"from":927570368, "to":961361280, "details":[{"type":"table", "Width":"32"}]}, {"from":928184352, "to":927570032, "details":[{"type":"table", "Width":"1"}]}, {"from":928307936, "to":927570368, "details":[{"type":"table", "Width":"64"}]}, {"from":928429184, "to":961361280, "details":[{"type":"table", "Width":"32"}]}, {"from":928551712, "to":936455760, "details":[{"type":"table", "Width":"32"}]}, {"from":928552256, "to":936455760, "details":[{"type":"table", "Width":"32"}]}, {"from":928552784, "to":936456096, "details":[{"type":"table", "Width":"32"}]}, {"from":928553296, "to":936456096, "details":[{"type":"table", "Width":"32"}]}, {"from":928553792, "to":936456608, "details":[{"type":"table", "Width":"32"}]}, {"from":928554272, "to":936456608, "details":[{"type":"table", "Width":"32"}]}, {"from":928797120, "to":961361952, "details":[{"type":"table", "Width":"32"}]}, {"from":928797728, "to":961361952, "details":[{"type":"table", "Width":"32"}]}, {"from":928798320, "to":936455184, "details":[{"type":"table", "Width":"32"}]}, {"from":928798896, "to":936455184, "details":[{"type":"table", "Width":"32"}]}, {"from":929535920, "to":938772896, "details":[{"type":"table", "Width":"1"}]}, {"from":929659552, "to":938772896, "details":[{"type":"table", "Width":"64"}]}, {"from":929782176, "to":929659552, "details":[{"type":"table", "Width":"64"}]}, {"from":934385392, "to":934385728, "details":[{"type":"table", "Width":"1"}]}, {"from":934385728, "to":928798896, "details":[{"type":"table", "Width":"32"}]}, {"from":935040304, "to":935042128, "details":[{"type":"table", "Width":"32"}]}, {"from":935040640, "to":935042544, "details":[{"type":"table", "Width":"32"}]}, {"from":935041248, "to":935042544, "details":[{"type":"table", "Width":"32"}]}, {"from":935041792, "to":952567760, "details":[{"type":"table", "Width":"32"}]}, {"from":935042128, "to":952567760, "details":[{"type":"table", "Width":"32"}]}, {"from":935042544, "to":952568240, "details":[{"type":"table", "Width":"32"}]}, {"from":936139504, "to":958842816, "details":[{"type":"table", "Width":"1"}]}, {"from":936234640, "to":986247872, "details":[{"type":"table", "Width":"1"}]}, {"from":936455184, "to":935040640, "details":[{"type":"table", "Width":"32"}]}, {"from":936455760, "to":935041248, "details":[{"type":"table", "Width":"32"}]}, {"from":936456096, "to":935041248, "details":[{"type":"table", "Width":"32"}]}, {"from":936456608, "to":935041792, "details":[{"type":"table", "Width":"32"}]}, {"from":936457088, "to":935041792, "details":[{"type":"table", "Width":"32"}]}, {"from":936457536, "to":935042128, "details":[{"type":"table", "Width":"32"}]}, {"from":936810816, "to":928429184, "details":[{"type":"table", "Width":"64"}]}, {"from":936812608, "to":926222368, "details":[{"type":"table", "Width":"1"}]}, {"from":937644336, "to":937644672, "details":[{"type":"table", "Width":"1"}]}, {"from":937644672, "to":961360192, "details":[{"type":"table", "Width":"32"}]}, {"from":939050192, "to":939204512, "details":[{"type":"table", "Width":"64"}]}, {"from":939204176, "to":939204512, "details":[{"type":"table", "Width":"1"}]}, {"from":939204512, "to":928552256, "details":[{"type":"table", "Width":"32"}]}, {"from":940076368, "to":928551712, "details":[{"type":"table", "Width":"32"}]}, {"from":940201392, "to":998455120, "details":[{"type":"table", "Width":"1"}]}, {"from":940230512, "to":939204176, "details":[{"type":"table", "Width":"1"}]}, {"from":943170336, "to":943170672, "details":[{"type":"table", "Width":"1"}]}, {"from":943170672, "to":928552256, "details":[{"type":"table", "Width":"32"}]}, {"from":943326256, "to":943326592, "details":[{"type":"table", "Width":"1"}]}, {"from":943326592, "to":928798320, "details":[{"type":"table", "Width":"32"}]}, {"from":943581216, "to":943581552, "details":[{"type":"table", "Width":"1"}]}, {"from":943581552, "to":928551712, "details":[{"type":"table", "Width":"32"}]}, {"from":943674560, "to":943581216, "details":[{"type":"table", "Width":"1"}]}, {"from":952567760, "to":952568240, "details":[{"type":"table", "Width":"32"}]}, {"from":952568240, "to":938772896, "details":[{"type":"table", "Width":"32"}]}, {"from":952568848, "to":980430192, "details":[{"type":"table", "Width":"32"}]}, {"from":954043424, "to":943581552, "details":[{"type":"table", "Width":"64"}]}, {"from":955015184, "to":975692144, "details":[{"type":"table", "Width":"1"}]}, {"from":955102592, "to":940076368, "details":[{"type":"table", "Width":"64"}]}, {"from":955133536, "to":986248208, "details":[{"type":"table", "Width":"64"}]}, {"from":955142480, "to":955345744, "details":[{"type":"table", "Width":"33"}]}, {"from":955161936, "to":955162272, "details":[{"type":"table", "Width":"1"}]}, {"from":955162272, "to":928797120, "details":[{"type":"table", "Width":"32"}]}, {"from":955173584, "to":926222368, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":926344848, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":927202880, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":927570032, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":934385392, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":937644336, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":938772896, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":939204176, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":943170336, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":943326256, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":943581216, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":955015184, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":955161936, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":955285216, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":955345744, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":955346080, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":958842816, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":960848768, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":961296368, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":961321760, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":961344528, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":961384288, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":964713200, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":965214352, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":966350768, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":977007472, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":979518128, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":980457440, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":983639648, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":983811632, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":986247872, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":991884544, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":998455120, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":1006342256, "details":[{"type":"table", "Width":"1"}]}, {"from":955173584, "to":1006433840, "details":[{"type":"table", "Width":"1"}]}, {"from":955192672, "to":955161936, "details":[{"type":"table", "Width":"1"}]}, {"from":955224240, "to":955162272, "details":[{"type":"table", "Width":"64"}]}, {"from":955285216, "to":955285552, "details":[{"type":"table", "Width":"1"}]}, {"from":955285552, "to":928797120, "details":[{"type":"table", "Width":"32"}]}, {"from":955314288, "to":955285552, "details":[{"type":"table", "Width":"64"}]}, {"from":955316080, "to":955285216, "details":[{"type":"table", "Width":"1"}]}, {"from":955345744, "to":938772896, "details":[{"type":"table", "Width":"33"}]}, {"from":955345744, "to":955173584, "reverse":1, "details":[{"type":"table", "Width":"33"}]}, {"from":955345744, "to":955345744, "details":[{"type":"table", "Width":"33"}]}, {"from":955345744, "to":977184000, "details":[{"type":"table", "Width":"33"}]}, {"from":955345744, "to":980430192, "details":[{"type":"table", "Width":"33"}]}, {"from":955346080, "to":926957696, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":927449376, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":928307936, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":929659552, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":936810816, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":939050192, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":952568848, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":954043424, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":955102592, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":955133536, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":955224240, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":955314288, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":959071488, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":959399088, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":960794816, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":961306176, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":961332208, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":961348576, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":961381488, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":966775584, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":966819024, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":967858448, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":967923728, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":970293392, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":971823872, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":975439696, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":975508528, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":977005136, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":978179728, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":978182784, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":980807840, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":991471792, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":999659792, "details":[{"type":"table", "Width":"32"}]}, {"from":955346080, "to":1038695984, "details":[{"type":"table", "Width":"32"}]}, {"from":958842816, "to":958843152, "details":[{"type":"table", "Width":"1"}]}, {"from":958843152, "to":928797728, "details":[{"type":"table", "Width":"32"}]}, {"from":959071488, "to":958843152, "details":[{"type":"table", "Width":"64"}]}, {"from":959399088, "to":975692144, "details":[{"type":"table", "Width":"64"}]}, {"from":960756848, "to":960848768, "details":[{"type":"table", "Width":"1"}]}, {"from":960794816, "to":943170672, "details":[{"type":"table", "Width":"64"}]}, {"from":960796608, "to":943170336, "details":[{"type":"table", "Width":"1"}]}, {"from":960848768, "to":960849104, "details":[{"type":"table", "Width":"1"}]}, {"from":960849104, "to":928553792, "details":[{"type":"table", "Width":"32"}]}, {"from":961293152, "to":961344528, "details":[{"type":"table", "Width":"1"}]}, {"from":961296368, "to":961296704, "details":[{"type":"table", "Width":"1"}]}, {"from":961296704, "to":928554272, "details":[{"type":"table", "Width":"32"}]}, {"from":961306176, "to":961384624, "details":[{"type":"table", "Width":"64"}]}, {"from":961321760, "to":961322096, "details":[{"type":"table", "Width":"1"}]}, {"from":961322096, "to":928554272, "details":[{"type":"table", "Width":"32"}]}, {"from":961332208, "to":961322096, "details":[{"type":"table", "Width":"64"}]}, {"from":961334000, "to":961321760, "details":[{"type":"table", "Width":"1"}]}, {"from":961344528, "to":961344864, "details":[{"type":"table", "Width":"1"}]}, {"from":961344864, "to":928553792, "details":[{"type":"table", "Width":"32"}]}, {"from":961348576, "to":961296704, "details":[{"type":"table", "Width":"64"}]}, {"from":961359856, "to":936457088, "details":[{"type":"table", "Width":"32"}]}, {"from":961360192, "to":936457088, "details":[{"type":"table", "Width":"32"}]}, {"from":961360528, "to":936457536, "details":[{"type":"table", "Width":"32"}]}, {"from":961360944, "to":936457536, "details":[{"type":"table", "Width":"32"}]}, {"from":961361280, "to":935040304, "details":[{"type":"table", "Width":"32"}]}, {"from":961361616, "to":935040304, "details":[{"type":"table", "Width":"32"}]}, {"from":961361952, "to":935040640, "details":[{"type":"table", "Width":"32"}]}, {"from":961381488, "to":961344864, "details":[{"type":"table", "Width":"64"}]}, {"from":961384288, "to":961384624, "details":[{"type":"table", "Width":"1"}]}, {"from":961384624, "to":961359856, "details":[{"type":"table", "Width":"32"}]}, {"from":961399664, "to":961296368, "details":[{"type":"table", "Width":"1"}]}, {"from":964713200, "to":980736784, "details":[{"type":"table", "Width":"1"}]}, {"from":965214352, "to":965214688, "details":[{"type":"table", "Width":"1"}]}, {"from":965214688, "to":928553296, "details":[{"type":"table", "Width":"32"}]}, {"from":966350768, "to":966351104, "details":[{"type":"table", "Width":"1"}]}, {"from":966351104, "to":928553296, "details":[{"type":"table", "Width":"32"}]}, {"from":966775584, "to":983811968, "details":[{"type":"table", "Width":"64"}]}, {"from":966819024, "to":1006342592, "details":[{"type":"table", "Width":"64"}]}, {"from":966820816, "to":1006342256, "details":[{"type":"table", "Width":"1"}]}, {"from":967858448, "to":979518464, "details":[{"type":"table", "Width":"64"}]}, {"from":967923728, "to":980736784, "details":[{"type":"table", "Width":"64"}]}, {"from":967925520, "to":964713200, "details":[{"type":"table", "Width":"1"}]}, {"from":970293392, "to":965214688, "details":[{"type":"table", "Width":"64"}]}, {"from":971823872, "to":934385728, "details":[{"type":"table", "Width":"64"}]}, {"from":971825664, "to":934385392, "details":[{"type":"table", "Width":"1"}]}, {"from":975439696, "to":980457776, "details":[{"type":"table", "Width":"64"}]}, {"from":975508528, "to":983639984, "details":[{"type":"table", "Width":"64"}]}, {"from":975692144, "to":961360528, "details":[{"type":"table", "Width":"32"}]}, {"from":976202768, "to":955015184, "details":[{"type":"table", "Width":"1"}]}, {"from":976250080, "to":980457440, "details":[{"type":"table", "Width":"1"}]}, {"from":977005136, "to":999602336, "details":[{"type":"table", "Width":"64"}]}, {"from":977006928, "to":977007472, "details":[{"type":"table", "Width":"1"}]}, {"from":977007472, "to":999602336, "details":[{"type":"table", "Width":"1"}]}, {"from":977073648, "to":961384288, "details":[{"type":"table", "Width":"1"}]}, {"from":977184000, "to":938772896, "details":[{"type":"table", "Width":"1"}]}, {"from":978179728, "to":937644672, "details":[{"type":"table", "Width":"64"}]}, {"from":978182784, "to":943326592, "details":[{"type":"table", "Width":"64"}]}, {"from":978184576, "to":943326256, "details":[{"type":"table", "Width":"1"}]}, {"from":979518128, "to":979518464, "details":[{"type":"table", "Width":"1"}]}, {"from":979518464, "to":928798896, "details":[{"type":"table", "Width":"32"}]}, {"from":980430192, "to":955346080, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":980457440, "to":980457776, "details":[{"type":"table", "Width":"1"}]}, {"from":980457776, "to":928552784, "details":[{"type":"table", "Width":"32"}]}, {"from":980736784, "to":928552784, "details":[{"type":"table", "Width":"32"}]}, {"from":980807840, "to":960849104, "details":[{"type":"table", "Width":"64"}]}, {"from":982529904, "to":983811632, "details":[{"type":"table", "Width":"1"}]}, {"from":983639648, "to":983639984, "details":[{"type":"table", "Width":"1"}]}, {"from":983639984, "to":961360944, "details":[{"type":"table", "Width":"32"}]}, {"from":983811632, "to":983811968, "details":[{"type":"table", "Width":"1"}]}, {"from":983811968, "to":961360192, "details":[{"type":"table", "Width":"32"}]}, {"from":985298576, "to":937644336, "details":[{"type":"table", "Width":"1"}]}, {"from":986247872, "to":986248208, "details":[{"type":"table", "Width":"1"}]}, {"from":986248208, "to":928797728, "details":[{"type":"table", "Width":"32"}]}, {"from":991471792, "to":991884880, "details":[{"type":"table", "Width":"64"}]}, {"from":991473584, "to":991884544, "details":[{"type":"table", "Width":"1"}]}, {"from":991884544, "to":991884880, "details":[{"type":"table", "Width":"1"}]}, {"from":991884880, "to":961359856, "details":[{"type":"table", "Width":"32"}]}, {"from":998455120, "to":940076368, "details":[{"type":"table", "Width":"1"}]}, {"from":999602336, "to":961360528, "details":[{"type":"table", "Width":"32"}]}, {"from":999659792, "to":1006434176, "details":[{"type":"table", "Width":"64"}]}, {"from":1006342256, "to":1006342592, "details":[{"type":"table", "Width":"1"}]}, {"from":1006342592, "to":961360944, "details":[{"type":"table", "Width":"32"}]}, {"from":1006433840, "to":1006434176, "details":[{"type":"table", "Width":"1"}]}, {"from":1006434176, "to":928798320, "details":[{"type":"table", "Width":"32"}]}, {"from":1006524848, "to":983639648, "details":[{"type":"table", "Width":"1"}]}, {"from":1015304912, "to":1006433840, "details":[{"type":"table", "Width":"1"}]}, {"from":1016037072, "to":965214352, "details":[{"type":"table", "Width":"1"}]}, {"from":1038695984, "to":966351104, "details":[{"type":"table", "Width":"64"}]}, {"from":1038697776, "to":966350768, "details":[{"type":"table", "Width":"1"}]}, {"from":1040670480, "to":979518128, "details":[{"type":"table", "Width":"1"}]}]}, "933982240":{"nodes":[{"name":"Entry", "id":939161008, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"556", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":960651056, "start":"5.6e+02", "end":"5.6e+02", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"556", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"FFwd Dest", "id":960651392, "start":"5.6e+02", "end":"5.6e+02", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"557", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Exit", "id":964951600, "start":"5.6e+02", "end":"5.9e+02", "details":[{"type":"table", "Exit Start Cycle":"557", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":939161008, "to":960651056, "details":[{"type":"table", "Width":"96"}]}, {"from":960651056, "to":964951600, "details":[{"type":"table", "Width":"32"}]}, {"from":960651392, "to":964951600, "details":[{"type":"table", "Width":"1"}]}]}}';
var treeJSON='{"nodes":[{"name":"Histogram_in", "id":905635608, "type":"kernel", "children":[{"name":"Histogram_in.B1", "id":905715104, "type":"bb"}, {"name":"Histogram_in.B2", "id":905715184, "type":"bb", "children":[{"name":"Cluster 3", "id":911958752, "type":"cluster"}, {"name":"Cluster 1", "id":911462128, "type":"cluster"}, {"name":"Cluster 2", "id":911754640, "type":"cluster"}]}, {"name":"Histogram_in.B0", "id":905790992, "type":"bb", "children":[{"name":"Cluster 0", "id":910872080, "type":"cluster"}]}]}, {"name":"Histogram_0", "id":905653112, "type":"kernel", "children":[{"name":"Histogram_0.B2", "id":906040416, "type":"bb", "children":[{"name":"Cluster 6", "id":917062848, "type":"cluster"}]}, {"name":"Histogram_0.B6", "id":906044672, "type":"bb", "children":[{"name":"Cluster 10", "id":931196368, "type":"cluster"}, {"name":"Cluster 11", "id":933982240, "type":"cluster"}]}, {"name":"Histogram_0.B5", "id":906040656, "type":"bb"}, {"name":"Histogram_0.B0", "id":906031408, "type":"bb", "children":[{"name":"Cluster 4", "id":916112960, "type":"cluster"}]}, {"name":"Histogram_0.B1", "id":906040336, "type":"bb", "children":[{"name":"Cluster 5", "id":917152976, "type":"cluster"}]}, {"name":"Histogram_0.B3", "id":906040496, "type":"bb", "children":[{"name":"Cluster 7", "id":925634496, "type":"cluster"}]}, {"name":"Histogram_0.B4", "id":906040576, "type":"bb", "children":[{"name":"Cluster 8", "id":925748432, "type":"cluster"}, {"name":"Cluster 9", "id":926071136, "type":"cluster"}]}]}], "links":[]}';
var new_lmvJSON='{"nodes":[{"name":"Histogram_0", "id":905653112, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"l_histo_0", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"32"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_0\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":32}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_0\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":32}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_0\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":32}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":7, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_0\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_1", "id":9, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"33"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_1\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":33}]], "type":"memsys", "children":[{"name":"Bank 0", "id":10, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_1\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":33}]], "type":"bank", "children":[{"name":"Replicate 0", "id":11, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_1\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":33}]], "type":"replicate", "children":[{"name":"R", "id":12, "type":"port"}, {"name":"W", "id":14, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_1\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_2", "id":16, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"34"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_2\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":34}]], "type":"memsys", "children":[{"name":"Bank 0", "id":17, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_2\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":34}]], "type":"bank", "children":[{"name":"Replicate 0", "id":18, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_2\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":34}]], "type":"replicate", "children":[{"name":"R", "id":19, "type":"port"}, {"name":"W", "id":21, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_2\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_3", "id":23, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"35"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_3\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":35}]], "type":"memsys", "children":[{"name":"Bank 0", "id":24, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_3\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":35}]], "type":"bank", "children":[{"name":"Replicate 0", "id":25, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_3\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":35}]], "type":"replicate", "children":[{"name":"R", "id":26, "type":"port"}, {"name":"W", "id":28, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_3\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_4", "id":30, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"36"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_4\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":36}]], "type":"memsys", "children":[{"name":"Bank 0", "id":31, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_4\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":36}]], "type":"bank", "children":[{"name":"Replicate 0", "id":32, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_4\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":36}]], "type":"replicate", "children":[{"name":"R", "id":33, "type":"port"}, {"name":"W", "id":35, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_4\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_5", "id":37, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"37"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_5\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":37}]], "type":"memsys", "children":[{"name":"Bank 0", "id":38, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_5\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":37}]], "type":"bank", "children":[{"name":"Replicate 0", "id":39, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_5\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":37}]], "type":"replicate", "children":[{"name":"R", "id":40, "type":"port"}, {"name":"W", "id":42, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_5\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_6", "id":44, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"38"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_6\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":38}]], "type":"memsys", "children":[{"name":"Bank 0", "id":45, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_6\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":38}]], "type":"bank", "children":[{"name":"Replicate 0", "id":46, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_6\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":38}]], "type":"replicate", "children":[{"name":"R", "id":47, "type":"port"}, {"name":"W", "id":49, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_6\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_7", "id":51, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"39"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_7\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":39}]], "type":"memsys", "children":[{"name":"Bank 0", "id":52, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_7\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":39}]], "type":"bank", "children":[{"name":"Replicate 0", "id":53, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_7\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":39}]], "type":"replicate", "children":[{"name":"R", "id":54, "type":"port"}, {"name":"W", "id":56, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_7\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_8", "id":58, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"40"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_8\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":40}]], "type":"memsys", "children":[{"name":"Bank 0", "id":59, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_8\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":40}]], "type":"bank", "children":[{"name":"Replicate 0", "id":60, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_8\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":40}]], "type":"replicate", "children":[{"name":"R", "id":61, "type":"port"}, {"name":"W", "id":63, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_8\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_9", "id":65, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"41"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_9\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":41}]], "type":"memsys", "children":[{"name":"Bank 0", "id":66, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_9\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":41}]], "type":"bank", "children":[{"name":"Replicate 0", "id":67, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_9\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":41}]], "type":"replicate", "children":[{"name":"R", "id":68, "type":"port"}, {"name":"W", "id":70, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_9\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_10", "id":72, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"42"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_10\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":42}]], "type":"memsys", "children":[{"name":"Bank 0", "id":73, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_10\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":42}]], "type":"bank", "children":[{"name":"Replicate 0", "id":74, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_10\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":42}]], "type":"replicate", "children":[{"name":"R", "id":75, "type":"port"}, {"name":"W", "id":77, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_10\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_11", "id":79, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"43"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_11\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":43}]], "type":"memsys", "children":[{"name":"Bank 0", "id":80, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_11\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":43}]], "type":"bank", "children":[{"name":"Replicate 0", "id":81, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_11\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":43}]], "type":"replicate", "children":[{"name":"R", "id":82, "type":"port"}, {"name":"W", "id":84, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_11\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_12", "id":86, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"44"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_12\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":44}]], "type":"memsys", "children":[{"name":"Bank 0", "id":87, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_12\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":44}]], "type":"bank", "children":[{"name":"Replicate 0", "id":88, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_12\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":44}]], "type":"replicate", "children":[{"name":"R", "id":89, "type":"port"}, {"name":"W", "id":91, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_12\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_13", "id":93, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"45"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_13\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":45}]], "type":"memsys", "children":[{"name":"Bank 0", "id":94, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_13\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":45}]], "type":"bank", "children":[{"name":"Replicate 0", "id":95, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_13\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":45}]], "type":"replicate", "children":[{"name":"R", "id":96, "type":"port"}, {"name":"W", "id":98, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_13\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_14", "id":100, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"46"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_14\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":46}]], "type":"memsys", "children":[{"name":"Bank 0", "id":101, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_14\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":46}]], "type":"bank", "children":[{"name":"Replicate 0", "id":102, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_14\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":46}]], "type":"replicate", "children":[{"name":"R", "id":103, "type":"port"}, {"name":"W", "id":105, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_14\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_15", "id":107, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"47"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_15\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":47}]], "type":"memsys", "children":[{"name":"Bank 0", "id":108, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_15\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":47}]], "type":"bank", "children":[{"name":"Replicate 0", "id":109, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_15\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":47}]], "type":"replicate", "children":[{"name":"R", "id":110, "type":"port"}, {"name":"W", "id":112, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_15\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_16", "id":114, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"48"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_16\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":48}]], "type":"memsys", "children":[{"name":"Bank 0", "id":115, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_16\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":48}]], "type":"bank", "children":[{"name":"Replicate 0", "id":116, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_16\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":48}]], "type":"replicate", "children":[{"name":"R", "id":117, "type":"port"}, {"name":"W", "id":119, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_16\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_17", "id":121, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"49"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_17\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":49}]], "type":"memsys", "children":[{"name":"Bank 0", "id":122, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_17\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":49}]], "type":"bank", "children":[{"name":"Replicate 0", "id":123, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_17\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":49}]], "type":"replicate", "children":[{"name":"R", "id":124, "type":"port"}, {"name":"W", "id":126, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_17\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_18", "id":128, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"50"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_18\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":50}]], "type":"memsys", "children":[{"name":"Bank 0", "id":129, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_18\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":50}]], "type":"bank", "children":[{"name":"Replicate 0", "id":130, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_18\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":50}]], "type":"replicate", "children":[{"name":"R", "id":131, "type":"port"}, {"name":"W", "id":133, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_18\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_19", "id":135, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"51"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_19\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":51}]], "type":"memsys", "children":[{"name":"Bank 0", "id":136, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_19\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":51}]], "type":"bank", "children":[{"name":"Replicate 0", "id":137, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_19\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":51}]], "type":"replicate", "children":[{"name":"R", "id":138, "type":"port"}, {"name":"W", "id":140, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_19\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_20", "id":142, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"52"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_20\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":52}]], "type":"memsys", "children":[{"name":"Bank 0", "id":143, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_20\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":52}]], "type":"bank", "children":[{"name":"Replicate 0", "id":144, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_20\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":52}]], "type":"replicate", "children":[{"name":"R", "id":145, "type":"port"}, {"name":"W", "id":147, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_20\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_21", "id":149, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"53"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_21\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":53}]], "type":"memsys", "children":[{"name":"Bank 0", "id":150, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_21\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":53}]], "type":"bank", "children":[{"name":"Replicate 0", "id":151, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_21\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":53}]], "type":"replicate", "children":[{"name":"R", "id":152, "type":"port"}, {"name":"W", "id":154, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_21\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_22", "id":156, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"54"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_22\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":54}]], "type":"memsys", "children":[{"name":"Bank 0", "id":157, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_22\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":54}]], "type":"bank", "children":[{"name":"Replicate 0", "id":158, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_22\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":54}]], "type":"replicate", "children":[{"name":"R", "id":159, "type":"port"}, {"name":"W", "id":161, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_22\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_23", "id":163, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"55"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_23\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":55}]], "type":"memsys", "children":[{"name":"Bank 0", "id":164, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_23\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":55}]], "type":"bank", "children":[{"name":"Replicate 0", "id":165, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_23\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":55}]], "type":"replicate", "children":[{"name":"R", "id":166, "type":"port"}, {"name":"W", "id":168, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_23\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_24", "id":170, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"56"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_24\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":56}]], "type":"memsys", "children":[{"name":"Bank 0", "id":171, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_24\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":56}]], "type":"bank", "children":[{"name":"Replicate 0", "id":172, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_24\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":56}]], "type":"replicate", "children":[{"name":"R", "id":173, "type":"port"}, {"name":"W", "id":175, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_24\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_25", "id":177, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"57"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_25\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":57}]], "type":"memsys", "children":[{"name":"Bank 0", "id":178, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_25\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":57}]], "type":"bank", "children":[{"name":"Replicate 0", "id":179, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_25\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":57}]], "type":"replicate", "children":[{"name":"R", "id":180, "type":"port"}, {"name":"W", "id":182, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_25\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_26", "id":184, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"58"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_26\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":58}]], "type":"memsys", "children":[{"name":"Bank 0", "id":185, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_26\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":58}]], "type":"bank", "children":[{"name":"Replicate 0", "id":186, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_26\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":58}]], "type":"replicate", "children":[{"name":"R", "id":187, "type":"port"}, {"name":"W", "id":189, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_26\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_27", "id":191, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"59"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_27\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":59}]], "type":"memsys", "children":[{"name":"Bank 0", "id":192, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_27\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":59}]], "type":"bank", "children":[{"name":"Replicate 0", "id":193, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_27\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":59}]], "type":"replicate", "children":[{"name":"R", "id":194, "type":"port"}, {"name":"W", "id":196, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_27\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_28", "id":198, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"60"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_28\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":60}]], "type":"memsys", "children":[{"name":"Bank 0", "id":199, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_28\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":60}]], "type":"bank", "children":[{"name":"Replicate 0", "id":200, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_28\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":60}]], "type":"replicate", "children":[{"name":"R", "id":201, "type":"port"}, {"name":"W", "id":203, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_28\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_29", "id":205, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"61"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_29\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":61}]], "type":"memsys", "children":[{"name":"Bank 0", "id":206, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_29\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":61}]], "type":"bank", "children":[{"name":"Replicate 0", "id":207, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_29\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":61}]], "type":"replicate", "children":[{"name":"R", "id":208, "type":"port"}, {"name":"W", "id":210, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_29\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_30", "id":212, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"62"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_30\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":62}]], "type":"memsys", "children":[{"name":"Bank 0", "id":213, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_30\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":62}]], "type":"bank", "children":[{"name":"Replicate 0", "id":214, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_30\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":62}]], "type":"replicate", "children":[{"name":"R", "id":215, "type":"port"}, {"name":"W", "id":217, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_30\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"l_histo_31", "id":219, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"1-1_ul32_1c_depth16.cl", "line":"63"}]}], "Requested size":"1024 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width (word size)":"32 bits", "Bank depth":"256 words", "RAM Mode":"Simple dual-port", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_31\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":63}]], "type":"memsys", "children":[{"name":"Bank 0", "id":220, "details":[{"type":"table", "Bank width":"32 bits", "Implemented bank depth":"256 words", "Implemented bank size":"1024 bytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_31\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":63}]], "type":"bank", "children":[{"name":"Replicate 0", "id":221, "details":[{"type":"table", "Implemented size":"1024 bytes (256 words deep x 32 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_31\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":63}]], "type":"replicate", "children":[{"name":"R", "id":222, "type":"port"}, {"name":"W", "id":224, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"32 bits", "Depth per copy":"256 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'l_histo_31\' occupies memory words [0-255] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":906192080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_0", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"Load", "id":906312480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_0", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Store", "id":906012224, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_0", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "type":"inst"}, {"name":"Store", "id":906192592, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_0", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"SHARE", "id":6, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":8, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906194080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_1", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"Load", "id":906313280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_1", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Store", "id":906012928, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_1", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "type":"inst"}, {"name":"Store", "id":906194592, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_1", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"SHARE", "id":13, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":15, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906196080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_2", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"Load", "id":906314080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_2", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"Store", "id":906013632, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_2", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "type":"inst"}, {"name":"Store", "id":906196592, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_2", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"SHARE", "id":20, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":22, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906198080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_3", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"Load", "id":906314880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_3", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"Store", "id":906014336, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_3", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "type":"inst"}, {"name":"Store", "id":906198592, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_3", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"SHARE", "id":27, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":29, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906200080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_4", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"Load", "id":906315680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_4", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"Store", "id":906015040, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_4", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "type":"inst"}, {"name":"Store", "id":906175344, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_4", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"SHARE", "id":34, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":36, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906176832, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_5", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"Load", "id":906316480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_5", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"Store", "id":906015744, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_5", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "type":"inst"}, {"name":"Store", "id":906204752, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_5", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"SHARE", "id":41, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":43, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906206192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_6", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"Load", "id":906317280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_6", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Store", "id":906016448, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_6", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "type":"inst"}, {"name":"Store", "id":906206704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_6", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"SHARE", "id":48, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":50, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906208192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_7", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"Load", "id":906318080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_7", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Store", "id":906017152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_7", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "type":"inst"}, {"name":"Store", "id":906208704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_7", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"SHARE", "id":55, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":57, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906210192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_8", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"Load", "id":906318880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_8", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"Store", "id":906017856, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_8", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "type":"inst"}, {"name":"Store", "id":906210704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_8", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"SHARE", "id":62, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":64, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906212192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_9", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"Load", "id":906319680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_9", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"Store", "id":906018560, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_9", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "type":"inst"}, {"name":"Store", "id":906212704, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_9", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"SHARE", "id":69, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":71, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906214192, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_10", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"Load", "id":906320480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_10", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Store", "id":906019264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_10", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "type":"inst"}, {"name":"Store", "id":905737776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_10", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"SHARE", "id":76, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":78, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905739264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_11", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"Load", "id":906321280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_11", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Store", "id":906019968, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_11", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "type":"inst"}, {"name":"Store", "id":905739776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_11", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"SHARE", "id":83, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":85, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905741264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_12", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"Load", "id":906322080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_12", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"Store", "id":906157936, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_12", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "type":"inst"}, {"name":"Store", "id":905741776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_12", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"SHARE", "id":90, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":92, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905743264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_13", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"Load", "id":906322880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_13", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"Store", "id":905703584, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_13", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "type":"inst"}, {"name":"Store", "id":905743776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_13", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"SHARE", "id":97, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":99, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905745264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_14", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"Load", "id":906323680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_14", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Store", "id":906159360, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_14", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "type":"inst"}, {"name":"Store", "id":905745776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_14", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"SHARE", "id":104, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":106, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905747264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_15", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"Load", "id":906324480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_15", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Store", "id":906159968, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_15", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "type":"inst"}, {"name":"Store", "id":905747776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_15", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"SHARE", "id":111, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":113, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905749264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_16", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"Load", "id":906325280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_16", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"Store", "id":906160576, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_16", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "type":"inst"}, {"name":"Store", "id":905749776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_16", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"SHARE", "id":118, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":120, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906187376, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_17", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"Load", "id":906326080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_17", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"Store", "id":906161280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_17", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "type":"inst"}, {"name":"Store", "id":906187888, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_17", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"SHARE", "id":125, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":127, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905751264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_18", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"Load", "id":906326880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_18", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"Store", "id":906161984, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_18", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "type":"inst"}, {"name":"Store", "id":905751776, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_18", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"SHARE", "id":132, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":134, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":905753264, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_19", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"Load", "id":906327680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_19", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"Store", "id":906162688, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_19", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "type":"inst"}, {"name":"Store", "id":906251472, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_19", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"SHARE", "id":139, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":141, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906252640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_20", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"Load", "id":906328480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_20", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"Store", "id":906163392, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_20", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "type":"inst"}, {"name":"Store", "id":906253152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_20", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"SHARE", "id":146, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":148, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906254640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_21", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"Load", "id":906329280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_21", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"Store", "id":906164096, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_21", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "type":"inst"}, {"name":"Store", "id":906255152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_21", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"SHARE", "id":153, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":155, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906256640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_22", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"Load", "id":906330080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_22", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Store", "id":906164800, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_22", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "type":"inst"}, {"name":"Store", "id":906257152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_22", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"SHARE", "id":160, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":162, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906258640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_23", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"Load", "id":906330880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_23", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Store", "id":906165504, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_23", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "type":"inst"}, {"name":"Store", "id":906259152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_23", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"SHARE", "id":167, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":169, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906260640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_24", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"Load", "id":906331680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_24", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"Store", "id":906166208, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_24", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "type":"inst"}, {"name":"Store", "id":906261152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_24", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"SHARE", "id":174, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":176, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906262640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_25", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"Load", "id":906332480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_25", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"Store", "id":906166912, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_25", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "type":"inst"}, {"name":"Store", "id":906263152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_25", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"SHARE", "id":181, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":183, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906264640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_26", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"Load", "id":906333280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_26", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"Store", "id":906167616, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_26", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "type":"inst"}, {"name":"Store", "id":906265152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_26", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"SHARE", "id":188, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":190, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906266640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_27", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"Load", "id":906334080, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_27", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"Store", "id":906168320, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_27", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "type":"inst"}, {"name":"Store", "id":906267152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_27", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"SHARE", "id":195, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":197, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906268640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_28", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"Load", "id":906334880, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_28", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"Store", "id":906169024, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_28", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "type":"inst"}, {"name":"Store", "id":906269152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_28", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"SHARE", "id":202, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":204, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906270640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_29", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"Load", "id":906335680, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_29", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"Store", "id":906169728, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_29", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "type":"inst"}, {"name":"Store", "id":906271152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_29", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"SHARE", "id":209, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":211, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906272640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_30", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"Load", "id":906336480, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_30", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Store", "id":906170432, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_30", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "type":"inst"}, {"name":"Store", "id":906273152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_30", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"SHARE", "id":216, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":218, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":906274640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_31", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"Load", "id":906337280, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"l_histo_31", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Store", "id":906171136, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_31", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "type":"inst"}, {"name":"Store", "id":906275152, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"l_histo_31", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"SHARE", "id":223, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":225, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}], "links":[{"from":5, "to":6}, {"from":6, "to":906192080}, {"from":6, "to":906312480}, {"from":8, "to":7}, {"from":906012224, "to":8}, {"from":906192592, "to":8}, {"from":12, "to":13}, {"from":13, "to":906194080}, {"from":13, "to":906313280}, {"from":15, "to":14}, {"from":906012928, "to":15}, {"from":906194592, "to":15}, {"from":19, "to":20}, {"from":20, "to":906196080}, {"from":20, "to":906314080}, {"from":22, "to":21}, {"from":906013632, "to":22}, {"from":906196592, "to":22}, {"from":26, "to":27}, {"from":27, "to":906198080}, {"from":27, "to":906314880}, {"from":29, "to":28}, {"from":906014336, "to":29}, {"from":906198592, "to":29}, {"from":33, "to":34}, {"from":34, "to":906200080}, {"from":34, "to":906315680}, {"from":36, "to":35}, {"from":906015040, "to":36}, {"from":906175344, "to":36}, {"from":40, "to":41}, {"from":41, "to":906176832}, {"from":41, "to":906316480}, {"from":43, "to":42}, {"from":906015744, "to":43}, {"from":906204752, "to":43}, {"from":47, "to":48}, {"from":48, "to":906206192}, {"from":48, "to":906317280}, {"from":50, "to":49}, {"from":906016448, "to":50}, {"from":906206704, "to":50}, {"from":54, "to":55}, {"from":55, "to":906208192}, {"from":55, "to":906318080}, {"from":57, "to":56}, {"from":906017152, "to":57}, {"from":906208704, "to":57}, {"from":61, "to":62}, {"from":62, "to":906210192}, {"from":62, "to":906318880}, {"from":64, "to":63}, {"from":906017856, "to":64}, {"from":906210704, "to":64}, {"from":68, "to":69}, {"from":69, "to":906212192}, {"from":69, "to":906319680}, {"from":71, "to":70}, {"from":906018560, "to":71}, {"from":906212704, "to":71}, {"from":75, "to":76}, {"from":76, "to":906214192}, {"from":76, "to":906320480}, {"from":78, "to":77}, {"from":906019264, "to":78}, {"from":905737776, "to":78}, {"from":82, "to":83}, {"from":83, "to":905739264}, {"from":83, "to":906321280}, {"from":85, "to":84}, {"from":906019968, "to":85}, {"from":905739776, "to":85}, {"from":89, "to":90}, {"from":90, "to":905741264}, {"from":90, "to":906322080}, {"from":92, "to":91}, {"from":906157936, "to":92}, {"from":905741776, "to":92}, {"from":96, "to":97}, {"from":97, "to":905743264}, {"from":97, "to":906322880}, {"from":99, "to":98}, {"from":905703584, "to":99}, {"from":905743776, "to":99}, {"from":103, "to":104}, {"from":104, "to":905745264}, {"from":104, "to":906323680}, {"from":106, "to":105}, {"from":906159360, "to":106}, {"from":905745776, "to":106}, {"from":110, "to":111}, {"from":111, "to":905747264}, {"from":111, "to":906324480}, {"from":113, "to":112}, {"from":906159968, "to":113}, {"from":905747776, "to":113}, {"from":117, "to":118}, {"from":118, "to":905749264}, {"from":118, "to":906325280}, {"from":120, "to":119}, {"from":906160576, "to":120}, {"from":905749776, "to":120}, {"from":124, "to":125}, {"from":125, "to":906187376}, {"from":125, "to":906326080}, {"from":127, "to":126}, {"from":906161280, "to":127}, {"from":906187888, "to":127}, {"from":131, "to":132}, {"from":132, "to":905751264}, {"from":132, "to":906326880}, {"from":134, "to":133}, {"from":906161984, "to":134}, {"from":905751776, "to":134}, {"from":138, "to":139}, {"from":139, "to":905753264}, {"from":139, "to":906327680}, {"from":141, "to":140}, {"from":906162688, "to":141}, {"from":906251472, "to":141}, {"from":145, "to":146}, {"from":146, "to":906252640}, {"from":146, "to":906328480}, {"from":148, "to":147}, {"from":906163392, "to":148}, {"from":906253152, "to":148}, {"from":152, "to":153}, {"from":153, "to":906254640}, {"from":153, "to":906329280}, {"from":155, "to":154}, {"from":906164096, "to":155}, {"from":906255152, "to":155}, {"from":159, "to":160}, {"from":160, "to":906256640}, {"from":160, "to":906330080}, {"from":162, "to":161}, {"from":906164800, "to":162}, {"from":906257152, "to":162}, {"from":166, "to":167}, {"from":167, "to":906258640}, {"from":167, "to":906330880}, {"from":169, "to":168}, {"from":906165504, "to":169}, {"from":906259152, "to":169}, {"from":173, "to":174}, {"from":174, "to":906260640}, {"from":174, "to":906331680}, {"from":176, "to":175}, {"from":906166208, "to":176}, {"from":906261152, "to":176}, {"from":180, "to":181}, {"from":181, "to":906262640}, {"from":181, "to":906332480}, {"from":183, "to":182}, {"from":906166912, "to":183}, {"from":906263152, "to":183}, {"from":187, "to":188}, {"from":188, "to":906264640}, {"from":188, "to":906333280}, {"from":190, "to":189}, {"from":906167616, "to":190}, {"from":906265152, "to":190}, {"from":194, "to":195}, {"from":195, "to":906266640}, {"from":195, "to":906334080}, {"from":197, "to":196}, {"from":906168320, "to":197}, {"from":906267152, "to":197}, {"from":201, "to":202}, {"from":202, "to":906268640}, {"from":202, "to":906334880}, {"from":204, "to":203}, {"from":906169024, "to":204}, {"from":906269152, "to":204}, {"from":208, "to":209}, {"from":209, "to":906270640}, {"from":209, "to":906335680}, {"from":211, "to":210}, {"from":906169728, "to":211}, {"from":906271152, "to":211}, {"from":215, "to":216}, {"from":216, "to":906272640}, {"from":216, "to":906336480}, {"from":218, "to":217}, {"from":906170432, "to":218}, {"from":906273152, "to":218}, {"from":222, "to":223}, {"from":223, "to":906274640}, {"from":223, "to":906337280}, {"from":225, "to":224}, {"from":906171136, "to":225}, {"from":906275152, "to":225}]}';
var systemJSON='{}';
var blockJSON='{"905715104":{"nodes":[], "links":[]}, "905715184":{"nodes":[{"name":"Cluster 3", "id":911958752, "start":"5.5e+02", "end":"5.8e+02", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body_histogram_ins_c2_enter_histogram_in7", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"551", "Cluster Latency":"31"}], "type":"bb", "children":[{"name":"Logic", "id":911964608, "details":[{"type":"table", "Cluster Logic Start Cycle":"551", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":911973200, "details":[{"type":"table", "Exit Start Cycle":"551", "Exit Latency":"31", "Exit FIFO Depth":"32", "Exit FIFO Width":"1536", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 1", "id":911462128, "start":"0", "end":"39", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_histogram_ins_c0_enter42_histogram_in1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"39"}], "type":"bb", "children":[{"name":"Logic", "id":911468704, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":911688064, "details":[{"type":"table", "Exit Start Cycle":"8", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 2", "id":911754640, "start":"5.5e+02", "end":"5.8e+02", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_histogram_ins_c1_enter_histogram_in3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"550", "Cluster Latency":"32"}], "type":"bb", "children":[{"name":"Logic", "id":911764544, "details":[{"type":"table", "Cluster Logic Start Cycle":"550", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":911800192, "details":[{"type":"table", "Exit Start Cycle":"551", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"WR", "id":913466544, "start":"5.8e+02", "end":"6.5e+02", "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"582", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":23}]], "type":"inst"}, {"name":"LD", "id":937085392, "start":"39", "end":"5.5e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"1024 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"39", "Latency":"512"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"WR", "id":974118672, "start":"5.8e+02", "end":"6.5e+02", "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"582", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":24}]], "type":"inst"}], "links":[{"from":911964608, "to":911973200}, {"from":911468704, "to":911688064}, {"from":911764544, "to":911800192}, {"from":911800192, "to":913466544, "details":[{"type":"table", "Width":"24"}]}, {"from":911973200, "to":913466544, "details":[{"type":"table", "Width":"1536"}]}, {"from":937085392, "to":911964608, "details":[{"type":"table", "Width":"1024"}]}, {"from":911688064, "to":937085392, "details":[{"type":"table", "Width":"192"}]}, {"from":911800192, "to":974118672, "details":[{"type":"table", "Width":"24"}]}, {"from":911973200, "to":974118672, "details":[{"type":"table", "Width":"1536"}]}]}, "905790992":{"nodes":[{"name":"Cluster 0", "id":910872080, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_histogram_ins_c0_enter_histogram_in1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"bb", "children":[{"name":"Logic", "id":910878720, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":910969120, "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":910878720, "to":910969120}]}, "906031408":{"nodes":[{"name":"Cluster 4", "id":916112960, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_histogram_0s_c0_enter_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"bb", "children":[{"name":"Logic", "id":916169808, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":917506672, "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":916169808, "to":917506672}]}, "906040336":{"nodes":[{"name":"Cluster 5", "id":917152976, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_loopexit_loopexit_histogram_0s_c0_enter83_histogram_00", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"bb", "children":[{"name":"Logic", "id":916031472, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":917028400, "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":916031472, "to":917028400}]}, "906040416":{"nodes":[{"name":"Cluster 6", "id":917062848, "start":"0", "end":"40", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_histogram_0s_c0_enter8537_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"40"}], "type":"bb", "children":[{"name":"Logic", "id":914062448, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":925410592, "details":[{"type":"table", "Exit Start Cycle":"9", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":914062448, "to":925410592}]}, "906040496":{"nodes":[{"name":"Cluster 7", "id":925634496, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond231_preheader_loopexit_loopexit_histogram_0s_c0_enter87_histogram_00", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"bb", "children":[{"name":"Logic", "id":925641744, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":925683392, "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":925641744, "to":925683392}]}, "906040576":{"nodes":[{"name":"Cluster 8", "id":925748432, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body66_histogram_0s_c0_enter9035_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"bb", "children":[{"name":"Logic", "id":925755168, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":925908464, "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 9", "id":926071136, "start":"99", "end":"1.4e+02", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body66_histogram_0s_c1_enter_histogram_08", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"99", "Cluster Latency":"45"}], "type":"bb", "children":[{"name":"Logic", "id":926081392, "details":[{"type":"table", "Cluster Logic Start Cycle":"99", "Cluster Logic Latency":"14"}], "type":"inst"}, {"name":"Exit", "id":930483728, "details":[{"type":"table", "Exit Start Cycle":"113", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"RD", "id":964668496, "start":"35", "end":"99", "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"35", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":104}]], "type":"inst"}, {"name":"RD", "id":974078336, "start":"35", "end":"99", "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"35", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":103}]], "type":"inst"}], "links":[{"from":925755168, "to":925908464}, {"from":926081392, "to":930483728}, {"from":964668496, "to":926081392, "details":[{"type":"table", "Width":"512"}]}, {"from":925908464, "to":964668496, "details":[{"type":"table", "Width":"40"}]}, {"from":974078336, "to":926081392, "details":[{"type":"table", "Width":"512"}]}, {"from":925908464, "to":974078336, "details":[{"type":"table", "Width":"40"}]}]}, "906040656":{"nodes":[], "links":[]}, "906044672":{"nodes":[{"name":"Cluster 10", "id":931196368, "start":"0", "end":"44", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body234_histogram_0s_c0_enter982_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"44"}], "type":"bb", "children":[{"name":"Logic", "id":931205648, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":933682976, "details":[{"type":"table", "Exit Start Cycle":"13", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 11", "id":933982240, "start":"5.6e+02", "end":"5.9e+02", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body234_histogram_0s_c1_enter111_histogram_05", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"556", "Cluster Latency":"32"}], "type":"bb", "children":[{"name":"Logic", "id":933988624, "details":[{"type":"table", "Cluster Logic Start Cycle":"556", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":934012096, "details":[{"type":"table", "Exit Start Cycle":"557", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"LD", "id":938909952, "start":"44", "end":"5.6e+02", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"44", "Latency":"512"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"ST", "id":944477424, "start":"5.9e+02", "end":"6.5e+02", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"588", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}], "links":[{"from":931205648, "to":933682976}, {"from":933988624, "to":934012096}, {"from":938909952, "to":933988624, "details":[{"type":"table", "Width":"32"}]}, {"from":933682976, "to":938909952, "details":[{"type":"table", "Width":"256"}]}, {"from":933682976, "to":944477424, "details":[{"type":"table", "Width":"256"}]}, {"from":934012096, "to":944477424, "details":[{"type":"table", "Width":"96"}]}]}}';
var scheduleJSON='{"905635608":{"nodes":[{"name":"Histogram_in.B0", "id":905790992, "start":"0", "end":"35", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":910872080, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_histogram_ins_c0_enter_histogram_in1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"size", "id":937159328, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":">>", "id":943724000, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"5 (0x5)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":17}]], "type":"inst"}, {"name":"Compare", "id":943725168, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Src", "id":943507840, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":943663760, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Select", "id":943506496, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"+", "id":943506832, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"+", "id":943507504, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Src", "id":943352272, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"data", "id":943725504, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'data\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":943445696, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"Exit", "id":954380288, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Histogram_in.B2", "id":905715184, "start":"35", "end":"681", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":911754640, "start":"585", "end":"617", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_histogram_ins_c1_enter_histogram_in3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"550", "Cluster Latency":"32"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":984645664, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"551", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Dest", "id":985102704, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"551", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Exit", "id":943767680, "start":"586", "end":"617", "details":[{"type":"table", "Exit Start Cycle":"551", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 1", "id":911462128, "start":"35", "end":"74", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_histogram_ins_c0_enter42_histogram_in1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"39"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":913274400, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"FFwd Dest", "id":942970112, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Select", "id":942909072, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"\'i\'", "id":937031712, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"<<", "id":942909408, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":986600896, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"+", "id":938061056, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"FFwd Dest", "id":986602688, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":19}]], "type":"inst"}, {"name":"Exit", "id":913489360, "start":"43", "end":"74", "details":[{"type":"table", "Exit Start Cycle":"8", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":937085392, "start":"74", "end":"586", "details":[{"type":"table", "Instruction":"Load", "Width":"1024 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"39", "Latency":"512"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":21}]], "type":"inst"}, {"name":"Cluster 3", "id":911958752, "start":"586", "end":"617", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body_histogram_ins_c2_enter_histogram_in7", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"551", "Cluster Latency":"31"}], "type":"cluster", "children":[{"name":"Exit", "id":977278848, "start":"586", "end":"617", "details":[{"type":"table", "Exit Start Cycle":"551", "Exit Latency":"31", "Exit FIFO Depth":"32", "Exit FIFO Width":"1536", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":974118672, "start":"617", "end":"681", "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"582", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":24}]], "type":"inst"}, {"name":"WR", "id":913466544, "start":"617", "end":"681", "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"582", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":23}]], "type":"inst"}]}, {"name":"Histogram_in.B1", "id":905715104, "start":"681", "end":"681", "details":[{"type":"table"}], "type":"bb"}], "links":[]}, "905653112":{"nodes":[{"name":"Histogram_0.B0", "id":906031408, "start":"0", "end":"35", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":916112960, "start":"0", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_histogram_0s_c0_enter_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"bins", "id":936986192, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":987408304, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"bins", "id":956212704, "start":"0", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":998005040, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"bins", "id":998005376, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Select", "id":941055248, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"+", "id":941055584, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"+", "id":943363680, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Src", "id":980146608, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Exit", "id":1016608480, "start":"4", "end":"35", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Histogram_0.B2", "id":906040416, "start":"35", "end":"75", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":917062848, "start":"35", "end":"75", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_histogram_0s_c0_enter8537_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"40"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":925956240, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Select", "id":986957424, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"\'pos\'", "id":1035550208, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'pos\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1035551520, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1019894880, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":988043856, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":986438640, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":981033536, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":979204752, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978186816, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975787984, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":974265376, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":972551152, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971096800, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":966440448, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":958631200, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957901600, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957861376, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957797904, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957734944, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957694640, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957611072, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957570848, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957507376, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957444624, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957404192, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957300640, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":956205312, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":952946800, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":943600912, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":943570544, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":939315376, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":936916080, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "type":"inst"}, {"name":"+", "id":934410496, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":926232880, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":913630656, "start":"40", "end":"43", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "type":"inst"}, {"name":"FFwd Dest", "id":986957760, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1035549872, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":984536576, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":984536912, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":75}]], "type":"inst"}, {"name":"Or", "id":982884080, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":982884416, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":66}]], "type":"inst"}, {"name":"Or", "id":981120800, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":981121136, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":97}]], "type":"inst"}, {"name":"Or", "id":980595488, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":980595824, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":72}]], "type":"inst"}, {"name":"Or", "id":979206544, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":982982256, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":71}]], "type":"inst"}, {"name":"Or", "id":978531376, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":978531712, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":80}]], "type":"inst"}, {"name":"Or", "id":972911488, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":972911824, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":78}]], "type":"inst"}, {"name":"Or", "id":969990608, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":969990944, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":70}]], "type":"inst"}, {"name":"Or", "id":969608496, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":969608832, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":69}]], "type":"inst"}, {"name":"Or", "id":966442240, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":961608560, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":76}]], "type":"inst"}, {"name":"Or", "id":959615504, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":959615840, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":67}]], "type":"inst"}, {"name":"Or", "id":957880240, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957880576, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":83}]], "type":"inst"}, {"name":"Or", "id":957840016, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957840352, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":84}]], "type":"inst"}, {"name":"Or", "id":957776960, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957777296, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":85}]], "type":"inst"}, {"name":"Or", "id":957736736, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957737072, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":86}]], "type":"inst"}, {"name":"Or", "id":957652544, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957652880, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":87}]], "type":"inst"}, {"name":"Or", "id":957589792, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957590128, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":88}]], "type":"inst"}, {"name":"Or", "id":957549488, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957549824, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":89}]], "type":"inst"}, {"name":"Or", "id":957486432, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957486768, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":90}]], "type":"inst"}, {"name":"Or", "id":957446416, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957446752, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":91}]], "type":"inst"}, {"name":"Or", "id":957382752, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957383088, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":92}]], "type":"inst"}, {"name":"Or", "id":957342656, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957342992, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":93}]], "type":"inst"}, {"name":"Or", "id":957279280, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":957279616, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":94}]], "type":"inst"}, {"name":"Or", "id":953839856, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":953840192, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":79}]], "type":"inst"}, {"name":"Or", "id":953501056, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":953501392, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":68}]], "type":"inst"}, {"name":"Or", "id":952956976, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":952957312, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":96}]], "type":"inst"}, {"name":"Or", "id":952948592, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":987383760, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":81}]], "type":"inst"}, {"name":"Or", "id":943630720, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":943631056, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":73}]], "type":"inst"}, {"name":"Or", "id":938804400, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":938804736, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":74}]], "type":"inst"}, {"name":"Or", "id":937153312, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":937153648, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":77}]], "type":"inst"}, {"name":"FFwd Src", "id":934549600, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":913632448, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":913632784, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":95}]], "type":"inst"}, {"name":"Or", "id":913557840, "start":"43", "end":"43", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"ST", "id":913558176, "start":"43", "end":"44", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":82}]], "type":"inst"}, {"name":"Exit", "id":937245056, "start":"44", "end":"75", "details":[{"type":"table", "Exit Start Cycle":"9", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Histogram_0.B1", "id":906040336, "start":"75", "end":"110", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":917152976, "start":"75", "end":"110", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_loopexit_loopexit_histogram_0s_c0_enter83_histogram_00", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"size", "id":983887440, "start":"75", "end":"76", "details":[{"type":"table", "Instruction":"Input Synchronization for \'size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":">>", "id":998528272, "start":"76", "end":"76", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"5 (0x5)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"FFwd Src", "id":939687696, "start":"77", "end":"77", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Compare", "id":938618704, "start":"76", "end":"77", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Select", "id":938619040, "start":"77", "end":"78", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"+", "id":938619376, "start":"78", "end":"78", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"+", "id":939687360, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"FFwd Src", "id":939562368, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Exit", "id":979025600, "start":"79", "end":"110", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Histogram_0.B4", "id":906040576, "start":"110", "end":"254", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 8", "id":925748432, "start":"110", "end":"145", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body66_histogram_0s_c0_enter9035_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":980199344, "start":"114", "end":"114", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"FFwd Dest", "id":982559440, "start":"114", "end":"114", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":100}]], "type":"inst"}, {"name":"Compare", "id":986390704, "start":"114", "end":"114", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":101}]], "type":"inst"}, {"name":"Exit", "id":929947792, "start":"114", "end":"145", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":974078336, "start":"145", "end":"209", "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"35", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":103}]], "type":"inst"}, {"name":"RD", "id":964668496, "start":"145", "end":"209", "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"16", "Channel Name":"chan", "Stall-free":"No", "Start Cycle":"35", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":104}]], "type":"inst"}, {"name":"Cluster 9", "id":926071136, "start":"209", "end":"254", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body66_histogram_0s_c1_enter_histogram_08", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"99", "Cluster Latency":"45"}], "type":"cluster", "children":[{"name":"bins", "id":913038864, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":953630576, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":">>", "id":953630912, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":953632416, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"LD", "id":955374912, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"+", "id":978166160, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"ST", "id":978166496, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":140}]], "type":"inst"}, {"name":"bins", "id":934354704, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":953026320, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":">>", "id":953026656, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":939067456, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"LD", "id":913690048, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"+", "id":969335728, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"ST", "id":969336064, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":150}]], "type":"inst"}, {"name":"bins", "id":936338192, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":1008218672, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":">>", "id":1008219008, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":987158160, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"LD", "id":979112448, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"+", "id":986539408, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"ST", "id":986539744, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":142}]], "type":"inst"}, {"name":"bins", "id":938834656, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":990922352, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":">>", "id":990922688, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":990924192, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"LD", "id":960334592, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"+", "id":978172032, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"ST", "id":978172368, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":157}]], "type":"inst"}, {"name":"bins", "id":940250288, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":940437200, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":">>", "id":940437536, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":984195680, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"LD", "id":1008088352, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"+", "id":961884032, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"ST", "id":961884368, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":138}]], "type":"inst"}, {"name":"bins", "id":943319872, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":939999376, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":">>", "id":939999712, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":940001136, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"LD", "id":986795504, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"+", "id":966995360, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"ST", "id":966995696, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":147}]], "type":"inst"}, {"name":"bins", "id":954287904, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":954266096, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":">>", "id":954266432, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":954267936, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"LD", "id":954257264, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"+", "id":954234928, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"ST", "id":954235264, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":168}]], "type":"inst"}, {"name":"bins", "id":954352160, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":954340896, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":">>", "id":954341232, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":954329504, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"LD", "id":954318864, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"+", "id":954309808, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"ST", "id":954310144, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":167}]], "type":"inst"}, {"name":"bins", "id":959462400, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":977213680, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":">>", "id":977214016, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977215520, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"LD", "id":969647456, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"+", "id":952712016, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"ST", "id":952712352, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":158}]], "type":"inst"}, {"name":"bins", "id":959767248, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":977543472, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":">>", "id":977543808, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":970254176, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"LD", "id":959689600, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"+", "id":943001712, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"ST", "id":943002048, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":139}]], "type":"inst"}, {"name":"bins", "id":959928160, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":1042067968, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":">>", "id":1042068304, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":986786336, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"LD", "id":986788128, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"+", "id":937427504, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"ST", "id":937207648, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":141}]], "type":"inst"}, {"name":"bins", "id":959941952, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":969595680, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":">>", "id":969596016, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":974125552, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"LD", "id":964691408, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"+", "id":982553312, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"ST", "id":982553648, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":145}]], "type":"inst"}, {"name":"bins", "id":961534480, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":912240160, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":">>", "id":912240496, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":912241872, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"LD", "id":936209536, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"+", "id":1052390016, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"ST", "id":1052390352, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":161}]], "type":"inst"}, {"name":"bins", "id":962181152, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":984762720, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":">>", "id":984763056, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":958722080, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"LD", "id":958713504, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"+", "id":954373936, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"ST", "id":954374272, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":166}]], "type":"inst"}, {"name":"bins", "id":967907088, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":1050381200, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":">>", "id":1050381536, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961404176, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"LD", "id":987457280, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"+", "id":986624336, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"ST", "id":979838384, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":164}]], "type":"inst"}, {"name":"bins", "id":967964496, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":959908240, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":">>", "id":959908576, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971067424, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"LD", "id":969977040, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"+", "id":960936416, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"ST", "id":974868960, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":144}]], "type":"inst"}, {"name":"bins", "id":968053536, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":968055744, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":">>", "id":960836336, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":960837760, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"LD", "id":982405488, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"+", "id":971236992, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"ST", "id":971237328, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":146}]], "type":"inst"}, {"name":"bins", "id":969085552, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":980620416, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":">>", "id":980620752, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":980622256, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"LD", "id":977997776, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"+", "id":980346944, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"ST", "id":980347280, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":162}]], "type":"inst"}, {"name":"bins", "id":970393120, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":978306720, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":">>", "id":978307056, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978308560, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"LD", "id":985632688, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"+", "id":968645344, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"ST", "id":968645680, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":159}]], "type":"inst"}, {"name":"bins", "id":970875200, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":968169488, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":">>", "id":968169824, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":968171328, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"LD", "id":978061824, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"+", "id":961337632, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"ST", "id":961337968, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":155}]], "type":"inst"}, {"name":"bins", "id":977182864, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":943188688, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":">>", "id":943189024, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":943755728, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"LD", "id":976644464, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"+", "id":982513296, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"ST", "id":982513632, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":151}]], "type":"inst"}, {"name":"bins", "id":977340608, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":954277616, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":">>", "id":954277952, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":937128064, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"LD", "id":941837920, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"+", "id":967413520, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"ST", "id":936305360, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":165}]], "type":"inst"}, {"name":"bins", "id":977678864, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":979936800, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":">>", "id":979937136, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977155680, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"LD", "id":977381376, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"+", "id":960788448, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"ST", "id":960711136, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":149}]], "type":"inst"}, {"name":"bins", "id":978525984, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":978528192, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":">>", "id":973571968, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":973573472, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"LD", "id":973574224, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"+", "id":936205152, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"ST", "id":936205488, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":154}]], "type":"inst"}, {"name":"bins", "id":978841072, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":969340304, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":">>", "id":969340640, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":970279392, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"LD", "id":936348464, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"+", "id":993537184, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"ST", "id":993537520, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":153}]], "type":"inst"}, {"name":"bins", "id":978883664, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":982410464, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":">>", "id":982410800, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":982412304, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"LD", "id":978424928, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"+", "id":979134672, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"ST", "id":979135008, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":160}]], "type":"inst"}, {"name":"bins", "id":982797600, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":978560176, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":">>", "id":978560512, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":981135776, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"LD", "id":967457888, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"+", "id":969367808, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"ST", "id":969368144, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":152}]], "type":"inst"}, {"name":"bins", "id":982885328, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":982887536, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":">>", "id":1003075792, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":952539312, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"LD", "id":973884992, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"+", "id":914097248, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"ST", "id":914097584, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":163}]], "type":"inst"}, {"name":"bins", "id":986557392, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":958749968, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":">>", "id":958750304, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":958751808, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"LD", "id":970344384, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"+", "id":939378368, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"ST", "id":939378704, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":137}]], "type":"inst"}, {"name":"bins", "id":987000064, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":987983536, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":">>", "id":987983872, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":972356752, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"LD", "id":974323792, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"+", "id":974139728, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"ST", "id":974140064, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":148}]], "type":"inst"}, {"name":"bins", "id":987525552, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":961019632, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":">>", "id":961019968, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961021472, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"LD", "id":942940160, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"+", "id":978418096, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"ST", "id":978418432, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":143}]], "type":"inst"}, {"name":"bins", "id":1003504480, "start":"110", "end":"210", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"100"}], "type":"inst"}, {"name":"*", "id":1002269904, "start":"210", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"100", "Latency":"7"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":">>", "id":1002270240, "start":"217", "end":"217", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"12 (0xC)", "Start Cycle":"107", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1002271744, "start":"218", "end":"221", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"108", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"LD", "id":982278160, "start":"221", "end":"222", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"111", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"+", "id":943694000, "start":"222", "end":"222", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"112", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"ST", "id":943694336, "start":"222", "end":"223", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"112", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":156}]], "type":"inst"}, {"name":"Exit", "id":978616560, "start":"223", "end":"254", "details":[{"type":"table", "Exit Start Cycle":"113", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Histogram_0.B3", "id":906040496, "start":"254", "end":"289", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 7", "id":925634496, "start":"254", "end":"289", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond231_preheader_loopexit_loopexit_histogram_0s_c0_enter87_histogram_00", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"bins", "id":934436928, "start":"254", "end":"256", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"bins", "id":934443536, "start":"254", "end":"255", "details":[{"type":"table", "Instruction":"Input Synchronization for \'bins\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":934445664, "start":"255", "end":"256", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Select", "id":934430320, "start":"256", "end":"257", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"+", "id":934430656, "start":"257", "end":"257", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"+", "id":934431328, "start":"258", "end":"258", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"FFwd Src", "id":934431664, "start":"258", "end":"258", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Exit", "id":955666800, "start":"258", "end":"289", "details":[{"type":"table", "Exit Start Cycle":"4", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"Histogram_0.B6", "id":906044672, "start":"289", "end":"941", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 10", "id":931196368, "start":"289", "end":"333", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body234_histogram_0s_c0_enter982_histogram_01", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"44"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":927081840, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":927325712, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":928184352, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":929535920, "start":"302", "end":"302", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"histo", "id":929782176, "start":"289", "end":"297", "details":[{"type":"table", "Instruction":"Input Synchronization for \'histo\'", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"FFwd Dest", "id":936139504, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":936234640, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":936812608, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":940201392, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":940230512, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":943674560, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"FFwd Dest", "id":955142480, "start":"293", "end":"293", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Select", "id":955345744, "start":"293", "end":"293", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Or", "id":998455120, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":986247872, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":958842816, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"\'pos\'", "id":955346080, "start":"293", "end":"293", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'pos\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1038695984, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":999659792, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":991471792, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":980807840, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978182784, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":978179728, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":977005136, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975508528, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":975439696, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":971823872, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":970293392, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":967923728, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":967858448, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":966819024, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":966775584, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961381488, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961348576, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961332208, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961306176, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":960794816, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":959399088, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":959071488, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"LD", "id":958843152, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955314288, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955224240, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955133536, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"LD", "id":986248208, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"+", "id":928797728, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":955102592, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"LD", "id":940076368, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":954043424, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"+", "id":952568848, "start":"293", "end":"293", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":171}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":939050192, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":936810816, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":929659552, "start":"294", "end":"302", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"8"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":928307936, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":927449376, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":926957696, "start":"294", "end":"297", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Or", "id":943581216, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":943581552, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"+", "id":928551712, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"Or", "id":939204176, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":939204512, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"Or", "id":927570032, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":927570368, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"Or", "id":927202880, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":927203216, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"Or", "id":926344848, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":926345184, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":187}]], "type":"inst"}, {"name":"+", "id":961361616, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"Or", "id":926222368, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":928429184, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":186}]], "type":"inst"}, {"name":"+", "id":961361280, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"+", "id":935040304, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"FFwd Dest", "id":955192672, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":955161936, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":955162272, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"FFwd Dest", "id":955316080, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":955285216, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":955285552, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":928797120, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":961361952, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"FFwd Dest", "id":960756848, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":960848768, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":960849104, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"FFwd Dest", "id":960796608, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":943170336, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":943170672, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"+", "id":928552256, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":176}]], "type":"inst"}, {"name":"+", "id":936455760, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"FFwd Dest", "id":961293152, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":961344528, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961344864, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"+", "id":928553792, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"FFwd Dest", "id":961334000, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":961321760, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961322096, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"FFwd Dest", "id":961399664, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":961296368, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961296704, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"+", "id":928554272, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":180}]], "type":"inst"}, {"name":"+", "id":936456608, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"FFwd Dest", "id":966820816, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":1006342256, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":1006342592, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"FFwd Dest", "id":967925520, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":964713200, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":980736784, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"FFwd Dest", "id":971825664, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":934385392, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":934385728, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"FFwd Dest", "id":976202768, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":955015184, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":975692144, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"FFwd Dest", "id":976250080, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":980457440, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":980457776, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"+", "id":928552784, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"FFwd Dest", "id":977006928, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":977007472, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":999602336, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"+", "id":961360528, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"FFwd Dest", "id":977073648, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":961384288, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":961384624, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"FFwd Dest", "id":978184576, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":943326256, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":943326592, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"FFwd Dest", "id":982529904, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":983811632, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":983811968, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"FFwd Dest", "id":985298576, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":937644336, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":937644672, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"+", "id":961360192, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"FFwd Dest", "id":991473584, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":991884544, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":991884880, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":182}]], "type":"inst"}, {"name":"+", "id":961359856, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"+", "id":936457088, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":181}]], "type":"inst"}, {"name":"+", "id":935041792, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"FFwd Dest", "id":1006524848, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":983639648, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":983639984, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":185}]], "type":"inst"}, {"name":"+", "id":961360944, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":184}]], "type":"inst"}, {"name":"+", "id":936457536, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"+", "id":935042128, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":183}]], "type":"inst"}, {"name":"+", "id":952567760, "start":"301", "end":"301", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"FFwd Dest", "id":1015304912, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":1006433840, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":1006434176, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"+", "id":928798320, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"FFwd Dest", "id":1016037072, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":965214352, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":965214688, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"FFwd Dest", "id":1038697776, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":966350768, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":966351104, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":179}]], "type":"inst"}, {"name":"+", "id":928553296, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":178}]], "type":"inst"}, {"name":"+", "id":936456096, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":177}]], "type":"inst"}, {"name":"+", "id":935041248, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"FFwd Dest", "id":1040670480, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Or", "id":979518128, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"LD", "id":979518464, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":175}]], "type":"inst"}, {"name":"+", "id":928798896, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":174}]], "type":"inst"}, {"name":"+", "id":936455184, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":173}]], "type":"inst"}, {"name":"+", "id":935040640, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":935042544, "start":"301", "end":"301", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"+", "id":952568240, "start":"302", "end":"302", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Exit", "id":938772896, "start":"302", "end":"333", "details":[{"type":"table", "Exit Start Cycle":"13", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":938909952, "start":"333", "end":"845", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"44", "Latency":"512"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"Cluster 11", "id":933982240, "start":"845", "end":"877", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body234_histogram_0s_c1_enter111_histogram_05", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"556", "Cluster Latency":"32"}], "type":"cluster", "children":[{"name":"+", "id":960651056, "start":"845", "end":"845", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"556", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}, {"name":"FFwd Dest", "id":960651392, "start":"846", "end":"846", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"557", "Latency":"0"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":65}]], "type":"inst"}, {"name":"Exit", "id":964951600, "start":"846", "end":"877", "details":[{"type":"table", "Exit Start Cycle":"557", "Exit Latency":"31", "Exit FIFO Depth":"64", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":944477424, "start":"877", "end":"941", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"588", "Latency":"64"}], "debug":[[{"filename":"1-1_ul32_1c_depth16.cl", "line":172}]], "type":"inst"}]}, {"name":"Histogram_0.B5", "id":906040656, "start":"941", "end":"941", "details":[{"type":"table"}], "type":"bb"}], "links":[]}}';
