
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.32
 Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k rc4.v rc4_tb.v

yosys> verific -vlog2k rc4.v rc4_tb.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4.v'
VERIFIC-INFO [VERI-1328] rc4.v:22: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4.v:22: back to file 'rc4.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4_tb.v'
VERIFIC-INFO [VERI-1328] rc4_tb.v:27: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4_tb.v:27: back to file 'rc4_tb.v'

yosys> synth_rs -top rc4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.50

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rc4

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] rc4.v:24: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] rc4.v:41: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] rc4.v:80: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1142] rc4.v:82: system task 'display' is ignored for synthesis
VERIFIC-WARNING [VERI-1209] rc4.v:96: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:121: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:141: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] rc4.v:143: expression size 9 truncated to fit in target size 8
Importing module rc4.

3.3.1. Analyzing design hierarchy..
Top module:  \rc4

3.3.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 287 unused wires.
<suppressed ~17 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_1890$rc4.v:154$1945: { $verific$n18280$17 $verific$n18281$18 $verific$n18282$19 $verific$n18283$20 $auto$opt_reduce.cc:134:opt_pmux$1968 }
    New ctrl vector for $pmux cell $verific$select_1891$rc4.v:154$1946: { $verific$n18280$17 $verific$n18281$18 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$1970 }
    New ctrl vector for $pmux cell $verific$select_5989$rc4.v:154$1950: { $verific$n18282$19 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$1972 }
    New ctrl vector for $pmux cell $verific$select_5990$rc4.v:154$1951: { $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$1974 }
    New ctrl vector for $pmux cell $verific$select_5993$rc4.v:154$1954: { $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$1976 }
    New ctrl vector for $pmux cell $verific$select_6012$rc4.v:154$1120: { $auto$opt_reduce.cc:134:opt_pmux$1980 $verific$n18301$24 $auto$opt_reduce.cc:134:opt_pmux$1978 }
  Optimizing cells in module \rc4.
Performed a total of 6 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$rc4.v:154$1957 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$rc4.v:154$1958 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$rc4.v:154$1955 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$rc4.v:154$1962 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$S_reg$rc4.v:154$1960 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$rc4.v:154$1964 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$rc4.v:154$1956 ($aldff) from module rc4.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$rc4.v:154$1957 ($adff) from module rc4 (D = $verific$n22419$26, Q = \output_ready).
Adding EN signal on $verific$j_reg$rc4.v:154$1958 ($adff) from module rc4 (D = $verific$n22397$1104, Q = \j).
Adding EN signal on $verific$i_reg$rc4.v:154$1955 ($adff) from module rc4 (D = $verific$n18291$1103, Q = \i).
Adding EN signal on $verific$discardCount_reg$rc4.v:154$1962 ($dff) from module rc4 (D = $verific$n22406$1105, Q = \discardCount).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = \S[256], Q = \S[256]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2047:2040], Q = \S[0]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2039:2032], Q = \S[1]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2031:2024], Q = \S[2]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2023:2016], Q = \S[3]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2015:2008], Q = \S[4]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2007:2000], Q = \S[5]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1999:1992], Q = \S[6]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1991:1984], Q = \S[7]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1983:1976], Q = \S[8]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1975:1968], Q = \S[9]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1967:1960], Q = \S[10]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1959:1952], Q = \S[11]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1951:1944], Q = \S[12]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1943:1936], Q = \S[13]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1935:1928], Q = \S[14]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1927:1920], Q = \S[15]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1919:1912], Q = \S[16]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1911:1904], Q = \S[17]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1903:1896], Q = \S[18]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1895:1888], Q = \S[19]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1887:1880], Q = \S[20]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1879:1872], Q = \S[21]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1871:1864], Q = \S[22]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1863:1856], Q = \S[23]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1855:1848], Q = \S[24]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1847:1840], Q = \S[25]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1839:1832], Q = \S[26]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1831:1824], Q = \S[27]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1823:1816], Q = \S[28]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1815:1808], Q = \S[29]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1807:1800], Q = \S[30]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1799:1792], Q = \S[31]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1791:1784], Q = \S[32]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1783:1776], Q = \S[33]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1775:1768], Q = \S[34]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1767:1760], Q = \S[35]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1759:1752], Q = \S[36]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1751:1744], Q = \S[37]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1743:1736], Q = \S[38]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1735:1728], Q = \S[39]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1727:1720], Q = \S[40]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1719:1712], Q = \S[41]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1711:1704], Q = \S[42]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1703:1696], Q = \S[43]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1695:1688], Q = \S[44]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1687:1680], Q = \S[45]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1679:1672], Q = \S[46]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1671:1664], Q = \S[47]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1663:1656], Q = \S[48]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1655:1648], Q = \S[49]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1647:1640], Q = \S[50]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1639:1632], Q = \S[51]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1631:1624], Q = \S[52]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1623:1616], Q = \S[53]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1615:1608], Q = \S[54]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1607:1600], Q = \S[55]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1599:1592], Q = \S[56]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1591:1584], Q = \S[57]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1583:1576], Q = \S[58]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1575:1568], Q = \S[59]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1567:1560], Q = \S[60]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1559:1552], Q = \S[61]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1551:1544], Q = \S[62]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1543:1536], Q = \S[63]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1535:1528], Q = \S[64]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1527:1520], Q = \S[65]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1519:1512], Q = \S[66]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1511:1504], Q = \S[67]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1503:1496], Q = \S[68]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1495:1488], Q = \S[69]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1487:1480], Q = \S[70]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1479:1472], Q = \S[71]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1471:1464], Q = \S[72]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1463:1456], Q = \S[73]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1455:1448], Q = \S[74]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1447:1440], Q = \S[75]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1439:1432], Q = \S[76]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1431:1424], Q = \S[77]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1423:1416], Q = \S[78]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1415:1408], Q = \S[79]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1407:1400], Q = \S[80]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1399:1392], Q = \S[81]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1391:1384], Q = \S[82]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1383:1376], Q = \S[83]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1375:1368], Q = \S[84]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1367:1360], Q = \S[85]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1359:1352], Q = \S[86]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1351:1344], Q = \S[87]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1343:1336], Q = \S[88]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1335:1328], Q = \S[89]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1327:1320], Q = \S[90]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1319:1312], Q = \S[91]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1311:1304], Q = \S[92]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1303:1296], Q = \S[93]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1295:1288], Q = \S[94]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1287:1280], Q = \S[95]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1279:1272], Q = \S[96]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1271:1264], Q = \S[97]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1263:1256], Q = \S[98]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1255:1248], Q = \S[99]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1247:1240], Q = \S[100]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1239:1232], Q = \S[101]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1231:1224], Q = \S[102]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1223:1216], Q = \S[103]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1215:1208], Q = \S[104]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1207:1200], Q = \S[105]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1199:1192], Q = \S[106]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1191:1184], Q = \S[107]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1183:1176], Q = \S[108]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1175:1168], Q = \S[109]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1167:1160], Q = \S[110]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1159:1152], Q = \S[111]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1151:1144], Q = \S[112]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1143:1136], Q = \S[113]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1135:1128], Q = \S[114]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1127:1120], Q = \S[115]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1119:1112], Q = \S[116]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1111:1104], Q = \S[117]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1103:1096], Q = \S[118]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1095:1088], Q = \S[119]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1087:1080], Q = \S[120]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1079:1072], Q = \S[121]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1071:1064], Q = \S[122]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1063:1056], Q = \S[123]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1055:1048], Q = \S[124]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1047:1040], Q = \S[125]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1039:1032], Q = \S[126]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1031:1024], Q = \S[127]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1023:1016], Q = \S[128]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1015:1008], Q = \S[129]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1007:1000], Q = \S[130]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [999:992], Q = \S[131]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [991:984], Q = \S[132]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [983:976], Q = \S[133]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [975:968], Q = \S[134]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [967:960], Q = \S[135]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [959:952], Q = \S[136]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [951:944], Q = \S[137]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [943:936], Q = \S[138]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [935:928], Q = \S[139]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [927:920], Q = \S[140]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [919:912], Q = \S[141]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [911:904], Q = \S[142]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [903:896], Q = \S[143]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [895:888], Q = \S[144]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [887:880], Q = \S[145]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [879:872], Q = \S[146]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [871:864], Q = \S[147]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [863:856], Q = \S[148]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [855:848], Q = \S[149]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [847:840], Q = \S[150]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [839:832], Q = \S[151]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [831:824], Q = \S[152]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [823:816], Q = \S[153]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [815:808], Q = \S[154]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [807:800], Q = \S[155]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [799:792], Q = \S[156]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [791:784], Q = \S[157]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [783:776], Q = \S[158]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [775:768], Q = \S[159]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [767:760], Q = \S[160]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [759:752], Q = \S[161]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [751:744], Q = \S[162]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [743:736], Q = \S[163]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [735:728], Q = \S[164]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [727:720], Q = \S[165]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [719:712], Q = \S[166]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [711:704], Q = \S[167]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [703:696], Q = \S[168]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [695:688], Q = \S[169]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [687:680], Q = \S[170]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [679:672], Q = \S[171]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [671:664], Q = \S[172]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [663:656], Q = \S[173]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [655:648], Q = \S[174]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [647:640], Q = \S[175]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [639:632], Q = \S[176]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [631:624], Q = \S[177]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [623:616], Q = \S[178]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [615:608], Q = \S[179]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [607:600], Q = \S[180]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [599:592], Q = \S[181]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [591:584], Q = \S[182]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [583:576], Q = \S[183]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [575:568], Q = \S[184]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [567:560], Q = \S[185]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [559:552], Q = \S[186]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [551:544], Q = \S[187]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [543:536], Q = \S[188]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [535:528], Q = \S[189]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [527:520], Q = \S[190]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [519:512], Q = \S[191]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [511:504], Q = \S[192]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [503:496], Q = \S[193]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [495:488], Q = \S[194]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [487:480], Q = \S[195]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [479:472], Q = \S[196]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [471:464], Q = \S[197]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [463:456], Q = \S[198]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [455:448], Q = \S[199]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [447:440], Q = \S[200]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [439:432], Q = \S[201]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [431:424], Q = \S[202]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [423:416], Q = \S[203]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [415:408], Q = \S[204]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [407:400], Q = \S[205]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [399:392], Q = \S[206]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [391:384], Q = \S[207]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [383:376], Q = \S[208]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [375:368], Q = \S[209]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [367:360], Q = \S[210]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [359:352], Q = \S[211]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [351:344], Q = \S[212]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [343:336], Q = \S[213]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [335:328], Q = \S[214]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [327:320], Q = \S[215]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [319:312], Q = \S[216]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [311:304], Q = \S[217]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [303:296], Q = \S[218]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [295:288], Q = \S[219]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [287:280], Q = \S[220]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [279:272], Q = \S[221]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [271:264], Q = \S[222]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [263:256], Q = \S[223]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [255:248], Q = \S[224]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [247:240], Q = \S[225]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [239:232], Q = \S[226]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [231:224], Q = \S[227]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [223:216], Q = \S[228]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [215:208], Q = \S[229]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [207:200], Q = \S[230]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [199:192], Q = \S[231]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [191:184], Q = \S[232]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [183:176], Q = \S[233]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [175:168], Q = \S[234]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [167:160], Q = \S[235]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [159:152], Q = \S[236]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [151:144], Q = \S[237]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [143:136], Q = \S[238]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [135:128], Q = \S[239]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [127:120], Q = \S[240]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [119:112], Q = \S[241]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [111:104], Q = \S[242]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [103:96], Q = \S[243]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [95:88], Q = \S[244]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [87:80], Q = \S[245]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [79:72], Q = \S[246]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [71:64], Q = \S[247]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [63:56], Q = \S[248]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [55:48], Q = \S[249]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [47:40], Q = \S[250]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [39:32], Q = \S[251]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [31:24], Q = \S[252]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [23:16], Q = \S[253]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [15:8], Q = \S[254]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [7:0], Q = \S[255]).
Handling D = Q on $auto$ff.cc:262:slice$2011 ($adffe) from module rc4 (removing D path).
Adding EN signal on $verific$K_reg$rc4.v:154$1964 ($dff) from module rc4 (D = $verific$n22420$1106, Q = \K).
Adding EN signal on $verific$KSState_reg$rc4.v:154$1956 ($adff) from module rc4 (D = $verific$n18286$1102, Q = \KSState).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2011 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4325 ($adffe) from module rc4.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~777 debug messages>
Removed a total of 259 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 260 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2254 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2245 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2236 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2227 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2218 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2209 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2200 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2191 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2182 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2173 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2164 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2155 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2146 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2137 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2128 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2119 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2110 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2101 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2092 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2083 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2074 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2065 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2056 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2047 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2038 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2029 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2020 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2281 ($ne).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_265$rc4.v:74$1117 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_268$rc4.v:80$1119 ($add).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_278$rc4.v:84$1130 ($shl).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2263 ($ne).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_1068$rc4.v:111$1656 ($shl).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1863$rc4.v:141$1924 ($add).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2272 ($ne).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1871$rc4.v:145$1930 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1885$rc4.v:89$1938 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1886$rc4.v:105$1939 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1887$rc4.v:109$1940 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1890$rc4.v:154$1945 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_6013$rc4.v:96$1949 ($mux).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2290 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2299 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2308 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2317 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2326 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2335 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2344 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2353 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2362 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2371 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2380 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2389 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2398 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2407 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2416 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2425 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2434 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2443 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2452 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2461 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2470 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2479 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2488 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2497 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2506 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2515 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2524 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2533 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2542 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2551 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2560 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2569 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2578 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2587 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2596 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2605 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2614 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2623 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2632 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2641 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2650 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2659 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2668 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2677 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2686 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2695 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2704 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2713 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2722 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2731 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2740 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2749 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2758 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2767 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2776 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2785 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2794 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2803 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2812 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2821 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2830 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2839 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2848 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2857 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2866 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2875 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2884 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2893 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2902 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2911 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2920 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2929 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2938 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2947 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2956 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2965 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2974 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2983 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$2992 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3001 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3010 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3019 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3028 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3037 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3046 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3055 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3064 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3073 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3082 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3091 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3100 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3109 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3118 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3127 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3136 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3145 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3154 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3163 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3172 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3181 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3190 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3199 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3208 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3217 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3226 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3235 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3244 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3253 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3262 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3271 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3280 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3289 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3298 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3307 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3316 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3325 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3334 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3343 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3352 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3361 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3370 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3379 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3388 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3397 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3406 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3415 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3424 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3433 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3442 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3451 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3460 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3469 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3478 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3487 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3496 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3505 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3514 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3523 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3532 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3541 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3550 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3559 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3568 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3577 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3586 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3595 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3604 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3613 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3622 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3631 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3640 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3649 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3658 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3667 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3676 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3685 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3694 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3703 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3712 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3721 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3730 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3739 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3748 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3757 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3766 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3775 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3784 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3793 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3802 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3811 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3820 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3829 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3838 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3847 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3856 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3865 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3874 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3883 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3892 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3901 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3910 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3919 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3928 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3937 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3946 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3955 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3964 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3973 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3982 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3991 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4000 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4009 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4018 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4027 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4036 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4045 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4054 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4063 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4072 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4081 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4090 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4099 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4108 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4117 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4126 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4135 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4144 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4153 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4162 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4171 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4180 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4189 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4198 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4207 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4216 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4225 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4234 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4243 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4252 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4261 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4270 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4279 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4288 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4297 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4306 ($ne).
Removed top 1 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4315 ($ne).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_274$rc4.v:83$1127 ($mux).
Removed top 1 bits (of 4) from wire rc4.$verific$n18286$1102.
Removed top 1 bits (of 4) from wire rc4.$verific$n2388$291.
Removed top 1 bits (of 4) from wire rc4.$verific$n7577$552.
Removed top 1 bits (of 4) from wire rc4.KSState.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 14 unused cells and 25 unused wires.
<suppressed ~15 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_1859$rc4.v:139$1920 ($add).
  creating $macc model for $verific$add_1863$rc4.v:141$1924 ($add).
  creating $macc model for $verific$add_1876$rc4.v:148$1932 ($add).
  creating $macc model for $verific$add_1880$rc4.v:149$1934 ($add).
  creating $macc model for $verific$add_268$rc4.v:80$1119 ($add).
  creating $macc model for $verific$add_801$rc4.v:106$1391 ($add).
  creating $macc model for $verific$add_804$rc4.v:106$1394 ($add).
  creating $alu model for $macc $verific$add_804$rc4.v:106$1394.
  creating $alu model for $macc $verific$add_801$rc4.v:106$1391.
  creating $alu model for $macc $verific$add_268$rc4.v:80$1119.
  creating $alu model for $macc $verific$add_1880$rc4.v:149$1934.
  creating $alu model for $macc $verific$add_1876$rc4.v:148$1932.
  creating $alu model for $macc $verific$add_1863$rc4.v:141$1924.
  creating $alu model for $macc $verific$add_1859$rc4.v:139$1920.
  creating $alu model for $verific$LessThan_1862$rc4.v:140$1923 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1862$rc4.v:140$1923: $auto$alumacc.cc:485:replace_alu$4430
  creating $alu cell for $verific$add_1859$rc4.v:139$1920: $auto$alumacc.cc:485:replace_alu$4435
  creating $alu cell for $verific$add_1863$rc4.v:141$1924: $auto$alumacc.cc:485:replace_alu$4438
  creating $alu cell for $verific$add_1876$rc4.v:148$1932: $auto$alumacc.cc:485:replace_alu$4441
  creating $alu cell for $verific$add_1880$rc4.v:149$1934: $auto$alumacc.cc:485:replace_alu$4444
  creating $alu cell for $verific$add_268$rc4.v:80$1119: $auto$alumacc.cc:485:replace_alu$4447
  creating $alu cell for $verific$add_801$rc4.v:106$1391: $auto$alumacc.cc:485:replace_alu$4450
  creating $alu cell for $verific$add_804$rc4.v:106$1394: $auto$alumacc.cc:485:replace_alu$4453
  created 8 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4379: { $verific$n18285$22 $verific$n18284$21 $verific$n18283$20 $verific$n18282$19 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4363: { $verific$n18285$22 $verific$n18284$21 $verific$n18283$20 $verific$n18282$19 }
  Optimizing cells in module \rc4.
Performed a total of 2 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== rc4 ===

   Number of wires:               1919
   Number of wire bits:          16198
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               1
   Number of memory bits:           56
   Number of processes:              0
   Number of cells:               1897
     $adffe                        260
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $memrd                          1
     $memwr                          1
     $mod                            1
     $mux                          806
     $ne                           517
     $not                           10
     $or                             5
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== rc4 ===

   Number of wires:               1919
   Number of wire bits:          16198
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1896
     $adffe                        260
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                          806
     $ne                           517
     $not                           10
     $or                             5
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> stat

3.24. Printing statistics.

=== rc4 ===

   Number of wires:               1919
   Number of wire bits:          16198
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1896
     $adffe                        260
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                          806
     $ne                           517
     $not                           10
     $or                             5
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$0d6d95e3fa0eb6b4a427f21fbcbdc6321e6ab338\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$20023d03b69683be1b101d066075b4a39f462309\_80_rs_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Using template $paramod$089a78a8a0966fcc055e2feb3e29c6d35fa032d4\_80_rs_alu for cells of type $alu.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~9184 debug messages>

yosys> stat

3.26. Printing statistics.

=== rc4 ===

   Number of wires:               5298
   Number of wire bits:          64297
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              30979
     $_AND_                       1236
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     19
     $_MUX_                      24166
     $_NOT_                        323
     $_OR_                        1226
     $_XOR_                       1860
     $mem_v2                         1
     adder_carry                    80


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~6278 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~2925 debug messages>
Removed a total of 975 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 157 unused cells and 3431 unused wires.
<suppressed ~158 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8791 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6138 debug messages>
Removed a total of 2046 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$26282 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [0], Q = \discardCount [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26292 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [10], Q = \discardCount [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26291 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [9], Q = \discardCount [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26290 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [8], Q = \discardCount [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26289 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [7], Q = \discardCount [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26288 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [6], Q = \discardCount [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26287 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [5], Q = \discardCount [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26286 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [4], Q = \discardCount [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26285 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [3], Q = \discardCount [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26284 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [2], Q = \discardCount [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26283 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$4402 [1], Q = \discardCount [1], rval = 1'0).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 11 unused cells and 784 unused wires.
<suppressed ~12 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~3 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$26317 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [7], Q = \K [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26316 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [6], Q = \K [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26315 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [5], Q = \K [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26314 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [4], Q = \K [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26313 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [3], Q = \K [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26312 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [2], Q = \K [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26311 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [1], Q = \K [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$26310 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$22013 [0], Q = \K [0], rval = 1'0).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 8 unused cells and 1 unused wires.
<suppressed ~9 debug messages>

3.28.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

3.28.15. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 7 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\key[6]$43843 ($dff) from module rc4 (D = \password_input, Q = \key[6]).
Adding EN signal on $memory\key[5]$43841 ($dff) from module rc4 (D = \password_input, Q = \key[5]).
Adding EN signal on $memory\key[4]$43839 ($dff) from module rc4 (D = \password_input, Q = \key[4]).
Adding EN signal on $memory\key[3]$43837 ($dff) from module rc4 (D = \password_input, Q = \key[3]).
Adding EN signal on $memory\key[2]$43835 ($dff) from module rc4 (D = \password_input, Q = \key[2]).
Adding EN signal on $memory\key[1]$43833 ($dff) from module rc4 (D = \password_input, Q = \key[1]).
Adding EN signal on $memory\key[0]$43831 ($dff) from module rc4 (D = \password_input, Q = \key[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 7 unused cells and 8 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~105 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  69 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2021, arst=\rst, srst={ }
  82 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2030, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2039, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2048, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2057, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2066, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2075, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2084, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2093, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2102, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2111, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2120, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2129, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2138, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2147, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2156, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2165, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2174, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2183, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2192, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2201, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2210, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2219, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2228, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2237, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2246, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2255, arst=\rst, srst={ }
  8 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$1988, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2264, arst=\rst, srst={ }
  18 cells in clk=\clk, en=$memory\key$wren[0][0][0]$y$43877, arst={ }, srst={ }
  9 cells in clk=\clk, en=$memory\key$wren[1][0][0]$y$43885, arst={ }, srst={ }
  18 cells in clk=\clk, en=$memory\key$wren[4][0][0]$y$43911, arst={ }, srst={ }
  17 cells in clk=\clk, en=$memory\key$wren[3][0][0]$y$43901, arst={ }, srst={ }
  10 cells in clk=\clk, en=$memory\key$wren[2][0][0]$y$43895, arst={ }, srst={ }
  20 cells in clk=\clk, en=$memory\key$wren[6][0][0]$y$43925, arst={ }, srst={ }
  16 cells in clk=\clk, en=$memory\key$wren[5][0][0]$y$43917, arst={ }, srst={ }
  1045 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst=$auto$rtlil.cc:2547:NotGate$42495
  70 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2009, arst={ }, srst=!$auto$rtlil.cc:2398:Or$4406
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4307, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4298, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4289, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4280, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4271, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4262, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4253, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4244, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4235, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4226, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4217, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4208, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4199, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4190, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4181, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4172, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4163, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4154, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4145, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4136, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4127, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4118, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4100, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4091, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4082, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4073, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4064, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4055, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4046, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4037, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4028, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4019, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4010, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4001, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3992, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3983, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3974, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3965, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3947, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3938, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3929, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3920, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3911, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3902, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3893, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3884, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3875, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3866, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3857, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3848, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3830, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3821, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3812, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3794, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3785, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3776, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3767, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3758, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3749, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3740, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3731, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3722, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3713, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3704, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3695, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3686, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3677, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3668, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3659, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3650, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3641, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3632, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3623, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3614, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3605, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3596, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3587, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3578, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3569, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3560, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3551, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3542, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3533, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3524, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3506, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3497, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3488, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3479, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3461, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3452, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3443, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3434, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3425, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3416, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3407, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3398, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3389, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3380, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3371, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3362, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3353, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3344, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3335, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3326, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3308, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3299, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3290, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3281, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3272, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3263, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3254, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3245, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3236, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3227, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3218, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3209, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3200, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3191, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3182, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3173, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3164, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3155, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3146, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3137, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3128, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3119, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3110, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3101, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3092, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3083, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3074, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3065, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3056, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3047, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3038, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3029, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3020, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3011, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3002, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2993, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2984, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2975, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2966, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2957, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2948, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2939, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2930, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2921, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2903, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2885, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2876, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2867, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2858, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2849, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2840, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2831, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2822, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2813, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2804, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2795, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2786, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2777, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2768, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2759, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2750, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2741, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2732, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2723, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2714, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2705, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2696, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2687, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2669, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2660, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2651, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2642, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2633, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2624, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2615, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2606, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2597, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2588, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2579, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2570, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2561, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2552, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2543, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2534, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2516, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2507, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2498, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2489, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2480, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2471, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2462, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2453, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2444, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2435, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2426, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2417, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2408, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2399, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2390, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2381, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2363, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2354, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2345, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2336, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2318, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2309, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2300, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2291, arst=\rst, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2282, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  1820 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$1970, arst=\rst, srst={ }
  2653 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$1995, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2273, arst=\rst, srst={ }

3.33.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2021, asynchronously reset by \rst
Extracted 69 gates and 117 wires to a netlist network with 48 inputs and 41 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2030, asynchronously reset by \rst
Extracted 73 gates and 149 wires to a netlist network with 75 inputs and 29 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2039, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2048, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2057, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2066, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2075, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2084, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2093, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2102, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2111, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2120, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2129, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2138, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2147, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2156, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2165, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2174, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2183, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2192, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2201, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2210, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2219, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2228, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2237, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2246, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2255, asynchronously reset by \rst
Extracted 62 gates and 103 wires to a netlist network with 41 inputs and 34 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1988, asynchronously reset by \rst
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2264, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[0][0][0]$y$43877
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[1][0][0]$y$43885
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[4][0][0]$y$43911
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[3][0][0]$y$43901
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[2][0][0]$y$43895
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[6][0][0]$y$43925
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 10 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[5][0][0]$y$43917
Extracted 16 gates and 33 wires to a netlist network with 16 inputs and 11 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4323, synchronously reset by $auto$rtlil.cc:2547:NotGate$42495
Extracted 1039 gates and 2088 wires to a netlist network with 1049 inputs and 16 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2009, synchronously reset by !$auto$rtlil.cc:2398:Or$4406
Extracted 70 gates and 76 wires to a netlist network with 6 inputs and 5 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4307, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4298, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4289, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4280, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4271, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4262, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4253, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4244, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4235, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4226, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4217, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4208, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4199, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4190, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4181, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4172, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4163, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4154, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4145, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4136, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4127, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4118, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4100, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4091, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4082, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4073, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4064, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4055, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4046, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4037, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4028, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4019, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4010, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4001, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3992, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3983, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3974, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3965, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3947, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3938, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3929, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3920, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3911, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3902, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3893, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3884, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3875, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3866, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3857, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3848, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3830, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3821, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3812, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3794, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3785, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3776, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3767, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3758, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3749, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3740, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3731, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3722, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3713, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3704, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3695, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3686, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3677, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3668, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.112.1. Executing ABC.

3.33.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3659, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.113.1. Executing ABC.

3.33.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3650, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.114.1. Executing ABC.

3.33.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3641, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.115.1. Executing ABC.

3.33.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3632, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.116.1. Executing ABC.

3.33.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3623, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.117.1. Executing ABC.

3.33.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3614, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.118.1. Executing ABC.

3.33.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3605, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.119.1. Executing ABC.

3.33.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3596, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.120.1. Executing ABC.

3.33.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3587, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.121.1. Executing ABC.

3.33.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3578, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.122.1. Executing ABC.

3.33.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3569, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.123.1. Executing ABC.

3.33.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3560, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.124.1. Executing ABC.

3.33.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3551, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.125.1. Executing ABC.

3.33.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3542, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.126.1. Executing ABC.

3.33.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3533, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.127.1. Executing ABC.

3.33.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3524, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.128.1. Executing ABC.

3.33.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3515, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.129.1. Executing ABC.

3.33.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3506, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.130.1. Executing ABC.

3.33.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3497, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.131.1. Executing ABC.

3.33.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3488, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.132.1. Executing ABC.

3.33.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3479, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.133.1. Executing ABC.

3.33.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.134.1. Executing ABC.

3.33.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3461, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.135.1. Executing ABC.

3.33.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3452, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.136.1. Executing ABC.

3.33.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3443, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.137.1. Executing ABC.

3.33.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3434, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.138.1. Executing ABC.

3.33.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3425, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.139.1. Executing ABC.

3.33.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3416, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.140.1. Executing ABC.

3.33.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3407, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.141.1. Executing ABC.

3.33.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3398, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.142.1. Executing ABC.

3.33.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3389, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.143.1. Executing ABC.

3.33.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3380, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.144.1. Executing ABC.

3.33.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3371, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.145.1. Executing ABC.

3.33.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3362, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.146.1. Executing ABC.

3.33.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3353, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.147.1. Executing ABC.

3.33.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3344, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.148.1. Executing ABC.

3.33.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3335, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.149.1. Executing ABC.

3.33.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3326, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.150.1. Executing ABC.

3.33.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.151.1. Executing ABC.

3.33.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3308, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.152.1. Executing ABC.

3.33.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3299, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.153.1. Executing ABC.

3.33.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3290, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.154.1. Executing ABC.

3.33.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3281, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.155.1. Executing ABC.

3.33.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3272, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.156.1. Executing ABC.

3.33.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3263, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.157.1. Executing ABC.

3.33.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3254, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.158.1. Executing ABC.

3.33.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3245, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.159.1. Executing ABC.

3.33.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3236, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.160.1. Executing ABC.

3.33.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3227, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.161.1. Executing ABC.

3.33.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3218, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.162.1. Executing ABC.

3.33.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3209, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.163.1. Executing ABC.

3.33.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3200, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.164.1. Executing ABC.

3.33.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3191, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.165.1. Executing ABC.

3.33.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3182, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.166.1. Executing ABC.

3.33.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3173, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.167.1. Executing ABC.

3.33.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3164, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.168.1. Executing ABC.

3.33.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3155, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.169.1. Executing ABC.

3.33.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3146, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.170.1. Executing ABC.

3.33.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3137, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.171.1. Executing ABC.

3.33.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3128, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.172.1. Executing ABC.

3.33.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3119, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.173.1. Executing ABC.

3.33.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3110, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.174.1. Executing ABC.

3.33.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3101, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.175.1. Executing ABC.

3.33.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3092, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.176.1. Executing ABC.

3.33.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3083, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.177.1. Executing ABC.

3.33.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3074, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.178.1. Executing ABC.

3.33.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3065, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.179.1. Executing ABC.

3.33.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3056, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.180.1. Executing ABC.

3.33.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3047, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.181.1. Executing ABC.

3.33.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3038, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.182.1. Executing ABC.

3.33.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3029, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.183.1. Executing ABC.

3.33.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3020, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.184.1. Executing ABC.

3.33.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3011, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.185.1. Executing ABC.

3.33.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3002, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.186.1. Executing ABC.

3.33.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2993, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.187.1. Executing ABC.

3.33.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2984, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.188.1. Executing ABC.

3.33.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2975, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.189.1. Executing ABC.

3.33.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2966, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.190.1. Executing ABC.

3.33.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2957, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.191.1. Executing ABC.

3.33.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2948, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.192.1. Executing ABC.

3.33.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2939, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.193.1. Executing ABC.

3.33.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2930, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.194.1. Executing ABC.

3.33.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2921, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.195.1. Executing ABC.

3.33.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.196.1. Executing ABC.

3.33.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2903, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.197.1. Executing ABC.

3.33.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.198.1. Executing ABC.

3.33.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2885, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.199.1. Executing ABC.

3.33.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2876, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.200.1. Executing ABC.

3.33.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2867, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.201.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2291, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2309, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2318, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2336, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2345, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2354, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2363, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2516, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2498, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2480, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2462, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2444, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2426, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2408, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2390, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2507, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2489, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2471, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2453, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2435, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2417, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2399, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2381, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2534, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2570, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2606, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2642, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2714, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2750, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2786, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2561, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2597, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2633, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2669, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2705, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2741, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2777, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2552, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2588, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2624, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2660, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2696, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2732, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2768, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2804, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2543, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2579, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2615, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2651, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2687, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2723, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2759, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2795, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53080$auto$opt_dff.cc:219:make_patterns_logic$3371, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53472$auto$opt_dff.cc:219:make_patterns_logic$3299, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53864$auto$opt_dff.cc:219:make_patterns_logic$3227, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54256$auto$opt_dff.cc:219:make_patterns_logic$3155, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54648$auto$opt_dff.cc:219:make_patterns_logic$3083, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$55040$auto$opt_dff.cc:219:make_patterns_logic$3011, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$55432$auto$opt_dff.cc:219:make_patterns_logic$2939, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2858, arst=\rst, srst={ }
  40 cells in clk=\clk, en=$abc$52982$auto$opt_dff.cc:219:make_patterns_logic$3389, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53374$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53766$auto$opt_dff.cc:219:make_patterns_logic$3245, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54158$auto$opt_dff.cc:219:make_patterns_logic$3173, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54550$auto$opt_dff.cc:219:make_patterns_logic$3101, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54942$auto$opt_dff.cc:219:make_patterns_logic$3029, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$55334$auto$opt_dff.cc:219:make_patterns_logic$2957, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$55726$auto$opt_dff.cc:219:make_patterns_logic$2885, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53019$auto$opt_dff.cc:219:make_patterns_logic$3380, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53411$auto$opt_dff.cc:219:make_patterns_logic$3308, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53803$auto$opt_dff.cc:219:make_patterns_logic$3236, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54195$auto$opt_dff.cc:219:make_patterns_logic$3164, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54587$auto$opt_dff.cc:219:make_patterns_logic$3092, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54979$auto$opt_dff.cc:219:make_patterns_logic$3020, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55371$auto$opt_dff.cc:219:make_patterns_logic$2948, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$55763$auto$opt_dff.cc:219:make_patterns_logic$2876, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53276$auto$opt_dff.cc:219:make_patterns_logic$3335, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$53668$auto$opt_dff.cc:219:make_patterns_logic$3263, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54060$auto$opt_dff.cc:219:make_patterns_logic$3191, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54452$auto$opt_dff.cc:219:make_patterns_logic$3119, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$54844$auto$opt_dff.cc:219:make_patterns_logic$3047, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$55236$auto$opt_dff.cc:219:make_patterns_logic$2975, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$55628$auto$opt_dff.cc:219:make_patterns_logic$2903, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2822, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53313$auto$opt_dff.cc:219:make_patterns_logic$3326, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53705$auto$opt_dff.cc:219:make_patterns_logic$3254, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54097$auto$opt_dff.cc:219:make_patterns_logic$3182, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$3110, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54881$auto$opt_dff.cc:219:make_patterns_logic$3038, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55273$auto$opt_dff.cc:219:make_patterns_logic$2966, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55665$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2813, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$53117$auto$opt_dff.cc:219:make_patterns_logic$3362, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$53509$auto$opt_dff.cc:219:make_patterns_logic$3290, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$53901$auto$opt_dff.cc:219:make_patterns_logic$3218, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$54293$auto$opt_dff.cc:219:make_patterns_logic$3146, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$54685$auto$opt_dff.cc:219:make_patterns_logic$3074, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$55077$auto$opt_dff.cc:219:make_patterns_logic$3002, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$55469$auto$opt_dff.cc:219:make_patterns_logic$2930, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2849, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53178$auto$opt_dff.cc:219:make_patterns_logic$3353, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53570$auto$opt_dff.cc:219:make_patterns_logic$3281, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53962$auto$opt_dff.cc:219:make_patterns_logic$3209, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$3137, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54746$auto$opt_dff.cc:219:make_patterns_logic$3065, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55138$auto$opt_dff.cc:219:make_patterns_logic$2993, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55530$auto$opt_dff.cc:219:make_patterns_logic$2921, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2840, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53215$auto$opt_dff.cc:219:make_patterns_logic$3344, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53607$auto$opt_dff.cc:219:make_patterns_logic$3272, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53999$auto$opt_dff.cc:219:make_patterns_logic$3200, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54391$auto$opt_dff.cc:219:make_patterns_logic$3128, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54783$auto$opt_dff.cc:219:make_patterns_logic$3056, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55175$auto$opt_dff.cc:219:make_patterns_logic$2984, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55567$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2831, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2300, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2273, arst=\rst, srst={ }
  3242 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$1995, arst=\rst, srst={ }
  2854 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$1970, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2282, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44137$auto$opt_dff.cc:219:make_patterns_logic$2021, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44206$auto$opt_dff.cc:219:make_patterns_logic$2030, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44300$auto$opt_dff.cc:219:make_patterns_logic$2039, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44361$auto$opt_dff.cc:219:make_patterns_logic$2048, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44398$auto$opt_dff.cc:219:make_patterns_logic$2057, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44459$auto$opt_dff.cc:219:make_patterns_logic$2066, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44496$auto$opt_dff.cc:219:make_patterns_logic$2075, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44557$auto$opt_dff.cc:219:make_patterns_logic$2084, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44594$auto$opt_dff.cc:219:make_patterns_logic$2093, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44655$auto$opt_dff.cc:219:make_patterns_logic$2102, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44692$auto$opt_dff.cc:219:make_patterns_logic$2111, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44753$auto$opt_dff.cc:219:make_patterns_logic$2120, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44790$auto$opt_dff.cc:219:make_patterns_logic$2129, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44851$auto$opt_dff.cc:219:make_patterns_logic$2138, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44888$auto$opt_dff.cc:219:make_patterns_logic$2147, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$44949$auto$opt_dff.cc:219:make_patterns_logic$2156, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$44986$auto$opt_dff.cc:219:make_patterns_logic$2165, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$45047$auto$opt_dff.cc:219:make_patterns_logic$2174, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$45084$auto$opt_dff.cc:219:make_patterns_logic$2183, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$45145$auto$opt_dff.cc:219:make_patterns_logic$2192, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$45182$auto$opt_dff.cc:219:make_patterns_logic$2201, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$45243$auto$opt_dff.cc:219:make_patterns_logic$2210, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$45280$auto$opt_dff.cc:219:make_patterns_logic$2219, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$45341$auto$opt_dff.cc:219:make_patterns_logic$2228, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$45378$auto$opt_dff.cc:219:make_patterns_logic$2237, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$45439$auto$opt_dff.cc:219:make_patterns_logic$2246, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$45476$auto$opt_dff.cc:219:make_patterns_logic$2255, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$45538$auto$opt_dff.cc:219:make_patterns_logic$1988, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$45548$auto$opt_dff.cc:219:make_patterns_logic$2264, arst=\rst, srst={ }
  19 cells in clk=\clk, en=$abc$45585$memory\key$wren[0][0][0]$y$43877, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$45612$memory\key$wren[1][0][0]$y$43885, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$45638$memory\key$wren[4][0][0]$y$43911, arst={ }, srst={ }
  17 cells in clk=\clk, en=$abc$45665$memory\key$wren[3][0][0]$y$43901, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$45691$memory\key$wren[2][0][0]$y$43895, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45718$memory\key$wren[6][0][0]$y$43925, arst={ }, srst={ }
  15 cells in clk=\clk, en=$abc$45746$memory\key$wren[5][0][0]$y$43917, arst={ }, srst={ }
  2104 cells in clk=\clk, en=$abc$45778$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst=$abc$45778$auto$rtlil.cc:2547:NotGate$42495
  40 cells in clk=\clk, en=$abc$47883$auto$opt_dff.cc:219:make_patterns_logic$2009, arst={ }, srst=!$abc$47883$auto$rtlil.cc:2398:Or$4406
  36 cells in clk=\clk, en=$abc$47923$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47984$auto$opt_dff.cc:219:make_patterns_logic$4307, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48021$auto$opt_dff.cc:219:make_patterns_logic$4298, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48082$auto$opt_dff.cc:219:make_patterns_logic$4289, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48119$auto$opt_dff.cc:219:make_patterns_logic$4280, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48180$auto$opt_dff.cc:219:make_patterns_logic$4271, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48217$auto$opt_dff.cc:219:make_patterns_logic$4262, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48278$auto$opt_dff.cc:219:make_patterns_logic$4253, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48315$auto$opt_dff.cc:219:make_patterns_logic$4244, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48376$auto$opt_dff.cc:219:make_patterns_logic$4235, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48413$auto$opt_dff.cc:219:make_patterns_logic$4226, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48474$auto$opt_dff.cc:219:make_patterns_logic$4217, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48511$auto$opt_dff.cc:219:make_patterns_logic$4208, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48572$auto$opt_dff.cc:219:make_patterns_logic$4199, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48609$auto$opt_dff.cc:219:make_patterns_logic$4190, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48670$auto$opt_dff.cc:219:make_patterns_logic$4181, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48707$auto$opt_dff.cc:219:make_patterns_logic$4172, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48768$auto$opt_dff.cc:219:make_patterns_logic$4163, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48805$auto$opt_dff.cc:219:make_patterns_logic$4154, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48866$auto$opt_dff.cc:219:make_patterns_logic$4145, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48903$auto$opt_dff.cc:219:make_patterns_logic$4136, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48964$auto$opt_dff.cc:219:make_patterns_logic$4127, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49001$auto$opt_dff.cc:219:make_patterns_logic$4118, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49062$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49099$auto$opt_dff.cc:219:make_patterns_logic$4100, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49160$auto$opt_dff.cc:219:make_patterns_logic$4091, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49197$auto$opt_dff.cc:219:make_patterns_logic$4082, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49258$auto$opt_dff.cc:219:make_patterns_logic$4073, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49295$auto$opt_dff.cc:219:make_patterns_logic$4064, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49356$auto$opt_dff.cc:219:make_patterns_logic$4055, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49393$auto$opt_dff.cc:219:make_patterns_logic$4046, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49454$auto$opt_dff.cc:219:make_patterns_logic$4037, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49491$auto$opt_dff.cc:219:make_patterns_logic$4028, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49552$auto$opt_dff.cc:219:make_patterns_logic$4019, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49589$auto$opt_dff.cc:219:make_patterns_logic$4010, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49650$auto$opt_dff.cc:219:make_patterns_logic$4001, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49687$auto$opt_dff.cc:219:make_patterns_logic$3992, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49748$auto$opt_dff.cc:219:make_patterns_logic$3983, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49785$auto$opt_dff.cc:219:make_patterns_logic$3974, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49846$auto$opt_dff.cc:219:make_patterns_logic$3965, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49883$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49944$auto$opt_dff.cc:219:make_patterns_logic$3947, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49981$auto$opt_dff.cc:219:make_patterns_logic$3938, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50042$auto$opt_dff.cc:219:make_patterns_logic$3929, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50079$auto$opt_dff.cc:219:make_patterns_logic$3920, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50140$auto$opt_dff.cc:219:make_patterns_logic$3911, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50177$auto$opt_dff.cc:219:make_patterns_logic$3902, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50238$auto$opt_dff.cc:219:make_patterns_logic$3893, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50275$auto$opt_dff.cc:219:make_patterns_logic$3884, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50336$auto$opt_dff.cc:219:make_patterns_logic$3875, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50373$auto$opt_dff.cc:219:make_patterns_logic$3866, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50434$auto$opt_dff.cc:219:make_patterns_logic$3857, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50471$auto$opt_dff.cc:219:make_patterns_logic$3848, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50532$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50569$auto$opt_dff.cc:219:make_patterns_logic$3830, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50630$auto$opt_dff.cc:219:make_patterns_logic$3821, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50667$auto$opt_dff.cc:219:make_patterns_logic$3812, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50728$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50765$auto$opt_dff.cc:219:make_patterns_logic$3794, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50826$auto$opt_dff.cc:219:make_patterns_logic$3785, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50863$auto$opt_dff.cc:219:make_patterns_logic$3776, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50924$auto$opt_dff.cc:219:make_patterns_logic$3767, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50961$auto$opt_dff.cc:219:make_patterns_logic$3758, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$3749, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51059$auto$opt_dff.cc:219:make_patterns_logic$3740, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51120$auto$opt_dff.cc:219:make_patterns_logic$3731, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51157$auto$opt_dff.cc:219:make_patterns_logic$3722, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51218$auto$opt_dff.cc:219:make_patterns_logic$3713, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51255$auto$opt_dff.cc:219:make_patterns_logic$3704, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51316$auto$opt_dff.cc:219:make_patterns_logic$3695, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51353$auto$opt_dff.cc:219:make_patterns_logic$3686, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51414$auto$opt_dff.cc:219:make_patterns_logic$3677, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51451$auto$opt_dff.cc:219:make_patterns_logic$3668, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51512$auto$opt_dff.cc:219:make_patterns_logic$3659, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51549$auto$opt_dff.cc:219:make_patterns_logic$3650, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51610$auto$opt_dff.cc:219:make_patterns_logic$3641, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51647$auto$opt_dff.cc:219:make_patterns_logic$3632, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51708$auto$opt_dff.cc:219:make_patterns_logic$3623, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51745$auto$opt_dff.cc:219:make_patterns_logic$3614, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51806$auto$opt_dff.cc:219:make_patterns_logic$3605, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51843$auto$opt_dff.cc:219:make_patterns_logic$3596, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51904$auto$opt_dff.cc:219:make_patterns_logic$3587, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51941$auto$opt_dff.cc:219:make_patterns_logic$3578, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52002$auto$opt_dff.cc:219:make_patterns_logic$3569, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52039$auto$opt_dff.cc:219:make_patterns_logic$3560, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52100$auto$opt_dff.cc:219:make_patterns_logic$3551, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$3542, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52198$auto$opt_dff.cc:219:make_patterns_logic$3533, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52235$auto$opt_dff.cc:219:make_patterns_logic$3524, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52296$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52333$auto$opt_dff.cc:219:make_patterns_logic$3506, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52394$auto$opt_dff.cc:219:make_patterns_logic$3497, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52431$auto$opt_dff.cc:219:make_patterns_logic$3488, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52492$auto$opt_dff.cc:219:make_patterns_logic$3479, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52529$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52590$auto$opt_dff.cc:219:make_patterns_logic$3461, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52627$auto$opt_dff.cc:219:make_patterns_logic$3452, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52688$auto$opt_dff.cc:219:make_patterns_logic$3443, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52725$auto$opt_dff.cc:219:make_patterns_logic$3434, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52786$auto$opt_dff.cc:219:make_patterns_logic$3425, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$52823$auto$opt_dff.cc:219:make_patterns_logic$3416, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52884$auto$opt_dff.cc:219:make_patterns_logic$3407, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$52921$auto$opt_dff.cc:219:make_patterns_logic$3398, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55824$auto$opt_dff.cc:219:make_patterns_logic$2867, arst=\rst, srst={ }

3.34.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2291, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2309, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2318, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2336, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2345, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2354, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2363, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2516, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2498, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2480, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2462, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2444, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2426, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2408, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2390, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2507, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2489, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2471, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2453, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2435, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2417, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2399, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2381, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2534, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2570, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2606, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2642, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2714, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2750, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2786, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2561, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2597, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2633, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2669, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2705, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2741, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2777, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2552, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2588, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2624, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2660, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2696, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2732, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2768, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2804, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2543, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2579, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2615, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2651, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2687, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2723, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2759, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2795, asynchronously reset by \rst
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53080$auto$opt_dff.cc:219:make_patterns_logic$3371, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53472$auto$opt_dff.cc:219:make_patterns_logic$3299, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53864$auto$opt_dff.cc:219:make_patterns_logic$3227, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54256$auto$opt_dff.cc:219:make_patterns_logic$3155, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54648$auto$opt_dff.cc:219:make_patterns_logic$3083, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55040$auto$opt_dff.cc:219:make_patterns_logic$3011, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55432$auto$opt_dff.cc:219:make_patterns_logic$2939, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2858, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52982$auto$opt_dff.cc:219:make_patterns_logic$3389, asynchronously reset by \rst
Extracted 40 gates and 76 wires to a netlist network with 36 inputs and 18 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53374$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53766$auto$opt_dff.cc:219:make_patterns_logic$3245, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54158$auto$opt_dff.cc:219:make_patterns_logic$3173, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54550$auto$opt_dff.cc:219:make_patterns_logic$3101, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54942$auto$opt_dff.cc:219:make_patterns_logic$3029, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55334$auto$opt_dff.cc:219:make_patterns_logic$2957, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55726$auto$opt_dff.cc:219:make_patterns_logic$2885, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53019$auto$opt_dff.cc:219:make_patterns_logic$3380, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53411$auto$opt_dff.cc:219:make_patterns_logic$3308, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53803$auto$opt_dff.cc:219:make_patterns_logic$3236, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54195$auto$opt_dff.cc:219:make_patterns_logic$3164, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54587$auto$opt_dff.cc:219:make_patterns_logic$3092, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54979$auto$opt_dff.cc:219:make_patterns_logic$3020, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55371$auto$opt_dff.cc:219:make_patterns_logic$2948, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55763$auto$opt_dff.cc:219:make_patterns_logic$2876, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53276$auto$opt_dff.cc:219:make_patterns_logic$3335, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53668$auto$opt_dff.cc:219:make_patterns_logic$3263, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54060$auto$opt_dff.cc:219:make_patterns_logic$3191, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54452$auto$opt_dff.cc:219:make_patterns_logic$3119, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54844$auto$opt_dff.cc:219:make_patterns_logic$3047, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55236$auto$opt_dff.cc:219:make_patterns_logic$2975, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55628$auto$opt_dff.cc:219:make_patterns_logic$2903, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 27 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2822, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 27 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53313$auto$opt_dff.cc:219:make_patterns_logic$3326, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53705$auto$opt_dff.cc:219:make_patterns_logic$3254, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54097$auto$opt_dff.cc:219:make_patterns_logic$3182, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54489$auto$opt_dff.cc:219:make_patterns_logic$3110, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54881$auto$opt_dff.cc:219:make_patterns_logic$3038, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55273$auto$opt_dff.cc:219:make_patterns_logic$2966, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55665$auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2813, asynchronously reset by \rst
Extracted 37 gates and 72 wires to a netlist network with 35 inputs and 15 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53117$auto$opt_dff.cc:219:make_patterns_logic$3362, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53509$auto$opt_dff.cc:219:make_patterns_logic$3290, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53901$auto$opt_dff.cc:219:make_patterns_logic$3218, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54293$auto$opt_dff.cc:219:make_patterns_logic$3146, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54685$auto$opt_dff.cc:219:make_patterns_logic$3074, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55077$auto$opt_dff.cc:219:make_patterns_logic$3002, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55469$auto$opt_dff.cc:219:make_patterns_logic$2930, asynchronously reset by \rst
Extracted 60 gates and 101 wires to a netlist network with 41 inputs and 33 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2849, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53178$auto$opt_dff.cc:219:make_patterns_logic$3353, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53570$auto$opt_dff.cc:219:make_patterns_logic$3281, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53962$auto$opt_dff.cc:219:make_patterns_logic$3209, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54354$auto$opt_dff.cc:219:make_patterns_logic$3137, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54746$auto$opt_dff.cc:219:make_patterns_logic$3065, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55138$auto$opt_dff.cc:219:make_patterns_logic$2993, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.112.1. Executing ABC.

3.34.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55530$auto$opt_dff.cc:219:make_patterns_logic$2921, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.113.1. Executing ABC.

3.34.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2840, asynchronously reset by \rst
Extracted 54 gates and 93 wires to a netlist network with 39 inputs and 28 outputs.

3.34.114.1. Executing ABC.

3.34.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53215$auto$opt_dff.cc:219:make_patterns_logic$3344, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.115.1. Executing ABC.

3.34.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53607$auto$opt_dff.cc:219:make_patterns_logic$3272, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.116.1. Executing ABC.

3.34.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53999$auto$opt_dff.cc:219:make_patterns_logic$3200, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.117.1. Executing ABC.

3.34.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54391$auto$opt_dff.cc:219:make_patterns_logic$3128, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.118.1. Executing ABC.

3.34.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54783$auto$opt_dff.cc:219:make_patterns_logic$3056, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.119.1. Executing ABC.

3.34.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55175$auto$opt_dff.cc:219:make_patterns_logic$2984, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.120.1. Executing ABC.

3.34.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55567$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \rst
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 15 outputs.

3.34.121.1. Executing ABC.

3.34.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2831, asynchronously reset by \rst
Extracted 37 gates and 72 wires to a netlist network with 35 inputs and 15 outputs.

3.34.122.1. Executing ABC.

3.34.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2300, asynchronously reset by \rst
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.34.123.1. Executing ABC.

3.34.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2273, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.34.124.1. Executing ABC.

3.34.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1995, asynchronously reset by \rst
Extracted 3209 gates and 5869 wires to a netlist network with 2659 inputs and 304 outputs.

3.34.125.1. Executing ABC.

3.34.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$1970, asynchronously reset by \rst
Extracted 2844 gates and 4404 wires to a netlist network with 1558 inputs and 834 outputs.

3.34.126.1. Executing ABC.

3.34.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4332, asynchronously reset by \rst
Extracted 39 gates and 53 wires to a netlist network with 13 inputs and 13 outputs.

3.34.127.1. Executing ABC.

3.34.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2282, asynchronously reset by \rst
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 11 outputs.

3.34.128.1. Executing ABC.

3.34.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44137$auto$opt_dff.cc:219:make_patterns_logic$2021, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.129.1. Executing ABC.

3.34.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44206$auto$opt_dff.cc:219:make_patterns_logic$2030, asynchronously reset by \rst
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 17 outputs.

3.34.130.1. Executing ABC.

3.34.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44300$auto$opt_dff.cc:219:make_patterns_logic$2039, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.131.1. Executing ABC.

3.34.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44361$auto$opt_dff.cc:219:make_patterns_logic$2048, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.132.1. Executing ABC.

3.34.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44398$auto$opt_dff.cc:219:make_patterns_logic$2057, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.133.1. Executing ABC.

3.34.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44459$auto$opt_dff.cc:219:make_patterns_logic$2066, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.134.1. Executing ABC.

3.34.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44496$auto$opt_dff.cc:219:make_patterns_logic$2075, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.135.1. Executing ABC.

3.34.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44557$auto$opt_dff.cc:219:make_patterns_logic$2084, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.136.1. Executing ABC.

3.34.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44594$auto$opt_dff.cc:219:make_patterns_logic$2093, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.137.1. Executing ABC.

3.34.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44655$auto$opt_dff.cc:219:make_patterns_logic$2102, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.138.1. Executing ABC.

3.34.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44692$auto$opt_dff.cc:219:make_patterns_logic$2111, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.139.1. Executing ABC.

3.34.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44753$auto$opt_dff.cc:219:make_patterns_logic$2120, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.140.1. Executing ABC.

3.34.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44790$auto$opt_dff.cc:219:make_patterns_logic$2129, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.141.1. Executing ABC.

3.34.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44851$auto$opt_dff.cc:219:make_patterns_logic$2138, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.142.1. Executing ABC.

3.34.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44888$auto$opt_dff.cc:219:make_patterns_logic$2147, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.143.1. Executing ABC.

3.34.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44949$auto$opt_dff.cc:219:make_patterns_logic$2156, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.144.1. Executing ABC.

3.34.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44986$auto$opt_dff.cc:219:make_patterns_logic$2165, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.145.1. Executing ABC.

3.34.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45047$auto$opt_dff.cc:219:make_patterns_logic$2174, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.146.1. Executing ABC.

3.34.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45084$auto$opt_dff.cc:219:make_patterns_logic$2183, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.147.1. Executing ABC.

3.34.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45145$auto$opt_dff.cc:219:make_patterns_logic$2192, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.148.1. Executing ABC.

3.34.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45182$auto$opt_dff.cc:219:make_patterns_logic$2201, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.149.1. Executing ABC.

3.34.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45243$auto$opt_dff.cc:219:make_patterns_logic$2210, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.150.1. Executing ABC.

3.34.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45280$auto$opt_dff.cc:219:make_patterns_logic$2219, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.151.1. Executing ABC.

3.34.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45341$auto$opt_dff.cc:219:make_patterns_logic$2228, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.152.1. Executing ABC.

3.34.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45378$auto$opt_dff.cc:219:make_patterns_logic$2237, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.153.1. Executing ABC.

3.34.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45439$auto$opt_dff.cc:219:make_patterns_logic$2246, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.154.1. Executing ABC.

3.34.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45476$auto$opt_dff.cc:219:make_patterns_logic$2255, asynchronously reset by \rst
Extracted 39 gates and 80 wires to a netlist network with 41 inputs and 19 outputs.

3.34.155.1. Executing ABC.

3.34.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45538$auto$opt_dff.cc:219:make_patterns_logic$1988, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.34.156.1. Executing ABC.

3.34.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45548$auto$opt_dff.cc:219:make_patterns_logic$2264, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.157.1. Executing ABC.

3.34.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45585$memory\key$wren[0][0][0]$y$43877
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.34.158.1. Executing ABC.

3.34.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45612$memory\key$wren[1][0][0]$y$43885
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.34.159.1. Executing ABC.

3.34.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45638$memory\key$wren[4][0][0]$y$43911
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.160.1. Executing ABC.

3.34.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45665$memory\key$wren[3][0][0]$y$43901
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.34.161.1. Executing ABC.

3.34.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45691$memory\key$wren[2][0][0]$y$43895
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.162.1. Executing ABC.

3.34.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45718$memory\key$wren[6][0][0]$y$43925
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 10 outputs.

3.34.163.1. Executing ABC.

3.34.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45746$memory\key$wren[5][0][0]$y$43917
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.34.164.1. Executing ABC.

3.34.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45778$auto$opt_dff.cc:219:make_patterns_logic$4323, synchronously reset by $abc$45778$auto$rtlil.cc:2547:NotGate$42495
Extracted 2098 gates and 3148 wires to a netlist network with 1050 inputs and 16 outputs.

3.34.165.1. Executing ABC.

3.34.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47883$auto$opt_dff.cc:219:make_patterns_logic$2009, synchronously reset by !$abc$47883$auto$rtlil.cc:2398:Or$4406
Extracted 40 gates and 45 wires to a netlist network with 5 inputs and 4 outputs.

3.34.166.1. Executing ABC.

3.34.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47923$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.167.1. Executing ABC.

3.34.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47984$auto$opt_dff.cc:219:make_patterns_logic$4307, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.168.1. Executing ABC.

3.34.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48021$auto$opt_dff.cc:219:make_patterns_logic$4298, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.169.1. Executing ABC.

3.34.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48082$auto$opt_dff.cc:219:make_patterns_logic$4289, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.170.1. Executing ABC.

3.34.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48119$auto$opt_dff.cc:219:make_patterns_logic$4280, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.171.1. Executing ABC.

3.34.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48180$auto$opt_dff.cc:219:make_patterns_logic$4271, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.172.1. Executing ABC.

3.34.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48217$auto$opt_dff.cc:219:make_patterns_logic$4262, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.173.1. Executing ABC.

3.34.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48278$auto$opt_dff.cc:219:make_patterns_logic$4253, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.174.1. Executing ABC.

3.34.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48315$auto$opt_dff.cc:219:make_patterns_logic$4244, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.175.1. Executing ABC.

3.34.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48376$auto$opt_dff.cc:219:make_patterns_logic$4235, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.176.1. Executing ABC.

3.34.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48413$auto$opt_dff.cc:219:make_patterns_logic$4226, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.177.1. Executing ABC.

3.34.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48474$auto$opt_dff.cc:219:make_patterns_logic$4217, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.178.1. Executing ABC.

3.34.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48511$auto$opt_dff.cc:219:make_patterns_logic$4208, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.179.1. Executing ABC.

3.34.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48572$auto$opt_dff.cc:219:make_patterns_logic$4199, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.180.1. Executing ABC.

3.34.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48609$auto$opt_dff.cc:219:make_patterns_logic$4190, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.181.1. Executing ABC.

3.34.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48670$auto$opt_dff.cc:219:make_patterns_logic$4181, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.182.1. Executing ABC.

3.34.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48707$auto$opt_dff.cc:219:make_patterns_logic$4172, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.183.1. Executing ABC.

3.34.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48768$auto$opt_dff.cc:219:make_patterns_logic$4163, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.184.1. Executing ABC.

3.34.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48805$auto$opt_dff.cc:219:make_patterns_logic$4154, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.185.1. Executing ABC.

3.34.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48866$auto$opt_dff.cc:219:make_patterns_logic$4145, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.186.1. Executing ABC.

3.34.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48903$auto$opt_dff.cc:219:make_patterns_logic$4136, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.187.1. Executing ABC.

3.34.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48964$auto$opt_dff.cc:219:make_patterns_logic$4127, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.188.1. Executing ABC.

3.34.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49001$auto$opt_dff.cc:219:make_patterns_logic$4118, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.189.1. Executing ABC.

3.34.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49062$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.190.1. Executing ABC.

3.34.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49099$auto$opt_dff.cc:219:make_patterns_logic$4100, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.191.1. Executing ABC.

3.34.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49160$auto$opt_dff.cc:219:make_patterns_logic$4091, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.192.1. Executing ABC.

3.34.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49197$auto$opt_dff.cc:219:make_patterns_logic$4082, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.193.1. Executing ABC.

3.34.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49258$auto$opt_dff.cc:219:make_patterns_logic$4073, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.194.1. Executing ABC.

3.34.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49295$auto$opt_dff.cc:219:make_patterns_logic$4064, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.195.1. Executing ABC.

3.34.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49356$auto$opt_dff.cc:219:make_patterns_logic$4055, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.196.1. Executing ABC.

3.34.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49393$auto$opt_dff.cc:219:make_patterns_logic$4046, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.197.1. Executing ABC.

3.34.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49454$auto$opt_dff.cc:219:make_patterns_logic$4037, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.198.1. Executing ABC.

3.34.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49491$auto$opt_dff.cc:219:make_patterns_logic$4028, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.199.1. Executing ABC.

3.34.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49552$auto$opt_dff.cc:219:make_patterns_logic$4019, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.200.1. Executing ABC.

3.34.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49589$auto$opt_dff.cc:219:make_patterns_logic$4010, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.201.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$abc$52198$auto$opt_dff.cc:219:make_patterns_logic$3533, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$3542, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$50140$auto$opt_dff.cc:219:make_patterns_logic$3911, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76900$abc$49393$auto$opt_dff.cc:219:make_patterns_logic$4046, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76736$abc$49197$auto$opt_dff.cc:219:make_patterns_logic$4082, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76818$abc$49295$auto$opt_dff.cc:219:make_patterns_logic$4064, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49650$auto$opt_dff.cc:219:make_patterns_logic$4001, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$49944$auto$opt_dff.cc:219:make_patterns_logic$3947, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$49846$auto$opt_dff.cc:219:make_patterns_logic$3965, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76945$abc$49454$auto$opt_dff.cc:219:make_patterns_logic$4037, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$49687$auto$opt_dff.cc:219:make_patterns_logic$3992, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$49883$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$49981$auto$opt_dff.cc:219:make_patterns_logic$3938, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$76781$abc$49258$auto$opt_dff.cc:219:make_patterns_logic$4073, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76863$abc$49356$auto$opt_dff.cc:219:make_patterns_logic$4055, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$77027$abc$49552$auto$opt_dff.cc:219:make_patterns_logic$4019, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$49785$auto$opt_dff.cc:219:make_patterns_logic$3974, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76326$abc$48707$auto$opt_dff.cc:219:make_patterns_logic$4172, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$75998$abc$48315$auto$opt_dff.cc:219:make_patterns_logic$4244, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75670$abc$47923$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76654$abc$49099$auto$opt_dff.cc:219:make_patterns_logic$4100, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76490$abc$48903$auto$opt_dff.cc:219:make_patterns_logic$4136, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76162$abc$48511$auto$opt_dff.cc:219:make_patterns_logic$4208, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$75834$abc$48119$auto$opt_dff.cc:219:make_patterns_logic$4280, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76371$abc$48768$auto$opt_dff.cc:219:make_patterns_logic$4163, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$76043$abc$48376$auto$opt_dff.cc:219:make_patterns_logic$4235, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$75715$abc$47984$auto$opt_dff.cc:219:make_patterns_logic$4307, arst=\rst, srst={ }
  17 cells in clk=\clk, en=$abc$73859$abc$45746$memory\key$wren[5][0][0]$y$43917, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$76699$abc$49160$auto$opt_dff.cc:219:make_patterns_logic$4091, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$76535$abc$48964$auto$opt_dff.cc:219:make_patterns_logic$4127, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$76207$abc$48572$auto$opt_dff.cc:219:make_patterns_logic$4199, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$75879$abc$48180$auto$opt_dff.cc:219:make_patterns_logic$4271, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76244$abc$48609$auto$opt_dff.cc:219:make_patterns_logic$4190, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$75916$abc$48217$auto$opt_dff.cc:219:make_patterns_logic$4262, arst=\rst, srst={ }
  1737 cells in clk=\clk, en=$abc$73891$abc$45778$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst=$abc$73891$abc$45778$auto$rtlil.cc:2547:NotGate$42495
  61 cells in clk=\clk, en=$abc$76572$abc$49001$auto$opt_dff.cc:219:make_patterns_logic$4118, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76408$abc$48805$auto$opt_dff.cc:219:make_patterns_logic$4154, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$76080$abc$48413$auto$opt_dff.cc:219:make_patterns_logic$4226, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$75752$abc$48021$auto$opt_dff.cc:219:make_patterns_logic$4298, arst=\rst, srst={ }
  21 cells in clk=\clk, en=$abc$73831$abc$45718$memory\key$wren[6][0][0]$y$43925, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$76289$abc$48670$auto$opt_dff.cc:219:make_patterns_logic$4181, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$75961$abc$48278$auto$opt_dff.cc:219:make_patterns_logic$4253, arst=\rst, srst={ }
  13 cells in clk=\clk, en=$abc$73804$abc$45691$memory\key$wren[2][0][0]$y$43895, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$76617$abc$49062$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76453$abc$48866$auto$opt_dff.cc:219:make_patterns_logic$4145, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$76125$abc$48474$auto$opt_dff.cc:219:make_patterns_logic$4217, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$75797$abc$48082$auto$opt_dff.cc:219:make_patterns_logic$4289, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$73652$abc$45538$auto$opt_dff.cc:219:make_patterns_logic$1988, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$72621$abc$44300$auto$opt_dff.cc:219:make_patterns_logic$2039, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$73277$abc$45084$auto$opt_dff.cc:219:make_patterns_logic$2183, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$72949$abc$44692$auto$opt_dff.cc:219:make_patterns_logic$2111, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$72576$abc$44206$auto$opt_dff.cc:219:make_patterns_logic$2030, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$73240$abc$45047$auto$opt_dff.cc:219:make_patterns_logic$2174, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$72912$abc$44655$auto$opt_dff.cc:219:make_patterns_logic$2102, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$72531$abc$44137$auto$opt_dff.cc:219:make_patterns_logic$2021, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$73195$abc$44986$auto$opt_dff.cc:219:make_patterns_logic$2165, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$73523$abc$45378$auto$opt_dff.cc:219:make_patterns_logic$2237, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$72867$abc$44594$auto$opt_dff.cc:219:make_patterns_logic$2093, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$72830$abc$44557$auto$opt_dff.cc:219:make_patterns_logic$2084, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$73486$abc$45341$auto$opt_dff.cc:219:make_patterns_logic$2228, arst=\rst, srst={ }
  15 cells in clk=\clk, en=$abc$73778$abc$45665$memory\key$wren[3][0][0]$y$43901, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$72492$auto$opt_dff.cc:219:make_patterns_logic$2282, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$73158$abc$44949$auto$opt_dff.cc:219:make_patterns_logic$2156, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$72785$abc$44496$auto$opt_dff.cc:219:make_patterns_logic$2075, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$73441$abc$45280$auto$opt_dff.cc:219:make_patterns_logic$2219, arst=\rst, srst={ }
  10 cells in clk=\clk, en=$abc$73751$abc$45638$memory\key$wren[4][0][0]$y$43911, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$73113$abc$44888$auto$opt_dff.cc:219:make_patterns_logic$2147, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$72666$abc$44361$auto$opt_dff.cc:219:make_patterns_logic$2048, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$73322$abc$45145$auto$opt_dff.cc:219:make_patterns_logic$2192, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$73660$abc$45548$auto$opt_dff.cc:219:make_patterns_logic$2264, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$72994$abc$44753$auto$opt_dff.cc:219:make_patterns_logic$2120, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$72748$abc$44459$auto$opt_dff.cc:219:make_patterns_logic$2066, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$73404$abc$45243$auto$opt_dff.cc:219:make_patterns_logic$2210, arst=\rst, srst={ }
  27 cells in clk=\clk, en=$abc$73725$abc$45612$memory\key$wren[1][0][0]$y$43885, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$73076$abc$44851$auto$opt_dff.cc:219:make_patterns_logic$2138, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$72703$abc$44398$auto$opt_dff.cc:219:make_patterns_logic$2057, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$73359$abc$45182$auto$opt_dff.cc:219:make_patterns_logic$2201, arst=\rst, srst={ }
  14 cells in clk=\clk, en=$abc$73697$abc$45585$memory\key$wren[0][0][0]$y$43877, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$73031$abc$44790$auto$opt_dff.cc:219:make_patterns_logic$2129, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$50238$auto$opt_dff.cc:219:make_patterns_logic$3893, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$76982$abc$49491$auto$opt_dff.cc:219:make_patterns_logic$4028, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$50863$auto$opt_dff.cc:219:make_patterns_logic$3776, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$55824$auto$opt_dff.cc:219:make_patterns_logic$2867, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$55861$auto$opt_dff.cc:219:make_patterns_logic$2291, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$55901$auto$opt_dff.cc:219:make_patterns_logic$2309, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$55962$auto$opt_dff.cc:219:make_patterns_logic$2318, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$55999$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56060$auto$opt_dff.cc:219:make_patterns_logic$2336, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56097$auto$opt_dff.cc:219:make_patterns_logic$2345, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56158$auto$opt_dff.cc:219:make_patterns_logic$2354, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56195$auto$opt_dff.cc:219:make_patterns_logic$2363, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56256$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56293$auto$opt_dff.cc:219:make_patterns_logic$2516, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56354$auto$opt_dff.cc:219:make_patterns_logic$2498, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56415$auto$opt_dff.cc:219:make_patterns_logic$2480, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$2462, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56537$auto$opt_dff.cc:219:make_patterns_logic$2444, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56598$auto$opt_dff.cc:219:make_patterns_logic$2426, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56659$auto$opt_dff.cc:219:make_patterns_logic$2408, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56720$auto$opt_dff.cc:219:make_patterns_logic$2390, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56781$auto$opt_dff.cc:219:make_patterns_logic$2507, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56818$auto$opt_dff.cc:219:make_patterns_logic$2489, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56855$auto$opt_dff.cc:219:make_patterns_logic$2471, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56892$auto$opt_dff.cc:219:make_patterns_logic$2453, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56929$auto$opt_dff.cc:219:make_patterns_logic$2435, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$56966$auto$opt_dff.cc:219:make_patterns_logic$2417, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57003$auto$opt_dff.cc:219:make_patterns_logic$2399, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57040$auto$opt_dff.cc:219:make_patterns_logic$2381, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$57077$auto$opt_dff.cc:219:make_patterns_logic$2534, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57135$auto$opt_dff.cc:219:make_patterns_logic$2570, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$2606, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57257$auto$opt_dff.cc:219:make_patterns_logic$2642, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57318$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57379$auto$opt_dff.cc:219:make_patterns_logic$2714, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57440$auto$opt_dff.cc:219:make_patterns_logic$2750, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$57501$auto$opt_dff.cc:219:make_patterns_logic$2786, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$57562$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57602$auto$opt_dff.cc:219:make_patterns_logic$2561, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57639$auto$opt_dff.cc:219:make_patterns_logic$2597, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57676$auto$opt_dff.cc:219:make_patterns_logic$2633, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57713$auto$opt_dff.cc:219:make_patterns_logic$2669, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57750$auto$opt_dff.cc:219:make_patterns_logic$2705, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57787$auto$opt_dff.cc:219:make_patterns_logic$2741, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$57824$auto$opt_dff.cc:219:make_patterns_logic$2777, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$2552, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$57919$auto$opt_dff.cc:219:make_patterns_logic$2588, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$57977$auto$opt_dff.cc:219:make_patterns_logic$2624, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$58035$auto$opt_dff.cc:219:make_patterns_logic$2660, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$58093$auto$opt_dff.cc:219:make_patterns_logic$2696, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$58151$auto$opt_dff.cc:219:make_patterns_logic$2732, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$58209$auto$opt_dff.cc:219:make_patterns_logic$2768, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$58267$auto$opt_dff.cc:219:make_patterns_logic$2804, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58325$auto$opt_dff.cc:219:make_patterns_logic$2543, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58365$auto$opt_dff.cc:219:make_patterns_logic$2579, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$2615, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58445$auto$opt_dff.cc:219:make_patterns_logic$2651, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58485$auto$opt_dff.cc:219:make_patterns_logic$2687, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58525$auto$opt_dff.cc:219:make_patterns_logic$2723, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$58565$auto$opt_dff.cc:219:make_patterns_logic$2759, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$58605$auto$opt_dff.cc:219:make_patterns_logic$2795, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$58645$abc$53080$auto$opt_dff.cc:219:make_patterns_logic$3371, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$58700$abc$53472$auto$opt_dff.cc:219:make_patterns_logic$3299, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$58755$abc$53864$auto$opt_dff.cc:219:make_patterns_logic$3227, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$58810$abc$54256$auto$opt_dff.cc:219:make_patterns_logic$3155, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$58865$abc$54648$auto$opt_dff.cc:219:make_patterns_logic$3083, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$58920$abc$55040$auto$opt_dff.cc:219:make_patterns_logic$3011, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$58975$abc$55432$auto$opt_dff.cc:219:make_patterns_logic$2939, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$59030$auto$opt_dff.cc:219:make_patterns_logic$2858, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$59091$abc$52982$auto$opt_dff.cc:219:make_patterns_logic$3389, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59137$abc$53374$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59192$abc$53766$auto$opt_dff.cc:219:make_patterns_logic$3245, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59247$abc$54158$auto$opt_dff.cc:219:make_patterns_logic$3173, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$59302$abc$54550$auto$opt_dff.cc:219:make_patterns_logic$3101, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$59357$abc$54942$auto$opt_dff.cc:219:make_patterns_logic$3029, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59412$abc$55334$auto$opt_dff.cc:219:make_patterns_logic$2957, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$59467$abc$55726$auto$opt_dff.cc:219:make_patterns_logic$2885, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$59522$abc$53019$auto$opt_dff.cc:219:make_patterns_logic$3380, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$59565$abc$53411$auto$opt_dff.cc:219:make_patterns_logic$3308, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$59608$abc$53803$auto$opt_dff.cc:219:make_patterns_logic$3236, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$59651$abc$54195$auto$opt_dff.cc:219:make_patterns_logic$3164, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$59694$abc$54587$auto$opt_dff.cc:219:make_patterns_logic$3092, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$59737$abc$54979$auto$opt_dff.cc:219:make_patterns_logic$3020, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$59780$abc$55371$auto$opt_dff.cc:219:make_patterns_logic$2948, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$59823$abc$55763$auto$opt_dff.cc:219:make_patterns_logic$2876, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59884$abc$53276$auto$opt_dff.cc:219:make_patterns_logic$3335, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59939$abc$53668$auto$opt_dff.cc:219:make_patterns_logic$3263, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$59994$abc$54060$auto$opt_dff.cc:219:make_patterns_logic$3191, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$60049$abc$54452$auto$opt_dff.cc:219:make_patterns_logic$3119, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$60104$abc$54844$auto$opt_dff.cc:219:make_patterns_logic$3047, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$60159$abc$55236$auto$opt_dff.cc:219:make_patterns_logic$2975, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$60214$abc$55628$auto$opt_dff.cc:219:make_patterns_logic$2903, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$60269$auto$opt_dff.cc:219:make_patterns_logic$2822, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$60324$abc$53313$auto$opt_dff.cc:219:make_patterns_logic$3326, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$60367$abc$53705$auto$opt_dff.cc:219:make_patterns_logic$3254, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$60410$abc$54097$auto$opt_dff.cc:219:make_patterns_logic$3182, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$60453$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$3110, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$60496$abc$54881$auto$opt_dff.cc:219:make_patterns_logic$3038, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$60539$abc$55273$auto$opt_dff.cc:219:make_patterns_logic$2966, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$60582$abc$55665$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$60625$auto$opt_dff.cc:219:make_patterns_logic$2813, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60668$abc$53117$auto$opt_dff.cc:219:make_patterns_logic$3362, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60729$abc$53509$auto$opt_dff.cc:219:make_patterns_logic$3290, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60790$abc$53901$auto$opt_dff.cc:219:make_patterns_logic$3218, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60851$abc$54293$auto$opt_dff.cc:219:make_patterns_logic$3146, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$60912$abc$54685$auto$opt_dff.cc:219:make_patterns_logic$3074, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$60973$abc$55077$auto$opt_dff.cc:219:make_patterns_logic$3002, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$61034$abc$55469$auto$opt_dff.cc:219:make_patterns_logic$2930, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$61095$auto$opt_dff.cc:219:make_patterns_logic$2849, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$61132$abc$53178$auto$opt_dff.cc:219:make_patterns_logic$3353, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$61169$abc$53570$auto$opt_dff.cc:219:make_patterns_logic$3281, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$61206$abc$53962$auto$opt_dff.cc:219:make_patterns_logic$3209, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$61243$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$3137, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$61280$abc$54746$auto$opt_dff.cc:219:make_patterns_logic$3065, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$61317$abc$55138$auto$opt_dff.cc:219:make_patterns_logic$2993, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$61354$abc$55530$auto$opt_dff.cc:219:make_patterns_logic$2921, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$61391$auto$opt_dff.cc:219:make_patterns_logic$2840, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$61447$abc$53215$auto$opt_dff.cc:219:make_patterns_logic$3344, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$61490$abc$53607$auto$opt_dff.cc:219:make_patterns_logic$3272, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$61533$abc$53999$auto$opt_dff.cc:219:make_patterns_logic$3200, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$61576$abc$54391$auto$opt_dff.cc:219:make_patterns_logic$3128, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$61619$abc$54783$auto$opt_dff.cc:219:make_patterns_logic$3056, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$61662$abc$55175$auto$opt_dff.cc:219:make_patterns_logic$2984, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$61705$abc$55567$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52100$auto$opt_dff.cc:219:make_patterns_logic$3551, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52039$auto$opt_dff.cc:219:make_patterns_logic$3560, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52002$auto$opt_dff.cc:219:make_patterns_logic$3569, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51941$auto$opt_dff.cc:219:make_patterns_logic$3578, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51904$auto$opt_dff.cc:219:make_patterns_logic$3587, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51843$auto$opt_dff.cc:219:make_patterns_logic$3596, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51806$auto$opt_dff.cc:219:make_patterns_logic$3605, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51745$auto$opt_dff.cc:219:make_patterns_logic$3614, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51708$auto$opt_dff.cc:219:make_patterns_logic$3623, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51647$auto$opt_dff.cc:219:make_patterns_logic$3632, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51610$auto$opt_dff.cc:219:make_patterns_logic$3641, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51549$auto$opt_dff.cc:219:make_patterns_logic$3650, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51512$auto$opt_dff.cc:219:make_patterns_logic$3659, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51451$auto$opt_dff.cc:219:make_patterns_logic$3668, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51414$auto$opt_dff.cc:219:make_patterns_logic$3677, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51353$auto$opt_dff.cc:219:make_patterns_logic$3686, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52921$auto$opt_dff.cc:219:make_patterns_logic$3398, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$52884$auto$opt_dff.cc:219:make_patterns_logic$3407, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$52823$auto$opt_dff.cc:219:make_patterns_logic$3416, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52786$auto$opt_dff.cc:219:make_patterns_logic$3425, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52725$auto$opt_dff.cc:219:make_patterns_logic$3434, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52688$auto$opt_dff.cc:219:make_patterns_logic$3443, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52627$auto$opt_dff.cc:219:make_patterns_logic$3452, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52590$auto$opt_dff.cc:219:make_patterns_logic$3461, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52529$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52492$auto$opt_dff.cc:219:make_patterns_logic$3479, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52431$auto$opt_dff.cc:219:make_patterns_logic$3488, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52394$auto$opt_dff.cc:219:make_patterns_logic$3497, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52333$auto$opt_dff.cc:219:make_patterns_logic$3506, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$52296$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$50434$auto$opt_dff.cc:219:make_patterns_logic$3857, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$50336$auto$opt_dff.cc:219:make_patterns_logic$3875, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50924$auto$opt_dff.cc:219:make_patterns_logic$3767, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$73605$abc$45476$auto$opt_dff.cc:219:make_patterns_logic$2255, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$2831, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$61791$auto$opt_dff.cc:219:make_patterns_logic$2300, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$61849$auto$opt_dff.cc:219:make_patterns_logic$2273, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$49748$auto$opt_dff.cc:219:make_patterns_logic$3983, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$50630$auto$opt_dff.cc:219:make_patterns_logic$3821, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$52235$auto$opt_dff.cc:219:make_patterns_logic$3524, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$51255$auto$opt_dff.cc:219:make_patterns_logic$3704, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$50961$auto$opt_dff.cc:219:make_patterns_logic$3758, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$3749, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$51059$auto$opt_dff.cc:219:make_patterns_logic$3740, arst=\rst, srst={ }
  6201 cells in clk=\clk, en=$abc$61907$auto$opt_dff.cc:219:make_patterns_logic$1995, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$51316$auto$opt_dff.cc:219:make_patterns_logic$3695, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$50667$auto$opt_dff.cc:219:make_patterns_logic$3812, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50275$auto$opt_dff.cc:219:make_patterns_logic$3884, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$50728$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50177$auto$opt_dff.cc:219:make_patterns_logic$3902, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$51218$auto$opt_dff.cc:219:make_patterns_logic$3713, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$51120$auto$opt_dff.cc:219:make_patterns_logic$3731, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$51157$auto$opt_dff.cc:219:make_patterns_logic$3722, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$73568$abc$45439$auto$opt_dff.cc:219:make_patterns_logic$2246, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$50569$auto$opt_dff.cc:219:make_patterns_logic$3830, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$50471$auto$opt_dff.cc:219:make_patterns_logic$3848, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50373$auto$opt_dff.cc:219:make_patterns_logic$3866, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$50532$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$50042$auto$opt_dff.cc:219:make_patterns_logic$3929, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$50826$auto$opt_dff.cc:219:make_patterns_logic$3785, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50079$auto$opt_dff.cc:219:make_patterns_logic$3920, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$50765$auto$opt_dff.cc:219:make_patterns_logic$3794, arst=\rst, srst={ }
  26 cells in clk=\clk, en=$abc$72456$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  2564 cells in clk=\clk, en=!$abc$67937$auto$opt_reduce.cc:134:opt_pmux$1970, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$75631$abc$47883$auto$opt_dff.cc:219:make_patterns_logic$2009, arst={ }, srst=!$abc$75631$abc$47883$auto$rtlil.cc:2398:Or$4406
  50 cells in clk=\clk, en=$abc$77064$abc$49589$auto$opt_dff.cc:219:make_patterns_logic$4010, arst=\rst, srst={ }

3.35.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52198$auto$opt_dff.cc:219:make_patterns_logic$3533, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52137$auto$opt_dff.cc:219:make_patterns_logic$3542, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50140$auto$opt_dff.cc:219:make_patterns_logic$3911, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76900$abc$49393$auto$opt_dff.cc:219:make_patterns_logic$4046, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76736$abc$49197$auto$opt_dff.cc:219:make_patterns_logic$4082, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76818$abc$49295$auto$opt_dff.cc:219:make_patterns_logic$4064, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49650$auto$opt_dff.cc:219:make_patterns_logic$4001, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49944$auto$opt_dff.cc:219:make_patterns_logic$3947, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49846$auto$opt_dff.cc:219:make_patterns_logic$3965, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76945$abc$49454$auto$opt_dff.cc:219:make_patterns_logic$4037, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49687$auto$opt_dff.cc:219:make_patterns_logic$3992, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49883$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49981$auto$opt_dff.cc:219:make_patterns_logic$3938, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76781$abc$49258$auto$opt_dff.cc:219:make_patterns_logic$4073, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76863$abc$49356$auto$opt_dff.cc:219:make_patterns_logic$4055, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77027$abc$49552$auto$opt_dff.cc:219:make_patterns_logic$4019, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49785$auto$opt_dff.cc:219:make_patterns_logic$3974, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76326$abc$48707$auto$opt_dff.cc:219:make_patterns_logic$4172, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75998$abc$48315$auto$opt_dff.cc:219:make_patterns_logic$4244, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75670$abc$47923$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \rst
Extracted 60 gates and 102 wires to a netlist network with 42 inputs and 33 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76654$abc$49099$auto$opt_dff.cc:219:make_patterns_logic$4100, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76490$abc$48903$auto$opt_dff.cc:219:make_patterns_logic$4136, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76162$abc$48511$auto$opt_dff.cc:219:make_patterns_logic$4208, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75834$abc$48119$auto$opt_dff.cc:219:make_patterns_logic$4280, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76371$abc$48768$auto$opt_dff.cc:219:make_patterns_logic$4163, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76043$abc$48376$auto$opt_dff.cc:219:make_patterns_logic$4235, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75715$abc$47984$auto$opt_dff.cc:219:make_patterns_logic$4307, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73859$abc$45746$memory\key$wren[5][0][0]$y$43917
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76699$abc$49160$auto$opt_dff.cc:219:make_patterns_logic$4091, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76535$abc$48964$auto$opt_dff.cc:219:make_patterns_logic$4127, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76207$abc$48572$auto$opt_dff.cc:219:make_patterns_logic$4199, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75879$abc$48180$auto$opt_dff.cc:219:make_patterns_logic$4271, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76244$abc$48609$auto$opt_dff.cc:219:make_patterns_logic$4190, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75916$abc$48217$auto$opt_dff.cc:219:make_patterns_logic$4262, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73891$abc$45778$auto$opt_dff.cc:219:make_patterns_logic$4323, synchronously reset by $abc$73891$abc$45778$auto$rtlil.cc:2547:NotGate$42495
Extracted 1731 gates and 2781 wires to a netlist network with 1050 inputs and 16 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76572$abc$49001$auto$opt_dff.cc:219:make_patterns_logic$4118, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76408$abc$48805$auto$opt_dff.cc:219:make_patterns_logic$4154, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76080$abc$48413$auto$opt_dff.cc:219:make_patterns_logic$4226, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75752$abc$48021$auto$opt_dff.cc:219:make_patterns_logic$4298, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73831$abc$45718$memory\key$wren[6][0][0]$y$43925
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76289$abc$48670$auto$opt_dff.cc:219:make_patterns_logic$4181, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75961$abc$48278$auto$opt_dff.cc:219:make_patterns_logic$4253, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73804$abc$45691$memory\key$wren[2][0][0]$y$43895
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 9 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76617$abc$49062$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76453$abc$48866$auto$opt_dff.cc:219:make_patterns_logic$4145, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76125$abc$48474$auto$opt_dff.cc:219:make_patterns_logic$4217, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75797$abc$48082$auto$opt_dff.cc:219:make_patterns_logic$4289, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73652$abc$45538$auto$opt_dff.cc:219:make_patterns_logic$1988, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72621$abc$44300$auto$opt_dff.cc:219:make_patterns_logic$2039, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73277$abc$45084$auto$opt_dff.cc:219:make_patterns_logic$2183, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72949$abc$44692$auto$opt_dff.cc:219:make_patterns_logic$2111, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72576$abc$44206$auto$opt_dff.cc:219:make_patterns_logic$2030, asynchronously reset by \rst
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 37 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73240$abc$45047$auto$opt_dff.cc:219:make_patterns_logic$2174, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72912$abc$44655$auto$opt_dff.cc:219:make_patterns_logic$2102, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72531$abc$44137$auto$opt_dff.cc:219:make_patterns_logic$2021, asynchronously reset by \rst
Extracted 62 gates and 109 wires to a netlist network with 47 inputs and 38 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73195$abc$44986$auto$opt_dff.cc:219:make_patterns_logic$2165, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73523$abc$45378$auto$opt_dff.cc:219:make_patterns_logic$2237, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72867$abc$44594$auto$opt_dff.cc:219:make_patterns_logic$2093, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72830$abc$44557$auto$opt_dff.cc:219:make_patterns_logic$2084, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73486$abc$45341$auto$opt_dff.cc:219:make_patterns_logic$2228, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73778$abc$45665$memory\key$wren[3][0][0]$y$43901
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 9 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72492$auto$opt_dff.cc:219:make_patterns_logic$2282, asynchronously reset by \rst
Extracted 50 gates and 93 wires to a netlist network with 43 inputs and 27 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73158$abc$44949$auto$opt_dff.cc:219:make_patterns_logic$2156, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72785$abc$44496$auto$opt_dff.cc:219:make_patterns_logic$2075, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73441$abc$45280$auto$opt_dff.cc:219:make_patterns_logic$2219, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73751$abc$45638$memory\key$wren[4][0][0]$y$43911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73113$abc$44888$auto$opt_dff.cc:219:make_patterns_logic$2147, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72666$abc$44361$auto$opt_dff.cc:219:make_patterns_logic$2048, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73322$abc$45145$auto$opt_dff.cc:219:make_patterns_logic$2192, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73660$abc$45548$auto$opt_dff.cc:219:make_patterns_logic$2264, asynchronously reset by \rst
Extracted 48 gates and 86 wires to a netlist network with 38 inputs and 27 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72994$abc$44753$auto$opt_dff.cc:219:make_patterns_logic$2120, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72748$abc$44459$auto$opt_dff.cc:219:make_patterns_logic$2066, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73404$abc$45243$auto$opt_dff.cc:219:make_patterns_logic$2210, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73725$abc$45612$memory\key$wren[1][0][0]$y$43885
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 13 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73076$abc$44851$auto$opt_dff.cc:219:make_patterns_logic$2138, asynchronously reset by \rst
Extracted 51 gates and 90 wires to a netlist network with 39 inputs and 29 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72703$abc$44398$auto$opt_dff.cc:219:make_patterns_logic$2057, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 29 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73359$abc$45182$auto$opt_dff.cc:219:make_patterns_logic$2201, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 29 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73697$abc$45585$memory\key$wren[0][0][0]$y$43877
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73031$abc$44790$auto$opt_dff.cc:219:make_patterns_logic$2129, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 29 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50238$auto$opt_dff.cc:219:make_patterns_logic$3893, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76982$abc$49491$auto$opt_dff.cc:219:make_patterns_logic$4028, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50863$auto$opt_dff.cc:219:make_patterns_logic$3776, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 28 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55824$auto$opt_dff.cc:219:make_patterns_logic$2867, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55861$auto$opt_dff.cc:219:make_patterns_logic$2291, asynchronously reset by \rst
Extracted 37 gates and 74 wires to a netlist network with 37 inputs and 17 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55901$auto$opt_dff.cc:219:make_patterns_logic$2309, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55962$auto$opt_dff.cc:219:make_patterns_logic$2318, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55999$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56060$auto$opt_dff.cc:219:make_patterns_logic$2336, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56097$auto$opt_dff.cc:219:make_patterns_logic$2345, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56158$auto$opt_dff.cc:219:make_patterns_logic$2354, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56195$auto$opt_dff.cc:219:make_patterns_logic$2363, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56256$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56293$auto$opt_dff.cc:219:make_patterns_logic$2516, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56354$auto$opt_dff.cc:219:make_patterns_logic$2498, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56415$auto$opt_dff.cc:219:make_patterns_logic$2480, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56476$auto$opt_dff.cc:219:make_patterns_logic$2462, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56537$auto$opt_dff.cc:219:make_patterns_logic$2444, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56598$auto$opt_dff.cc:219:make_patterns_logic$2426, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56659$auto$opt_dff.cc:219:make_patterns_logic$2408, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56720$auto$opt_dff.cc:219:make_patterns_logic$2390, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56781$auto$opt_dff.cc:219:make_patterns_logic$2507, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56818$auto$opt_dff.cc:219:make_patterns_logic$2489, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56855$auto$opt_dff.cc:219:make_patterns_logic$2471, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56892$auto$opt_dff.cc:219:make_patterns_logic$2453, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56929$auto$opt_dff.cc:219:make_patterns_logic$2435, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56966$auto$opt_dff.cc:219:make_patterns_logic$2417, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57003$auto$opt_dff.cc:219:make_patterns_logic$2399, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57040$auto$opt_dff.cc:219:make_patterns_logic$2381, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57077$auto$opt_dff.cc:219:make_patterns_logic$2534, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57135$auto$opt_dff.cc:219:make_patterns_logic$2570, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57196$auto$opt_dff.cc:219:make_patterns_logic$2606, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.112.1. Executing ABC.

3.35.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57257$auto$opt_dff.cc:219:make_patterns_logic$2642, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.113.1. Executing ABC.

3.35.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57318$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.114.1. Executing ABC.

3.35.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57379$auto$opt_dff.cc:219:make_patterns_logic$2714, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.115.1. Executing ABC.

3.35.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57440$auto$opt_dff.cc:219:make_patterns_logic$2750, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.116.1. Executing ABC.

3.35.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57501$auto$opt_dff.cc:219:make_patterns_logic$2786, asynchronously reset by \rst
Extracted 47 gates and 89 wires to a netlist network with 42 inputs and 26 outputs.

3.35.117.1. Executing ABC.

3.35.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57562$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.118.1. Executing ABC.

3.35.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57602$auto$opt_dff.cc:219:make_patterns_logic$2561, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.119.1. Executing ABC.

3.35.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57639$auto$opt_dff.cc:219:make_patterns_logic$2597, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.120.1. Executing ABC.

3.35.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57676$auto$opt_dff.cc:219:make_patterns_logic$2633, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.121.1. Executing ABC.

3.35.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57713$auto$opt_dff.cc:219:make_patterns_logic$2669, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.122.1. Executing ABC.

3.35.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57750$auto$opt_dff.cc:219:make_patterns_logic$2705, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.123.1. Executing ABC.

3.35.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57787$auto$opt_dff.cc:219:make_patterns_logic$2741, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.124.1. Executing ABC.

3.35.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57824$auto$opt_dff.cc:219:make_patterns_logic$2777, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.125.1. Executing ABC.

3.35.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57861$auto$opt_dff.cc:219:make_patterns_logic$2552, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.126.1. Executing ABC.

3.35.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57919$auto$opt_dff.cc:219:make_patterns_logic$2588, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.127.1. Executing ABC.

3.35.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57977$auto$opt_dff.cc:219:make_patterns_logic$2624, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.128.1. Executing ABC.

3.35.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58035$auto$opt_dff.cc:219:make_patterns_logic$2660, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.129.1. Executing ABC.

3.35.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58093$auto$opt_dff.cc:219:make_patterns_logic$2696, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.130.1. Executing ABC.

3.35.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58151$auto$opt_dff.cc:219:make_patterns_logic$2732, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.131.1. Executing ABC.

3.35.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58209$auto$opt_dff.cc:219:make_patterns_logic$2768, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.35.132.1. Executing ABC.

3.35.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58267$auto$opt_dff.cc:219:make_patterns_logic$2804, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.133.1. Executing ABC.

3.35.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58325$auto$opt_dff.cc:219:make_patterns_logic$2543, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.134.1. Executing ABC.

3.35.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58365$auto$opt_dff.cc:219:make_patterns_logic$2579, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.135.1. Executing ABC.

3.35.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58405$auto$opt_dff.cc:219:make_patterns_logic$2615, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.136.1. Executing ABC.

3.35.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58445$auto$opt_dff.cc:219:make_patterns_logic$2651, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.137.1. Executing ABC.

3.35.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58485$auto$opt_dff.cc:219:make_patterns_logic$2687, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.138.1. Executing ABC.

3.35.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58525$auto$opt_dff.cc:219:make_patterns_logic$2723, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.139.1. Executing ABC.

3.35.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58565$auto$opt_dff.cc:219:make_patterns_logic$2759, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.140.1. Executing ABC.

3.35.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58605$auto$opt_dff.cc:219:make_patterns_logic$2795, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.141.1. Executing ABC.

3.35.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58645$abc$53080$auto$opt_dff.cc:219:make_patterns_logic$3371, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.142.1. Executing ABC.

3.35.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58700$abc$53472$auto$opt_dff.cc:219:make_patterns_logic$3299, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.143.1. Executing ABC.

3.35.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58755$abc$53864$auto$opt_dff.cc:219:make_patterns_logic$3227, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.144.1. Executing ABC.

3.35.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58810$abc$54256$auto$opt_dff.cc:219:make_patterns_logic$3155, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.145.1. Executing ABC.

3.35.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58865$abc$54648$auto$opt_dff.cc:219:make_patterns_logic$3083, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.146.1. Executing ABC.

3.35.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58920$abc$55040$auto$opt_dff.cc:219:make_patterns_logic$3011, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.147.1. Executing ABC.

3.35.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58975$abc$55432$auto$opt_dff.cc:219:make_patterns_logic$2939, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.148.1. Executing ABC.

3.35.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59030$auto$opt_dff.cc:219:make_patterns_logic$2858, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.149.1. Executing ABC.

3.35.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59091$abc$52982$auto$opt_dff.cc:219:make_patterns_logic$3389, asynchronously reset by \rst
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 17 outputs.

3.35.150.1. Executing ABC.

3.35.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59137$abc$53374$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.151.1. Executing ABC.

3.35.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59192$abc$53766$auto$opt_dff.cc:219:make_patterns_logic$3245, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.152.1. Executing ABC.

3.35.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59247$abc$54158$auto$opt_dff.cc:219:make_patterns_logic$3173, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.153.1. Executing ABC.

3.35.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59302$abc$54550$auto$opt_dff.cc:219:make_patterns_logic$3101, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.154.1. Executing ABC.

3.35.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59357$abc$54942$auto$opt_dff.cc:219:make_patterns_logic$3029, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.155.1. Executing ABC.

3.35.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59412$abc$55334$auto$opt_dff.cc:219:make_patterns_logic$2957, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.156.1. Executing ABC.

3.35.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59467$abc$55726$auto$opt_dff.cc:219:make_patterns_logic$2885, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.157.1. Executing ABC.

3.35.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59522$abc$53019$auto$opt_dff.cc:219:make_patterns_logic$3380, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.35.158.1. Executing ABC.

3.35.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59565$abc$53411$auto$opt_dff.cc:219:make_patterns_logic$3308, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.159.1. Executing ABC.

3.35.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59608$abc$53803$auto$opt_dff.cc:219:make_patterns_logic$3236, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.160.1. Executing ABC.

3.35.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59651$abc$54195$auto$opt_dff.cc:219:make_patterns_logic$3164, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.35.161.1. Executing ABC.

3.35.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59694$abc$54587$auto$opt_dff.cc:219:make_patterns_logic$3092, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.35.162.1. Executing ABC.

3.35.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59737$abc$54979$auto$opt_dff.cc:219:make_patterns_logic$3020, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.35.163.1. Executing ABC.

3.35.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59780$abc$55371$auto$opt_dff.cc:219:make_patterns_logic$2948, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.164.1. Executing ABC.

3.35.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59823$abc$55763$auto$opt_dff.cc:219:make_patterns_logic$2876, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.165.1. Executing ABC.

3.35.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59884$abc$53276$auto$opt_dff.cc:219:make_patterns_logic$3335, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.166.1. Executing ABC.

3.35.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59939$abc$53668$auto$opt_dff.cc:219:make_patterns_logic$3263, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.167.1. Executing ABC.

3.35.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59994$abc$54060$auto$opt_dff.cc:219:make_patterns_logic$3191, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.168.1. Executing ABC.

3.35.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60049$abc$54452$auto$opt_dff.cc:219:make_patterns_logic$3119, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.169.1. Executing ABC.

3.35.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60104$abc$54844$auto$opt_dff.cc:219:make_patterns_logic$3047, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.170.1. Executing ABC.

3.35.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60159$abc$55236$auto$opt_dff.cc:219:make_patterns_logic$2975, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.35.171.1. Executing ABC.

3.35.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60214$abc$55628$auto$opt_dff.cc:219:make_patterns_logic$2903, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.172.1. Executing ABC.

3.35.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60269$auto$opt_dff.cc:219:make_patterns_logic$2822, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.35.173.1. Executing ABC.

3.35.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60324$abc$53313$auto$opt_dff.cc:219:make_patterns_logic$3326, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.174.1. Executing ABC.

3.35.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60367$abc$53705$auto$opt_dff.cc:219:make_patterns_logic$3254, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.175.1. Executing ABC.

3.35.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60410$abc$54097$auto$opt_dff.cc:219:make_patterns_logic$3182, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.176.1. Executing ABC.

3.35.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60453$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$3110, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.35.177.1. Executing ABC.

3.35.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60496$abc$54881$auto$opt_dff.cc:219:make_patterns_logic$3038, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.35.178.1. Executing ABC.

3.35.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60539$abc$55273$auto$opt_dff.cc:219:make_patterns_logic$2966, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.179.1. Executing ABC.

3.35.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60582$abc$55665$auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by \rst
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 14 outputs.

3.35.180.1. Executing ABC.

3.35.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60625$auto$opt_dff.cc:219:make_patterns_logic$2813, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.35.181.1. Executing ABC.

3.35.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60668$abc$53117$auto$opt_dff.cc:219:make_patterns_logic$3362, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.35.182.1. Executing ABC.

3.35.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60729$abc$53509$auto$opt_dff.cc:219:make_patterns_logic$3290, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.35.183.1. Executing ABC.

3.35.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60790$abc$53901$auto$opt_dff.cc:219:make_patterns_logic$3218, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.35.184.1. Executing ABC.

3.35.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60851$abc$54293$auto$opt_dff.cc:219:make_patterns_logic$3146, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.35.185.1. Executing ABC.

3.35.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60912$abc$54685$auto$opt_dff.cc:219:make_patterns_logic$3074, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.186.1. Executing ABC.

3.35.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60973$abc$55077$auto$opt_dff.cc:219:make_patterns_logic$3002, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.187.1. Executing ABC.

3.35.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61034$abc$55469$auto$opt_dff.cc:219:make_patterns_logic$2930, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.35.188.1. Executing ABC.

3.35.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61095$auto$opt_dff.cc:219:make_patterns_logic$2849, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.189.1. Executing ABC.

3.35.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61132$abc$53178$auto$opt_dff.cc:219:make_patterns_logic$3353, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.35.190.1. Executing ABC.

3.35.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61169$abc$53570$auto$opt_dff.cc:219:make_patterns_logic$3281, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.35.191.1. Executing ABC.

3.35.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61206$abc$53962$auto$opt_dff.cc:219:make_patterns_logic$3209, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.35.192.1. Executing ABC.

3.35.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61243$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$3137, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.35.193.1. Executing ABC.

3.35.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61280$abc$54746$auto$opt_dff.cc:219:make_patterns_logic$3065, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.194.1. Executing ABC.

3.35.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61317$abc$55138$auto$opt_dff.cc:219:make_patterns_logic$2993, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.195.1. Executing ABC.

3.35.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61354$abc$55530$auto$opt_dff.cc:219:make_patterns_logic$2921, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.35.196.1. Executing ABC.

3.35.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61391$auto$opt_dff.cc:219:make_patterns_logic$2840, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.35.197.1. Executing ABC.

3.35.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61447$abc$53215$auto$opt_dff.cc:219:make_patterns_logic$3344, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.35.198.1. Executing ABC.

3.35.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61490$abc$53607$auto$opt_dff.cc:219:make_patterns_logic$3272, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.199.1. Executing ABC.

3.35.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61533$abc$53999$auto$opt_dff.cc:219:make_patterns_logic$3200, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.200.1. Executing ABC.

3.35.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61576$abc$54391$auto$opt_dff.cc:219:make_patterns_logic$3128, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.35.201.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$abc$77064$abc$49589$auto$opt_dff.cc:219:make_patterns_logic$4010, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77109$abc$52198$auto$opt_dff.cc:219:make_patterns_logic$3533, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$77171$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$3542, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$77225$abc$50140$auto$opt_dff.cc:219:make_patterns_logic$3911, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$77282$abc$76900$abc$49393$auto$opt_dff.cc:219:make_patterns_logic$4046, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$77345$abc$76736$abc$49197$auto$opt_dff.cc:219:make_patterns_logic$4082, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77408$abc$76818$abc$49295$auto$opt_dff.cc:219:make_patterns_logic$4064, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$77470$abc$49650$auto$opt_dff.cc:219:make_patterns_logic$4001, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$77532$abc$49944$auto$opt_dff.cc:219:make_patterns_logic$3947, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77592$abc$49846$auto$opt_dff.cc:219:make_patterns_logic$3965, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$77652$abc$76945$abc$49454$auto$opt_dff.cc:219:make_patterns_logic$4037, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77707$abc$49687$auto$opt_dff.cc:219:make_patterns_logic$3992, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77763$abc$49883$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$77819$abc$49981$auto$opt_dff.cc:219:make_patterns_logic$3938, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$77880$abc$76781$abc$49258$auto$opt_dff.cc:219:make_patterns_logic$4073, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$77934$abc$76863$abc$49356$auto$opt_dff.cc:219:make_patterns_logic$4055, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$77989$abc$77027$abc$49552$auto$opt_dff.cc:219:make_patterns_logic$4019, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78044$abc$49785$auto$opt_dff.cc:219:make_patterns_logic$3974, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78100$abc$76326$abc$48707$auto$opt_dff.cc:219:make_patterns_logic$4172, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78162$abc$75998$abc$48315$auto$opt_dff.cc:219:make_patterns_logic$4244, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$78224$abc$75670$abc$47923$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78285$abc$76654$abc$49099$auto$opt_dff.cc:219:make_patterns_logic$4100, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78347$abc$76490$abc$48903$auto$opt_dff.cc:219:make_patterns_logic$4136, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78409$abc$76162$abc$48511$auto$opt_dff.cc:219:make_patterns_logic$4208, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78471$abc$75834$abc$48119$auto$opt_dff.cc:219:make_patterns_logic$4280, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$78533$abc$76371$abc$48768$auto$opt_dff.cc:219:make_patterns_logic$4163, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78588$abc$76043$abc$48376$auto$opt_dff.cc:219:make_patterns_logic$4235, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78642$abc$75715$abc$47984$auto$opt_dff.cc:219:make_patterns_logic$4307, arst=\rst, srst={ }
  17 cells in clk=\clk, en=$abc$78696$abc$73859$abc$45746$memory\key$wren[5][0][0]$y$43917, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$78722$abc$76699$abc$49160$auto$opt_dff.cc:219:make_patterns_logic$4091, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78777$abc$76535$abc$48964$auto$opt_dff.cc:219:make_patterns_logic$4127, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78831$abc$76207$abc$48572$auto$opt_dff.cc:219:make_patterns_logic$4199, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78885$abc$75879$abc$48180$auto$opt_dff.cc:219:make_patterns_logic$4271, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78939$abc$76244$abc$48609$auto$opt_dff.cc:219:make_patterns_logic$4190, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79001$abc$75916$abc$48217$auto$opt_dff.cc:219:make_patterns_logic$4262, arst=\rst, srst={ }
  1866 cells in clk=\clk, en=$abc$79063$abc$73891$abc$45778$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst=$abc$79063$abc$73891$abc$45778$auto$rtlil.cc:2547:NotGate$42495
  61 cells in clk=\clk, en=$abc$80930$abc$76572$abc$49001$auto$opt_dff.cc:219:make_patterns_logic$4118, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$80992$abc$76408$abc$48805$auto$opt_dff.cc:219:make_patterns_logic$4154, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81055$abc$76080$abc$48413$auto$opt_dff.cc:219:make_patterns_logic$4226, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81117$abc$75752$abc$48021$auto$opt_dff.cc:219:make_patterns_logic$4298, arst=\rst, srst={ }
  21 cells in clk=\clk, en=$abc$81179$abc$73831$abc$45718$memory\key$wren[6][0][0]$y$43925, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$81208$abc$76289$abc$48670$auto$opt_dff.cc:219:make_patterns_logic$4181, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81262$abc$75961$abc$48278$auto$opt_dff.cc:219:make_patterns_logic$4253, arst=\rst, srst={ }
  18 cells in clk=\clk, en=$abc$81316$abc$73804$abc$45691$memory\key$wren[2][0][0]$y$43895, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$81343$abc$76617$abc$49062$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$81397$abc$76453$abc$48866$auto$opt_dff.cc:219:make_patterns_logic$4145, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81452$abc$76125$abc$48474$auto$opt_dff.cc:219:make_patterns_logic$4217, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$81560$abc$73652$abc$45538$auto$opt_dff.cc:219:make_patterns_logic$1988, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81567$abc$72621$abc$44300$auto$opt_dff.cc:219:make_patterns_logic$2039, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81506$abc$75797$abc$48082$auto$opt_dff.cc:219:make_patterns_logic$4289, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81629$abc$73277$abc$45084$auto$opt_dff.cc:219:make_patterns_logic$2183, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81691$abc$72949$abc$44692$auto$opt_dff.cc:219:make_patterns_logic$2111, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81753$abc$72576$abc$44206$auto$opt_dff.cc:219:make_patterns_logic$2030, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$81819$abc$73240$abc$45047$auto$opt_dff.cc:219:make_patterns_logic$2174, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$81877$abc$72912$abc$44655$auto$opt_dff.cc:219:make_patterns_logic$2102, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$81935$abc$72531$abc$44137$auto$opt_dff.cc:219:make_patterns_logic$2021, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$82002$abc$73195$abc$44986$auto$opt_dff.cc:219:make_patterns_logic$2165, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$82060$abc$73523$abc$45378$auto$opt_dff.cc:219:make_patterns_logic$2237, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$82120$abc$72867$abc$44594$auto$opt_dff.cc:219:make_patterns_logic$2093, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$82178$abc$72830$abc$44557$auto$opt_dff.cc:219:make_patterns_logic$2084, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$82236$abc$73486$abc$45341$auto$opt_dff.cc:219:make_patterns_logic$2228, arst=\rst, srst={ }
  10 cells in clk=\clk, en=$abc$82294$abc$73778$abc$45665$memory\key$wren[3][0][0]$y$43901, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$82321$abc$72492$auto$opt_dff.cc:219:make_patterns_logic$2282, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$82377$abc$73158$abc$44949$auto$opt_dff.cc:219:make_patterns_logic$2156, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$82435$abc$72785$abc$44496$auto$opt_dff.cc:219:make_patterns_logic$2075, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$82493$abc$73441$abc$45280$auto$opt_dff.cc:219:make_patterns_logic$2219, arst=\rst, srst={ }
  10 cells in clk=\clk, en=$abc$82551$abc$73751$abc$45638$memory\key$wren[4][0][0]$y$43911, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$82578$abc$73113$abc$44888$auto$opt_dff.cc:219:make_patterns_logic$2147, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82636$abc$72666$abc$44361$auto$opt_dff.cc:219:make_patterns_logic$2048, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82690$abc$73322$abc$45145$auto$opt_dff.cc:219:make_patterns_logic$2192, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$82744$abc$73660$abc$45548$auto$opt_dff.cc:219:make_patterns_logic$2264, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82800$abc$72994$abc$44753$auto$opt_dff.cc:219:make_patterns_logic$2120, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$82854$abc$72748$abc$44459$auto$opt_dff.cc:219:make_patterns_logic$2066, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$82912$abc$73404$abc$45243$auto$opt_dff.cc:219:make_patterns_logic$2210, arst=\rst, srst={ }
  22 cells in clk=\clk, en=$abc$82970$abc$73725$abc$45612$memory\key$wren[1][0][0]$y$43885, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$83005$abc$73076$abc$44851$auto$opt_dff.cc:219:make_patterns_logic$2138, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$83063$abc$72703$abc$44398$auto$opt_dff.cc:219:make_patterns_logic$2057, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$83121$abc$73359$abc$45182$auto$opt_dff.cc:219:make_patterns_logic$2201, arst=\rst, srst={ }
  14 cells in clk=\clk, en=$abc$83179$abc$73697$abc$45585$memory\key$wren[0][0][0]$y$43877, arst={ }, srst={ }
  59 cells in clk=\clk, en=$abc$83207$abc$73031$abc$44790$auto$opt_dff.cc:219:make_patterns_logic$2129, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$83265$abc$50238$auto$opt_dff.cc:219:make_patterns_logic$3893, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$83322$abc$76982$abc$49491$auto$opt_dff.cc:219:make_patterns_logic$4028, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$83383$abc$50863$auto$opt_dff.cc:219:make_patterns_logic$3776, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83440$abc$55824$auto$opt_dff.cc:219:make_patterns_logic$2867, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$83494$abc$55861$auto$opt_dff.cc:219:make_patterns_logic$2291, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83540$abc$55901$auto$opt_dff.cc:219:make_patterns_logic$2309, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$83594$abc$55962$auto$opt_dff.cc:219:make_patterns_logic$2318, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83632$abc$55999$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$83686$abc$56060$auto$opt_dff.cc:219:make_patterns_logic$2336, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83724$abc$56097$auto$opt_dff.cc:219:make_patterns_logic$2345, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$83778$abc$56158$auto$opt_dff.cc:219:make_patterns_logic$2354, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83816$abc$56195$auto$opt_dff.cc:219:make_patterns_logic$2363, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$83870$abc$56256$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83908$abc$56293$auto$opt_dff.cc:219:make_patterns_logic$2516, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83962$abc$56354$auto$opt_dff.cc:219:make_patterns_logic$2498, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84016$abc$56415$auto$opt_dff.cc:219:make_patterns_logic$2480, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84070$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$2462, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84124$abc$56537$auto$opt_dff.cc:219:make_patterns_logic$2444, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84178$abc$56598$auto$opt_dff.cc:219:make_patterns_logic$2426, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84232$abc$56659$auto$opt_dff.cc:219:make_patterns_logic$2408, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$84286$abc$56720$auto$opt_dff.cc:219:make_patterns_logic$2390, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84340$abc$56781$auto$opt_dff.cc:219:make_patterns_logic$2507, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84378$abc$56818$auto$opt_dff.cc:219:make_patterns_logic$2489, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84416$abc$56855$auto$opt_dff.cc:219:make_patterns_logic$2471, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84454$abc$56892$auto$opt_dff.cc:219:make_patterns_logic$2453, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84492$abc$56929$auto$opt_dff.cc:219:make_patterns_logic$2435, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84530$abc$56966$auto$opt_dff.cc:219:make_patterns_logic$2417, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84568$abc$57003$auto$opt_dff.cc:219:make_patterns_logic$2399, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$84606$abc$57040$auto$opt_dff.cc:219:make_patterns_logic$2381, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$84644$abc$57077$auto$opt_dff.cc:219:make_patterns_logic$2534, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84696$abc$57135$auto$opt_dff.cc:219:make_patterns_logic$2570, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84750$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$2606, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84804$abc$57257$auto$opt_dff.cc:219:make_patterns_logic$2642, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84858$abc$57318$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$84912$abc$57379$auto$opt_dff.cc:219:make_patterns_logic$2714, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$84966$abc$57440$auto$opt_dff.cc:219:make_patterns_logic$2750, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$85020$abc$57501$auto$opt_dff.cc:219:make_patterns_logic$2786, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85075$abc$57562$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85115$abc$57602$auto$opt_dff.cc:219:make_patterns_logic$2561, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85153$abc$57639$auto$opt_dff.cc:219:make_patterns_logic$2597, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85191$abc$57676$auto$opt_dff.cc:219:make_patterns_logic$2633, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85229$abc$57713$auto$opt_dff.cc:219:make_patterns_logic$2669, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85267$abc$57750$auto$opt_dff.cc:219:make_patterns_logic$2705, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85305$abc$57787$auto$opt_dff.cc:219:make_patterns_logic$2741, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$85343$abc$57824$auto$opt_dff.cc:219:make_patterns_logic$2777, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$85381$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$2552, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$85433$abc$57919$auto$opt_dff.cc:219:make_patterns_logic$2588, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$85485$abc$57977$auto$opt_dff.cc:219:make_patterns_logic$2624, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$85537$abc$58035$auto$opt_dff.cc:219:make_patterns_logic$2660, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$85589$abc$58093$auto$opt_dff.cc:219:make_patterns_logic$2696, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$85641$abc$58151$auto$opt_dff.cc:219:make_patterns_logic$2732, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$85693$abc$58209$auto$opt_dff.cc:219:make_patterns_logic$2768, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$85745$abc$58267$auto$opt_dff.cc:219:make_patterns_logic$2804, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85799$abc$58325$auto$opt_dff.cc:219:make_patterns_logic$2543, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85839$abc$58365$auto$opt_dff.cc:219:make_patterns_logic$2579, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85879$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$2615, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85919$abc$58445$auto$opt_dff.cc:219:make_patterns_logic$2651, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85959$abc$58485$auto$opt_dff.cc:219:make_patterns_logic$2687, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$85999$abc$58525$auto$opt_dff.cc:219:make_patterns_logic$2723, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$86039$abc$58565$auto$opt_dff.cc:219:make_patterns_logic$2759, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$86079$abc$58605$auto$opt_dff.cc:219:make_patterns_logic$2795, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86117$abc$58645$abc$53080$auto$opt_dff.cc:219:make_patterns_logic$3371, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86168$abc$58700$abc$53472$auto$opt_dff.cc:219:make_patterns_logic$3299, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86219$abc$58755$abc$53864$auto$opt_dff.cc:219:make_patterns_logic$3227, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86270$abc$58810$abc$54256$auto$opt_dff.cc:219:make_patterns_logic$3155, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$86321$abc$58865$abc$54648$auto$opt_dff.cc:219:make_patterns_logic$3083, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$86371$abc$58920$abc$55040$auto$opt_dff.cc:219:make_patterns_logic$3011, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$86421$abc$58975$abc$55432$auto$opt_dff.cc:219:make_patterns_logic$2939, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$86471$abc$59030$auto$opt_dff.cc:219:make_patterns_logic$2858, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$86525$abc$59091$abc$52982$auto$opt_dff.cc:219:make_patterns_logic$3389, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86571$abc$59137$abc$53374$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86622$abc$59192$abc$53766$auto$opt_dff.cc:219:make_patterns_logic$3245, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$86673$abc$59247$abc$54158$auto$opt_dff.cc:219:make_patterns_logic$3173, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$86724$abc$59302$abc$54550$auto$opt_dff.cc:219:make_patterns_logic$3101, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$86774$abc$59357$abc$54942$auto$opt_dff.cc:219:make_patterns_logic$3029, arst=\rst, srst={ }
  43 cells in clk=\clk, en=$abc$86824$abc$59412$abc$55334$auto$opt_dff.cc:219:make_patterns_logic$2957, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$86875$abc$59467$abc$55726$auto$opt_dff.cc:219:make_patterns_logic$2885, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$86925$abc$59522$abc$53019$auto$opt_dff.cc:219:make_patterns_logic$3380, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$86969$abc$59565$abc$53411$auto$opt_dff.cc:219:make_patterns_logic$3308, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$87012$abc$59608$abc$53803$auto$opt_dff.cc:219:make_patterns_logic$3236, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$87055$abc$59651$abc$54195$auto$opt_dff.cc:219:make_patterns_logic$3164, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$87097$abc$59694$abc$54587$auto$opt_dff.cc:219:make_patterns_logic$3092, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$87139$abc$59737$abc$54979$auto$opt_dff.cc:219:make_patterns_logic$3020, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$87181$abc$59780$abc$55371$auto$opt_dff.cc:219:make_patterns_logic$2948, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$87224$abc$59823$abc$55763$auto$opt_dff.cc:219:make_patterns_logic$2876, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$87262$abc$59884$abc$53276$auto$opt_dff.cc:219:make_patterns_logic$3335, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$87313$abc$59939$abc$53668$auto$opt_dff.cc:219:make_patterns_logic$3263, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$87364$abc$59994$abc$54060$auto$opt_dff.cc:219:make_patterns_logic$3191, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87415$abc$60049$abc$54452$auto$opt_dff.cc:219:make_patterns_logic$3119, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$87466$abc$60104$abc$54844$auto$opt_dff.cc:219:make_patterns_logic$3047, arst=\rst, srst={ }
  42 cells in clk=\clk, en=$abc$87516$abc$60159$abc$55236$auto$opt_dff.cc:219:make_patterns_logic$2975, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$87567$abc$60214$abc$55628$auto$opt_dff.cc:219:make_patterns_logic$2903, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$87617$abc$60269$auto$opt_dff.cc:219:make_patterns_logic$2822, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$87661$abc$60324$abc$53313$auto$opt_dff.cc:219:make_patterns_logic$3326, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$87704$abc$60367$abc$53705$auto$opt_dff.cc:219:make_patterns_logic$3254, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$87747$abc$60410$abc$54097$auto$opt_dff.cc:219:make_patterns_logic$3182, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$87790$abc$60453$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$3110, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$87832$abc$60496$abc$54881$auto$opt_dff.cc:219:make_patterns_logic$3038, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$87874$abc$60539$abc$55273$auto$opt_dff.cc:219:make_patterns_logic$2966, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$87917$abc$60582$abc$55665$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$87960$abc$60625$auto$opt_dff.cc:219:make_patterns_logic$2813, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88010$abc$60668$abc$53117$auto$opt_dff.cc:219:make_patterns_logic$3362, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88065$abc$60729$abc$53509$auto$opt_dff.cc:219:make_patterns_logic$3290, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88120$abc$60790$abc$53901$auto$opt_dff.cc:219:make_patterns_logic$3218, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88175$abc$60851$abc$54293$auto$opt_dff.cc:219:make_patterns_logic$3146, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$88230$abc$60912$abc$54685$auto$opt_dff.cc:219:make_patterns_logic$3074, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$88284$abc$60973$abc$55077$auto$opt_dff.cc:219:make_patterns_logic$3002, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$88338$abc$61034$abc$55469$auto$opt_dff.cc:219:make_patterns_logic$2930, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$88392$abc$61095$auto$opt_dff.cc:219:make_patterns_logic$2849, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$88430$abc$61132$abc$53178$auto$opt_dff.cc:219:make_patterns_logic$3353, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$88470$abc$61169$abc$53570$auto$opt_dff.cc:219:make_patterns_logic$3281, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$88509$abc$61206$abc$53962$auto$opt_dff.cc:219:make_patterns_logic$3209, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$abc$88548$abc$61243$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$3137, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$88587$abc$61280$abc$54746$auto$opt_dff.cc:219:make_patterns_logic$3065, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$88625$abc$61317$abc$55138$auto$opt_dff.cc:219:make_patterns_logic$2993, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$88663$abc$61354$abc$55530$auto$opt_dff.cc:219:make_patterns_logic$2921, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$88701$abc$61391$auto$opt_dff.cc:219:make_patterns_logic$2840, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$88741$abc$61447$abc$53215$auto$opt_dff.cc:219:make_patterns_logic$3344, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$88785$abc$61490$abc$53607$auto$opt_dff.cc:219:make_patterns_logic$3272, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$88828$abc$61533$abc$53999$auto$opt_dff.cc:219:make_patterns_logic$3200, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$61619$abc$54783$auto$opt_dff.cc:219:make_patterns_logic$3056, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$61662$abc$55175$auto$opt_dff.cc:219:make_patterns_logic$2984, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$61705$abc$55567$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52100$auto$opt_dff.cc:219:make_patterns_logic$3551, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52039$auto$opt_dff.cc:219:make_patterns_logic$3560, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52002$auto$opt_dff.cc:219:make_patterns_logic$3569, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51941$auto$opt_dff.cc:219:make_patterns_logic$3578, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51904$auto$opt_dff.cc:219:make_patterns_logic$3587, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51843$auto$opt_dff.cc:219:make_patterns_logic$3596, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51806$auto$opt_dff.cc:219:make_patterns_logic$3605, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51745$auto$opt_dff.cc:219:make_patterns_logic$3614, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51708$auto$opt_dff.cc:219:make_patterns_logic$3623, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51647$auto$opt_dff.cc:219:make_patterns_logic$3632, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51610$auto$opt_dff.cc:219:make_patterns_logic$3641, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51549$auto$opt_dff.cc:219:make_patterns_logic$3650, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51512$auto$opt_dff.cc:219:make_patterns_logic$3659, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51451$auto$opt_dff.cc:219:make_patterns_logic$3668, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51414$auto$opt_dff.cc:219:make_patterns_logic$3677, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$51353$auto$opt_dff.cc:219:make_patterns_logic$3686, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52921$auto$opt_dff.cc:219:make_patterns_logic$3398, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$52884$auto$opt_dff.cc:219:make_patterns_logic$3407, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$52823$auto$opt_dff.cc:219:make_patterns_logic$3416, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52786$auto$opt_dff.cc:219:make_patterns_logic$3425, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52725$auto$opt_dff.cc:219:make_patterns_logic$3434, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52688$auto$opt_dff.cc:219:make_patterns_logic$3443, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52627$auto$opt_dff.cc:219:make_patterns_logic$3452, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52590$auto$opt_dff.cc:219:make_patterns_logic$3461, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52529$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52492$auto$opt_dff.cc:219:make_patterns_logic$3479, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52431$auto$opt_dff.cc:219:make_patterns_logic$3488, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$52394$auto$opt_dff.cc:219:make_patterns_logic$3497, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$52333$auto$opt_dff.cc:219:make_patterns_logic$3506, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$52296$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$50434$auto$opt_dff.cc:219:make_patterns_logic$3857, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$50336$auto$opt_dff.cc:219:make_patterns_logic$3875, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$50924$auto$opt_dff.cc:219:make_patterns_logic$3767, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$73605$abc$45476$auto$opt_dff.cc:219:make_patterns_logic$2255, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$2831, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$61791$auto$opt_dff.cc:219:make_patterns_logic$2300, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$61849$auto$opt_dff.cc:219:make_patterns_logic$2273, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$49748$auto$opt_dff.cc:219:make_patterns_logic$3983, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$50630$auto$opt_dff.cc:219:make_patterns_logic$3821, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$52235$auto$opt_dff.cc:219:make_patterns_logic$3524, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$51255$auto$opt_dff.cc:219:make_patterns_logic$3704, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$50961$auto$opt_dff.cc:219:make_patterns_logic$3758, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$3749, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$51059$auto$opt_dff.cc:219:make_patterns_logic$3740, arst=\rst, srst={ }
  6201 cells in clk=\clk, en=$abc$61907$auto$opt_dff.cc:219:make_patterns_logic$1995, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$51316$auto$opt_dff.cc:219:make_patterns_logic$3695, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$50667$auto$opt_dff.cc:219:make_patterns_logic$3812, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50275$auto$opt_dff.cc:219:make_patterns_logic$3884, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$50728$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$50177$auto$opt_dff.cc:219:make_patterns_logic$3902, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$51218$auto$opt_dff.cc:219:make_patterns_logic$3713, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$51120$auto$opt_dff.cc:219:make_patterns_logic$3731, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$51157$auto$opt_dff.cc:219:make_patterns_logic$3722, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$73568$abc$45439$auto$opt_dff.cc:219:make_patterns_logic$2246, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$50569$auto$opt_dff.cc:219:make_patterns_logic$3830, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$50471$auto$opt_dff.cc:219:make_patterns_logic$3848, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$50373$auto$opt_dff.cc:219:make_patterns_logic$3866, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$50532$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$50042$auto$opt_dff.cc:219:make_patterns_logic$3929, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$50826$auto$opt_dff.cc:219:make_patterns_logic$3785, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$50079$auto$opt_dff.cc:219:make_patterns_logic$3920, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$50765$auto$opt_dff.cc:219:make_patterns_logic$3794, arst=\rst, srst={ }
  24 cells in clk=\clk, en=$abc$72456$auto$opt_dff.cc:219:make_patterns_logic$4332, arst=\rst, srst={ }
  2561 cells in clk=\clk, en=!$abc$67937$auto$opt_reduce.cc:134:opt_pmux$1970, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$75631$abc$47883$auto$opt_dff.cc:219:make_patterns_logic$2009, arst={ }, srst=!$abc$75631$abc$47883$auto$rtlil.cc:2398:Or$4406
  34 cells in clk=\clk, en=$abc$88871$abc$61576$abc$54391$auto$opt_dff.cc:219:make_patterns_logic$3128, arst=\rst, srst={ }

3.36.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77064$abc$49589$auto$opt_dff.cc:219:make_patterns_logic$4010, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77109$abc$52198$auto$opt_dff.cc:219:make_patterns_logic$3533, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77171$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$3542, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77225$abc$50140$auto$opt_dff.cc:219:make_patterns_logic$3911, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77282$abc$76900$abc$49393$auto$opt_dff.cc:219:make_patterns_logic$4046, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77345$abc$76736$abc$49197$auto$opt_dff.cc:219:make_patterns_logic$4082, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77408$abc$76818$abc$49295$auto$opt_dff.cc:219:make_patterns_logic$4064, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77470$abc$49650$auto$opt_dff.cc:219:make_patterns_logic$4001, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77532$abc$49944$auto$opt_dff.cc:219:make_patterns_logic$3947, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77592$abc$49846$auto$opt_dff.cc:219:make_patterns_logic$3965, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77652$abc$76945$abc$49454$auto$opt_dff.cc:219:make_patterns_logic$4037, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77707$abc$49687$auto$opt_dff.cc:219:make_patterns_logic$3992, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77763$abc$49883$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77819$abc$49981$auto$opt_dff.cc:219:make_patterns_logic$3938, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77880$abc$76781$abc$49258$auto$opt_dff.cc:219:make_patterns_logic$4073, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77934$abc$76863$abc$49356$auto$opt_dff.cc:219:make_patterns_logic$4055, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77989$abc$77027$abc$49552$auto$opt_dff.cc:219:make_patterns_logic$4019, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78044$abc$49785$auto$opt_dff.cc:219:make_patterns_logic$3974, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78100$abc$76326$abc$48707$auto$opt_dff.cc:219:make_patterns_logic$4172, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78162$abc$75998$abc$48315$auto$opt_dff.cc:219:make_patterns_logic$4244, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78224$abc$75670$abc$47923$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \rst
Extracted 60 gates and 102 wires to a netlist network with 42 inputs and 33 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78285$abc$76654$abc$49099$auto$opt_dff.cc:219:make_patterns_logic$4100, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78347$abc$76490$abc$48903$auto$opt_dff.cc:219:make_patterns_logic$4136, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78409$abc$76162$abc$48511$auto$opt_dff.cc:219:make_patterns_logic$4208, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78471$abc$75834$abc$48119$auto$opt_dff.cc:219:make_patterns_logic$4280, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78533$abc$76371$abc$48768$auto$opt_dff.cc:219:make_patterns_logic$4163, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78588$abc$76043$abc$48376$auto$opt_dff.cc:219:make_patterns_logic$4235, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78642$abc$75715$abc$47984$auto$opt_dff.cc:219:make_patterns_logic$4307, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78696$abc$73859$abc$45746$memory\key$wren[5][0][0]$y$43917
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78722$abc$76699$abc$49160$auto$opt_dff.cc:219:make_patterns_logic$4091, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78777$abc$76535$abc$48964$auto$opt_dff.cc:219:make_patterns_logic$4127, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78831$abc$76207$abc$48572$auto$opt_dff.cc:219:make_patterns_logic$4199, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78885$abc$75879$abc$48180$auto$opt_dff.cc:219:make_patterns_logic$4271, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78939$abc$76244$abc$48609$auto$opt_dff.cc:219:make_patterns_logic$4190, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79001$abc$75916$abc$48217$auto$opt_dff.cc:219:make_patterns_logic$4262, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79063$abc$73891$abc$45778$auto$opt_dff.cc:219:make_patterns_logic$4323, synchronously reset by $abc$79063$abc$73891$abc$45778$auto$rtlil.cc:2547:NotGate$42495
Extracted 1860 gates and 2911 wires to a netlist network with 1051 inputs and 17 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80930$abc$76572$abc$49001$auto$opt_dff.cc:219:make_patterns_logic$4118, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80992$abc$76408$abc$48805$auto$opt_dff.cc:219:make_patterns_logic$4154, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81055$abc$76080$abc$48413$auto$opt_dff.cc:219:make_patterns_logic$4226, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81117$abc$75752$abc$48021$auto$opt_dff.cc:219:make_patterns_logic$4298, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81179$abc$73831$abc$45718$memory\key$wren[6][0][0]$y$43925
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 11 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81208$abc$76289$abc$48670$auto$opt_dff.cc:219:make_patterns_logic$4181, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81262$abc$75961$abc$48278$auto$opt_dff.cc:219:make_patterns_logic$4253, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81316$abc$73804$abc$45691$memory\key$wren[2][0][0]$y$43895
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81343$abc$76617$abc$49062$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81397$abc$76453$abc$48866$auto$opt_dff.cc:219:make_patterns_logic$4145, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81452$abc$76125$abc$48474$auto$opt_dff.cc:219:make_patterns_logic$4217, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81560$abc$73652$abc$45538$auto$opt_dff.cc:219:make_patterns_logic$1988, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81567$abc$72621$abc$44300$auto$opt_dff.cc:219:make_patterns_logic$2039, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81506$abc$75797$abc$48082$auto$opt_dff.cc:219:make_patterns_logic$4289, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81629$abc$73277$abc$45084$auto$opt_dff.cc:219:make_patterns_logic$2183, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81691$abc$72949$abc$44692$auto$opt_dff.cc:219:make_patterns_logic$2111, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81753$abc$72576$abc$44206$auto$opt_dff.cc:219:make_patterns_logic$2030, asynchronously reset by \rst
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 37 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81819$abc$73240$abc$45047$auto$opt_dff.cc:219:make_patterns_logic$2174, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81877$abc$72912$abc$44655$auto$opt_dff.cc:219:make_patterns_logic$2102, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81935$abc$72531$abc$44137$auto$opt_dff.cc:219:make_patterns_logic$2021, asynchronously reset by \rst
Extracted 62 gates and 109 wires to a netlist network with 47 inputs and 38 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82002$abc$73195$abc$44986$auto$opt_dff.cc:219:make_patterns_logic$2165, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82060$abc$73523$abc$45378$auto$opt_dff.cc:219:make_patterns_logic$2237, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82120$abc$72867$abc$44594$auto$opt_dff.cc:219:make_patterns_logic$2093, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82178$abc$72830$abc$44557$auto$opt_dff.cc:219:make_patterns_logic$2084, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82236$abc$73486$abc$45341$auto$opt_dff.cc:219:make_patterns_logic$2228, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82294$abc$73778$abc$45665$memory\key$wren[3][0][0]$y$43901
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82321$abc$72492$auto$opt_dff.cc:219:make_patterns_logic$2282, asynchronously reset by \rst
Extracted 50 gates and 93 wires to a netlist network with 43 inputs and 27 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82377$abc$73158$abc$44949$auto$opt_dff.cc:219:make_patterns_logic$2156, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82435$abc$72785$abc$44496$auto$opt_dff.cc:219:make_patterns_logic$2075, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82493$abc$73441$abc$45280$auto$opt_dff.cc:219:make_patterns_logic$2219, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 28 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82551$abc$73751$abc$45638$memory\key$wren[4][0][0]$y$43911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82578$abc$73113$abc$44888$auto$opt_dff.cc:219:make_patterns_logic$2147, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82636$abc$72666$abc$44361$auto$opt_dff.cc:219:make_patterns_logic$2048, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82690$abc$73322$abc$45145$auto$opt_dff.cc:219:make_patterns_logic$2192, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82744$abc$73660$abc$45548$auto$opt_dff.cc:219:make_patterns_logic$2264, asynchronously reset by \rst
Extracted 48 gates and 86 wires to a netlist network with 38 inputs and 27 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82800$abc$72994$abc$44753$auto$opt_dff.cc:219:make_patterns_logic$2120, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82854$abc$72748$abc$44459$auto$opt_dff.cc:219:make_patterns_logic$2066, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82912$abc$73404$abc$45243$auto$opt_dff.cc:219:make_patterns_logic$2210, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 30 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82970$abc$73725$abc$45612$memory\key$wren[1][0][0]$y$43885
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 12 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83005$abc$73076$abc$44851$auto$opt_dff.cc:219:make_patterns_logic$2138, asynchronously reset by \rst
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83063$abc$72703$abc$44398$auto$opt_dff.cc:219:make_patterns_logic$2057, asynchronously reset by \rst
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 29 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83121$abc$73359$abc$45182$auto$opt_dff.cc:219:make_patterns_logic$2201, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83179$abc$73697$abc$45585$memory\key$wren[0][0][0]$y$43877
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83207$abc$73031$abc$44790$auto$opt_dff.cc:219:make_patterns_logic$2129, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83265$abc$50238$auto$opt_dff.cc:219:make_patterns_logic$3893, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83322$abc$76982$abc$49491$auto$opt_dff.cc:219:make_patterns_logic$4028, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83383$abc$50863$auto$opt_dff.cc:219:make_patterns_logic$3776, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83440$abc$55824$auto$opt_dff.cc:219:make_patterns_logic$2867, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83494$abc$55861$auto$opt_dff.cc:219:make_patterns_logic$2291, asynchronously reset by \rst
Extracted 37 gates and 74 wires to a netlist network with 37 inputs and 17 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83540$abc$55901$auto$opt_dff.cc:219:make_patterns_logic$2309, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83594$abc$55962$auto$opt_dff.cc:219:make_patterns_logic$2318, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83632$abc$55999$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83686$abc$56060$auto$opt_dff.cc:219:make_patterns_logic$2336, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83724$abc$56097$auto$opt_dff.cc:219:make_patterns_logic$2345, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83778$abc$56158$auto$opt_dff.cc:219:make_patterns_logic$2354, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83816$abc$56195$auto$opt_dff.cc:219:make_patterns_logic$2363, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83870$abc$56256$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83908$abc$56293$auto$opt_dff.cc:219:make_patterns_logic$2516, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83962$abc$56354$auto$opt_dff.cc:219:make_patterns_logic$2498, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84016$abc$56415$auto$opt_dff.cc:219:make_patterns_logic$2480, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84070$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$2462, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84124$abc$56537$auto$opt_dff.cc:219:make_patterns_logic$2444, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84178$abc$56598$auto$opt_dff.cc:219:make_patterns_logic$2426, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84232$abc$56659$auto$opt_dff.cc:219:make_patterns_logic$2408, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84286$abc$56720$auto$opt_dff.cc:219:make_patterns_logic$2390, asynchronously reset by \rst
Extracted 47 gates and 90 wires to a netlist network with 43 inputs and 27 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84340$abc$56781$auto$opt_dff.cc:219:make_patterns_logic$2507, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84378$abc$56818$auto$opt_dff.cc:219:make_patterns_logic$2489, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84416$abc$56855$auto$opt_dff.cc:219:make_patterns_logic$2471, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84454$abc$56892$auto$opt_dff.cc:219:make_patterns_logic$2453, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84492$abc$56929$auto$opt_dff.cc:219:make_patterns_logic$2435, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84530$abc$56966$auto$opt_dff.cc:219:make_patterns_logic$2417, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84568$abc$57003$auto$opt_dff.cc:219:make_patterns_logic$2399, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84606$abc$57040$auto$opt_dff.cc:219:make_patterns_logic$2381, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84644$abc$57077$auto$opt_dff.cc:219:make_patterns_logic$2534, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84696$abc$57135$auto$opt_dff.cc:219:make_patterns_logic$2570, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.112.1. Executing ABC.

3.36.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84750$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$2606, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.113.1. Executing ABC.

3.36.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84804$abc$57257$auto$opt_dff.cc:219:make_patterns_logic$2642, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.114.1. Executing ABC.

3.36.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84858$abc$57318$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.115.1. Executing ABC.

3.36.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84912$abc$57379$auto$opt_dff.cc:219:make_patterns_logic$2714, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.116.1. Executing ABC.

3.36.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84966$abc$57440$auto$opt_dff.cc:219:make_patterns_logic$2750, asynchronously reset by \rst
Extracted 47 gates and 89 wires to a netlist network with 42 inputs and 26 outputs.

3.36.117.1. Executing ABC.

3.36.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85020$abc$57501$auto$opt_dff.cc:219:make_patterns_logic$2786, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.118.1. Executing ABC.

3.36.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85075$abc$57562$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.119.1. Executing ABC.

3.36.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85115$abc$57602$auto$opt_dff.cc:219:make_patterns_logic$2561, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.120.1. Executing ABC.

3.36.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85153$abc$57639$auto$opt_dff.cc:219:make_patterns_logic$2597, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.121.1. Executing ABC.

3.36.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85191$abc$57676$auto$opt_dff.cc:219:make_patterns_logic$2633, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.122.1. Executing ABC.

3.36.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85229$abc$57713$auto$opt_dff.cc:219:make_patterns_logic$2669, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.123.1. Executing ABC.

3.36.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85267$abc$57750$auto$opt_dff.cc:219:make_patterns_logic$2705, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.124.1. Executing ABC.

3.36.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85305$abc$57787$auto$opt_dff.cc:219:make_patterns_logic$2741, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.125.1. Executing ABC.

3.36.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85343$abc$57824$auto$opt_dff.cc:219:make_patterns_logic$2777, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.126.1. Executing ABC.

3.36.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85381$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$2552, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.127.1. Executing ABC.

3.36.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85433$abc$57919$auto$opt_dff.cc:219:make_patterns_logic$2588, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.128.1. Executing ABC.

3.36.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85485$abc$57977$auto$opt_dff.cc:219:make_patterns_logic$2624, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.129.1. Executing ABC.

3.36.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85537$abc$58035$auto$opt_dff.cc:219:make_patterns_logic$2660, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.130.1. Executing ABC.

3.36.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85589$abc$58093$auto$opt_dff.cc:219:make_patterns_logic$2696, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.131.1. Executing ABC.

3.36.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85641$abc$58151$auto$opt_dff.cc:219:make_patterns_logic$2732, asynchronously reset by \rst
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 23 outputs.

3.36.132.1. Executing ABC.

3.36.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85693$abc$58209$auto$opt_dff.cc:219:make_patterns_logic$2768, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.133.1. Executing ABC.

3.36.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85745$abc$58267$auto$opt_dff.cc:219:make_patterns_logic$2804, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.134.1. Executing ABC.

3.36.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85799$abc$58325$auto$opt_dff.cc:219:make_patterns_logic$2543, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.135.1. Executing ABC.

3.36.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85839$abc$58365$auto$opt_dff.cc:219:make_patterns_logic$2579, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.136.1. Executing ABC.

3.36.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85879$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$2615, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.137.1. Executing ABC.

3.36.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85919$abc$58445$auto$opt_dff.cc:219:make_patterns_logic$2651, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.138.1. Executing ABC.

3.36.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85959$abc$58485$auto$opt_dff.cc:219:make_patterns_logic$2687, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.139.1. Executing ABC.

3.36.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85999$abc$58525$auto$opt_dff.cc:219:make_patterns_logic$2723, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.140.1. Executing ABC.

3.36.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86039$abc$58565$auto$opt_dff.cc:219:make_patterns_logic$2759, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.141.1. Executing ABC.

3.36.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86079$abc$58605$auto$opt_dff.cc:219:make_patterns_logic$2795, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.142.1. Executing ABC.

3.36.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86117$abc$58645$abc$53080$auto$opt_dff.cc:219:make_patterns_logic$3371, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.143.1. Executing ABC.

3.36.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86168$abc$58700$abc$53472$auto$opt_dff.cc:219:make_patterns_logic$3299, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.144.1. Executing ABC.

3.36.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86219$abc$58755$abc$53864$auto$opt_dff.cc:219:make_patterns_logic$3227, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.145.1. Executing ABC.

3.36.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86270$abc$58810$abc$54256$auto$opt_dff.cc:219:make_patterns_logic$3155, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.146.1. Executing ABC.

3.36.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86321$abc$58865$abc$54648$auto$opt_dff.cc:219:make_patterns_logic$3083, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.147.1. Executing ABC.

3.36.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86371$abc$58920$abc$55040$auto$opt_dff.cc:219:make_patterns_logic$3011, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.148.1. Executing ABC.

3.36.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86421$abc$58975$abc$55432$auto$opt_dff.cc:219:make_patterns_logic$2939, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.149.1. Executing ABC.

3.36.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86471$abc$59030$auto$opt_dff.cc:219:make_patterns_logic$2858, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.150.1. Executing ABC.

3.36.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86525$abc$59091$abc$52982$auto$opt_dff.cc:219:make_patterns_logic$3389, asynchronously reset by \rst
Extracted 36 gates and 73 wires to a netlist network with 37 inputs and 16 outputs.

3.36.151.1. Executing ABC.

3.36.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86571$abc$59137$abc$53374$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.152.1. Executing ABC.

3.36.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86622$abc$59192$abc$53766$auto$opt_dff.cc:219:make_patterns_logic$3245, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.153.1. Executing ABC.

3.36.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86673$abc$59247$abc$54158$auto$opt_dff.cc:219:make_patterns_logic$3173, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.154.1. Executing ABC.

3.36.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86724$abc$59302$abc$54550$auto$opt_dff.cc:219:make_patterns_logic$3101, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.155.1. Executing ABC.

3.36.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86774$abc$59357$abc$54942$auto$opt_dff.cc:219:make_patterns_logic$3029, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.156.1. Executing ABC.

3.36.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86824$abc$59412$abc$55334$auto$opt_dff.cc:219:make_patterns_logic$2957, asynchronously reset by \rst
Extracted 43 gates and 84 wires to a netlist network with 41 inputs and 23 outputs.

3.36.157.1. Executing ABC.

3.36.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86875$abc$59467$abc$55726$auto$opt_dff.cc:219:make_patterns_logic$2885, asynchronously reset by \rst
Extracted 37 gates and 74 wires to a netlist network with 37 inputs and 17 outputs.

3.36.158.1. Executing ABC.

3.36.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86925$abc$59522$abc$53019$auto$opt_dff.cc:219:make_patterns_logic$3380, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.36.159.1. Executing ABC.

3.36.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86969$abc$59565$abc$53411$auto$opt_dff.cc:219:make_patterns_logic$3308, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.160.1. Executing ABC.

3.36.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87012$abc$59608$abc$53803$auto$opt_dff.cc:219:make_patterns_logic$3236, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.161.1. Executing ABC.

3.36.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87055$abc$59651$abc$54195$auto$opt_dff.cc:219:make_patterns_logic$3164, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.36.162.1. Executing ABC.

3.36.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87097$abc$59694$abc$54587$auto$opt_dff.cc:219:make_patterns_logic$3092, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.36.163.1. Executing ABC.

3.36.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87139$abc$59737$abc$54979$auto$opt_dff.cc:219:make_patterns_logic$3020, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.36.164.1. Executing ABC.

3.36.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87181$abc$59780$abc$55371$auto$opt_dff.cc:219:make_patterns_logic$2948, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.36.165.1. Executing ABC.

3.36.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87224$abc$59823$abc$55763$auto$opt_dff.cc:219:make_patterns_logic$2876, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.166.1. Executing ABC.

3.36.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87262$abc$59884$abc$53276$auto$opt_dff.cc:219:make_patterns_logic$3335, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.167.1. Executing ABC.

3.36.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87313$abc$59939$abc$53668$auto$opt_dff.cc:219:make_patterns_logic$3263, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.168.1. Executing ABC.

3.36.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87364$abc$59994$abc$54060$auto$opt_dff.cc:219:make_patterns_logic$3191, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.169.1. Executing ABC.

3.36.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87415$abc$60049$abc$54452$auto$opt_dff.cc:219:make_patterns_logic$3119, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.36.170.1. Executing ABC.

3.36.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87466$abc$60104$abc$54844$auto$opt_dff.cc:219:make_patterns_logic$3047, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.171.1. Executing ABC.

3.36.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87516$abc$60159$abc$55236$auto$opt_dff.cc:219:make_patterns_logic$2975, asynchronously reset by \rst
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 22 outputs.

3.36.172.1. Executing ABC.

3.36.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87567$abc$60214$abc$55628$auto$opt_dff.cc:219:make_patterns_logic$2903, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.173.1. Executing ABC.

3.36.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87617$abc$60269$auto$opt_dff.cc:219:make_patterns_logic$2822, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.174.1. Executing ABC.

3.36.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87661$abc$60324$abc$53313$auto$opt_dff.cc:219:make_patterns_logic$3326, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.175.1. Executing ABC.

3.36.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87704$abc$60367$abc$53705$auto$opt_dff.cc:219:make_patterns_logic$3254, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.176.1. Executing ABC.

3.36.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87747$abc$60410$abc$54097$auto$opt_dff.cc:219:make_patterns_logic$3182, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.177.1. Executing ABC.

3.36.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87790$abc$60453$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$3110, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.36.178.1. Executing ABC.

3.36.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87832$abc$60496$abc$54881$auto$opt_dff.cc:219:make_patterns_logic$3038, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.36.179.1. Executing ABC.

3.36.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87874$abc$60539$abc$55273$auto$opt_dff.cc:219:make_patterns_logic$2966, asynchronously reset by \rst
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 14 outputs.

3.36.180.1. Executing ABC.

3.36.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87917$abc$60582$abc$55665$auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by \rst
Extracted 37 gates and 74 wires to a netlist network with 37 inputs and 17 outputs.

3.36.181.1. Executing ABC.

3.36.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87960$abc$60625$auto$opt_dff.cc:219:make_patterns_logic$2813, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.182.1. Executing ABC.

3.36.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88010$abc$60668$abc$53117$auto$opt_dff.cc:219:make_patterns_logic$3362, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.36.183.1. Executing ABC.

3.36.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88065$abc$60729$abc$53509$auto$opt_dff.cc:219:make_patterns_logic$3290, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.36.184.1. Executing ABC.

3.36.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88120$abc$60790$abc$53901$auto$opt_dff.cc:219:make_patterns_logic$3218, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.36.185.1. Executing ABC.

3.36.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88175$abc$60851$abc$54293$auto$opt_dff.cc:219:make_patterns_logic$3146, asynchronously reset by \rst
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 26 outputs.

3.36.186.1. Executing ABC.

3.36.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88230$abc$60912$abc$54685$auto$opt_dff.cc:219:make_patterns_logic$3074, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.187.1. Executing ABC.

3.36.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88284$abc$60973$abc$55077$auto$opt_dff.cc:219:make_patterns_logic$3002, asynchronously reset by \rst
Extracted 45 gates and 86 wires to a netlist network with 41 inputs and 25 outputs.

3.36.188.1. Executing ABC.

3.36.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88338$abc$61034$abc$55469$auto$opt_dff.cc:219:make_patterns_logic$2930, asynchronously reset by \rst
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 21 outputs.

3.36.189.1. Executing ABC.

3.36.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88392$abc$61095$auto$opt_dff.cc:219:make_patterns_logic$2849, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.190.1. Executing ABC.

3.36.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88430$abc$61132$abc$53178$auto$opt_dff.cc:219:make_patterns_logic$3353, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.36.191.1. Executing ABC.

3.36.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88470$abc$61169$abc$53570$auto$opt_dff.cc:219:make_patterns_logic$3281, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.36.192.1. Executing ABC.

3.36.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88509$abc$61206$abc$53962$auto$opt_dff.cc:219:make_patterns_logic$3209, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.36.193.1. Executing ABC.

3.36.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88548$abc$61243$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$3137, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.36.194.1. Executing ABC.

3.36.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88587$abc$61280$abc$54746$auto$opt_dff.cc:219:make_patterns_logic$3065, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.195.1. Executing ABC.

3.36.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88625$abc$61317$abc$55138$auto$opt_dff.cc:219:make_patterns_logic$2993, asynchronously reset by \rst
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.36.196.1. Executing ABC.

3.36.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88663$abc$61354$abc$55530$auto$opt_dff.cc:219:make_patterns_logic$2921, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.36.197.1. Executing ABC.

3.36.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88701$abc$61391$auto$opt_dff.cc:219:make_patterns_logic$2840, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 11 outputs.

3.36.198.1. Executing ABC.

3.36.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88741$abc$61447$abc$53215$auto$opt_dff.cc:219:make_patterns_logic$3344, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.36.199.1. Executing ABC.

3.36.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88785$abc$61490$abc$53607$auto$opt_dff.cc:219:make_patterns_logic$3272, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.200.1. Executing ABC.

3.36.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88828$abc$61533$abc$53999$auto$opt_dff.cc:219:make_patterns_logic$3200, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.36.201.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~4 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 73172 unused wires.
<suppressed ~127 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_EE3RnM/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 19952 gates and 22126 wires to a netlist network with 2174 inputs and 2408 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 2174  #Luts =  6494  Max Lvl =  12  Avg Lvl =   7.15  [   2.52 sec. at Pass 0]
DE:   #PIs = 2174  #Luts =  5625  Max Lvl =  12  Avg Lvl =   6.16  [ 128.59 sec. at Pass 1]
DE:   #PIs = 2174  #Luts =  5560  Max Lvl =  12  Avg Lvl =   6.15  [  22.43 sec. at Pass 2]
DE:   #PIs = 2174  #Luts =  5560  Max Lvl =  12  Avg Lvl =   6.15  [  32.23 sec. at Pass 3]
DE:   #PIs = 2174  #Luts =  5555  Max Lvl =  11  Avg Lvl =   6.04  [  22.05 sec. at Pass 4]
DE:   #PIs = 2174  #Luts =  5554  Max Lvl =  12  Avg Lvl =   5.93  [  34.11 sec. at Pass 5]
DE:   #PIs = 2174  #Luts =  5554  Max Lvl =  12  Avg Lvl =   5.93  [  21.68 sec. at Pass 6]
DE:   #PIs = 2174  #Luts =  5554  Max Lvl =  12  Avg Lvl =   5.93  [  33.73 sec. at Pass 7]
DE:   #PIs = 2174  #Luts =  5554  Max Lvl =  12  Avg Lvl =   5.93  [  22.25 sec. at Pass 8]
DE:   #PIs = 2174  #Luts =  5554  Max Lvl =  12  Avg Lvl =   5.93  [   3.56 sec. at Pass 9]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 21785 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.42. Printing statistics.

=== rc4 ===

   Number of wires:               6981
   Number of wire bits:           8157
   Number of public wires:         147
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7743
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2059
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                     56
     $_SDFFE_PN0P_                  10
     $_SDFFE_PN1P_                   1
     $_SDFFE_PP0P_                   8
     $lut                         5548
     adder_carry                    52


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== rc4 ===

   Number of wires:               7019
   Number of wire bits:           8195
   Number of public wires:         147
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7781
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2115
     $_DFFE_PP1P_                    1
     $_DFF_P_                       19
     $_MUX_                         38
     $lut                         5548
     adder_carry                    52


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9959 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~180622 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~163215 debug messages>
Removed a total of 54405 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 30979 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~10113 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 3342 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_EE3RnM/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 17042 gates and 19226 wires to a netlist network with 2182 inputs and 2400 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 2182  #Luts =  5563  Max Lvl =  12  Avg Lvl =   6.12  [   0.82 sec. at Pass 0]
DE:   #PIs = 2182  #Luts =  5563  Max Lvl =  12  Avg Lvl =   6.12  [  60.54 sec. at Pass 1]
DE:   #PIs = 2182  #Luts =  5563  Max Lvl =  12  Avg Lvl =   6.12  [  15.95 sec. at Pass 2]
DE:   #PIs = 2182  #Luts =  5563  Max Lvl =  12  Avg Lvl =   6.12  [  22.23 sec. at Pass 3]
DE:   #PIs = 2182  #Luts =  5563  Max Lvl =  12  Avg Lvl =   6.12  [  16.75 sec. at Pass 4]
DE:   #PIs = 2182  #Luts =  5563  Max Lvl =  12  Avg Lvl =   6.12  [  27.76 sec. at Pass 5]
DE:   #PIs = 2182  #Luts =  5560  Max Lvl =  12  Avg Lvl =   6.29  [   3.22 sec. at Pass 6]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 16397 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \rc4

3.56.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== rc4 ===

   Number of wires:               6990
   Number of wire bits:           8166
   Number of public wires:         147
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7754
     $lut                         5559
     adder_carry                    52
     dffsre                       2143


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\rc4'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 24fa5b74a4, CPU: user 289.32s system 10.42s, MEM: 524.46 MB peak
Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os)
Time spent: 92% 6x abc (2649 sec), 3% 34x opt_dff (108 sec), ...
real 1051.84
user 2702.44
sys 149.48
