Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CS152A\lab3\seven_segment_decoder.v" into library work
Parsing module <seven_segment_decoder>.
Analyzing Verilog file "E:\CS152A\lab3\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "E:\CS152A\lab3\state_machine.v" into library work
Parsing module <state_machine>.
Analyzing Verilog file "E:\CS152A\lab3\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "E:\CS152A\lab3\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "E:\CS152A\lab3\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "E:\CS152A\lab3\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "E:\CS152A\lab3\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clock>.
WARNING:HDLCompiler:1127 - "E:\CS152A\lab3\top.v" Line 40: Assignment to hz2_clk ignored, since the identifier is never used

Elaborating module <debouncer>.

Elaborating module <debounce>.

Elaborating module <state_machine>.

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\counter.v" Line 35: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\counter.v" Line 39: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <display>.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\display.v" Line 39: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\display.v" Line 42: Result of 6-bit expression is truncated to fit in 4-bit target.

Elaborating module <seven_segment_decoder>.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 29: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 30: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 31: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 32: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 33: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 34: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 35: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 36: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 37: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\CS152A\lab3\seven_segment_decoder.v" Line 38: Result of 32-bit expression is truncated to fit in 7-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\CS152A\lab3\top.v".
INFO:Xst:3210 - "E:\CS152A\lab3\top.v" line 39: Output port <hz2_clk> of the instance <clock_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS152A\lab3\top.v" line 39: Output port <blink_clk> of the instance <clock_module> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clock>.
    Related source file is "E:\CS152A\lab3\clock.v".
    Found 32-bit register for signal <hz1_counter>.
    Found 1-bit register for signal <hz2_clk>.
    Found 32-bit register for signal <hz2_counter>.
    Found 1-bit register for signal <faster_clk>.
    Found 32-bit register for signal <faster_counter>.
    Found 1-bit register for signal <blink_clk>.
    Found 32-bit register for signal <blink_counter>.
    Found 1-bit register for signal <hz1_clk>.
    Found 32-bit adder for signal <hz1_counter[31]_GND_2_o_add_2_OUT> created at line 38.
    Found 32-bit adder for signal <hz2_counter[31]_GND_2_o_add_5_OUT> created at line 44.
    Found 32-bit adder for signal <faster_counter[31]_GND_2_o_add_8_OUT> created at line 50.
    Found 32-bit adder for signal <blink_counter[31]_GND_2_o_add_11_OUT> created at line 56.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
Unit <clock> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "E:\CS152A\lab3\debouncer.v".
    Summary:
	no macro.
Unit <debouncer> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "E:\CS152A\lab3\debounce.v".
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <clk_en_d>.
    Found 3-bit register for signal <step_d>.
    Found 1-bit register for signal <output_signal>.
    Found 17-bit register for signal <clk_dv>.
    Found 18-bit adder for signal <n0016> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <state_machine>.
    Related source file is "E:\CS152A\lab3\state_machine.v".
        STATE_COUNTING = 0
        STATE_PAUSED = 1
        STATE_ADJ_SECONDS = 2
        STATE_ADJ_MINUTES = 3
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <current_state>.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_next_state[1]_Mux_15_o> created at line 41.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_Mux_17_o> created at line 41.
    Found 1-bit 4-to-1 multiplexer for signal <current_state[1]_GND_5_o_Mux_18_o> created at line 41.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   4 Multiplexer(s).
Unit <state_machine> synthesized.

Synthesizing Unit <counter>.
    Related source file is "E:\CS152A\lab3\counter.v".
    Found 6-bit register for signal <seconds>.
    Found 6-bit register for signal <minutes>.
    Found 6-bit adder for signal <seconds[5]_GND_8_o_add_2_OUT> created at line 35.
    Found 6-bit adder for signal <minutes[5]_GND_8_o_add_4_OUT> created at line 39.
    Found 6-bit comparator greater for signal <seconds[5]_PWR_8_o_LessThan_2_o> created at line 34
    Found 6-bit comparator lessequal for signal <minutes[5]_PWR_8_o_LessThan_4_o> created at line 38
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <counter> synthesized.

Synthesizing Unit <display>.
    Related source file is "E:\CS152A\lab3\display.v".
    Found 4-bit register for signal <selects>.
    Found 32-bit register for signal <display_number>.
    Found 7-bit register for signal <segments>.
    Found 32-bit subtractor for signal <display_number[31]_unary_minus_14_OUT> created at line 85.
    Found 32-bit subtractor for signal <GND_9_o_unary_minus_16_OUT> created at line 85.
    Found 32-bit adder for signal <display_number[31]_GND_9_o_add_12_OUT> created at line 85.
    Found 4x4-bit Read Only RAM for signal <_n0058>
    Found 7-bit 4-to-1 multiplexer for signal <_n0048> created at line 67.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_10_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_11_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_11_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_11_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_11_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_11_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <n0189> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_11_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <seven_segment_decoder>.
    Related source file is "E:\CS152A\lab3\seven_segment_decoder.v".
WARNING:Xst:737 - Found 1-bit latch for signal <segments<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segments<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segments<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segments<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segments<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segments<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <segments<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
Unit <seven_segment_decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 65
 10-bit adder                                          : 8
 18-bit adder                                          : 4
 32-bit adder                                          : 5
 32-bit subtractor                                     : 2
 6-bit adder                                           : 22
 7-bit adder                                           : 8
 8-bit adder                                           : 8
 9-bit adder                                           : 8
# Registers                                            : 30
 1-bit register                                        : 12
 18-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 4
 32-bit register                                       : 5
 4-bit register                                        : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
# Latches                                              : 30
 1-bit latch                                           : 30
# Comparators                                          : 30
 10-bit comparator lessequal                           : 4
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 13
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 109
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <rst> is unconnected in block <debouncer>.
   It will be removed from the design.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <hz1_counter>: 1 register on signal <hz1_counter>.
The following registers are absorbed into counter <faster_counter>: 1 register on signal <faster_counter>.
The following registers are absorbed into counter <hz2_counter>: 1 register on signal <hz2_counter>.
The following registers are absorbed into counter <blink_counter>: 1 register on signal <blink_counter>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <seconds>: 1 register on signal <seconds>.
The following registers are absorbed into counter <minutes>: 1 register on signal <minutes>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
INFO:Xst:3231 - The small RAM <Mram__n0058> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <display_number<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 33
 18-bit adder                                          : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder carry in                                  : 2
 6-bit adder carry in                                  : 24
# Counters                                             : 6
 32-bit up counter                                     : 4
 6-bit up counter                                      : 2
# Registers                                            : 141
 Flip-Flops                                            : 141
# Comparators                                          : 30
 10-bit comparator lessequal                           : 4
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 13
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 109
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <display_number_2> in Unit <display> is equivalent to the following 29 FFs/Latches, which will be removed : <display_number_3> <display_number_4> <display_number_5> <display_number_6> <display_number_7> <display_number_8> <display_number_9> <display_number_10> <display_number_11> <display_number_12> <display_number_13> <display_number_14> <display_number_15> <display_number_16> <display_number_17> <display_number_18> <display_number_19> <display_number_20> <display_number_21> <display_number_22> <display_number_23> <display_number_24> <display_number_25> <display_number_26> <display_number_27> <display_number_28> <display_number_29> <display_number_30> <display_number_31> 

Optimizing unit <top> ...

Optimizing unit <clock> ...

Optimizing unit <debounce> ...

Optimizing unit <state_machine> ...

Optimizing unit <counter> ...

Optimizing unit <display> ...

Optimizing unit <seven_segment_decoder> ...
WARNING:Xst:2677 - Node <clock_module/blink_counter_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_counter_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_counter_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/blink_clk> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_module/hz2_clk> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/step_d_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/step_d_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/step_d_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_en_d> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_dv_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/clk_en> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer/rst/output_signal> of sequential type is unconnected in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_1> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_2> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_0> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_3> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_4> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_5> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/st/segments_6> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_1> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_2> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_0> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_3> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_4> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_5> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <display_module/mt/segments_6> is equivalent to a wire in block <top>.
WARNING:Xst:1293 - FF/Latch <display_module/display_number_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/hz1_counter_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/hz1_counter_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/hz1_counter_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/hz1_counter_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/hz1_counter_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/hz1_counter_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock_module/faster_counter_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_en> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_en> <debouncer/pause/clk_en> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_en_d> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_en_d> <debouncer/pause/clk_en_d> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_0> <debouncer/pause/clk_dv_0> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_1> <debouncer/pause/clk_dv_1> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_2> <debouncer/pause/clk_dv_2> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_3> <debouncer/pause/clk_dv_3> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_4> <debouncer/pause/clk_dv_4> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_5> <debouncer/pause/clk_dv_5> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_6> <debouncer/pause/clk_dv_6> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_7> <debouncer/pause/clk_dv_7> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_8> <debouncer/pause/clk_dv_8> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_9> <debouncer/pause/clk_dv_9> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_10> <debouncer/pause/clk_dv_10> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_11> <debouncer/pause/clk_dv_11> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_12> <debouncer/pause/clk_dv_12> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_13> <debouncer/pause/clk_dv_13> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_14> <debouncer/pause/clk_dv_14> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_15> <debouncer/pause/clk_dv_15> 
INFO:Xst:2261 - The FF/Latch <debouncer/sel/clk_dv_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <debouncer/adj/clk_dv_16> <debouncer/pause/clk_dv_16> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <debouncer/sel/step_d_1>.
	Found 2-bit shift register for signal <debouncer/adj/step_d_1>.
	Found 2-bit shift register for signal <debouncer/pause/step_d_1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 319
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 57
#      LUT2                        : 57
#      LUT3                        : 6
#      LUT4                        : 21
#      LUT5                        : 24
#      LUT6                        : 29
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 115
#      FD                          : 82
#      FDE                         : 17
#      LD                          : 16
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             115  out of  18224     0%  
 Number of Slice LUTs:                  201  out of   9112     2%  
    Number used as Logic:               198  out of   9112     2%  
    Number used as Memory:                3  out of   2176     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    206
   Number with an unused Flip Flop:      91  out of    206    44%  
   Number with an unused LUT:             5  out of    206     2%  
   Number of fully used LUT-FF pairs:   110  out of    206    53%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                | Load  |
-------------------------------------------------------------------------------------+--------------------------------------+-------+
clk                                                                                  | BUFGP                                | 75    |
clock_module/hz1_clk                                                                 | NONE(fsm/current_state_1)            | 14    |
fsm/current_state[1]_GND_5_o_Mux_18_o(fsm/Mmux_current_state[1]_GND_5_o_Mux_18_o11:O)| NONE(*)(fsm/next_state_0)            | 2     |
clock_module/faster_clk                                                              | NONE(display_module/segments_6)      | 13    |
display_module/so/_n0033<1>(display_module/so/_n0033<1>11:O)                         | NONE(*)(display_module/so/segments_1)| 7     |
display_module/mo/_n0033<1>(display_module/mo/_n0033<1>11:O)                         | NONE(*)(display_module/mo/segments_1)| 7     |
-------------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.134ns (Maximum Frequency: 241.882MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 1658 / 81
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            clock_module/hz1_counter_8 (FF)
  Destination:       clock_module/hz1_counter_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_module/hz1_counter_8 to clock_module/hz1_counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  clock_module/hz1_counter_8 (clock_module/hz1_counter_8)
     LUT6:I0->O            3   0.203   0.898  clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>4 (clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>3)
     LUT6:I2->O           14   0.203   0.958  clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5 (clock_module/hz1_counter[31]_GND_2_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  clock_module/hz1_counter_25_rstpot (clock_module/hz1_counter_25_rstpot)
     FD:D                      0.102          clock_module/hz1_counter_25
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/faster_clk'
  Clock period: 2.025ns (frequency: 493.876MHz)
  Total number of paths / destination ports: 25 / 13
-------------------------------------------------------------------------
Delay:               2.025ns (Levels of Logic = 1)
  Source:            display_module/display_number_0 (FF)
  Destination:       display_module/segments_6 (FF)
  Source Clock:      clock_module/faster_clk rising
  Destination Clock: clock_module/faster_clk rising

  Data Path: display_module/display_number_0 to display_module/segments_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.273  display_module/display_number_0 (display_module/display_number_0)
     LUT6:I0->O            1   0.203   0.000  display_module/Mmux__n004873 (display_module/_n0048<6>)
     FDE:D                     0.102          display_module/segments_6
    ----------------------------------------
    Total                      2.025ns (0.752ns logic, 1.273ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/hz1_clk'
  Clock period: 4.134ns (frequency: 241.882MHz)
  Total number of paths / destination ports: 238 / 12
-------------------------------------------------------------------------
Delay:               4.134ns (Levels of Logic = 3)
  Source:            fsm/current_state_1 (FF)
  Destination:       c/seconds_2 (FF)
  Source Clock:      clock_module/hz1_clk rising
  Destination Clock: clock_module/hz1_clk rising

  Data Path: fsm/current_state_1 to c/seconds_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.961  fsm/current_state_1 (fsm/current_state_1)
     LUT2:I0->O            6   0.203   0.849  fsm/paused<1>1 (paused)
     LUT6:I4->O            8   0.203   1.167  c/_n00343 (c/_n00343)
     LUT6:I0->O            1   0.203   0.000  c/seconds_2_rstpot (c/seconds_2_rstpot)
     FD:D                      0.102          c/seconds_2
    ----------------------------------------
    Total                      4.134ns (1.158ns logic, 2.976ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            btnr (PAD)
  Destination:       debouncer/pause/Mshreg_step_d_1 (FF)
  Destination Clock: clk rising

  Data Path: btnr to debouncer/pause/Mshreg_step_d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btnr_IBUF (btnr_IBUF)
     SRLC16E:D                -0.060          debouncer/pause/Mshreg_step_d_1
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_module/faster_clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            display_module/segments_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clock_module/faster_clk rising

  Data Path: display_module/segments_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  display_module/segments_6 (display_module/segments_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/faster_clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_module/faster_clk    |    2.025|         |         |         |
clock_module/hz1_clk       |    3.070|         |         |         |
display_module/mo/_n0033<1>|         |    1.630|         |         |
display_module/so/_n0033<1>|         |    1.613|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/hz1_clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clock_module/hz1_clk                 |    4.134|         |         |         |
fsm/current_state[1]_GND_5_o_Mux_18_o|         |    1.179|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock display_module/mo/_n0033<1>
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clock_module/hz1_clk|         |         |    3.242|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock display_module/so/_n0033<1>
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clock_module/hz1_clk|         |         |    3.356|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsm/current_state[1]_GND_5_o_Mux_18_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |         |         |    1.568|         |
clock_module/hz1_clk|         |         |    1.888|         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.68 secs
 
--> 

Total memory usage is 259260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  152 (   0 filtered)
Number of infos    :   24 (   0 filtered)

