<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › 8390 › 8390.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>8390.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Generic NS8390 register definitions. */</span>
<span class="cm">/* This file is part of Donald Becker&#39;s 8390 drivers, and is distributed</span>
<span class="cm">   under the same license. Auto-loading of 8390.o only in v2.2 - Paul G.</span>
<span class="cm">   Some of these names and comments originated from the Crynwr</span>
<span class="cm">   packet drivers, which are distributed under the GPL. */</span>

<span class="cp">#ifndef _8390_h</span>
<span class="cp">#define _8390_h</span>

<span class="cp">#include &lt;linux/if_ether.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/irqreturn.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>

<span class="cp">#define TX_PAGES 12	</span><span class="cm">/* Two Tx slots */</span><span class="cp"></span>

<span class="cm">/* The 8390 specific per-packet-header format. */</span>
<span class="k">struct</span> <span class="n">e8390_pkt_hdr</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">status</span><span class="p">;</span> <span class="cm">/* status */</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">next</span><span class="p">;</span>   <span class="cm">/* pointer to next packet. */</span>
  <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">count</span><span class="p">;</span> <span class="cm">/* header + packet length in bytes */</span>
<span class="p">};</span>

<span class="cp">#ifdef notdef</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ei_debug</span><span class="p">;</span>
<span class="cp">#else</span>
<span class="cp">#define ei_debug 1</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ei_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">eip_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="cp">#endif</span>


<span class="cm">/* Without I/O delay - non ISA or later chips */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">NS8390_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">startp</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ei_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ei_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">irqreturn_t</span> <span class="n">ei_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ei_tx_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">netdev_tx_t</span> <span class="n">ei_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ei_set_multicast_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">ei_get_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">ei_netdev_ops</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">__alloc_ei_netdev</span><span class="p">(</span><span class="kt">int</span> <span class="n">size</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="nf">alloc_ei_netdev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__alloc_ei_netdev</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* With I/O delay form */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">NS8390p_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">startp</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">eip_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">eip_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">irqreturn_t</span> <span class="n">eip_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">eip_tx_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">netdev_tx_t</span> <span class="n">eip_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">eip_set_multicast_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">eip_get_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">eip_netdev_ops</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">__alloc_eip_netdev</span><span class="p">(</span><span class="kt">int</span> <span class="n">size</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="nf">alloc_eip_netdev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__alloc_eip_netdev</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* You have one of these per-board */</span>
<span class="k">struct</span> <span class="n">ei_device</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">reset_8390</span><span class="p">)(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">get_8390_hdr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">e8390_pkt_hdr</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">block_output</span><span class="p">)(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">block_input</span><span class="p">)(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rmem_start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rmem_end</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mcfilter</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="n">open</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">word16</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>  		<span class="cm">/* We have the 16-bit (vs 8-bit) version of the card. */</span>
	<span class="kt">unsigned</span> <span class="n">bigendian</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* 16-bit big endian mode. Do NOT */</span>
					<span class="cm">/* set this on random 8390 clones! */</span>
	<span class="kt">unsigned</span> <span class="n">txing</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Transmit Active */</span>
	<span class="kt">unsigned</span> <span class="n">irqlock</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* 8390&#39;s intrs disabled when &#39;1&#39;. */</span>
	<span class="kt">unsigned</span> <span class="n">dmaing</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Remote DMA Active */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">tx_start_page</span><span class="p">,</span> <span class="n">rx_start_page</span><span class="p">,</span> <span class="n">stop_page</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">current_page</span><span class="p">;</span>	<span class="cm">/* Read pointer in buffer  */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">interface_num</span><span class="p">;</span>	<span class="cm">/* Net port (AUI, 10bT.) to use. */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">txqueue</span><span class="p">;</span>		<span class="cm">/* Tx Packet buffer queue length. */</span>
	<span class="kt">short</span> <span class="n">tx1</span><span class="p">,</span> <span class="n">tx2</span><span class="p">;</span>			<span class="cm">/* Packet lengths for ping-pong tx. */</span>
	<span class="kt">short</span> <span class="n">lasttx</span><span class="p">;</span>			<span class="cm">/* Alpha version consistency check. */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg0</span><span class="p">;</span>		<span class="cm">/* Register &#39;0&#39; in a WD8013 */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg5</span><span class="p">;</span>		<span class="cm">/* Register &#39;5&#39; in a WD8013 */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">saved_irq</span><span class="p">;</span>	<span class="cm">/* Original dev-&gt;irq value. */</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">reg_offset</span><span class="p">;</span>		<span class="cm">/* Register mapping table */</span>
	<span class="n">spinlock_t</span> <span class="n">page_lock</span><span class="p">;</span>		<span class="cm">/* Page register locks */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">priv</span><span class="p">;</span>		<span class="cm">/* Private field to store bus IDs etc. */</span>
<span class="cp">#ifdef AX88796_PLATFORM</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">rxcr_base</span><span class="p">;</span>	<span class="cm">/* default value for RXCR */</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/* The maximum number of 8390 interrupt service routines called per IRQ. */</span>
<span class="cp">#define MAX_SERVICE 12</span>

<span class="cm">/* The maximum time waited (in jiffies) before assuming a Tx failed. (20ms) */</span>
<span class="cp">#define TX_TIMEOUT (20*HZ/100)</span>

<span class="cp">#define ei_status (*(struct ei_device *)netdev_priv(dev))</span>

<span class="cm">/* Some generic ethernet register configurations. */</span>
<span class="cp">#define E8390_TX_IRQ_MASK	0xa	</span><span class="cm">/* For register EN0_ISR */</span><span class="cp"></span>
<span class="cp">#define E8390_RX_IRQ_MASK	0x5</span>

<span class="cp">#ifdef AX88796_PLATFORM</span>
<span class="cp">#define E8390_RXCONFIG		(ei_status.rxcr_base | 0x04)</span>
<span class="cp">#define E8390_RXOFF		(ei_status.rxcr_base | 0x20)</span>
<span class="cp">#else</span>
<span class="cp">#define E8390_RXCONFIG		0x4	</span><span class="cm">/* EN0_RXCR: broadcasts, no multicast,errors */</span><span class="cp"></span>
<span class="cp">#define E8390_RXOFF		0x20	</span><span class="cm">/* EN0_RXCR: Accept no packets */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define E8390_TXCONFIG		0x00	</span><span class="cm">/* EN0_TXCR: Normal transmit mode */</span><span class="cp"></span>
<span class="cp">#define E8390_TXOFF		0x02	</span><span class="cm">/* EN0_TXCR: Transmitter off */</span><span class="cp"></span>


<span class="cm">/*  Register accessed at EN_CMD, the 8390 base addr.  */</span>
<span class="cp">#define E8390_STOP	0x01	</span><span class="cm">/* Stop and reset the chip */</span><span class="cp"></span>
<span class="cp">#define E8390_START	0x02	</span><span class="cm">/* Start the chip, clear reset */</span><span class="cp"></span>
<span class="cp">#define E8390_TRANS	0x04	</span><span class="cm">/* Transmit a frame */</span><span class="cp"></span>
<span class="cp">#define E8390_RREAD	0x08	</span><span class="cm">/* Remote read */</span><span class="cp"></span>
<span class="cp">#define E8390_RWRITE	0x10	</span><span class="cm">/* Remote write  */</span><span class="cp"></span>
<span class="cp">#define E8390_NODMA	0x20	</span><span class="cm">/* Remote DMA */</span><span class="cp"></span>
<span class="cp">#define E8390_PAGE0	0x00	</span><span class="cm">/* Select page chip registers */</span><span class="cp"></span>
<span class="cp">#define E8390_PAGE1	0x40	</span><span class="cm">/* using the two high-order bits */</span><span class="cp"></span>
<span class="cp">#define E8390_PAGE2	0x80	</span><span class="cm">/* Page 3 is invalid. */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	Only generate indirect loads given a machine that needs them.</span>
<span class="cm"> *      - removed AMIGA_PCMCIA from this list, handled as ISA io now</span>
<span class="cm"> *	- the _p for generates no delay by default 8390p.c overrides this.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef ei_inb</span>
<span class="cp">#define ei_inb(_p)	inb(_p)</span>
<span class="cp">#define ei_outb(_v,_p)	outb(_v,_p)</span>
<span class="cp">#define ei_inb_p(_p)	inb(_p)</span>
<span class="cp">#define ei_outb_p(_v,_p) outb(_v,_p)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef EI_SHIFT</span>
<span class="cp">#define EI_SHIFT(x)	(x)</span>
<span class="cp">#endif</span>

<span class="cp">#define E8390_CMD	EI_SHIFT(0x00)  </span><span class="cm">/* The command register (for all pages) */</span><span class="cp"></span>
<span class="cm">/* Page 0 register offsets. */</span>
<span class="cp">#define EN0_CLDALO	EI_SHIFT(0x01)	</span><span class="cm">/* Low byte of current local dma addr  RD */</span><span class="cp"></span>
<span class="cp">#define EN0_STARTPG	EI_SHIFT(0x01)	</span><span class="cm">/* Starting page of ring bfr WR */</span><span class="cp"></span>
<span class="cp">#define EN0_CLDAHI	EI_SHIFT(0x02)	</span><span class="cm">/* High byte of current local dma addr  RD */</span><span class="cp"></span>
<span class="cp">#define EN0_STOPPG	EI_SHIFT(0x02)	</span><span class="cm">/* Ending page +1 of ring bfr WR */</span><span class="cp"></span>
<span class="cp">#define EN0_BOUNDARY	EI_SHIFT(0x03)	</span><span class="cm">/* Boundary page of ring bfr RD WR */</span><span class="cp"></span>
<span class="cp">#define EN0_TSR		EI_SHIFT(0x04)	</span><span class="cm">/* Transmit status reg RD */</span><span class="cp"></span>
<span class="cp">#define EN0_TPSR	EI_SHIFT(0x04)	</span><span class="cm">/* Transmit starting page WR */</span><span class="cp"></span>
<span class="cp">#define EN0_NCR		EI_SHIFT(0x05)	</span><span class="cm">/* Number of collision reg RD */</span><span class="cp"></span>
<span class="cp">#define EN0_TCNTLO	EI_SHIFT(0x05)	</span><span class="cm">/* Low  byte of tx byte count WR */</span><span class="cp"></span>
<span class="cp">#define EN0_FIFO	EI_SHIFT(0x06)	</span><span class="cm">/* FIFO RD */</span><span class="cp"></span>
<span class="cp">#define EN0_TCNTHI	EI_SHIFT(0x06)	</span><span class="cm">/* High byte of tx byte count WR */</span><span class="cp"></span>
<span class="cp">#define EN0_ISR		EI_SHIFT(0x07)	</span><span class="cm">/* Interrupt status reg RD WR */</span><span class="cp"></span>
<span class="cp">#define EN0_CRDALO	EI_SHIFT(0x08)	</span><span class="cm">/* low byte of current remote dma address RD */</span><span class="cp"></span>
<span class="cp">#define EN0_RSARLO	EI_SHIFT(0x08)	</span><span class="cm">/* Remote start address reg 0 */</span><span class="cp"></span>
<span class="cp">#define EN0_CRDAHI	EI_SHIFT(0x09)	</span><span class="cm">/* high byte, current remote dma address RD */</span><span class="cp"></span>
<span class="cp">#define EN0_RSARHI	EI_SHIFT(0x09)	</span><span class="cm">/* Remote start address reg 1 */</span><span class="cp"></span>
<span class="cp">#define EN0_RCNTLO	EI_SHIFT(0x0a)	</span><span class="cm">/* Remote byte count reg WR */</span><span class="cp"></span>
<span class="cp">#define EN0_RCNTHI	EI_SHIFT(0x0b)	</span><span class="cm">/* Remote byte count reg WR */</span><span class="cp"></span>
<span class="cp">#define EN0_RSR		EI_SHIFT(0x0c)	</span><span class="cm">/* rx status reg RD */</span><span class="cp"></span>
<span class="cp">#define EN0_RXCR	EI_SHIFT(0x0c)	</span><span class="cm">/* RX configuration reg WR */</span><span class="cp"></span>
<span class="cp">#define EN0_TXCR	EI_SHIFT(0x0d)	</span><span class="cm">/* TX configuration reg WR */</span><span class="cp"></span>
<span class="cp">#define EN0_COUNTER0	EI_SHIFT(0x0d)	</span><span class="cm">/* Rcv alignment error counter RD */</span><span class="cp"></span>
<span class="cp">#define EN0_DCFG	EI_SHIFT(0x0e)	</span><span class="cm">/* Data configuration reg WR */</span><span class="cp"></span>
<span class="cp">#define EN0_COUNTER1	EI_SHIFT(0x0e)	</span><span class="cm">/* Rcv CRC error counter RD */</span><span class="cp"></span>
<span class="cp">#define EN0_IMR		EI_SHIFT(0x0f)	</span><span class="cm">/* Interrupt mask reg WR */</span><span class="cp"></span>
<span class="cp">#define EN0_COUNTER2	EI_SHIFT(0x0f)	</span><span class="cm">/* Rcv missed frame error counter RD */</span><span class="cp"></span>

<span class="cm">/* Bits in EN0_ISR - Interrupt status register */</span>
<span class="cp">#define ENISR_RX	0x01	</span><span class="cm">/* Receiver, no error */</span><span class="cp"></span>
<span class="cp">#define ENISR_TX	0x02	</span><span class="cm">/* Transmitter, no error */</span><span class="cp"></span>
<span class="cp">#define ENISR_RX_ERR	0x04	</span><span class="cm">/* Receiver, with error */</span><span class="cp"></span>
<span class="cp">#define ENISR_TX_ERR	0x08	</span><span class="cm">/* Transmitter, with error */</span><span class="cp"></span>
<span class="cp">#define ENISR_OVER	0x10	</span><span class="cm">/* Receiver overwrote the ring */</span><span class="cp"></span>
<span class="cp">#define ENISR_COUNTERS	0x20	</span><span class="cm">/* Counters need emptying */</span><span class="cp"></span>
<span class="cp">#define ENISR_RDC	0x40	</span><span class="cm">/* remote dma complete */</span><span class="cp"></span>
<span class="cp">#define ENISR_RESET	0x80	</span><span class="cm">/* Reset completed */</span><span class="cp"></span>
<span class="cp">#define ENISR_ALL	0x3f	</span><span class="cm">/* Interrupts we will enable */</span><span class="cp"></span>

<span class="cm">/* Bits in EN0_DCFG - Data config register */</span>
<span class="cp">#define ENDCFG_WTS	0x01	</span><span class="cm">/* word transfer mode selection */</span><span class="cp"></span>
<span class="cp">#define ENDCFG_BOS	0x02	</span><span class="cm">/* byte order selection */</span><span class="cp"></span>

<span class="cm">/* Page 1 register offsets. */</span>
<span class="cp">#define EN1_PHYS   EI_SHIFT(0x01)	</span><span class="cm">/* This board&#39;s physical enet addr RD WR */</span><span class="cp"></span>
<span class="cp">#define EN1_PHYS_SHIFT(i)  EI_SHIFT(i+1) </span><span class="cm">/* Get and set mac address */</span><span class="cp"></span>
<span class="cp">#define EN1_CURPAG EI_SHIFT(0x07)	</span><span class="cm">/* Current memory page RD WR */</span><span class="cp"></span>
<span class="cp">#define EN1_MULT   EI_SHIFT(0x08)	</span><span class="cm">/* Multicast filter mask array (8 bytes) RD WR */</span><span class="cp"></span>
<span class="cp">#define EN1_MULT_SHIFT(i)  EI_SHIFT(8+i) </span><span class="cm">/* Get and set multicast filter */</span><span class="cp"></span>

<span class="cm">/* Bits in received packet status byte and EN0_RSR*/</span>
<span class="cp">#define ENRSR_RXOK	0x01	</span><span class="cm">/* Received a good packet */</span><span class="cp"></span>
<span class="cp">#define ENRSR_CRC	0x02	</span><span class="cm">/* CRC error */</span><span class="cp"></span>
<span class="cp">#define ENRSR_FAE	0x04	</span><span class="cm">/* frame alignment error */</span><span class="cp"></span>
<span class="cp">#define ENRSR_FO	0x08	</span><span class="cm">/* FIFO overrun */</span><span class="cp"></span>
<span class="cp">#define ENRSR_MPA	0x10	</span><span class="cm">/* missed pkt */</span><span class="cp"></span>
<span class="cp">#define ENRSR_PHY	0x20	</span><span class="cm">/* physical/multicast address */</span><span class="cp"></span>
<span class="cp">#define ENRSR_DIS	0x40	</span><span class="cm">/* receiver disable. set in monitor mode */</span><span class="cp"></span>
<span class="cp">#define ENRSR_DEF	0x80	</span><span class="cm">/* deferring */</span><span class="cp"></span>

<span class="cm">/* Transmitted packet status, EN0_TSR. */</span>
<span class="cp">#define ENTSR_PTX 0x01	</span><span class="cm">/* Packet transmitted without error */</span><span class="cp"></span>
<span class="cp">#define ENTSR_ND  0x02	</span><span class="cm">/* The transmit wasn&#39;t deferred. */</span><span class="cp"></span>
<span class="cp">#define ENTSR_COL 0x04	</span><span class="cm">/* The transmit collided at least once. */</span><span class="cp"></span>
<span class="cp">#define ENTSR_ABT 0x08  </span><span class="cm">/* The transmit collided 16 times, and was deferred. */</span><span class="cp"></span>
<span class="cp">#define ENTSR_CRS 0x10	</span><span class="cm">/* The carrier sense was lost. */</span><span class="cp"></span>
<span class="cp">#define ENTSR_FU  0x20  </span><span class="cm">/* A &quot;FIFO underrun&quot; occurred during transmit. */</span><span class="cp"></span>
<span class="cp">#define ENTSR_CDH 0x40	</span><span class="cm">/* The collision detect &quot;heartbeat&quot; signal was lost. */</span><span class="cp"></span>
<span class="cp">#define ENTSR_OWC 0x80  </span><span class="cm">/* There was an out-of-window collision. */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _8390_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
