#ifndef INCLUDE_MOS6502_LAYOUT_H
#define INCLUDE_MOS6502_LAYOUT_H

#include "mos6502.h"

#include "../icemu.h"

#include <stddef.h>

/* --- Node constants --- */

/* Source nodes */
typedef enum {
    SRC_VCC   = 596,
    SRC_VSS   = 506
} mos6502_src_t;

/* Pin nodes */
typedef enum {
    PIN_AB_0  = 248,
    PIN_AB_1  = 412,
    PIN_AB_2  = 1219,
    PIN_AB_3  = 194,
    PIN_AB_4  = 396,
    PIN_AB_5  = 668,
    PIN_AB_6  = 806,
    PIN_AB_7  = 1347,
    PIN_AB_8  = 213,
    PIN_AB_9  = 137,
    PIN_AB_10 = 1305,
    PIN_AB_11 = 367,
    PIN_AB_12 = 1127,
    PIN_AB_13 = 324,
    PIN_AB_14 = 610,
    PIN_AB_15 = 178,
    PIN_CLK   = 1067,
    PIN_CLK1  = 1059,
    PIN_CLK2  = 385,
    PIN_DB_0  = 912,
    PIN_DB_1  = 77,
    PIN_DB_2  = 855,
    PIN_DB_3  = 590,
    PIN_DB_4  = 1259,
    PIN_DB_5  = 161,
    PIN_DB_6  = 1427,
    PIN_DB_7  = 1227,
    PIN_IRQ   = 97,
    PIN_NMI   = 1181,
    PIN_RDY   = 84,
    PIN_RES   = 147,
    PIN_RW    = 1053,
    PIN_SO    = 1497,
    PIN_SYNC  = 490
} mos6502_pin_t;

/* Register nodes */
typedef enum {
    REG_A_0   = 669,
    REG_A_1   = 1124,
    REG_A_2   = 886,
    REG_A_3   = 150,
    REG_A_4   = 660,
    REG_A_5   = 780,
    REG_A_6   = 1034,
    REG_A_7   = 1482,
    REG_I_0   = 305,
    REG_I_1   = 1457,
    REG_I_2   = 1252,
    REG_I_3   = 1415,
    REG_I_4   = 1012,
    REG_I_5   = 1209,
    REG_I_6   = 314,
    REG_I_7   = 1208,
    REG_P_0   = 625,
    REG_P_1   = 1306,
    REG_P_2   = 1285,
    REG_P_3   = 400,
    REG_P_4   = 1018,
    REG_P_5   = 596,
    REG_P_6   = 72,
    REG_P_7   = 1239,
    REG_PC_0  = 1037,
    REG_PC_1  = 927,
    REG_PC_2  = 595,
    REG_PC_3  = 1234,
    REG_PC_4  = 818,
    REG_PC_5  = 563,
    REG_PC_6  = 348,
    REG_PC_7  = 1445,
    REG_PC_8  = 1495,
    REG_PC_9  = 271,
    REG_PC_10 = 457,
    REG_PC_11 = 528,
    REG_PC_12 = 858,
    REG_PC_13 = 46,
    REG_PC_14 = 1397,
    REG_PC_15 = 188,
    REG_SP_0  = 1268,
    REG_SP_1  = 169,
    REG_SP_2  = 76,
    REG_SP_3  = 1381,
    REG_SP_4  = 1521,
    REG_SP_5  = 999,
    REG_SP_6  = 1102,
    REG_SP_7  = 1297,
    REG_X_0   = 1106,
    REG_X_1   = 93,
    REG_X_2   = 1,
    REG_X_3   = 1477,
    REG_X_4   = 80,
    REG_X_5   = 532,
    REG_X_6   = 409,
    REG_X_7   = 705,
    REG_Y_0   = 60,
    REG_Y_1   = 1046,
    REG_Y_2   = 519,
    REG_Y_3   = 284,
    REG_Y_4   = 897,
    REG_Y_5   = 557,
    REG_Y_6   = 107,
    REG_Y_7   = 766
} mos6502_reg_t;

/* --- Device constants --- */

const nx_t MOS6502_ON  = SRC_VCC;
const nx_t MOS6502_OFF = SRC_VSS;

/* --- Component counts --- */

const size_t MOS6502_NODE_COUNT = 1540;
const size_t MOS6502_LOAD_COUNT = 1018;
const size_t MOS6502_TRANSISTOR_COUNT = 2039;
const size_t MOS6502_TRANSISTOR_GATE_COUNT = 3236;

/* --- Component definitions --- */

const load_t MOS6502_LOAD_DEFS[] = {
    {PULL_UP, 0},
    {PULL_UP, 2},
    {PULL_UP, 3},
    {PULL_UP, 4},
    {PULL_UP, 5},
    {PULL_UP, 7},
    {PULL_UP, 9},
    {PULL_UP, 10},
    {PULL_UP, 12},
    {PULL_UP, 14},
    {PULL_UP, 15},
    {PULL_UP, 17},
    {PULL_UP, 18},
    {PULL_UP, 19},
    {PULL_UP, 20},
    {PULL_UP, 21},
    {PULL_UP, 23},
    {PULL_UP, 24},
    {PULL_UP, 25},
    {PULL_UP, 27},
    {PULL_UP, 28},
    {PULL_UP, 30},
    {PULL_UP, 31},
    {PULL_UP, 32},
    {PULL_UP, 33},
    {PULL_UP, 35},
    {PULL_UP, 36},
    {PULL_UP, 43},
    {PULL_UP, 49},
    {PULL_UP, 54},
    {PULL_UP, 56},
    {PULL_UP, 57},
    {PULL_UP, 58},
    {PULL_UP, 59},
    {PULL_UP, 61},
    {PULL_UP, 63},
    {PULL_UP, 66},
    {PULL_UP, 67},
    {PULL_UP, 68},
    {PULL_UP, 70},
    {PULL_UP, 71},
    {PULL_UP, 72},
    {PULL_UP, 73},
    {PULL_UP, 74},
    {PULL_UP, 75},
    {PULL_UP, 78},
    {PULL_UP, 79},
    {PULL_UP, 84},
    {PULL_UP, 85},
    {PULL_UP, 86},
    {PULL_UP, 88},
    {PULL_UP, 92},
    {PULL_UP, 98},
    {PULL_UP, 99},
    {PULL_UP, 101},
    {PULL_UP, 102},
    {PULL_UP, 103},
    {PULL_UP, 104},
    {PULL_UP, 105},
    {PULL_UP, 109},
    {PULL_UP, 110},
    {PULL_UP, 112},
    {PULL_UP, 114},
    {PULL_UP, 115},
    {PULL_UP, 116},
    {PULL_UP, 117},
    {PULL_UP, 119},
    {PULL_UP, 120},
    {PULL_UP, 122},
    {PULL_UP, 123},
    {PULL_UP, 124},
    {PULL_UP, 125},
    {PULL_UP, 126},
    {PULL_UP, 129},
    {PULL_UP, 131},
    {PULL_UP, 132},
    {PULL_UP, 133},
    {PULL_UP, 134},
    {PULL_UP, 135},
    {PULL_UP, 138},
    {PULL_UP, 140},
    {PULL_UP, 142},
    {PULL_UP, 143},
    {PULL_UP, 144},
    {PULL_UP, 145},
    {PULL_UP, 148},
    {PULL_UP, 149},
    {PULL_UP, 151},
    {PULL_UP, 154},
    {PULL_UP, 155},
    {PULL_UP, 156},
    {PULL_UP, 159},
    {PULL_UP, 160},
    {PULL_UP, 162},
    {PULL_UP, 163},
    {PULL_UP, 164},
    {PULL_UP, 165},
    {PULL_UP, 166},
    {PULL_UP, 168},
    {PULL_UP, 170},
    {PULL_UP, 171},
    {PULL_UP, 172},
    {PULL_UP, 174},
    {PULL_UP, 175},
    {PULL_UP, 176},
    {PULL_UP, 177},
    {PULL_UP, 179},
    {PULL_UP, 181},
    {PULL_UP, 183},
    {PULL_UP, 184},
    {PULL_UP, 187},
    {PULL_UP, 189},
    {PULL_UP, 190},
    {PULL_UP, 191},
    {PULL_UP, 192},
    {PULL_UP, 195},
    {PULL_UP, 196},
    {PULL_UP, 199},
    {PULL_UP, 200},
    {PULL_UP, 201},
    {PULL_UP, 202},
    {PULL_UP, 203},
    {PULL_UP, 204},
    {PULL_UP, 207},
    {PULL_UP, 208},
    {PULL_UP, 210},
    {PULL_UP, 211},
    {PULL_UP, 212},
    {PULL_UP, 214},
    {PULL_UP, 215},
    {PULL_UP, 216},
    {PULL_UP, 217},
    {PULL_UP, 219},
    {PULL_UP, 220},
    {PULL_UP, 221},
    {PULL_UP, 222},
    {PULL_UP, 223},
    {PULL_UP, 224},
    {PULL_UP, 225},
    {PULL_UP, 226},
    {PULL_UP, 229},
    {PULL_UP, 231},
    {PULL_UP, 232},
    {PULL_UP, 233},
    {PULL_UP, 234},
    {PULL_UP, 235},
    {PULL_UP, 236},
    {PULL_UP, 237},
    {PULL_UP, 238},
    {PULL_UP, 239},
    {PULL_UP, 240},
    {PULL_UP, 241},
    {PULL_UP, 242},
    {PULL_UP, 243},
    {PULL_UP, 244},
    {PULL_UP, 247},
    {PULL_UP, 249},
    {PULL_UP, 250},
    {PULL_UP, 251},
    {PULL_UP, 252},
    {PULL_UP, 253},
    {PULL_UP, 254},
    {PULL_UP, 255},
    {PULL_UP, 258},
    {PULL_UP, 259},
    {PULL_UP, 260},
    {PULL_UP, 261},
    {PULL_UP, 262},
    {PULL_UP, 264},
    {PULL_UP, 265},
    {PULL_UP, 266},
    {PULL_UP, 267},
    {PULL_UP, 268},
    {PULL_UP, 270},
    {PULL_UP, 272},
    {PULL_UP, 274},
    {PULL_UP, 276},
    {PULL_UP, 278},
    {PULL_UP, 279},
    {PULL_UP, 280},
    {PULL_UP, 281},
    {PULL_UP, 282},
    {PULL_UP, 285},
    {PULL_UP, 286},
    {PULL_UP, 287},
    {PULL_UP, 288},
    {PULL_UP, 290},
    {PULL_UP, 291},
    {PULL_UP, 292},
    {PULL_UP, 294},
    {PULL_UP, 295},
    {PULL_UP, 296},
    {PULL_UP, 297},
    {PULL_UP, 298},
    {PULL_UP, 301},
    {PULL_UP, 303},
    {PULL_UP, 304},
    {PULL_UP, 305},
    {PULL_UP, 306},
    {PULL_UP, 307},
    {PULL_UP, 308},
    {PULL_UP, 309},
    {PULL_UP, 310},
    {PULL_UP, 311},
    {PULL_UP, 312},
    {PULL_UP, 313},
    {PULL_UP, 314},
    {PULL_UP, 317},
    {PULL_UP, 318},
    {PULL_UP, 319},
    {PULL_UP, 320},
    {PULL_UP, 321},
    {PULL_UP, 322},
    {PULL_UP, 325},
    {PULL_UP, 326},
    {PULL_UP, 327},
    {PULL_UP, 329},
    {PULL_UP, 330},
    {PULL_UP, 332},
    {PULL_UP, 338},
    {PULL_UP, 339},
    {PULL_UP, 340},
    {PULL_UP, 342},
    {PULL_UP, 343},
    {PULL_UP, 344},
    {PULL_UP, 346},
    {PULL_UP, 347},
    {PULL_UP, 349},
    {PULL_UP, 350},
    {PULL_UP, 352},
    {PULL_UP, 353},
    {PULL_UP, 354},
    {PULL_UP, 355},
    {PULL_UP, 356},
    {PULL_UP, 357},
    {PULL_UP, 358},
    {PULL_UP, 359},
    {PULL_UP, 360},
    {PULL_UP, 361},
    {PULL_UP, 364},
    {PULL_UP, 365},
    {PULL_UP, 368},
    {PULL_UP, 369},
    {PULL_UP, 371},
    {PULL_UP, 372},
    {PULL_UP, 375},
    {PULL_UP, 376},
    {PULL_UP, 377},
    {PULL_UP, 383},
    {PULL_UP, 384},
    {PULL_UP, 386},
    {PULL_UP, 387},
    {PULL_UP, 388},
    {PULL_UP, 389},
    {PULL_UP, 390},
    {PULL_UP, 391},
    {PULL_UP, 394},
    {PULL_UP, 395},
    {PULL_UP, 397},
    {PULL_UP, 400},
    {PULL_UP, 401},
    {PULL_UP, 402},
    {PULL_UP, 403},
    {PULL_UP, 405},
    {PULL_UP, 406},
    {PULL_UP, 407},
    {PULL_UP, 408},
    {PULL_UP, 411},
    {PULL_UP, 413},
    {PULL_UP, 415},
    {PULL_UP, 416},
    {PULL_UP, 419},
    {PULL_UP, 420},
    {PULL_UP, 421},
    {PULL_UP, 422},
    {PULL_UP, 423},
    {PULL_UP, 424},
    {PULL_UP, 425},
    {PULL_UP, 427},
    {PULL_UP, 429},
    {PULL_UP, 430},
    {PULL_UP, 431},
    {PULL_UP, 433},
    {PULL_UP, 434},
    {PULL_UP, 435},
    {PULL_UP, 436},
    {PULL_UP, 437},
    {PULL_UP, 438},
    {PULL_UP, 440},
    {PULL_UP, 441},
    {PULL_UP, 442},
    {PULL_UP, 443},
    {PULL_UP, 444},
    {PULL_UP, 445},
    {PULL_UP, 446},
    {PULL_UP, 447},
    {PULL_UP, 448},
    {PULL_UP, 450},
    {PULL_UP, 452},
    {PULL_UP, 454},
    {PULL_UP, 455},
    {PULL_UP, 456},
    {PULL_UP, 458},
    {PULL_UP, 459},
    {PULL_UP, 460},
    {PULL_UP, 461},
    {PULL_UP, 462},
    {PULL_UP, 464},
    {PULL_UP, 466},
    {PULL_UP, 467},
    {PULL_UP, 468},
    {PULL_UP, 469},
    {PULL_UP, 470},
    {PULL_UP, 471},
    {PULL_UP, 474},
    {PULL_UP, 475},
    {PULL_UP, 476},
    {PULL_UP, 479},
    {PULL_UP, 482},
    {PULL_UP, 483},
    {PULL_UP, 484},
    {PULL_UP, 486},
    {PULL_UP, 489},
    {PULL_UP, 491},
    {PULL_UP, 493},
    {PULL_UP, 494},
    {PULL_UP, 495},
    {PULL_UP, 496},
    {PULL_UP, 498},
    {PULL_UP, 499},
    {PULL_UP, 500},
    {PULL_UP, 501},
    {PULL_UP, 503},
    {PULL_UP, 504},
    {PULL_UP, 511},
    {PULL_UP, 512},
    {PULL_UP, 513},
    {PULL_UP, 514},
    {PULL_UP, 515},
    {PULL_UP, 516},
    {PULL_UP, 517},
    {PULL_UP, 518},
    {PULL_UP, 521},
    {PULL_UP, 523},
    {PULL_UP, 524},
    {PULL_UP, 526},
    {PULL_UP, 527},
    {PULL_UP, 529},
    {PULL_UP, 530},
    {PULL_UP, 531},
    {PULL_UP, 534},
    {PULL_UP, 535},
    {PULL_UP, 536},
    {PULL_UP, 537},
    {PULL_UP, 542},
    {PULL_UP, 544},
    {PULL_UP, 545},
    {PULL_UP, 546},
    {PULL_UP, 548},
    {PULL_UP, 549},
    {PULL_UP, 550},
    {PULL_UP, 551},
    {PULL_UP, 553},
    {PULL_UP, 555},
    {PULL_UP, 558},
    {PULL_UP, 559},
    {PULL_UP, 560},
    {PULL_UP, 561},
    {PULL_UP, 564},
    {PULL_UP, 565},
    {PULL_UP, 566},
    {PULL_UP, 567},
    {PULL_UP, 569},
    {PULL_UP, 570},
    {PULL_UP, 571},
    {PULL_UP, 572},
    {PULL_UP, 573},
    {PULL_UP, 577},
    {PULL_UP, 578},
    {PULL_UP, 579},
    {PULL_UP, 581},
    {PULL_UP, 582},
    {PULL_UP, 586},
    {PULL_UP, 587},
    {PULL_UP, 588},
    {PULL_UP, 589},
    {PULL_UP, 591},
    {PULL_UP, 592},
    {PULL_UP, 597},
    {PULL_UP, 599},
    {PULL_UP, 600},
    {PULL_UP, 602},
    {PULL_UP, 603},
    {PULL_UP, 605},
    {PULL_UP, 607},
    {PULL_UP, 608},
    {PULL_UP, 611},
    {PULL_UP, 612},
    {PULL_UP, 615},
    {PULL_UP, 616},
    {PULL_UP, 617},
    {PULL_UP, 619},
    {PULL_UP, 620},
    {PULL_UP, 624},
    {PULL_UP, 625},
    {PULL_UP, 627},
    {PULL_UP, 628},
    {PULL_UP, 629},
    {PULL_UP, 630},
    {PULL_UP, 631},
    {PULL_UP, 632},
    {PULL_UP, 633},
    {PULL_UP, 634},
    {PULL_UP, 637},
    {PULL_UP, 638},
    {PULL_UP, 639},
    {PULL_UP, 640},
    {PULL_UP, 644},
    {PULL_UP, 645},
    {PULL_UP, 647},
    {PULL_UP, 648},
    {PULL_UP, 649},
    {PULL_UP, 650},
    {PULL_UP, 651},
    {PULL_UP, 652},
    {PULL_UP, 654},
    {PULL_UP, 655},
    {PULL_UP, 657},
    {PULL_UP, 658},
    {PULL_UP, 659},
    {PULL_UP, 661},
    {PULL_UP, 663},
    {PULL_UP, 664},
    {PULL_UP, 665},
    {PULL_UP, 666},
    {PULL_UP, 667},
    {PULL_UP, 670},
    {PULL_UP, 673},
    {PULL_UP, 674},
    {PULL_UP, 676},
    {PULL_UP, 677},
    {PULL_UP, 678},
    {PULL_UP, 679},
    {PULL_UP, 682},
    {PULL_UP, 683},
    {PULL_UP, 684},
    {PULL_UP, 686},
    {PULL_UP, 690},
    {PULL_UP, 691},
    {PULL_UP, 692},
    {PULL_UP, 693},
    {PULL_UP, 694},
    {PULL_UP, 695},
    {PULL_UP, 697},
    {PULL_UP, 698},
    {PULL_UP, 699},
    {PULL_UP, 700},
    {PULL_UP, 701},
    {PULL_UP, 702},
    {PULL_UP, 703},
    {PULL_UP, 704},
    {PULL_UP, 706},
    {PULL_UP, 707},
    {PULL_UP, 709},
    {PULL_UP, 710},
    {PULL_UP, 711},
    {PULL_UP, 712},
    {PULL_UP, 714},
    {PULL_UP, 715},
    {PULL_UP, 716},
    {PULL_UP, 717},
    {PULL_UP, 718},
    {PULL_UP, 719},
    {PULL_UP, 722},
    {PULL_UP, 724},
    {PULL_UP, 727},
    {PULL_UP, 729},
    {PULL_UP, 730},
    {PULL_UP, 733},
    {PULL_UP, 734},
    {PULL_UP, 735},
    {PULL_UP, 736},
    {PULL_UP, 737},
    {PULL_UP, 738},
    {PULL_UP, 739},
    {PULL_UP, 740},
    {PULL_UP, 741},
    {PULL_UP, 742},
    {PULL_UP, 743},
    {PULL_UP, 746},
    {PULL_UP, 748},
    {PULL_UP, 751},
    {PULL_UP, 754},
    {PULL_UP, 755},
    {PULL_UP, 758},
    {PULL_UP, 760},
    {PULL_UP, 761},
    {PULL_UP, 762},
    {PULL_UP, 763},
    {PULL_UP, 764},
    {PULL_UP, 765},
    {PULL_UP, 767},
    {PULL_UP, 768},
    {PULL_UP, 769},
    {PULL_UP, 770},
    {PULL_UP, 772},
    {PULL_UP, 773},
    {PULL_UP, 774},
    {PULL_UP, 775},
    {PULL_UP, 776},
    {PULL_UP, 777},
    {PULL_UP, 779},
    {PULL_UP, 782},
    {PULL_UP, 783},
    {PULL_UP, 784},
    {PULL_UP, 788},
    {PULL_UP, 791},
    {PULL_UP, 792},
    {PULL_UP, 793},
    {PULL_UP, 796},
    {PULL_UP, 797},
    {PULL_UP, 798},
    {PULL_UP, 800},
    {PULL_UP, 801},
    {PULL_UP, 802},
    {PULL_UP, 803},
    {PULL_UP, 804},
    {PULL_UP, 805},
    {PULL_UP, 807},
    {PULL_UP, 808},
    {PULL_UP, 809},
    {PULL_UP, 813},
    {PULL_UP, 814},
    {PULL_UP, 819},
    {PULL_UP, 822},
    {PULL_UP, 823},
    {PULL_UP, 824},
    {PULL_UP, 826},
    {PULL_UP, 827},
    {PULL_UP, 829},
    {PULL_UP, 831},
    {PULL_UP, 832},
    {PULL_UP, 833},
    {PULL_UP, 834},
    {PULL_UP, 835},
    {PULL_UP, 837},
    {PULL_UP, 838},
    {PULL_UP, 839},
    {PULL_UP, 841},
    {PULL_UP, 842},
    {PULL_UP, 843},
    {PULL_UP, 844},
    {PULL_UP, 845},
    {PULL_UP, 846},
    {PULL_UP, 847},
    {PULL_UP, 848},
    {PULL_UP, 849},
    {PULL_UP, 850},
    {PULL_UP, 851},
    {PULL_UP, 854},
    {PULL_UP, 856},
    {PULL_UP, 857},
    {PULL_UP, 859},
    {PULL_UP, 860},
    {PULL_UP, 861},
    {PULL_UP, 862},
    {PULL_UP, 863},
    {PULL_UP, 865},
    {PULL_UP, 867},
    {PULL_UP, 868},
    {PULL_UP, 870},
    {PULL_UP, 871},
    {PULL_UP, 873},
    {PULL_UP, 874},
    {PULL_UP, 875},
    {PULL_UP, 876},
    {PULL_UP, 878},
    {PULL_UP, 879},
    {PULL_UP, 881},
    {PULL_UP, 883},
    {PULL_UP, 884},
    {PULL_UP, 887},
    {PULL_UP, 888},
    {PULL_UP, 889},
    {PULL_UP, 891},
    {PULL_UP, 893},
    {PULL_UP, 894},
    {PULL_UP, 895},
    {PULL_UP, 896},
    {PULL_UP, 898},
    {PULL_UP, 900},
    {PULL_UP, 903},
    {PULL_UP, 904},
    {PULL_UP, 905},
    {PULL_UP, 906},
    {PULL_UP, 910},
    {PULL_UP, 911},
    {PULL_UP, 913},
    {PULL_UP, 914},
    {PULL_UP, 916},
    {PULL_UP, 917},
    {PULL_UP, 921},
    {PULL_UP, 922},
    {PULL_UP, 923},
    {PULL_UP, 924},
    {PULL_UP, 926},
    {PULL_UP, 928},
    {PULL_UP, 929},
    {PULL_UP, 930},
    {PULL_UP, 931},
    {PULL_UP, 933},
    {PULL_UP, 936},
    {PULL_UP, 937},
    {PULL_UP, 938},
    {PULL_UP, 939},
    {PULL_UP, 940},
    {PULL_UP, 942},
    {PULL_UP, 943},
    {PULL_UP, 944},
    {PULL_UP, 946},
    {PULL_UP, 947},
    {PULL_UP, 948},
    {PULL_UP, 949},
    {PULL_UP, 950},
    {PULL_UP, 951},
    {PULL_UP, 952},
    {PULL_UP, 954},
    {PULL_UP, 956},
    {PULL_UP, 957},
    {PULL_UP, 958},
    {PULL_UP, 959},
    {PULL_UP, 960},
    {PULL_UP, 965},
    {PULL_UP, 967},
    {PULL_UP, 968},
    {PULL_UP, 969},
    {PULL_UP, 971},
    {PULL_UP, 972},
    {PULL_UP, 975},
    {PULL_UP, 976},
    {PULL_UP, 977},
    {PULL_UP, 979},
    {PULL_UP, 981},
    {PULL_UP, 982},
    {PULL_UP, 983},
    {PULL_UP, 984},
    {PULL_UP, 985},
    {PULL_UP, 986},
    {PULL_UP, 987},
    {PULL_UP, 988},
    {PULL_UP, 989},
    {PULL_UP, 990},
    {PULL_UP, 991},
    {PULL_UP, 992},
    {PULL_UP, 994},
    {PULL_UP, 995},
    {PULL_UP, 997},
    {PULL_UP, 998},
    {PULL_UP, 1000},
    {PULL_UP, 1002},
    {PULL_UP, 1006},
    {PULL_UP, 1007},
    {PULL_UP, 1009},
    {PULL_UP, 1010},
    {PULL_UP, 1011},
    {PULL_UP, 1012},
    {PULL_UP, 1014},
    {PULL_UP, 1015},
    {PULL_UP, 1016},
    {PULL_UP, 1017},
    {PULL_UP, 1018},
    {PULL_UP, 1019},
    {PULL_UP, 1021},
    {PULL_UP, 1024},
    {PULL_UP, 1027},
    {PULL_UP, 1028},
    {PULL_UP, 1031},
    {PULL_UP, 1032},
    {PULL_UP, 1033},
    {PULL_UP, 1035},
    {PULL_UP, 1036},
    {PULL_UP, 1039},
    {PULL_UP, 1041},
    {PULL_UP, 1042},
    {PULL_UP, 1043},
    {PULL_UP, 1044},
    {PULL_UP, 1050},
    {PULL_UP, 1051},
    {PULL_UP, 1052},
    {PULL_UP, 1054},
    {PULL_UP, 1055},
    {PULL_UP, 1060},
    {PULL_UP, 1061},
    {PULL_UP, 1062},
    {PULL_UP, 1064},
    {PULL_UP, 1065},
    {PULL_UP, 1066},
    {PULL_UP, 1069},
    {PULL_UP, 1070},
    {PULL_UP, 1071},
    {PULL_UP, 1074},
    {PULL_UP, 1075},
    {PULL_UP, 1076},
    {PULL_UP, 1077},
    {PULL_UP, 1078},
    {PULL_UP, 1079},
    {PULL_UP, 1080},
    {PULL_UP, 1082},
    {PULL_UP, 1084},
    {PULL_UP, 1086},
    {PULL_UP, 1087},
    {PULL_UP, 1088},
    {PULL_UP, 1089},
    {PULL_UP, 1090},
    {PULL_UP, 1091},
    {PULL_UP, 1092},
    {PULL_UP, 1093},
    {PULL_UP, 1095},
    {PULL_UP, 1096},
    {PULL_UP, 1097},
    {PULL_UP, 1098},
    {PULL_UP, 1099},
    {PULL_UP, 1100},
    {PULL_UP, 1101},
    {PULL_UP, 1103},
    {PULL_UP, 1104},
    {PULL_UP, 1105},
    {PULL_UP, 1107},
    {PULL_UP, 1108},
    {PULL_UP, 1109},
    {PULL_UP, 1110},
    {PULL_UP, 1112},
    {PULL_UP, 1113},
    {PULL_UP, 1114},
    {PULL_UP, 1115},
    {PULL_UP, 1116},
    {PULL_UP, 1117},
    {PULL_UP, 1118},
    {PULL_UP, 1119},
    {PULL_UP, 1120},
    {PULL_UP, 1121},
    {PULL_UP, 1122},
    {PULL_UP, 1123},
    {PULL_UP, 1126},
    {PULL_UP, 1128},
    {PULL_UP, 1129},
    {PULL_UP, 1130},
    {PULL_UP, 1131},
    {PULL_UP, 1133},
    {PULL_UP, 1134},
    {PULL_UP, 1135},
    {PULL_UP, 1136},
    {PULL_UP, 1139},
    {PULL_UP, 1140},
    {PULL_UP, 1142},
    {PULL_UP, 1144},
    {PULL_UP, 1145},
    {PULL_UP, 1146},
    {PULL_UP, 1147},
    {PULL_UP, 1148},
    {PULL_UP, 1149},
    {PULL_UP, 1150},
    {PULL_UP, 1152},
    {PULL_UP, 1154},
    {PULL_UP, 1155},
    {PULL_UP, 1157},
    {PULL_UP, 1158},
    {PULL_UP, 1160},
    {PULL_UP, 1162},
    {PULL_UP, 1164},
    {PULL_UP, 1165},
    {PULL_UP, 1169},
    {PULL_UP, 1170},
    {PULL_UP, 1173},
    {PULL_UP, 1174},
    {PULL_UP, 1176},
    {PULL_UP, 1177},
    {PULL_UP, 1178},
    {PULL_UP, 1179},
    {PULL_UP, 1184},
    {PULL_UP, 1186},
    {PULL_UP, 1187},
    {PULL_UP, 1188},
    {PULL_UP, 1189},
    {PULL_UP, 1191},
    {PULL_UP, 1192},
    {PULL_UP, 1193},
    {PULL_UP, 1194},
    {PULL_UP, 1195},
    {PULL_UP, 1196},
    {PULL_UP, 1197},
    {PULL_UP, 1198},
    {PULL_UP, 1199},
    {PULL_UP, 1200},
    {PULL_UP, 1201},
    {PULL_UP, 1203},
    {PULL_UP, 1204},
    {PULL_UP, 1207},
    {PULL_UP, 1208},
    {PULL_UP, 1209},
    {PULL_UP, 1213},
    {PULL_UP, 1214},
    {PULL_UP, 1216},
    {PULL_UP, 1218},
    {PULL_UP, 1221},
    {PULL_UP, 1222},
    {PULL_UP, 1223},
    {PULL_UP, 1224},
    {PULL_UP, 1225},
    {PULL_UP, 1226},
    {PULL_UP, 1228},
    {PULL_UP, 1229},
    {PULL_UP, 1230},
    {PULL_UP, 1231},
    {PULL_UP, 1232},
    {PULL_UP, 1233},
    {PULL_UP, 1236},
    {PULL_UP, 1237},
    {PULL_UP, 1238},
    {PULL_UP, 1239},
    {PULL_UP, 1240},
    {PULL_UP, 1241},
    {PULL_UP, 1243},
    {PULL_UP, 1244},
    {PULL_UP, 1245},
    {PULL_UP, 1246},
    {PULL_UP, 1247},
    {PULL_UP, 1248},
    {PULL_UP, 1249},
    {PULL_UP, 1250},
    {PULL_UP, 1251},
    {PULL_UP, 1252},
    {PULL_UP, 1253},
    {PULL_UP, 1254},
    {PULL_UP, 1256},
    {PULL_UP, 1257},
    {PULL_UP, 1258},
    {PULL_UP, 1260},
    {PULL_UP, 1262},
    {PULL_UP, 1263},
    {PULL_UP, 1264},
    {PULL_UP, 1265},
    {PULL_UP, 1266},
    {PULL_UP, 1267},
    {PULL_UP, 1272},
    {PULL_UP, 1274},
    {PULL_UP, 1276},
    {PULL_UP, 1277},
    {PULL_UP, 1278},
    {PULL_UP, 1279},
    {PULL_UP, 1280},
    {PULL_UP, 1283},
    {PULL_UP, 1284},
    {PULL_UP, 1285},
    {PULL_UP, 1286},
    {PULL_UP, 1288},
    {PULL_UP, 1289},
    {PULL_UP, 1290},
    {PULL_UP, 1291},
    {PULL_UP, 1292},
    {PULL_UP, 1295},
    {PULL_UP, 1296},
    {PULL_UP, 1301},
    {PULL_UP, 1302},
    {PULL_UP, 1303},
    {PULL_UP, 1306},
    {PULL_UP, 1307},
    {PULL_UP, 1309},
    {PULL_UP, 1310},
    {PULL_UP, 1313},
    {PULL_UP, 1314},
    {PULL_UP, 1315},
    {PULL_UP, 1316},
    {PULL_UP, 1317},
    {PULL_UP, 1318},
    {PULL_UP, 1319},
    {PULL_UP, 1320},
    {PULL_UP, 1321},
    {PULL_UP, 1322},
    {PULL_UP, 1323},
    {PULL_UP, 1326},
    {PULL_UP, 1327},
    {PULL_UP, 1330},
    {PULL_UP, 1331},
    {PULL_UP, 1332},
    {PULL_UP, 1334},
    {PULL_UP, 1337},
    {PULL_UP, 1338},
    {PULL_UP, 1339},
    {PULL_UP, 1341},
    {PULL_UP, 1342},
    {PULL_UP, 1343},
    {PULL_UP, 1345},
    {PULL_UP, 1346},
    {PULL_UP, 1348},
    {PULL_UP, 1349},
    {PULL_UP, 1350},
    {PULL_UP, 1351},
    {PULL_UP, 1352},
    {PULL_UP, 1353},
    {PULL_UP, 1355},
    {PULL_UP, 1357},
    {PULL_UP, 1359},
    {PULL_UP, 1360},
    {PULL_UP, 1362},
    {PULL_UP, 1363},
    {PULL_UP, 1366},
    {PULL_UP, 1367},
    {PULL_UP, 1368},
    {PULL_UP, 1369},
    {PULL_UP, 1370},
    {PULL_UP, 1372},
    {PULL_UP, 1373},
    {PULL_UP, 1374},
    {PULL_UP, 1375},
    {PULL_UP, 1380},
    {PULL_UP, 1383},
    {PULL_UP, 1388},
    {PULL_UP, 1389},
    {PULL_UP, 1390},
    {PULL_UP, 1391},
    {PULL_UP, 1392},
    {PULL_UP, 1395},
    {PULL_UP, 1396},
    {PULL_UP, 1398},
    {PULL_UP, 1400},
    {PULL_UP, 1401},
    {PULL_UP, 1402},
    {PULL_UP, 1403},
    {PULL_UP, 1406},
    {PULL_UP, 1407},
    {PULL_UP, 1409},
    {PULL_UP, 1411},
    {PULL_UP, 1412},
    {PULL_UP, 1414},
    {PULL_UP, 1415},
    {PULL_UP, 1417},
    {PULL_UP, 1419},
    {PULL_UP, 1421},
    {PULL_UP, 1422},
    {PULL_UP, 1423},
    {PULL_UP, 1424},
    {PULL_UP, 1425},
    {PULL_UP, 1426},
    {PULL_UP, 1428},
    {PULL_UP, 1429},
    {PULL_UP, 1430},
    {PULL_UP, 1431},
    {PULL_UP, 1432},
    {PULL_UP, 1433},
    {PULL_UP, 1434},
    {PULL_UP, 1435},
    {PULL_UP, 1436},
    {PULL_UP, 1439},
    {PULL_UP, 1444},
    {PULL_UP, 1446},
    {PULL_UP, 1447},
    {PULL_UP, 1448},
    {PULL_UP, 1449},
    {PULL_UP, 1450},
    {PULL_UP, 1452},
    {PULL_UP, 1453},
    {PULL_UP, 1454},
    {PULL_UP, 1457},
    {PULL_UP, 1459},
    {PULL_UP, 1460},
    {PULL_UP, 1462},
    {PULL_UP, 1463},
    {PULL_UP, 1465},
    {PULL_UP, 1466},
    {PULL_UP, 1467},
    {PULL_UP, 1468},
    {PULL_UP, 1470},
    {PULL_UP, 1471},
    {PULL_UP, 1472},
    {PULL_UP, 1473},
    {PULL_UP, 1475},
    {PULL_UP, 1476},
    {PULL_UP, 1478},
    {PULL_UP, 1479},
    {PULL_UP, 1483},
    {PULL_UP, 1484},
    {PULL_UP, 1485},
    {PULL_UP, 1486},
    {PULL_UP, 1487},
    {PULL_UP, 1489},
    {PULL_UP, 1490},
    {PULL_UP, 1491},
    {PULL_UP, 1493},
    {PULL_UP, 1496},
    {PULL_UP, 1497},
    {PULL_UP, 1501},
    {PULL_UP, 1502},
    {PULL_UP, 1506},
    {PULL_UP, 1508},
    {PULL_UP, 1509},
    {PULL_UP, 1510},
    {PULL_UP, 1511},
    {PULL_UP, 1513},
    {PULL_UP, 1515},
    {PULL_UP, 1517},
    {PULL_UP, 1522},
    {PULL_UP, 1523},
    {PULL_UP, 1524},
    {PULL_UP, 1525},
    {PULL_UP, 1526},
    {PULL_UP, 1527},
    {PULL_UP, 1528},
    {PULL_UP, 1530},
    {PULL_UP, 1531},
    {PULL_UP, 1532},
    {PULL_UP, 1533},
    {PULL_UP, 1534},
    {PULL_UP, 1535},
    {PULL_UP, 1536},
    {PULL_UP, 1537},
    {PULL_UP, 1538},
    {PULL_UP, 1539}
};

const nx_t MOS6502_TRANSISTOR_GATES[][9] = {
    {0, 112, 318, 536, 712, 1100, 1334},
    {0, 219, 253, 587, 784, 876},
    {0, 419, 615, 1100},
    {0, 587, 1484},
    {1},
    {3, 154, 1118, 1262},
    {4},
    {5},
    {6},
    {7, 542},
    {7, 797},
    {7, 1506},
    {9, 219},
    {11},
    {13},
    {14, 37},
    {14, 488},
    {14, 642},
    {14, 1242},
    {15},
    {16, 1232},
    {19},
    {21},
    {21, 328},
    {22},
    {23},
    {24, 177, 628, 1252, 1415},
    {24, 177, 826, 1252, 1415},
    {24, 177, 879, 1024, 1252},
    {24, 177, 879, 1252, 1415},
    {24, 177, 1252, 1407, 1415},
    {24, 314, 640, 1024, 1201, 1209, 1252, 1385},
    {24, 314, 640, 1024, 1201, 1252, 1260, 1385},
    {24, 314, 904, 1024, 1201, 1209, 1252, 1385},
    {24, 314, 904, 1024, 1201, 1252, 1260},
    {24, 314, 904, 1024, 1208, 1252, 1385},
    {24, 545, 904, 1252, 1385, 1415},
    {24, 628, 1024},
    {24, 813, 904, 1024, 1201, 1252, 1385},
    {24, 813, 904, 1024, 1208, 1252, 1385},
    {24, 879, 904, 1252, 1415},
    {24, 879, 1078},
    {24, 904, 1252, 1407, 1415},
    {24, 1024, 1407},
    {24, 1078, 1407, 1415},
    {26},
    {28},
    {28, 738},
    {28, 769, 1070},
    {29},
    {30},
    {32},
    {33, 297},
    {34, 506},
    {35},
    {36},
    {37, 228},
    {38},
    {39},
    {40, 245},
    {40, 334},
    {40, 417},
    {40, 418},
    {40, 463},
    {40, 473},
    {40, 626},
    {40, 723},
    {40, 731},
    {40, 932},
    {40, 1058},
    {40, 1333},
    {40, 1358},
    {40, 1361},
    {41, 1448},
    {42},
    {43, 739},
    {44},
    {45},
    {46},
    {47},
    {48},
    {49, 629},
    {51, 853},
    {52, 228},
    {54, 448, 1096, 1290, 1369},
    {55},
    {56, 352, 1069, 1123, 1363},
    {57, 670},
    {59},
    {59, 328},
    {60},
    {61},
    {62},
    {63, 166, 743},
    {63, 300, 609},
    {64},
    {65},
    {66},
    {67, 853, 1137},
    {69},
    {70},
    {71, 79, 226, 1391, 1486},
    {73, 287},
    {73, 638},
    {73, 658},
    {74},
    {76},
    {77},
    {78, 1213},
    {80},
    {81},
    {83},
    {84},
    {85},
    {85, 184, 763},
    {86},
    {87},
    {89},
    {90},
    {91, 1505},
    {92},
    {92, 328},
    {93},
    {94, 1315},
    {95},
    {96},
    {97},
    {99, 1374},
    {100},
    {101},
    {103, 619},
    {105},
    {106},
    {107},
    {108},
    {109, 1196},
    {110, 807},
    {111},
    {113},
    {114, 588, 1042, 1110},
    {116},
    {117, 924},
    {118},
    {119},
    {120},
    {121},
    {122},
    {123, 165, 237, 746, 1133, 1204, 1284},
    {125},
    {126, 427},
    {126, 1163},
    {127},
    {128},
    {129, 1455},
    {130},
    {132},
    {132, 1126},
    {133},
    {134, 312},
    {136, 506},
    {138, 690},
    {139, 228},
    {140, 228},
    {141},
    {142},
    {143},
    {143, 849},
    {144, 177, 813, 1201, 1209},
    {144, 177, 813, 1260},
    {144, 177, 1208},
    {144, 314, 640, 1012, 1024, 1208, 1252},
    {144, 314, 904, 1012, 1078, 1208, 1260},
    {144, 640, 813, 1012, 1024, 1201, 1209, 1252},
    {144, 640, 1012, 1024, 1208, 1252},
    {144, 813, 904, 1012, 1024, 1078, 1201},
    {144, 813, 904, 1012, 1024, 1201, 1252, 1260},
    {144, 813, 904, 1012, 1201, 1415},
    {144, 904, 1012, 1024, 1201, 1209, 1252},
    {145, 1112},
    {146},
    {147},
    {149},
    {150},
    {151, 1142},
    {152, 508},
    {153},
    {157},
    {158},
    {159},
    {160},
    {161},
    {164},
    {167},
    {168},
    {168, 1309},
    {169},
    {170},
    {172},
    {173},
    {175, 219},
    {175, 236},
    {175, 784, 910, 1009, 1147},
    {176},
    {177, 314, 1201, 1209},
    {177, 314, 1201, 1260, 1385},
    {177, 314, 1208, 1209, 1385},
    {177, 314, 1208, 1260, 1385},
    {177, 628, 1012, 1252, 1415},
    {177, 813, 1201, 1209, 1385},
    {177, 813, 1201, 1260, 1385},
    {177, 813, 1208, 1209, 1385},
    {177, 813, 1260, 1385},
    {177, 826, 1012, 1252, 1415},
    {177, 826, 1252, 1415},
    {177, 879, 1012, 1252, 1415},
    {177, 879, 1252, 1415},
    {177, 1012, 1252, 1407, 1415},
    {177, 1385},
    {179},
    {180},
    {181},
    {182, 198},
    {182, 228},
    {182, 404},
    {183},
    {183, 1095},
    {184, 769, 949},
    {186},
    {187, 579},
    {188},
    {189},
    {189, 776},
    {189, 863},
    {193},
    {197},
    {199, 581},
    {199, 1513},
    {200},
    {201, 464, 599, 1147},
    {202, 261, 549, 822, 1253},
    {203},
    {204, 940},
    {205},
    {206},
    {207},
    {207, 328},
    {208, 853, 1137},
    {209},
    {211, 853, 1137},
    {212},
    {214},
    {215, 229, 306, 350, 356, 582, 711, 850, 1473},
    {215, 320},
    {216, 1146},
    {217},
    {218, 1458},
    {219},
    {219, 876},
    {219, 1150},
    {220, 1080, 1250},
    {222},
    {224, 709},
    {225},
    {226, 832, 1009},
    {227},
    {228},
    {228, 322, 718},
    {228, 353},
    {228, 358, 647, 693, 779, 960, 1009, 1148, 1250},
    {228, 371},
    {228, 502},
    {228, 627},
    {228, 642},
    {228, 662, 831, 1035},
    {228, 706, 756},
    {228, 730, 936, 1193, 1290, 1421},
    {228, 783},
    {228, 784},
    {228, 839, 1029},
    {228, 852},
    {228, 868},
    {228, 900},
    {228, 1104},
    {228, 1242},
    {228, 1337},
    {228, 1532},
    {229},
    {231},
    {233, 250},
    {233, 462, 863},
    {235, 853, 1137},
    {238, 1134},
    {238, 1403},
    {239, 956, 1400},
    {240},
    {244},
    {244, 839, 1032},
    {246, 853},
    {247, 1028},
    {249, 516},
    {250, 561},
    {250, 1346},
    {250, 1489},
    {251, 342, 500, 712, 1342, 1446},
    {251, 1173},
    {252},
    {253, 587},
    {253, 784, 876, 910, 1170},
    {255, 401, 770, 876, 1426},
    {256},
    {258},
    {259, 955},
    {262, 853, 1137},
    {263},
    {264, 853},
    {265, 1373},
    {266, 603, 1338},
    {267},
    {268},
    {268, 328},
    {269},
    {270},
    {271},
    {272},
    {272, 837},
    {273, 393},
    {274},
    {276},
    {277},
    {279},
    {280, 859, 1052, 1491, 1526},
    {281, 1178},
    {282, 1357},
    {284},
    {286, 1177, 1240, 1295},
    {288, 407, 479, 845, 1292, 1426},
    {289},
    {290, 1522},
    {291},
    {291, 853},
    {292},
    {293},
    {294},
    {295},
    {295, 763, 1070},
    {296, 1513},
    {298},
    {299},
    {301, 401},
    {302},
    {305},
    {305, 954, 1024, 1252},
    {305, 1457},
    {306},
    {307},
    {308},
    {311},
    {312, 327, 401, 845, 1147, 1472},
    {312, 1388},
    {312, 1436},
    {313},
    {313, 390},
    {313, 729},
    {314},
    {314, 628, 904, 1012, 1208, 1209, 1252, 1415},
    {314, 628, 904, 1012, 1208, 1252, 1415},
    {314, 640, 1012, 1024, 1201, 1209, 1252, 1385},
    {314, 640, 1012, 1024, 1201, 1252, 1260, 1385},
    {314, 640, 1201},
    {314, 640, 1201, 1209},
    {314, 640, 1201, 1260, 1385},
    {314, 640, 1208},
    {314, 640, 1208, 1260},
    {314, 826, 904, 1012, 1208, 1209, 1252, 1415},
    {314, 826, 904, 1012, 1208, 1252, 1260, 1415},
    {314, 879, 904, 1012, 1024, 1208, 1209, 1252},
    {314, 879, 904, 1012, 1208, 1209, 1252, 1415},
    {314, 879, 904, 1012, 1208, 1252, 1260, 1415},
    {314, 904, 1012, 1024, 1201, 1252, 1260, 1385},
    {314, 904, 1012, 1024, 1208, 1252, 1260, 1385},
    {314, 904, 1012, 1078, 1208, 1260, 1385},
    {314, 904, 1012, 1201, 1260, 1385},
    {314, 904, 1012, 1208, 1252, 1260, 1385, 1415},
    {314, 904, 1012, 1208, 1252, 1260, 1407, 1415},
    {314, 904, 1012, 1208, 1252, 1260, 1415},
    {314, 904, 1078, 1201, 1209},
    {314, 904, 1078, 1201, 1260, 1385},
    {314, 1201, 1209},
    {315},
    {316},
    {319, 358, 647, 779, 1148, 1250},
    {320},
    {321, 394},
    {322, 395, 956},
    {322, 838},
    {323},
    {325},
    {327, 679},
    {328, 405},
    {328, 423},
    {328, 676},
    {328, 697},
    {328, 989},
    {328, 1279},
    {328, 1313},
    {328, 1320},
    {328, 1447},
    {328, 1465},
    {328, 1536},
    {329, 1064},
    {330},
    {331},
    {332},
    {332, 646},
    {333},
    {335, 979},
    {336},
    {337},
    {338},
    {339},
    {340},
    {341, 979},
    {342},
    {344},
    {345},
    {347},
    {348},
    {349},
    {350, 850},
    {351},
    {353, 1186},
    {354},
    {354, 1118},
    {356},
    {357, 1444},
    {359},
    {361, 376},
    {362},
    {363},
    {365, 1221},
    {366},
    {368},
    {370},
    {372},
    {373},
    {374},
    {375, 491, 984, 1496},
    {376},
    {377},
    {377, 1108},
    {378},
    {379},
    {380},
    {381},
    {382},
    {383},
    {386},
    {388},
    {389},
    {389, 468, 564, 849},
    {389, 1359},
    {390},
    {392},
    {398},
    {399},
    {400, 521},
    {400, 715},
    {401, 495},
    {401, 587},
    {401, 1019},
    {401, 1136},
    {401, 1147},
    {402, 853, 1137},
    {404},
    {405},
    {406},
    {408, 419},
    {409},
    {410, 538},
    {413, 551},
    {414},
    {420, 748},
    {423},
    {424, 571},
    {424, 1101, 1537},
    {426},
    {427, 843},
    {428, 506},
    {432},
    {433},
    {434},
    {436},
    {437},
    {439},
    {441},
    {443, 524},
    {445},
    {447, 853, 1137},
    {449},
    {449, 757, 810, 899, 1008, 1185, 1329, 1356},
    {451},
    {453},
    {454, 475},
    {455, 1317},
    {457},
    {458},
    {460, 639},
    {461, 846},
    {462, 1114},
    {465},
    {469},
    {471},
    {471, 646},
    {472},
    {474, 847, 1118, 1511},
    {475},
    {476},
    {477},
    {478},
    {480},
    {481, 1503},
    {482},
    {485},
    {486},
    {487},
    {489, 853},
    {491},
    {491, 735, 1274},
    {491, 1424, 1439, 1453, 1496},
    {492},
    {493},
    {494, 713, 1071},
    {497},
    {498, 710, 784, 876, 887, 1262},
    {499},
    {501, 980},
    {502, 1382},
    {503},
    {504},
    {506},
    {506, 554},
    {506, 584},
    {506, 721},
    {506, 974},
    {506, 1324},
    {506, 1354},
    {507},
    {509},
    {510, 802},
    {512},
    {514},
    {518, 776},
    {518, 1150},
    {519},
    {520},
    {521, 1323},
    {522},
    {525},
    {526},
    {528},
    {530},
    {532},
    {533},
    {534, 1131},
    {535},
    {537},
    {537, 952},
    {539, 1141},
    {540},
    {541},
    {542, 819},
    {542, 894},
    {543},
    {544, 853, 1137},
    {546, 707},
    {546, 1246},
    {551},
    {552},
    {553},
    {555, 1419},
    {556, 771, 869, 1481},
    {557},
    {558, 767},
    {559},
    {562},
    {563},
    {564, 849},
    {566},
    {568},
    {569},
    {571, 716, 861, 910},
    {572},
    {575},
    {576},
    {577},
    {578},
    {580, 646},
    {581},
    {581, 911},
    {582},
    {583},
    {585, 1232},
    {586, 1243, 1417},
    {587},
    {587, 876},
    {588},
    {588, 1042},
    {588, 1463},
    {589},
    {589, 896},
    {590},
    {593},
    {594},
    {595},
    {598},
    {599},
    {600, 853, 1137},
    {601},
    {602},
    {604},
    {605},
    {606},
    {607},
    {608},
    {611, 715},
    {613},
    {614},
    {616},
    {618},
    {619},
    {619, 1021},
    {620},
    {621},
    {622},
    {623, 1362},
    {624},
    {628},
    {628, 813, 904, 1012, 1024, 1078, 1208},
    {628, 813, 904, 1012, 1208, 1209, 1252, 1415},
    {628, 813, 904, 1012, 1208, 1252, 1260, 1415},
    {629, 1147},
    {630},
    {631, 1459},
    {635},
    {636},
    {637, 819},
    {640, 813},
    {640, 813, 1012, 1024, 1201, 1209, 1252, 1385},
    {640, 813, 1012, 1024, 1208, 1252, 1385},
    {640, 813, 1201, 1260},
    {640, 813, 1208},
    {640, 813, 1208, 1260},
    {640, 1012, 1024, 1208, 1252, 1385},
    {641, 1211},
    {643},
    {644, 853, 1137},
    {645},
    {646},
    {646, 745},
    {646, 800},
    {647},
    {648},
    {649},
    {650, 1198},
    {651},
    {651, 1250},
    {658},
    {659},
    {660},
    {663},
    {664},
    {665, 873},
    {667},
    {669},
    {672},
    {673},
    {673, 1343},
    {674},
    {675},
    {676},
    {677},
    {678},
    {678, 1263},
    {680},
    {681},
    {682, 1033},
    {683},
    {683, 1093},
    {684, 709},
    {684, 1155},
    {685},
    {686, 1317},
    {687, 979},
    {688, 1310},
    {689, 1250},
    {690},
    {690, 1146},
    {691},
    {692, 853, 1137},
    {696},
    {697},
    {698},
    {698, 1524},
    {699},
    {699, 773},
    {699, 1524},
    {700},
    {701, 1517},
    {703},
    {704},
    {705},
    {708},
    {709, 847},
    {709, 1346},
    {709, 1412},
    {709, 1435},
    {709, 1489},
    {711, 1390},
    {714, 893, 1490},
    {715, 910, 982},
    {718},
    {718, 838},
    {719, 879, 1024},
    {719, 1024, 1407},
    {720, 1377},
    {725},
    {726},
    {727, 853, 1137},
    {728},
    {733},
    {735},
    {736},
    {737, 923},
    {737, 959},
    {737, 1146},
    {740},
    {741},
    {742},
    {743, 1051},
    {744},
    {747},
    {749},
    {750},
    {751},
    {751, 800},
    {752},
    {753, 979},
    {754},
    {757},
    {758},
    {760},
    {761, 1044},
    {762},
    {763},
    {764},
    {765},
    {766},
    {772},
    {773},
    {775, 1097},
    {777},
    {778},
    {779},
    {780},
    {781},
    {782},
    {784},
    {785},
    {786},
    {787},
    {788},
    {789},
    {790},
    {793},
    {794},
    {795},
    {798, 1222},
    {799},
    {805, 863, 1475},
    {809},
    {810},
    {811},
    {812, 979},
    {813, 826, 904, 1012, 1208, 1209, 1252, 1415},
    {813, 826, 904, 1012, 1208, 1252, 1260, 1415},
    {813, 826, 904, 1012, 1208, 1252, 1415},
    {813, 879, 904, 1012, 1024, 1078, 1208, 1209},
    {813, 879, 904, 1012, 1024, 1208, 1209, 1252},
    {813, 904, 1012, 1024, 1078, 1208},
    {813, 904, 1012, 1024, 1078, 1208, 1385},
    {813, 904, 1012, 1024, 1078, 1208, 1407},
    {813, 904, 1012, 1024, 1208, 1252, 1260, 1385},
    {813, 904, 1012, 1201, 1209, 1385},
    {813, 904, 1012, 1201, 1260, 1385},
    {813, 904, 1012, 1201, 1385},
    {813, 904, 1012, 1208, 1252, 1415},
    {815},
    {816},
    {817},
    {818},
    {819},
    {820},
    {820, 1321},
    {823},
    {824},
    {825},
    {827},
    {833, 965},
    {834},
    {834, 972},
    {836},
    {837, 914, 917, 972, 1152},
    {839},
    {839, 1228},
    {840},
    {847},
    {849},
    {851},
    {853},
    {853, 865, 1137},
    {853, 871},
    {853, 878, 1137},
    {853, 903},
    {853, 947, 1137},
    {853, 951, 1137},
    {853, 1013},
    {853, 1137, 1214},
    {853, 1137, 1367},
    {853, 1258},
    {853, 1269},
    {853, 1434},
    {855},
    {856, 1118, 1147, 1276},
    {857},
    {858},
    {860},
    {864, 979},
    {867},
    {872},
    {875},
    {876, 1392},
    {877},
    {879},
    {879, 904, 1012, 1024, 1208, 1209, 1252},
    {879, 904, 1012, 1208, 1252},
    {879, 1012, 1024, 1078},
    {879, 1012, 1078, 1415},
    {879, 1078, 1415},
    {879, 1415},
    {882},
    {883},
    {885, 1063},
    {886},
    {888, 1272},
    {889},
    {890},
    {892},
    {895},
    {896, 1241},
    {897},
    {898},
    {899},
    {901},
    {902},
    {904, 1012, 1024, 1201, 1209, 1252, 1385},
    {904, 1012, 1024, 1208, 1209, 1252, 1385},
    {904, 1012, 1024, 1208, 1252},
    {904, 1012, 1024, 1208, 1252, 1260},
    {904, 1012, 1024, 1208, 1252, 1260, 1407},
    {904, 1012, 1208, 1209, 1252, 1385, 1415},
    {904, 1012, 1208, 1209, 1252, 1415},
    {904, 1012, 1208, 1407},
    {905},
    {907},
    {909},
    {912},
    {913},
    {915},
    {915, 1530},
    {917},
    {918},
    {920},
    {922},
    {924},
    {925},
    {926, 1169},
    {927},
    {928},
    {928, 1195},
    {929, 1161},
    {930},
    {931},
    {933},
    {934},
    {937},
    {938},
    {939},
    {941, 1030},
    {943, 1131},
    {945},
    {946},
    {948},
    {949},
    {953},
    {957, 1032},
    {958, 1216, 1230},
    {962},
    {963},
    {964},
    {965, 1288},
    {966},
    {969},
    {970},
    {976},
    {978},
    {979, 1494},
    {979, 1512},
    {981},
    {984, 1453, 1496},
    {985},
    {987},
    {989},
    {997},
    {998},
    {999},
    {1001},
    {1003},
    {1004},
    {1005},
    {1007},
    {1008},
    {1010},
    {1011, 1073, 1298},
    {1011, 1280},
    {1012},
    {1012, 1024, 1078, 1407},
    {1014},
    {1015},
    {1020},
    {1021},
    {1022},
    {1023},
    {1025},
    {1026},
    {1027},
    {1031},
    {1034},
    {1036},
    {1037},
    {1038},
    {1040, 1474},
    {1041},
    {1043},
    {1044},
    {1046},
    {1047, 1194},
    {1048},
    {1049},
    {1050},
    {1054},
    {1055},
    {1056},
    {1057},
    {1060},
    {1061},
    {1061, 1459},
    {1062, 1224},
    {1066, 1441},
    {1067},
    {1070},
    {1072},
    {1079},
    {1079, 1473},
    {1081},
    {1083},
    {1085},
    {1087},
    {1088},
    {1089},
    {1093, 1156},
    {1094},
    {1101},
    {1102},
    {1103},
    {1106},
    {1107},
    {1109},
    {1110},
    {1110, 1411},
    {1111},
    {1113},
    {1115},
    {1116, 1409},
    {1117},
    {1120},
    {1122},
    {1124},
    {1125},
    {1128},
    {1129},
    {1130},
    {1131},
    {1132},
    {1135, 1298},
    {1138, 1294},
    {1139},
    {1142},
    {1143},
    {1144},
    {1145},
    {1149},
    {1151},
    {1152},
    {1153},
    {1156},
    {1157},
    {1158},
    {1159},
    {1160},
    {1164},
    {1166},
    {1167},
    {1168},
    {1169},
    {1171},
    {1172},
    {1175, 1514},
    {1176},
    {1179},
    {1180},
    {1181},
    {1182},
    {1183},
    {1185},
    {1187},
    {1188},
    {1190},
    {1196},
    {1196, 1199},
    {1196, 1263},
    {1197},
    {1198},
    {1199},
    {1202},
    {1203},
    {1205},
    {1206},
    {1207},
    {1208},
    {1209},
    {1210},
    {1212},
    {1215},
    {1217},
    {1220},
    {1224},
    {1225},
    {1227},
    {1231},
    {1232, 1235},
    {1232, 1440},
    {1233},
    {1234},
    {1236},
    {1238},
    {1248},
    {1249},
    {1250, 1399},
    {1252},
    {1254},
    {1258},
    {1259},
    {1260},
    {1261},
    {1263},
    {1264},
    {1265},
    {1266, 1379},
    {1268},
    {1273},
    {1274},
    {1275},
    {1277},
    {1279},
    {1281},
    {1282},
    {1283},
    {1284},
    {1286},
    {1288},
    {1289},
    {1291},
    {1293},
    {1296},
    {1297},
    {1299},
    {1300},
    {1301},
    {1302},
    {1303},
    {1304, 1431},
    {1307},
    {1308},
    {1311},
    {1312},
    {1313},
    {1314},
    {1317},
    {1318},
    {1319},
    {1320},
    {1322},
    {1322, 1337},
    {1325},
    {1327},
    {1328},
    {1329},
    {1332},
    {1335},
    {1339},
    {1340},
    {1344},
    {1352},
    {1355},
    {1356},
    {1364},
    {1365},
    {1366},
    {1370},
    {1371, 1384},
    {1372},
    {1376},
    {1378},
    {1381},
    {1382},
    {1383},
    {1385},
    {1386},
    {1387},
    {1389},
    {1390},
    {1393},
    {1396},
    {1397},
    {1398},
    {1401},
    {1402},
    {1403},
    {1404},
    {1405},
    {1406},
    {1407},
    {1410, 1420},
    {1411},
    {1413},
    {1414},
    {1415},
    {1416},
    {1418},
    {1421},
    {1422},
    {1424},
    {1427},
    {1429},
    {1432},
    {1434},
    {1437},
    {1438},
    {1442},
    {1443},
    {1445},
    {1447},
    {1450},
    {1451},
    {1453},
    {1454},
    {1456},
    {1457},
    {1460},
    {1461},
    {1463},
    {1464},
    {1465},
    {1466},
    {1467},
    {1469},
    {1470},
    {1477},
    {1478},
    {1480},
    {1482},
    {1487},
    {1492},
    {1495},
    {1496},
    {1497},
    {1498},
    {1499},
    {1500},
    {1501},
    {1502},
    {1504},
    {1507},
    {1513},
    {1516},
    {1518},
    {1519},
    {1520},
    {1521},
    {1522},
    {1524},
    {1529},
    {1531},
    {1535},
    {1536},
    {1537}
};

const transistor_t MOS6502_TRANSISTOR_DEFS[] = {
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[0], 7, 236, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1], 6, 252, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[2], 4, 506, 659},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[3], 3, 168, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[4], 1, 506, 809},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[5], 4, 10, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[6], 1, 135, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[7], 1, 262, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[7], 1, 596, 795},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[8], 1, 596, 1427},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[9], 2, 33, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[10], 2, 321, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[11], 2, 506, 555},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[12], 2, 162, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[13], 1, 506, 801},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[14], 1, 36, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[15], 2, 391, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[16], 2, 506, 992},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[17], 2, 429, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[18], 2, 425, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[19], 1, 506, 587},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[19], 1, 596, 1385},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[20], 2, 349, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[21], 1, 45, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[21], 1, 211, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[22], 1, 596, 1354},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[23], 2, 277, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[24], 1, 401, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[25], 1, 506, 612},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[26], 5, 419, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[26], 5, 448, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[27], 5, 506, 1064},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[28], 5, 506, 1363},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[29], 5, 506, 1096},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[30], 5, 56, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[30], 5, 319, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[31], 8, 226, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[32], 8, 506, 620},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[33], 8, 237, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[33], 8, 506, 1069},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[34], 7, 506, 1060},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[35], 7, 506, 1014},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[36], 6, 506, 1537},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[37], 3, 261, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[37], 3, 329, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[38], 7, 506, 1283},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[39], 7, 506, 1176},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[40], 5, 506, 1129},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[41], 3, 238, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[42], 5, 506, 599},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[43], 3, 54, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[43], 3, 408, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[44], 4, 506, 822},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[45], 1, 506, 514},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[46], 1, 124, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[46], 1, 506, 625},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[47], 2, 506, 948},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[48], 3, 286, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[49], 1, 28, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[50], 1, 506, 1184},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[51], 1, 67, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[51], 1, 594, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[52], 2, 506, 667},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[52], 2, 506, 916},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[53], 2, 506, 855},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[54], 1, 596, 1137},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[55], 1, 191, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[56], 2, 506, 992},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 11, 919},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 48, 82},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 293, 1488},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 373, 653},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 439, 1255},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 996, 1056},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 1045, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[57], 1, 1287, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[58], 1, 590, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[59], 2, 506, 742},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[60], 2, 506, 1120},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[61], 2, 506, 566},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[62], 2, 506, 630},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[63], 2, 506, 1157},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[64], 2, 5, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[65], 2, 506, 1113},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[66], 2, 32, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[67], 2, 506, 1383},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[68], 2, 433, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[69], 2, 19, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[70], 2, 506, 1389},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[71], 2, 506, 754},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[72], 2, 506, 553},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[73], 2, 278, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[74], 1, 506, 740},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[75], 2, 506, 1002},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[76], 1, 506, 545},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 11, 1397},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 46, 439},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 48, 271},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 188, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 293, 528},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 373, 1495},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 457, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[77], 1, 858, 1056},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[78], 1, 454, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[79], 1, 506, 570},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[80], 1, 506, 1154},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[81], 2, 506, 718},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[82], 2, 506, 569},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[83], 2, 506, 654},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[84], 5, 506, 1007},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 133, 866},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 143, 230},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 257, 1463},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 275, 372},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 283, 1263},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 589, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 656, 985},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[85], 1, 671, 1513},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[86], 5, 506, 1533},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[87], 2, 436, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[87], 2, 506, 617},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[88], 1, 277, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[89], 2, 21, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[89], 2, 506, 1354},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[90], 1, 506, 930},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[91], 1, 506, 591},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[92], 1, 412, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[93], 3, 456, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[94], 3, 12, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[95], 1, 308, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[96], 1, 506, 949},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[97], 1, 506, 1017},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[98], 3, 506, 594},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[99], 1, 506, 835},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[100], 1, 121, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[101], 5, 506, 1006},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[102], 2, 61, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[102], 2, 506, 591},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[103], 2, 506, 633},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[104], 2, 506, 1075},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[105], 1, 634, 828},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[106], 1, 506, 1084},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[107], 1, 196, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[107], 1, 506, 1200},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[108], 2, 475, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[108], 2, 506, 1271},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[109], 1, 441, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[110], 1, 396, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[111], 1, 506, 1244},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[112], 1, 506, 867},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[113], 1, 72, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[114], 3, 506, 1295},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[115], 1, 506, 1145},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[115], 1, 520, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[116], 1, 386, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[117], 1, 506, 929},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[118], 1, 482, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[119], 2, 325, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[119], 2, 506, 589},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[120], 1, 596, 1205},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[121], 2, 506, 697},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[121], 2, 506, 974},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[122], 1, 506, 1296},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[123], 2, 506, 1349},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[124], 1, 506, 1236},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[125], 1, 596, 1053},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[126], 1, 506, 1434},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[127], 2, 343, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[127], 2, 503, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[128], 1, 347, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[129], 1, 506, 1492},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[130], 2, 506, 639},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[131], 1, 192, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[132], 1, 506, 1350},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[133], 1, 506, 1301},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[134], 1, 506, 1433},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[135], 2, 506, 1207},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[136], 2, 506, 993},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[137], 1, 506, 1457},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[138], 1, 506, 1395},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[139], 4, 506, 516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[140], 1, 131, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[141], 2, 506, 774},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[142], 1, 105, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[143], 1, 127, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[143], 1, 385, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[144], 1, 506, 1428},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 50, 369},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 153, 292},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 308, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 548, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 793, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 1083, 1278},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[145], 1, 1171, 1467},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[146], 1, 506, 580},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[147], 7, 506, 1314},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[148], 1, 506, 544},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[148], 1, 596, 1151},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[149], 2, 424, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[150], 2, 506, 843},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[151], 1, 385, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[152], 1, 194, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[153], 2, 156, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 11, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 48, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 50, 373},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 153, 439},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 293, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 909, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 1056, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[154], 1, 1171, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[155], 1, 506, 1411},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[156], 2, 390, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[157], 1, 506, 564},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[157], 1, 506, 631},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[157], 1, 506, 1169},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[158], 2, 506, 942},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[159], 2, 506, 1259},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[160], 2, 216, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[160], 2, 506, 691},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[161], 2, 506, 944},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[162], 2, 506, 1222},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[163], 1, 506, 997},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[164], 1, 70, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[164], 1, 121, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[165], 1, 506, 926},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[166], 2, 389, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[167], 5, 280, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[168], 4, 506, 746},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[168], 4, 506, 1052},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[169], 3, 506, 1133},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[170], 7, 506, 1491},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[171], 7, 506, 1475},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[172], 8, 506, 714},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[173], 6, 506, 1204},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[174], 7, 506, 859},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[175], 8, 506, 1490},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[176], 6, 506, 1526},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[177], 7, 506, 1338},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[178], 2, 506, 991},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[179], 1, 59, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[180], 1, 291, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[181], 1, 506, 878},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[181], 1, 596, 728},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[182], 1, 506, 857},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[183], 2, 506, 821},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[183], 2, 506, 1079},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[184], 2, 377, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[185], 1, 506, 1033},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[186], 1, 506, 624},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[187], 1, 506, 1347},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[188], 1, 193, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[188], 1, 506, 1464},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[189], 1, 506, 1091},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[190], 1, 506, 515},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[190], 1, 506, 1425},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[191], 1, 506, 1089},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[191], 1, 506, 1143},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[191], 1, 596, 1085},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[192], 1, 506, 655},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[193], 1, 403, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[194], 2, 506, 1450},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[195], 1, 506, 1527},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[196], 1, 506, 1380},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[197], 1, 506, 628},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[198], 1, 203, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[199], 2, 461, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[200], 2, 23, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[201], 5, 506, 1028},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[202], 1, 20, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[203], 4, 134, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[204], 5, 506, 1284},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[205], 5, 371, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[206], 5, 506, 1357},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[207], 5, 506, 1148},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[208], 5, 506, 1230},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[209], 5, 506, 715},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[210], 5, 506, 1454},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[211], 4, 506, 521},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[212], 5, 506, 1100},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[213], 4, 506, 1253},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[214], 5, 79, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[215], 4, 506, 1373},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[216], 5, 506, 1290},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[217], 2, 506, 1221},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[218], 1, 506, 1325},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[219], 1, 181, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[220], 1, 228, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[220], 1, 388, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[221], 2, 506, 1011},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[222], 2, 506, 709},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[223], 2, 506, 683},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[224], 1, 506, 1341},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[225], 2, 53, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[225], 2, 272, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[226], 3, 506, 1240},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 11, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 48, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 293, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 439, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 506, 1056},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 506, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[227], 1, 506, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[228], 2, 506, 546},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[229], 1, 413, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[230], 1, 422, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[231], 2, 506, 831},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[232], 2, 506, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[233], 1, 506, 668},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[234], 1, 694, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[235], 2, 506, 1444},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[236], 2, 468, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[237], 1, 378, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[237], 1, 506, 634},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[238], 4, 506, 1532},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[239], 5, 322, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[240], 1, 122, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[240], 1, 580, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[241], 2, 231, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[242], 1, 92, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[243], 1, 506, 1232},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[244], 1, 34, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[245], 2, 472, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[246], 3, 506, 781},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[247], 1, 506, 1429},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[248], 3, 45, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[249], 1, 373, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[250], 1, 506, 706},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[251], 9, 506, 1522},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[252], 2, 18, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[252], 2, 506, 1198},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[253], 2, 506, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[254], 1, 159, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[254], 1, 193, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[254], 1, 596, 1464},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[255], 2, 313, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[255], 2, 506, 985},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[256], 1, 74, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[257], 2, 506, 1289},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[258], 2, 168, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[259], 3, 506, 1105},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[260], 1, 506, 938},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[260], 1, 596, 920},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[261], 2, 506, 513},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[262], 1, 494, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[263], 3, 506, 1233},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 25, 810},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 131, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 192, 899},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 449, 1098},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 592, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 1008, 1538},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 1184, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[264], 1, 1329, 1350},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 14, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 344, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 506, 1019},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 506, 1302},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[265], 1, 506, 1534},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[266], 3, 174, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[267], 2, 506, 832},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[268], 9, 506, 1478},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[269], 2, 506, 1043},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[270], 2, 506, 1076},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[271], 2, 506, 1322},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[272], 2, 391, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[273], 4, 506, 1080},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[274], 3, 506, 1162},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[275], 6, 506, 546},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[276], 2, 506, 1250},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[277], 2, 506, 986},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[278], 3, 171, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[279], 2, 425, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[280], 2, 506, 1051},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[281], 2, 43, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[282], 2, 506, 800},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[283], 2, 429, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[284], 2, 506, 1174},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[285], 2, 166, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[286], 1, 151, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[287], 1, 328, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[287], 1, 506, 933},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[288], 2, 506, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[289], 3, 259, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[290], 3, 506, 672},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[291], 2, 506, 1006},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[292], 2, 506, 1533},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[293], 3, 126, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[294], 1, 506, 1348},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[295], 1, 437, 993},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[296], 3, 506, 1528},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[297], 2, 476, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[298], 2, 75, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[299], 2, 310, 935},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[300], 2, 506, 1015},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[300], 2, 506, 1392},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[301], 2, 506, 1349},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[302], 2, 506, 768},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[303], 6, 506, 1321},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[304], 2, 506, 573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[305], 1, 506, 861},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[306], 2, 506, 701},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[307], 5, 506, 1101},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[308], 5, 98, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[309], 1, 506, 1467},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[310], 1, 506, 1343},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[311], 2, 506, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[312], 3, 506, 795},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 68, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 191, 810},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 438, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 444, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 449, 1476},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 657, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 757, 1316},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[313], 1, 884, 899},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[314], 2, 506, 937},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[315], 2, 506, 1115},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[316], 3, 506, 558},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[317], 1, 506, 902},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[317], 1, 506, 939},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[317], 1, 596, 1393},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[318], 1, 596, 721},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[319], 2, 506, 725},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[320], 1, 506, 905},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[321], 1, 506, 1054},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[321], 1, 596, 1404},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[322], 1, 506, 972},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[323], 1, 53, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[324], 2, 190, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[324], 2, 506, 736},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[325], 2, 506, 868},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[326], 1, 506, 874},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[327], 1, 506, 937},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[328], 1, 596, 1227},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[329], 1, 506, 770},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[330], 5, 232, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[331], 2, 506, 774},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[332], 2, 506, 607},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[333], 1, 170, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[334], 4, 506, 561},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[335], 6, 340, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[336], 1, 305, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[337], 2, 506, 759},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[337], 2, 506, 834},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[338], 1, 506, 903},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[339], 2, 506, 777},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[340], 1, 506, 690},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[341], 1, 506, 803},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[342], 1, 381, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[343], 1, 506, 1306},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[344], 3, 506, 1177},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[345], 2, 506, 880},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[346], 1, 227, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[346], 1, 506, 772},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[347], 1, 596, 1347},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[348], 2, 506, 1007},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 50, 60},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 107, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 153, 557},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 284, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 519, 1171},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 766, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 897, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[349], 1, 1046, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[350], 1, 177, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[351], 4, 506, 913},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[352], 2, 506, 1031},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[353], 1, 506, 1062},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[354], 1, 506, 733},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[355], 1, 138, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[356], 1, 110, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[356], 1, 506, 1285},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[357], 6, 506, 1229},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[358], 2, 506, 1006},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[358], 2, 506, 1186},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[359], 2, 506, 1186},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[359], 2, 506, 1533},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[360], 1, 506, 943},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[361], 2, 506, 1196},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[362], 2, 506, 1317},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[363], 1, 506, 763},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[363], 1, 506, 813},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[364], 8, 327, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[365], 7, 506, 730},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[366], 8, 165, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[366], 8, 506, 1391},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[367], 8, 154, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[368], 3, 506, 1403},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[369], 4, 506, 1388},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[370], 5, 506, 893},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[371], 3, 495, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[371], 3, 506, 629},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[372], 4, 506, 1323},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[373], 8, 342, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[374], 8, 479, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[374], 8, 506, 704},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[375], 8, 506, 679},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[376], 8, 443, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[377], 8, 506, 647},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[378], 8, 3, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[379], 8, 506, 1116},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[380], 7, 282, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[380], 7, 506, 1332},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[381], 6, 266, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[382], 8, 251, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[383], 8, 506, 524},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[384], 7, 239, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[385], 5, 506, 1436},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[386], 6, 506, 603},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[387], 3, 469, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[388], 1, 506, 863},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[389], 1, 493, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[390], 6, 279, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[391], 1, 505, 975},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[392], 2, 506, 998},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[392], 2, 506, 1331},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[393], 3, 464, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[394], 2, 312, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[395], 1, 506, 1088},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[396], 1, 506, 896},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[397], 2, 506, 1257},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[398], 2, 506, 584},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[398], 2, 506, 1447},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[399], 2, 6, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[400], 2, 268, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[400], 2, 506, 721},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[401], 2, 506, 1205},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[402], 2, 136, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[402], 2, 506, 1320},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[403], 2, 423, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[403], 2, 428, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[404], 2, 506, 554},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[404], 2, 506, 1536},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[405], 2, 506, 978},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[406], 2, 39, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[407], 2, 34, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[407], 2, 207, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[408], 2, 345, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[409], 2, 506, 537},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 506, 535},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[410], 1, 596, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[411], 1, 200, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[412], 1, 506, 1531},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[412], 1, 596, 1324},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[413], 2, 506, 1027},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[414], 1, 367, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[415], 2, 506, 735},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 230, 619},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 257, 313},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 275, 434},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 283, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 325, 671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 656, 1199},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 764, 866},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[416], 1, 965, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[417], 1, 506, 1122},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[418], 1, 117, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[419], 1, 506, 847},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[420], 1, 201, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[421], 2, 491, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[422], 1, 506, 627},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[423], 1, 986, 1068},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[424], 1, 161, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[425], 1, 62, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[425], 1, 506, 765},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[425], 1, 596, 1335},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[426], 1, 215, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[427], 1, 506, 826},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[428], 2, 506, 1224},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[428], 2, 506, 1353},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[429], 1, 213, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[430], 2, 506, 710},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[431], 1, 506, 805},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[432], 2, 498, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[433], 1, 361, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[434], 2, 880, 1241},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[435], 1, 506, 1147},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[436], 2, 320, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[436], 2, 505, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[437], 1, 499, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[438], 1, 369, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[439], 2, 10, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[440], 1, 298, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[441], 1, 96, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[441], 1, 596, 1516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[442], 1, 506, 758},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[443], 1, 132, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[443], 1, 506, 833},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[444], 1, 506, 1493},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[445], 1, 506, 851},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[446], 4, 281, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[447], 1, 431, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[448], 1, 506, 1044},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[449], 2, 506, 1146},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[450], 1, 115, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 113, 348},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 378, 1037},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 563, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 595, 1132},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 622, 1234},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 818, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 927, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[451], 1, 1182, 1445},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[452], 1, 506, 844},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[453], 1, 490, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[454], 1, 309, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[455], 1, 506, 1449},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[456], 1, 333, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[456], 1, 506, 1225},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[456], 1, 596, 1180},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[457], 1, 228, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[458], 1, 506, 862},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[459], 4, 357, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[460], 2, 274, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[460], 2, 506, 874},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[461], 1, 455, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[462], 1, 445, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 91, 622},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 113, 218},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 378, 885},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 641, 1132},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 1166, 1294},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 1182, 1384},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 1299, 1474},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[463], 1, 1461, 1503},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 68, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 113, 1316},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 191, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 378, 444},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 438, 1132},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 622, 657},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 884, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[464], 1, 1182, 1476},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[465], 2, 506, 611},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[466], 2, 27, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[467], 2, 506, 823},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[468], 2, 506, 738},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[469], 2, 459, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[470], 2, 339, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[471], 2, 506, 739},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[472], 3, 302, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[473], 1, 506, 684},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[474], 1, 39, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[475], 1, 294, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[475], 1, 381, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[475], 1, 490, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[476], 2, 241, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[477], 1, 506, 663},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[478], 2, 506, 743},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[479], 2, 506, 1099},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[479], 2, 506, 1103},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[480], 1, 506, 944},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[481], 2, 506, 1472},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[482], 1, 428, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[483], 2, 506, 1523},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[484], 3, 9, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[485], 1, 30, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[486], 2, 506, 1170},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[487], 2, 506, 1427},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[488], 1, 596, 1127},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[489], 1, 506, 865},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[489], 1, 596, 892},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[490], 1, 506, 588},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[491], 1, 506, 617},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[492], 1, 185, 570},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[493], 1, 234, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[494], 1, 397, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[495], 2, 506, 748},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[496], 1, 506, 598},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[496], 1, 506, 1050},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[496], 1, 596, 1469},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[497], 3, 398, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[498], 1, 387, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[498], 1, 506, 717},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[498], 1, 506, 1093},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[499], 8, 506, 674},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[500], 1, 506, 1278},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[501], 1, 221, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[502], 2, 506, 673},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[502], 2, 506, 796},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[503], 2, 160, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[503], 2, 506, 1091},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[504], 1, 506, 1152},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[505], 1, 250, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[506], 2, 20, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[506], 2, 176, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[507], 2, 506, 798},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[508], 2, 506, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[509], 1, 142, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[510], 1, 506, 838},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[511], 1, 127, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[511], 1, 506, 608},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[512], 2, 119, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[513], 1, 596, 855},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[514], 4, 506, 1090},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[515], 1, 1271, 1485},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[516], 1, 506, 727},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[516], 1, 596, 1210},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[517], 1, 506, 1117},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[518], 1, 506, 676},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[519], 1, 360, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[520], 2, 434, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[520], 2, 506, 1463},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 55, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[521], 1, 506, 1144},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 50, 669},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 150, 1331},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 243, 780},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 411, 886},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 617, 1034},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 660, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 916, 1124},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[522], 1, 1348, 1482},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[523], 1, 506, 1098},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[524], 1, 506, 1476},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[525], 2, 307, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[526], 1, 210, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[527], 3, 338, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[528], 5, 506, 1178},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[529], 1, 506, 1208},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[530], 1, 179, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[530], 1, 596, 1325},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[531], 3, 247, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 50, 1063},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 153, 481},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 909, 1371},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 1040, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 1048, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 1083, 1505},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 1171, 1211},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[532], 1, 1215, 1458},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[533], 6, 506, 1226},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[534], 1, 7, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[535], 2, 506, 768},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[536], 2, 506, 873},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[537], 1, 343, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[538], 1, 506, 1223},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 84, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 97, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 147, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 506, 732},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 506, 1067},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 506, 1181},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[539], 1, 506, 1497},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[540], 2, 161, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[541], 2, 506, 590},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[542], 2, 77, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[543], 2, 506, 912},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[544], 2, 506, 853},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[545], 2, 506, 1227},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[546], 1, 506, 698},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[547], 1, 484, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[548], 2, 506, 1243},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[549], 1, 506, 597},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[550], 1, 158, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[550], 1, 299, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[550], 1, 506, 931},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[551], 2, 506, 1366},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[552], 2, 506, 846},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[553], 1, 506, 1339},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 230, 764},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 257, 434},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 275, 965},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 283, 1199},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 313, 656},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 325, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 619, 671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[554], 1, 866, 1459},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[555], 2, 506, 908},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[556], 1, 506, 791},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[557], 1, 506, 761},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[558], 1, 506, 969},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[558], 1, 596, 745},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[559], 1, 506, 837},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[560], 1, 278, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[561], 1, 506, 922},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[562], 1, 506, 827},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[563], 2, 483, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[563], 2, 506, 1107},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[564], 1, 506, 1520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[565], 1, 506, 900},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[566], 2, 175, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[567], 2, 506, 802},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[568], 1, 506, 1149},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[569], 1, 506, 658},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[570], 2, 506, 555},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[571], 2, 321, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[572], 1, 260, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[573], 3, 506, 1151},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[574], 2, 506, 1430},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[575], 2, 355, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[576], 1, 1086, 1394},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[577], 1, 506, 526},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[578], 1, 235, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[578], 1, 596, 672},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[579], 2, 411, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[579], 2, 506, 1055},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[580], 4, 506, 1074},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[581], 1, 506, 889},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[582], 2, 506, 856},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[583], 1, 506, 1038},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[583], 1, 596, 614},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[584], 1, 330, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[585], 1, 356, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[586], 2, 296, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[587], 1, 506, 600},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[587], 1, 596, 1081},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[588], 1, 295, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[589], 1, 506, 1214},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[589], 1, 596, 1518},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[590], 4, 140, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[591], 1, 263, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[591], 1, 506, 1203},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[592], 1, 396, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[593], 1, 506, 610},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[594], 1, 506, 876},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[595], 1, 506, 1191},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 26, 950},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 100, 921},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 115, 141},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 337, 1368},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 643, 848},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 749, 1360},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 995, 1364},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[596], 2, 1190, 1395},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[597], 1, 506, 804},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[598], 2, 254, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[598], 2, 506, 782},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[599], 1, 506, 650},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[600], 1, 506, 1219},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[601], 2, 506, 616},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[602], 3, 506, 1237},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[603], 1, 427, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[603], 1, 506, 1068},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[604], 2, 185, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[605], 1, 390, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[606], 2, 506, 686},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[607], 2, 506, 1110},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[608], 1, 506, 1195},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[609], 2, 506, 581},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[610], 1, 506, 814},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[610], 1, 506, 1165},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[611], 1, 359, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 2, 1521},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 76, 1256},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 169, 632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 260, 999},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 309, 1268},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 560, 1102},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 655, 1297},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[612], 1, 906, 1381},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[613], 1, 506, 711},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[614], 1, 178, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[615], 1, 506, 1524},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[616], 3, 506, 1081},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[617], 1, 486, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[618], 1, 506, 1517},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[619], 1, 506, 784},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[620], 1, 506, 841},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[621], 1, 506, 1041},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[622], 1, 506, 1118},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[623], 1, 506, 677},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[623], 1, 596, 1281},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[624], 2, 506, 1187},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[625], 1, 506, 807},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[626], 1, 137, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[627], 1, 506, 1407},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[628], 1, 506, 1375},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[629], 1, 199, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[630], 2, 506, 928},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[631], 1, 506, 1423},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[632], 1, 212, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[633], 1, 506, 1360},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[634], 2, 242, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[635], 1, 506, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[636], 1, 318, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[637], 7, 506, 1426},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[638], 8, 506, 1193},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[638], 8, 506, 1409},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[639], 8, 506, 1446},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[640], 2, 232, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[641], 1, 302, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[641], 1, 402, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[642], 2, 506, 1374},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[643], 1, 506, 793},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[644], 1, 506, 1337},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[645], 2, 506, 788},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[645], 2, 506, 894},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[646], 2, 49, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[647], 8, 71, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[648], 7, 506, 976},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[649], 4, 301, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[650], 3, 506, 1136},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[651], 4, 225, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[652], 6, 506, 1262},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[653], 2, 506, 619},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[653], 2, 506, 1513},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[654], 1, 506, 1355},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[655], 3, 497, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[656], 1, 506, 1094},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 16, 425},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 22, 944},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 29, 983},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 35, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 40, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 44, 384},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 47, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 65, 1077},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 82, 791},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 89, 1479},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 90, 1244},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 95, 1039},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 102, 1057},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 146, 717},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 171, 370},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 171, 688},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 171, 1418},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 205, 1509},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 206, 1105},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 209, 994},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 221, 1255},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 228, 820},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 228, 1159},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 228, 1163},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 228, 1455},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 228, 1504},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 242, 1308},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 278, 1456},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 300, 868},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 307, 613},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 323, 1349},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 360, 1045},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 391, 585},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 393, 1410},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 415, 747},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 421, 1488},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 429, 1440},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 478, 1330},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 484, 541},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 506, 762},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 506, 1137},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 510, 586},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 513, 568},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 533, 1074},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 539, 1218},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 567, 685},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 593, 1351},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 604, 1248},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 609, 1534},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 636, 1174},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 653, 1433},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 654, 1217},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 713, 835},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 720, 774},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 724, 794},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 751, 1328},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 768, 1399},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 777, 1261},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 829, 1161},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 831, 1273},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 844, 1499},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 870, 1153},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 919, 1016},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 968, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 988, 1030},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 990, 1378},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 992, 1235},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 996, 1189},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1047, 1237},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1076, 1382},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1105, 1377},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1162, 1420},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1172, 1245},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1175, 1250},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1282, 1508},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[657], 1, 1311, 1375},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 87, 803},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 155, 696},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 195, 606},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 234, 1026},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 269, 801},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 392, 450},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 825, 1154},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[658], 2, 964, 1493},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 111, 1471},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 210, 840},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 289, 375},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 492, 1439},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 517, 1183},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 841, 1443},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 984, 1451},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[659], 2, 1192, 1500},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[660], 1, 353, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[661], 1, 506, 559},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[661], 1, 506, 614},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[661], 1, 596, 1038},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[662], 1, 197, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[663], 2, 506, 830},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[663], 2, 506, 1254},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[664], 1, 506, 839},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[665], 2, 506, 988},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[666], 1, 285, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[667], 1, 506, 571},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[668], 1, 504, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[669], 1, 506, 1539},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[670], 1, 506, 1316},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[671], 2, 15, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[671], 2, 506, 1385},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[672], 1, 506, 916},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[673], 1, 4, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 25, 858},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 46, 1184},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 131, 528},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 188, 1098},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 192, 271},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 457, 1350},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 592, 1397},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[674], 1, 1495, 1538},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[675], 1, 506, 796},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[676], 2, 506, 551},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[676], 2, 506, 1394},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[677], 1, 506, 1155},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[678], 1, 222, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[679], 1, 596, 725},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[680], 1, 506, 1281},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[680], 1, 596, 1059},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[681], 1, 506, 1207},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[682], 2, 506, 1131},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[683], 1, 506, 592},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[684], 1, 506, 1256},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[685], 2, 243, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[685], 2, 506, 1460},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[686], 1, 506, 1431},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[687], 2, 506, 1077},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[688], 2, 506, 1066},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[689], 2, 506, 513},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[690], 1, 506, 1010},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[691], 2, 506, 935},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[692], 2, 506, 1453},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[693], 2, 506, 854},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[694], 2, 506, 1228},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[695], 1, 506, 959},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[696], 2, 506, 670},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[697], 1, 506, 923},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[698], 3, 506, 970},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[699], 1, 267, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[700], 1, 596, 974},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[701], 1, 506, 776},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[702], 2, 17, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[703], 1, 393, 422},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[704], 2, 506, 1307},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[705], 2, 506, 958},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[706], 1, 506, 1188},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[706], 1, 596, 836},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[707], 2, 255, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[708], 1, 506, 790},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[708], 1, 506, 1286},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[708], 1, 596, 1442},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[709], 1, 506, 1109},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[710], 1, 506, 1402},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[711], 1, 506, 1538},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[712], 2, 148, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[713], 2, 506, 1315},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[714], 2, 506, 768},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[715], 2, 506, 1349},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[716], 2, 501, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[717], 2, 467, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[717], 2, 506, 1142},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[718], 3, 506, 767},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[719], 3, 506, 547},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[720], 1, 395, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[721], 2, 506, 1035},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[722], 3, 253, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[723], 3, 506, 615},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[724], 2, 506, 665},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[725], 1, 77, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[726], 1, 506, 1218},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[727], 3, 506, 1210},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 50, 511},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 153, 666},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 470, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 597, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 695, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 909, 1140},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 1083, 1380},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[728], 1, 1171, 1345},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[729], 1, 307, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[730], 1, 506, 1471},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[731], 1, 190, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[732], 2, 506, 1097},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[733], 2, 506, 670},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[734], 2, 506, 682},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[735], 1, 506, 1087},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[736], 1, 442, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[737], 1, 379, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[737], 1, 506, 947},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[738], 2, 506, 1248},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[739], 1, 25, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[740], 1, 405, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[741], 1, 506, 1139},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[742], 1, 213, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[743], 1, 506, 1327},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[744], 2, 506, 979},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[745], 1, 506, 906},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[746], 2, 506, 605},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[747], 1, 485, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[747], 1, 506, 951},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 326, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 506, 1280},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[748], 1, 506, 1508},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[749], 1, 96, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[749], 1, 368, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[749], 1, 506, 1516},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[750], 1, 506, 1511},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[751], 2, 506, 737},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[752], 1, 40, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[753], 1, 506, 769},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[754], 1, 506, 849},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[755], 1, 62, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[755], 1, 506, 1335},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[756], 1, 506, 1470},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[757], 1, 227, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[758], 1, 393, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[759], 2, 240, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[759], 2, 506, 1348},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[760], 1, 506, 883},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[761], 1, 248, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[762], 1, 506, 1246},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[763], 1, 506, 1535},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 91, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 218, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 449, 1384},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 641, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 810, 1474},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 885, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 899, 1294},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[764], 1, 1356, 1503},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[765], 1, 254, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[766], 1, 406, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 82, 899},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 449, 1045},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 653, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 757, 919},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 810, 996},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 1185, 1488},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 1255, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[767], 1, 1287, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[768], 1, 384, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[769], 1, 8, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[770], 1, 506, 797},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[771], 1, 506, 657},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[772], 1, 324, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[773], 1, 506, 819},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[774], 1, 506, 989},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 50, 1268},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 76, 1171},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 153, 999},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 169, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 909, 1297},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 1083, 1381},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 1102, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[775], 1, 1270, 1521},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[776], 2, 506, 828},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[777], 1, 506, 572},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[778], 3, 466, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[779], 1, 506, 1515},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[780], 1, 435, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[780], 1, 506, 724},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[781], 1, 292, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[782], 2, 506, 1424},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[783], 8, 506, 712},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[784], 8, 0, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[785], 7, 407, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[786], 8, 288, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[787], 8, 506, 987},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[788], 6, 506, 693},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[788], 6, 506, 956},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[789], 7, 506, 536},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[790], 7, 506, 1249},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[791], 8, 123, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[792], 6, 506, 1123},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[793], 6, 506, 1486},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[794], 5, 506, 1216},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[795], 6, 506, 779},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[796], 1, 506, 1238},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 68, 563},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 191, 818},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 348, 1316},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 438, 595},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 444, 1037},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 657, 1234},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 884, 927},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[797], 1, 1445, 1476},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[798], 1, 506, 773},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[799], 1, 506, 1473},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[800], 1, 506, 1506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[801], 1, 506, 1173},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[802], 2, 506, 1009},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[803], 1, 506, 887},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[804], 1, 197, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[804], 1, 506, 649},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[805], 1, 506, 648},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[806], 1, 506, 1061},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[807], 2, 287, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[808], 1, 759, 1119},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[809], 2, 183, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[809], 2, 506, 1341},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 20, 671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 230, 874},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 254, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 257, 442},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 275, 591},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 283, 483},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 343, 866},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[810], 1, 656, 1091},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[811], 5, 506, 1213},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[812], 1, 506, 957},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[813], 2, 506, 751},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[814], 1, 506, 1012},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[815], 1, 129, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[816], 1, 506, 1021},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[817], 1, 506, 1135},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1, 1515},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 10, 51},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 11, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 12, 273},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 13, 431},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 15, 502},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 17, 817},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 18, 901},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 24, 840},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 26, 158},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 27, 509},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 28, 955},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 31, 752},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 37, 1414},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 41, 85},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 42, 1528},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 48, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 50, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 52, 748},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 58, 1512},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 60, 511},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 62, 100},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 63, 410},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 63, 941},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 64, 656},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 69, 847},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 75, 1212},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 80, 397},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 81, 337},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 83, 474},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 87, 333},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 88, 687},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 93, 1525},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 94, 1088},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 98, 1111},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 104, 864},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 106, 1267},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 107, 470},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 108, 652},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 111, 640},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 113, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 118, 1341},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 124, 1202},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 128, 749},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 135, 669},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 139, 401},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 141, 1001},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 148, 953},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 150, 1483},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 152, 310},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 153, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 156, 915},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 157, 1017},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 162, 540},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 167, 496},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 168, 245},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 172, 1242},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 173, 1002},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 174, 414},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 177, 289},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 180, 854},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 182, 304},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 190, 963},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 193, 1364},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 196, 522},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 198, 1247},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 223, 1477},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 230, 635},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 232, 315},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 241, 662},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 244, 726},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 244, 1514},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 246, 942},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 252, 1058},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 256, 671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 257, 811},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 269, 576},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 275, 1344},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 283, 1022},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 284, 1380},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 285, 525},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 293, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 295, 1441},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 303, 1034},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 311, 980},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 316, 573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 317, 1167},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 331, 661},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 334, 722},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 335, 1200},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 341, 977},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 346, 1494},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 349, 852},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 351, 964},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 355, 1481},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 358, 556},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 362, 1075},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 363, 866},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 364, 723},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 366, 748},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 373, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 374, 1191},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 378, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 380, 1090},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 382, 891},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 392, 598},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 403, 463},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 404, 466},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 409, 1539},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 417, 767},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 418, 558},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 420, 799},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 426, 796},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 430, 771},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 439, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 440, 487},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 446, 1365},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 449, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 451, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 452, 543},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 453, 515},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 456, 1529},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 459, 1300},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 461, 1437},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 465, 1028},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 467, 1275},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 473, 1233},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 477, 1353},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 480, 531},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 488, 784},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 492, 1201},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 506, 1422},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 507, 550},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 508, 734},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 519, 1345},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 523, 532},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 529, 756},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 538, 986},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 546, 1333},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 552, 634},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 557, 666},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 562, 1423},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 570, 689},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 574, 961},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 583, 643},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 622},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 810},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 899},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1056},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1132},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1171},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1182},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 596, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 597, 897},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 601, 1099},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 606, 907},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 612, 675},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 614, 825},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 616, 642},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 618, 1510},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 621, 1115},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 623, 1071},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 626, 1430},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 633, 1220},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 638, 1405},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 660, 1223},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 680, 1086},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 681, 1084},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 695, 1046},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 696, 902},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 702, 882},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 705, 792},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 707, 731},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 708, 1119},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 744, 1485},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 753, 1425},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 755, 780},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 766, 1140},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 784, 918},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 786, 867},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 789, 1462},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 790, 1026},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 808, 1004},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 812, 1165},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 813, 1500},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 814, 1168},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 815, 1101},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 842, 1124},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 847, 877},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 861, 1361},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 869, 982},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 876, 1156},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 881, 1438},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 886, 1449},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 890, 1511},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 925, 1523},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 929, 1519},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 932, 1478},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 934, 1082},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 949, 1304},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 966, 1527},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 967, 1023},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 971, 1073},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 975, 1206},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 991, 1507},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1000, 1003},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1006, 1269},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1010, 1379},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1013, 1533},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1020, 1115},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1024, 1451},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1025, 1322},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1029, 1229},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1032, 1293},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1052, 1298},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1065, 1106},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1072, 1121},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1078, 1183},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1092, 1340},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1118, 1413},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1141, 1243},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1143, 1190},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1226, 1376},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1257, 1416},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1260, 1443},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1312, 1337},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1314, 1358},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1386, 1468},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1428, 1482},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[818], 1, 1475, 1498},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[819], 3, 506, 892},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[820], 2, 506, 940},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[821], 3, 506, 728},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[822], 2, 506, 883},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[823], 3, 379, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[824], 3, 485, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[825], 2, 149, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[826], 3, 506, 1518},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[827], 3, 506, 816},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[828], 2, 276, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[829], 2, 125, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[830], 2, 506, 733},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[831], 1, 104, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[831], 1, 506, 1092},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[832], 4, 354, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[833], 1, 506, 1483},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[834], 1, 506, 1265},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[835], 1, 506, 1049},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[835], 1, 583, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[836], 2, 506, 1496},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[837], 1, 506, 1310},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[838], 1, 596, 610},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[839], 1, 186, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[839], 1, 506, 1466},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[840], 2, 506, 529},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[840], 2, 506, 1068},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[841], 1, 506, 994},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[842], 1, 506, 716},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[843], 7, 506, 845},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[844], 5, 145, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[844], 5, 506, 1421},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[845], 4, 506, 960},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[846], 4, 202, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[847], 3, 265, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[848], 2, 187, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[849], 1, 506, 1346},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[850], 1, 506, 777},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[851], 2, 133, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[851], 2, 506, 1459},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[852], 1, 383, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[853], 2, 430, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[854], 1, 506, 666},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[855], 1, 506, 1039},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 481, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1040},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1063},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1138},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1211},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1371},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1458},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[856], 1, 506, 1505},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[857], 1, 506, 1065},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[858], 2, 506, 1288},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[859], 1, 506, 512},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[860], 1, 128, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[860], 1, 506, 945},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[861], 1, 224, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[861], 1, 506, 527},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[861], 1, 506, 1330},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[862], 1, 506, 664},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[863], 1, 506, 1305},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[864], 7, 352, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[865], 7, 500, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[866], 5, 506, 719},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[866], 5, 506, 954},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[867], 6, 506, 1369},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[868], 7, 506, 1292},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[868], 7, 506, 1342},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[869], 7, 506, 1334},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[870], 6, 506, 1400},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[871], 4, 506, 936},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[872], 1, 506, 576},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[872], 1, 506, 1372},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[872], 1, 596, 872},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[873], 1, 506, 1127},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[874], 1, 506, 775},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[875], 1, 88, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[875], 1, 506, 652},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[876], 1, 506, 602},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[877], 1, 506, 1362},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[878], 2, 242, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[879], 1, 290, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[880], 1, 506, 1104},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 113, 308},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 292, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 369, 378},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 548, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 622, 1278},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 694, 1182},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 793, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[881], 1, 1132, 1467},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[882], 1, 506, 523},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[883], 1, 214, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[884], 1, 506, 1164},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[885], 2, 506, 1021},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[886], 1, 306, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[887], 1, 506, 911},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[888], 2, 506, 1288},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[889], 2, 506, 971},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[890], 1, 506, 511},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[891], 1, 158, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[891], 1, 299, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[892], 1, 328, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[893], 1, 506, 560},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[894], 1, 276, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[894], 1, 506, 586},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[895], 1, 506, 920},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[896], 1, 506, 1393},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[896], 1, 596, 902},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[897], 2, 506, 651},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[898], 2, 249, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[899], 1, 194, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 72, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 400, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 449, 1239},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 625, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 810, 1018},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 899, 1306},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[900], 1, 1285, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[901], 1, 908, 1272},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[902], 1, 506, 1239},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[903], 1, 462, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[904], 2, 66, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[905], 3, 506, 1401},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 50, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 153, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 449, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 757, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 810, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 899, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 1083, 1185},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[906], 1, 1171, 1329},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[907], 1, 116, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[908], 1, 506, 1291},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[909], 2, 132, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[910], 1, 506, 632},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[911], 1, 506, 745},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 91, 1452},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 218, 326},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 387, 1384},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 416, 641},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 435, 1474},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 527, 1294},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 565, 885},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[912], 1, 1251, 1503},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[913], 1, 339, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[914], 1, 596, 1259},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[915], 2, 506, 1318},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[916], 2, 506, 1274},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[917], 1, 438, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[918], 3, 506, 924},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 506, 729},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[919], 1, 506, 1196},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[920], 1, 506, 942},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[921], 1, 596, 978},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[922], 1, 506, 1001},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[922], 1, 506, 1487},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[922], 1, 596, 778},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[923], 1, 506, 1331},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[924], 1, 452, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[925], 1, 248, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[926], 1, 506, 884},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[927], 1, 233, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[928], 1, 506, 646},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[929], 1, 358, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[930], 1, 506, 565},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[930], 1, 506, 1114},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[930], 1, 506, 1509},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[931], 1, 506, 699},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[932], 3, 506, 1448},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[933], 2, 278, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[934], 1, 24, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[935], 4, 506, 549},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[936], 1, 506, 808},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[937], 1, 506, 1392},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[938], 1, 270, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[939], 1, 460, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[940], 1, 506, 694},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[941], 1, 506, 1489},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[942], 1, 506, 1174},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[943], 1, 506, 703},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[944], 1, 506, 1324},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[944], 1, 596, 853},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[945], 1, 506, 904},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[946], 1, 506, 1231},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[947], 1, 506, 695},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[948], 1, 506, 850},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[949], 1, 137, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[950], 2, 372, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[950], 2, 506, 965},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[951], 1, 432, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[951], 1, 506, 907},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[951], 1, 506, 1502},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[952], 1, 474, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[953], 1, 189, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[954], 1, 506, 1036},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[955], 2, 244, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[956], 1, 297, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[957], 1, 596, 1219},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[958], 1, 506, 1469},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[958], 1, 596, 598},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[959], 1, 506, 1404},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[960], 1, 411, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[961], 1, 195, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[962], 1, 506, 665},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[963], 1, 317, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[964], 1, 99, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[965], 2, 506, 564},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[965], 2, 506, 1169},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[966], 2, 506, 1390},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[966], 2, 506, 1408},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[967], 2, 506, 513},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[968], 1, 332, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[968], 1, 471, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[969], 1, 184, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[970], 1, 506, 518},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[971], 1, 821, 1462},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[972], 2, 376, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[972], 2, 431, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 1, 1171},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 50, 1106},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 80, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 93, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 153, 532},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 409, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 705, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[973], 1, 1083, 1477},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[974], 1, 394, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[975], 1, 596, 806},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[976], 1, 506, 1132},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[977], 1, 400, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[978], 1, 506, 1085},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[978], 1, 596, 1143},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[979], 2, 506, 567},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[980], 1, 310, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[980], 1, 506, 638},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[980], 1, 506, 1241},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[981], 1, 506, 1484},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[982], 1, 506, 1082},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[983], 1, 506, 1099},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[984], 1, 506, 895},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[985], 1, 483, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[986], 1, 506, 910},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[987], 1, 506, 1326},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[988], 2, 442, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[988], 2, 506, 741},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[989], 1, 506, 1406},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[990], 1, 208, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[990], 1, 596, 781},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[991], 1, 506, 1112},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[992], 2, 304, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[993], 1, 444, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[994], 1, 497, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[994], 1, 506, 644},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[995], 1, 81, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[995], 1, 506, 1501},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[995], 1, 575, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[996], 1, 506, 1396},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 11, 592},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 25, 1056},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 48, 192},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 131, 293},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 373, 1538},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 439, 1184},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 1098, 1387},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[997], 1, 1350, 1480},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[998], 1, 506, 962},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[999], 1, 506, 577},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1000], 1, 506, 785},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1001], 1, 163, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1002], 1, 506, 848},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[1003], 2, 278, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1004], 2, 143, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[1004], 2, 506, 764},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1005], 1, 128, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1005], 1, 506, 898},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1005], 1, 596, 945},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1006], 1, 467, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1007], 1, 506, 806},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1008], 1, 55, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1009], 1, 506, 520},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1010], 1, 506, 1277},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1010], 1, 596, 1125},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 50, 1065},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 153, 523},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 223, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 397, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 792, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 1048, 1525},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 1171, 1515},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1011], 1, 1215, 1539},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1012], 1, 506, 1095},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1013], 1, 506, 1313},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1014], 1, 506, 1266},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1015], 1, 506, 1367},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1015], 1, 596, 816},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1016], 1, 130, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1017], 1, 506, 550},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1018], 1, 506, 579},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1019], 1, 38, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1019], 1, 506, 1303},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1020], 1, 506, 921},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1021], 1, 506, 530},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1022], 1, 421, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1023], 1, 506, 1359},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1024], 1, 506, 1419},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1025], 1, 506, 1465},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1026], 2, 506, 1194},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1027], 1, 506, 967},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1028], 1, 506, 1128},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1028], 1, 596, 962},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1029], 1, 367, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1030], 1, 506, 1258},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1031], 1, 506, 950},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1032], 1, 506, 1252},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1033], 1, 415, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1033], 1, 506, 1435},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1033], 1, 506, 1452},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1034], 1, 506, 1510},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1035], 1, 506, 836},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1036], 1, 164, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1037], 1, 506, 534},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1038], 2, 506, 578},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[1039], 2, 506, 1191},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1040], 1, 351, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1040], 1, 506, 750},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1041], 1, 18, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1042], 1, 506, 678},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1043], 1, 506, 1530},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1044], 1, 263, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1045], 1, 596, 912},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1046], 1, 68, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1047], 1, 506, 734},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1048], 1, 506, 1070},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1048], 1, 506, 1201},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1049], 1, 506, 1260},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 135, 1008},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 303, 757},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 449, 1428},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 755, 1356},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 810, 1223},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 842, 899},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 1185, 1483},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1050], 1, 1329, 1449},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1051], 1, 506, 824},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1052], 1, 57, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1053], 1, 420, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1054], 1, 506, 542},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1055], 1, 506, 1353},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1056], 1, 333, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1056], 1, 506, 1180},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1057], 1, 58, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1057], 1, 506, 531},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1058], 1, 303, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1059], 2, 506, 1414},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1060], 2, 172, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1061], 1, 364, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1062], 1, 229, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1063], 1, 101, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1063], 1, 596, 1492},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1064], 1, 399, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1064], 1, 506, 1319},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1065], 1, 102, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1066], 1, 506, 888},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1067], 2, 311, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1068], 1, 506, 1078},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1069], 1, 440, 830},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1070], 1, 264, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1071], 1, 446, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1071], 1, 506, 977},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1072], 1, 458, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1073], 1, 63, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1074], 1, 109, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1075], 1, 506, 1005},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1075], 1, 596, 646},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1076], 1, 78, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[1077], 2, 506, 567},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1078], 1, 506, 891},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1079], 1, 506, 1121},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1080], 1, 506, 1439},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1081], 1, 506, 981},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1082], 1, 506, 1125},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1083], 1, 6, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1084], 1, 506, 1059},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1085], 1, 506, 1279},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1086], 1, 506, 702},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1087], 1, 365, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1088], 1, 506, 1442},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1088], 1, 596, 790},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1089], 1, 73, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1090], 1, 506, 1309},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1091], 1, 351, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1091], 1, 506, 1197},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1091], 1, 596, 750},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1092], 1, 506, 1417},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1093], 1, 506, 1525},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1094], 1, 496, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1095], 1, 506, 1368},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1096], 1, 506, 1351},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1097], 1, 470, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1098], 1, 547, 707},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1099], 1, 38, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[1100], 2, 506, 1077},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1101], 1, 189, 393},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1102], 1, 506, 1071},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1103], 1, 506, 1352},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1104], 1, 506, 783},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1105], 1, 345, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1106], 1, 506, 1276},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1107], 1, 114, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1108], 1, 506, 1192},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1109], 1, 399, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1110], 1, 136, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1111], 1, 506, 661},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1112], 2, 506, 1032},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 2, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 113, 560},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 260, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 309, 378},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 622, 906},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 632, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 655, 1182},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1113], 1, 1132, 1256},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1114], 1, 506, 1018},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1115], 1, 506, 1336},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1116], 1, 416, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1116], 1, 506, 1245},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1116], 1, 506, 1412},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1117], 1, 506, 1247},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1118], 1, 412, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1119], 1, 506, 1345},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1120], 1, 506, 968},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1121], 1, 506, 548},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1122], 1, 506, 645},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1122], 1, 596, 1094},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1123], 1, 506, 583},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1123], 1, 506, 860},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1123], 1, 596, 1049},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1124], 1, 506, 870},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1124], 1, 506, 1251},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1125], 1, 217, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1126], 1, 506, 1189},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1127], 1, 506, 831},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1128], 1, 223, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SERIES, MOS6502_TRANSISTOR_GATES[1129], 2, 506, 1199},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1129], 2, 506, 1263},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1130], 1, 506, 872},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1130], 1, 576, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1131], 1, 506, 1179},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1132], 1, 86, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1133], 1, 31, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1134], 1, 144, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1135], 1, 506, 692},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1135], 1, 596, 970},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1136], 1, 506, 1160},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1137], 1, 506, 1016},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1138], 1, 450, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1139], 1, 398, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1139], 1, 447, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1140], 1, 1000, 1408},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1141], 1, 596, 1305},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1142], 1, 506, 842},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1143], 1, 258, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1144], 1, 336, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1145], 1, 506, 982},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1146], 1, 506, 792},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1147], 1, 506, 1134},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 82, 1166},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 113, 919},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 378, 653},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 622, 1488},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 996, 1299},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 1045, 1182},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 1132, 1287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1148], 1, 1255, 1461},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1149], 1, 506, 1108},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1150], 1, 506, 1130},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1150], 1, 596, 785},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1151], 1, 112, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_PARALLEL, MOS6502_TRANSISTOR_GATES[1152], 2, 350, 1336},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1153], 1, 506, 1042},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1154], 1, 506, 990},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1155], 1, 506, 879},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1156], 1, 506, 1024},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1157], 1, 506, 946},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1158], 1, 204, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1159], 1, 506, 573},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1160], 1, 506, 871},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1161], 1, 506, 984},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1162], 1, 346, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1162], 1, 506, 1468},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1163], 1, 336, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1163], 1, 506, 1398},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 130, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1164], 1, 506, 1158},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1165], 1, 489, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1166], 1, 506, 1432},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1167], 1, 2, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1168], 1, 324, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1169], 1, 506, 1209},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1170], 1, 506, 582},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1171], 1, 584, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1172], 1, 506, 529},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1173], 1, 506, 1415},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1174], 1, 375, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1175], 1, 506, 760},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1176], 1, 85, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1177], 1, 506, 640},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1178], 1, 243, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1179], 1, 506, 995},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1180], 1, 506, 1126},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1181], 1, 596, 668},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1182], 1, 472, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1183], 1, 186, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1184], 1, 506, 637},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1185], 1, 178, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1186], 1, 506, 1140},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1187], 1, 506, 1370},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1188], 1, 506, 722},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1189], 1, 155, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1190], 1, 120, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1191], 1, 506, 778},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1191], 1, 596, 1001},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 163, 283},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 230, 862},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 257, 1326},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 275, 287},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 639, 671},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 656, 1317},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 804, 973},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1192], 1, 866, 1374},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1193], 1, 506, 917},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1194], 1, 506, 517},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1195], 1, 506, 1479},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1196], 1, 506, 683},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1197], 1, 506, 700},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1198], 1, 314, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1199], 1, 81, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1199], 1, 506, 575},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1200], 1, 432, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1200], 1, 596, 907},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1201], 1, 506, 1150},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1202], 1, 506, 875},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1203], 1, 103, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1203], 1, 506, 928},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1204], 1, 506, 1053},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 50, 135},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 153, 755},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 303, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 842, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 909, 1428},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 1083, 1483},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 1171, 1449},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1205], 1, 1223, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1206], 1, 506, 829},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 2, 1270},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 50, 309},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 153, 260},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 560, 1215},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 632, 1048},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 655, 909},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 906, 1083},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1207], 1, 1171, 1256},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1208], 1, 506, 881},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1209], 1, 506, 914},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1210], 1, 219, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1211], 1, 220, 506},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1212], 1, 506, 1264},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1212], 1, 596, 1005},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1213], 1, 506, 755},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1214], 1, 554, 596},
    {TRANSISTOR_NMOS, TOPOLOGY_SINGLE, MOS6502_TRANSISTOR_GATES[1215], 1, 506, 952}
};

#endif /* INCLUDE_MOS6502_LAYOUT_H */
