;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	ADD 20, 8
	SUB #12, @0
	SUB @121, 103
	SUB @121, 103
	SUB @127, 100
	SUB @127, 100
	JMP 210, 80
	JMP 210, 80
	DAT #127, #106
	JMN 0, @402
	JMN 0, @402
	MOV -7, <-20
	SPL -7, @-20
	SUB 210, 80
	SUB 210, 80
	MOV <0, @2
	SPL -607, -20
	JMN 0, @402
	SUB @121, 103
	JMN @12, #200
	SUB @121, 103
	JMN 0, @402
	SUB @121, 103
	SUB @121, 103
	MOV 4, @0
	JMP 210, 31
	ADD 0, @951
	JMP @72, #200
	SUB @121, 103
	SUB @121, 103
	MOV -607, <-20
	SUB #1, <-1
	ADD 210, 31
	JMP 214, 86
	SUB 0, @0
	DJN -1, @-20
	SUB 214, -86
	MOV 4, @0
	JMN 0, @402
	SPL 210, 80
	SLT 12, @10
	JMN <121, 103
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
