http://scholar.google.com/scholar?hl=en&q=Agarwal%2C+M.%2C+Paul%2C+B.%2C+Zhang%2C+M.%2C+and+Mitra%2C+S.+2007.+Circuit+failure+prediction+and+its+application+to+transistor+aging.+In+Proceedings+of+the+25th+IEEE+VLSI+Test+Symposium.+277%2D%2D286.+10.1109%2FVTS.2007.22+
http://scholar.google.com/scholar?hl=en&q=Aisopos%2C+K.%2C+Chen%2C+C.-H.%2C+and+Peh%2C+L.-S.+2011a.+Enabling+system-level+modeling+of+variation-induced+faults+in+networks-on-chips.+In+Proceedings+of+the+48th+ACM%2FEDAC%2FIEEE+Design+Automation+Conference+%28DAC%2711%29.+930%2D%2D935.+10.1145%2F2024724.2024931+
http://scholar.google.com/scholar?hl=en&q=Aisopos%2C+K.%2C+Deorio%2C+A.%2C+Peh%2C+L.-S.%2C+and+Bertacco%2C+V.+2011b.+Ariadne%3A+Agnostic+reconfiguration+in+a+disconnected+network+environment.+In+Proceedings+of+the+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%2711%29.+298%2D%2D309.+10.1109%2FPACT.2011.61+
http://scholar.google.com/scholar?hl=en&q=Alaghi%2C+A.%2C+Karimi%2C+N.%2C+Sedghi%2C+M.%2C+and+Navabi%2C+Z.+2007.+Online+noc+switch+fault+detection+and+diagnosis+using+a+high+level+fault+model.+In+Proceedings+of+the+22nd+IEEE+International+Symposium+on+Defect+and+Fault-Tolerance+in+VLSI+Systems+%28DFT%2707%29.+21%2D%2D29.+
http://scholar.google.com/scholar?hl=en&q=Alaghi%2C+A.%2C+Sedghi%2C+M.%2C+Karimi%2C+N.%2C+Fathy%2C+M.%2C+and+Navabi%2C+Z.+2008.+Reliable+noc+architecture+utilizing+a+robust+rerouting+algorithms.+In+9th+IEEE+East-West+Design+and+Test+Symposium+%28EWDTS%2708%29.
http://scholar.google.com/scholar?hl=en&q=Ali%2C+M.%2C+Welzl%2C+M.%2C+and+Hellebrand%2C+S.+2005.+A+dynamic+routing+mechanism+for+network+on+chip.+In+Proceedings+of+the+23rd+NORCHIP+Conference.+70%2D%2D73.
http://scholar.google.com/scholar?hl=en&q=Ali%2C+M.%2C+Welzl%2C+M.%2C+and+Hessler%2C+S.+2007.+And+end+2+end+reliability+protocol+to+address+transient+faults+in+network+on+chips.+In+Digest+of+the+Workshop+on+Diagnostic+Services+in+Network-on-Chips.
http://scholar.google.com/scholar?hl=en&q=Anghel%2C+L.+and+Nicolaidis%2C+M.+2000.+Cost+reduction+and+evaluation+of+a+temporary+faults+detecting+technique.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition.+591%2D%2D598.+10.1145%2F343647.343863+
http://scholar.google.com/scholar?hl=en&q=Angiolini%2C+F.%2C+Meloni%2C+P.%2C+Carta%2C+S.%2C+Benini%2C+L.%2C+and+Raffo%2C+L.+2006.+Contrasting+a+noc+and+a+traditional+interconnect+fabric+with+layout+awareness.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%2706%29.+Vol.+1.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=Avizienis%2C+A.%2C+Laprie%2C+J.-C.%2C+Randell%2C+B.%2C+and+Landwehr%2C+C.+2004.+Basic+concepts+and+taxonomy+of+dependable+and+secure+computing.+IEEE+Trans.+Dependable+Secure+Comput.+1%2C+1%2C+11%2D%2D33.+10.1109%2FTDSC.2004.2+
http://scholar.google.com/scholar?hl=en&q=Baumann%2C+R.+2005.+Soft+errors+in+advanced+computer+systems.+IEEE+Des.+Test+Comput.+22%2C+3%2C+258%2D%2D266.+10.1109%2FMDT.2005.69+
http://scholar.google.com/scholar?hl=en&q=Bell%2C+S.%2C+Edwards%2C+B.%2C+Amann%2C+J.%2C+Conlin%2C+R.%2C+Joyce%2C+K.%2C+Leung%2C+V.%2C+Mackay%2C+J.%2C+Reif%2C+M.%2C+Bao%2C+L.%2C+Brown%2C+J.%2C+Mattina%2C+M.%2C+Miao%2C+C.-C.%2C+Ramey%2C+C.%2C+Wentzlaff%2C+D.%2C+Anderson%2C+W.%2C+Berger%2C+E.%2C+Fairbanks%2C+N.%2C+Khan%2C+D.%2C+Montenegro%2C+F.%2C+Stickney%2C+J.%2C+and+Zook%2C+J.+2008.+TILE64+processor%3A+A+64-core+SoC+with+mesh+interconnect.+In+Proceedings+of+the+IEEE+International+Solid-State+Circuits+Conference+%28ISSCC%2708%29.+87%2D%2D90.
http://scholar.google.com/scholar?hl=en&q=Bertozzi%2C+D.%2C+Benini%2C+L.%2C+and+De+Micheli%2C+G.+2002.+Low+power+error+resilient+encoding+for+on-chip+data+buses.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition.+102%2D%2D109.+
http://scholar.google.com/scholar?hl=en&q=Bertozzi%2C+D.%2C+Benini%2C+L.%2C+and+De+Micheli%2C+G.+2005.+Error+control+schemes+for+on-chip+communication+links%3A+The+energy+reliability+tradeoff.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+24%2C+6%2C+818%2D%2D831.+10.1109%2FTCAD.2005.847907+
http://scholar.google.com/scholar?hl=en&q=Bjerregaard%2C+T.+and+Mahadevan%2C+S.+2006.+A+survey+of+research+and+practices+of+network-on-chip.+ACM+Comput.+Surv.+38%2C+1%2D%2D51.+10.1145%2F1132952.1132953+
http://scholar.google.com/scholar?hl=en&q=Bobda%2C+C.%2C+Ahmadinia%2C+A.%2C+Majer%2C+M.%2C+Teich%2C+J.%2C+Fekete%2C+S.%2C+and+Van+Der+Veen%2C+J.+2005.+Dynoc%3A+A+dynamic+infrastructure+for+communication+in+dynamically+reconfigurable+devices.+In+Proceedings+of+the+International+Field+Programmable+Logic+and+Applications+Conference.+153%2D%2D158.
http://scholar.google.com/scholar?hl=en&q=Bogdan%2C+P.%2C+Dumitras%2C+T.%2C+and+Marculescu%2C+R.+2007.+Stochastic+communication%3A+A+new+paradigm+for+fault-tolerant+networks-on-chip.+VLSI+Des.+2007%2C+1%2D%2D17.
http://scholar.google.com/scholar?hl=en&q=Bolotin%2C+E.%2C+Cidon%2C+I.%2C+Ginosar%2C+R.%2C+and+Kolodny%2C+A.+2007.+Routing+table+minimization+for+irregular+mesh+nocs.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%2707%29.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=Bondavalli%2C+A.%2C+Chiaradonna%2C+S.%2C+Giandomenico%2C+F.+D.%2C+and+Grandoni%2C+F.+2000.+Threshold-based+mechanisms+to+discriminate+transient+from+intermittent+faults.+IEEE+Trans.+Comput.+49%2C+4%2C+230%2D%2D245.+10.1109%2F12.841127+
http://scholar.google.com/scholar?hl=en&q=Boppana%2C+R.+V.+and+Chalasani%2C+S.+1995.+Fault-tolerant+wormhole+routing+algorithms+for+mesh+networks.+IEEE+Trans.+Comput.+44%2C+7%2C+848%2D%2D864.+10.1109%2F12.392844+
http://scholar.google.com/scholar?hl=en&q=Borkar%2C+S.+2005.+Designing+reliable+systems+from+unreliable+components%3A+The+challenges+of+transistor+variability+and+degradation.+IEEE+Micro+25%2C+6%2C+10%2D%2D16.+10.1109%2FMM.2005.110+
http://scholar.google.com/scholar?hl=en&q=Borkar%2C+S.+2007.+Thousand+core+chips%3A+A+technology+perspective.+In+Proceedings+of+the+44th+Annual+Design+Automation+Conference+%28DAC%2707%29.+ACM+Press%2C+New+York%2C+746%2D%2D749.+10.1145%2F1278480.1278667+
http://scholar.google.com/scholar?hl=en&q=Boyan%2C+J.+and+Littman%2C+M.+1994.+Packet+routing+in+dynamically+changing+networks%3A+A+reinforcement+learning+approach.+Adv.+Neural+Inf.+Process.+Syst.+6%2C+671%2D%2D678.
http://scholar.google.com/scholar?hl=en&q=Breuer%2C+M.%2C+Gupta%2C+S.%2C+and+Mak%2C+T.+2004.+Defect+and+error+tolerance+in+the+presence+of+massive+numbers+of+defects.+IEEE+Des.+Test+Comput.+21%2C+3%2C+216%2D%2D227.+10.1109%2FMDT.2004.8+
http://scholar.google.com/scholar?hl=en&q=Chen%2C+C.-L.+and+Chiu%2C+G.-M.+2001.+A+fault-tolerant+routing+scheme+for+meshes+with+nonconvex+faults.+IEEE+Trans.+Parallel+Distrib.+Syst.+12%2C+5%2C+467%2D%2D475.+10.1109%2F71.926168+
http://scholar.google.com/scholar?hl=en&q=Concatto%2C+C.%2C+Matos%2C+D.%2C+Carro%2C+L.%2C+Kastensmidt%2C+F.%2C+Susin%2C+A.%2C+Cota%2C+E.%2C+and+Kreutz%2C+M.+2009.+Fault+tolerant+mechanism+to+improve+yield+in+nocs+using+a+reconfigurable+router.+In+Proceedings+of+the+22nd+Annual+Symposium+on+Integrated+Circuits+and+System+Design+%28SBCCI%2709%29.+ACM+Press%2C+New+York%2C+1%2D%2D6.+10.1145%2F1601896.1601929+
http://scholar.google.com/scholar?hl=en&q=Constantinescu%2C+C.+2003.+Trends+and+challenges+in+vlsi+circuit+reliability.+IEEE+Micro+23%2C+4%2C+14%2D%2D19.+10.1109%2FMM.2003.1225959+
http://scholar.google.com/scholar?hl=en&q=Constantinides%2C+K.%2C+Plaza%2C+S.%2C+Blome%2C+J.%2C+Zhang%2C+B.%2C+Bertacco%2C+V.%2C+Mahlke%2C+S.%2C+Austin%2C+T.%2C+and+Orshansky%2C+M.+2006.+Bulletproof%3A+A+defect-tolerant+cmp+switch+architecture.+In+Proceedings+of+the+12th+International+High-Performance+Computer+Architecture+Symposium.+5%2D%2D16.
http://scholar.google.com/scholar?hl=en&q=Cota%2C+E.%2C+Kastensmidt%2C+F.%2C+Cassel%2C+M.%2C+Herve%2C+M.%2C+Almeida%2C+P.%2C+Meirelles%2C+P.%2C+Amory%2C+A.%2C+and+Lubaszewski%2C+M.+2008.+A+high-fault-coverage+approach+for+the+test+of+data%2C+control+and+handshake+interconnects+in+mesh+networks-on-chip.+IEEE+Trans.+Comput.+57%2C+9%2C+1202%2D%2D1215.+10.1109%2FTC.2008.62+
http://scholar.google.com/scholar?hl=en&q=Cuviello%2C+M.%2C+Dey%2C+S.%2C+Bai%2C+X.%2C+and+Zhao%2C+Y.+1999.+Fault+modeling+and+simulation+for+crosstalk+in+system-on-chip+interconnects.+In+IEEE%2FACM+International+Digest+of+Technical+Papers+on+Computer-Aided+Design.+297%2D%2D303.+
http://scholar.google.com/scholar?hl=en&q=Dalirsani%2C+A.%2C+Holst%2C+S.%2C+Elm%2C+M.%2C+and+Wunderlich%2C+H.+2011.+Structural+test+for+graceful+degradation+of+noc+switches.+In+Proceedings+of+the+European+Test+Symposium+%28ETS%2711%29.+183%2D%2D188.+10.1109%2FETS.2011.33+
http://scholar.google.com/scholar?hl=en&q=De+Micheli%2C+G.+and+Benini%2C+L.+2006.+Networks+On+Chips%3A+Technology+and+Tools.+Morgan+Kaufmann+Publishers.
http://scholar.google.com/scholar?hl=en&q=Dodd%2C+P.+and+Massengill%2C+L.+2003.+Basic+mechanisms+and+modeling+of+single-event+upset+in+digital+microelectronics.+IEEE+Trans.+Nuclear+Sci.+50%2C+3%2C+583%2D%2D602.
http://scholar.google.com/scholar?hl=en&q=Duan%2C+X.%2C+Zhang%2C+D.%2C+and+Sun%2C+X.+2009.+Fault-tolerant+routing+schemes+for+wormhole+mesh.+In+Proceedings+of+the+IEEE+International+Parallel+and+Distributed+Processing+with+Applications+Symposium.+298%2D%2D301.
http://scholar.google.com/scholar?hl=en&q=Duato%2C+J.%2C+Lysne%2C+O.%2C+Pang%2C+R.%2C+and+Pinkston%2C+T.+2005.+Part+i%3A+A+theory+for+deadlock-free+dynamic+network+reconfiguration.+IEEE+Trans.+Parallel+Distrib.+Syst.+16%2C+5%2C+412%2D%2D427.+10.1109%2FTPDS.2005.58+
http://scholar.google.com/scholar?hl=en&q=Dubrova%2C+E.+2008.+Fault-Tolerant+Design%3A+An+Introduction.+Kluwer+Academic+Publishers.+
http://scholar.google.com/scholar?hl=en&q=Dumitras%2C+T.+and+Marculescu%2C+R.+2003.+On-chip+stochastic+communication+%7Bsoc+applications%7D.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%2703%29.+790%2D%2D795.+
http://scholar.google.com/scholar?hl=en&q=Dutta%2C+A.+and+Touba%2C+N.+2007.+Reliable+network-on-chip+using+a+low+cost+unequal+error+protection+code.+In+Proceedings+of+the+22nd+IEEE+International+Defect+and+Fault-Tolerance+in+VLSI+Systems+Symposium+%28DFT%2707%29.+3%2D%2D11.+
http://scholar.google.com/scholar?hl=en&q=Eghbal%2C+A.%2C+Yaghini%2C+P.+M.%2C+Pedram%2C+H.%2C+and+Zarandi%2C+H.+R.+2010.+Designing+fault-tolerant+network-on-chip+router+architecture.+Int.+J.+Electron.+97%2C+10%2C+1181%2D%2D1192.
http://scholar.google.com/scholar?hl=en&q=Ejlali%2C+A.%2C+Al-Hashimi%2C+B.+M.%2C+Rosinger%2C+P.%2C+and+Miremadi%2C+S.+G.+2007.+Joint+consideration+of+fault-tolerance%2C+energy+efficiency+and+performance+in+on-chip+networks.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%2707%29.+647%2D%2D1652.+
http://scholar.google.com/scholar?hl=en&q=Elakkumanan%2C+P.%2C+Prasad%2C+K.%2C+and+Sridhar%2C+R.+2006.+Time+redundancy+based+scan+flip-flop+reuse+to+reduce+ser+of+combinational+logic.+In+Proceedings+of+the+7th+International+Symposium+on+Quality+Electronic+Design+%28ISQED%2706%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+617%2D%2D624.+10.1109%2FISQED.2006.137+
http://scholar.google.com/scholar?hl=en&q=Ernst%2C+D.%2C+Kim%2C+N.+S.%2C+Das%2C+S.%2C+Pant%2C+S.%2C+Rao%2C+R.%2C+Pham%2C+T.%2C+Ziesler%2C+C.%2C+Blaauw%2C+D.%2C+Austin%2C+T.%2C+Flautner%2C+K.%2C+and+Mudge%2C+T.+2003.+Razor%3A+A+low-power+pipeline+based+on+circuit-level+timing+speculation.+In+Proceedings+of+the+36th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2703%29.+7%2D%2D18.+
http://scholar.google.com/scholar?hl=en&q=Feng%2C+C.%2C+Lu%2C+Z.%2C+Jantsch%2C+A.%2C+Li%2C+J.%2C+and+Zhang%2C+M.+2010a.+FoN%3A+Fault-on-neighbor+aware+routing+algorithm+for+networks-onchip.+In+International+SOC+Conference.
http://scholar.google.com/scholar?hl=en&q=Feng%2C+C.%2C+Lu%2C+Z.%2C+Jantsch%2C+A.%2C+Li%2C+J.%2C+and+Zhang%2C+M.+2010b.+A+reconfigurable+fault-tolerant+deflection+routing+algorithm+based+on+reinforcement+learning+for+networks-on-chip.+In+Proceedings+of+the+International+Workshop+on+Network+on+Chip+Architectures+%28NoCArc%2710%29.+10.1145%2F1921249.1921254+
http://scholar.google.com/scholar?hl=en&q=Fick%2C+D.%2C+Deorio%2C+A.%2C+Chen%2C+G.%2C+Bertacco%2C+V.%2C+Sylvester%2C+D.%2C+and+Blaauw%2C+D.+2009a.+A+highly+resilient+routing+algorithm+for+fault-tolerant+nocs.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%2709%29.+21%2D%2D26.+
http://scholar.google.com/scholar?hl=en&q=Fick%2C+D.%2C+Deorio%2C+A.%2C+Hu%2C+J.%2C+Bertacco%2C+V.%2C+Blaauw%2C+D.%2C+and+Sylvester%2C+D.+2009b.+Vicis%3A+A+reliable+network+for+unreliable+silicon.+In+Proceedings+of+the+46th+Annual+Design+Automation+Conference+%28DAC%2709%29.+ACM+Press%2C+New+York%2C+812%2D%2D817.+10.1145%2F1629911.1630119+
http://scholar.google.com/scholar?hl=en&q=Fiorin%2C+L.%2C+Micconi%2C+L.%2C+and+Sami%2C+M.+2011.+Design+of+fault+tolerant+network+interfaces+for+nocs.+In+Proceedings+of+the+14th+Euromicro+Conference+on+Digital+System+Design.+393%2D%2D400.+10.1109%2FDSD.2011.54+
http://scholar.google.com/scholar?hl=en&q=Flich%2C+J.%2C+Mejia%2C+A.%2C+Lopez%2C+P.%2C+and+Duato%2C+J.+2007.+Region-based+routing%3A+An+efficient+routing+mechanism+to+tackle+unreliable+hardware+in+network+on+chips.+In+Proceedings+of+the+Symposium+on+Networks-on-Chip+%28NOCS%2707%29.+183%2D%2D194.+10.1109%2FNOCS.2007.39+
http://scholar.google.com/scholar?hl=en&q=Flich%2C+J.%2C+Skeie%2C+T.%2C+Mejia%2C+A.%2C+Lysne%2C+O.%2C+Lopez%2C+P.%2C+Robles%2C+A.%2C+Duato%2C+J.%2C+Koibuchi%2C+M.%2C+Rokicki%2C+T.%2C+and+Sancho%2C+J.+2012.+A+survey+and+evaluation+of+topology-agnostic+deterministic+routing+algorithms.+IEEE+Trans.+Parallel+Distrib.+Syst.+23%2C+3%2C+405%2D%2D425.+10.1109%2FTPDS.2011.190+
http://scholar.google.com/scholar?hl=en&q=Forney%2C+G.+D.+1973.+The+viterbi+algorithm.+Proc.+IEEE+61%2C+3%2C+268%2D%2D278.
http://scholar.google.com/scholar?hl=en&q=Frantz%2C+A.%2C+Kastensmidt%2C+F.%2C+Carro%2C+L.%2C+and+Cota%2C+E.+2006a.+Dependable+network-on-chip+router+able+to+simultaneously+tolerate+soft+errors+and+crosstalk.+In+Proceedings+of+the+IEEE+International+Test+Conference+%28ITC%2706%29.+1%2D%2D9.
http://scholar.google.com/scholar?hl=en&q=Frantz%2C+A.+P.%2C+Cassel%2C+M.%2C+Kastensmidt%2C+F.+L.%2C+Cota%2C+E.%2C+and+Carro%2C+L.+2007.+Crosstalk-+and+seu-aware+networks+on+chips.+IEEE+Des.+Test+Comput.+24%2C+4%2C+340%2D%2D350.+10.1109%2FMDT.2007.128+
http://scholar.google.com/scholar?hl=en&q=Frantz%2C+A.+P.%2C+Kastensmidt%2C+F.+L.%2C+Carro%2C+L.%2C+and+Cota%2C+E.+2006b.+Evaluation+of+seu+and+crosstalk+effects+in+network-on-chip+switches.+In+Proceedings+of+the+Symposium+on+Integrated+Circuits+and+Systems+Design+%28SBCCI%2706%29.+10.1145%2F1150343.1150395+
http://scholar.google.com/scholar?hl=en&q=Fu%2C+B.+and+Ampadu%2C+P.+2009.+On+hamming+product+codes+with+type-ii+hybrid+arq+for+on-chip+interconnects.+IEEE+Trans.+Circ.+Syst.+I%3A+Regular+Papers+56%2C+9%2C+2042%2D%2D2054.+10.1109%2FTCSI.2009.2026679+
http://scholar.google.com/scholar?hl=en&q=Fukushima%2C+Y.%2C+Fukushi%2C+M.%2C+and+Horiguchi%2C+S.+2009.+Fault-tolerant+routing+algorithm+for+network+on+chip+without+virtual+channels.+In+Proceedings+of+the+24th+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems+%28DFT%2709%29.+313%2D%2D321.+10.1109%2FDFT.2009.41+
http://scholar.google.com/scholar?hl=en&q=Furber%2C+S.+2006.+Living+with+failure%3A+Lessons+from+nature%26quest%3B+In+Proceedings+of+the+European+Test+Symposium+%28ETS%2706%29.+4%2D%2D8.+10.1109%2FETS.2006.28+
http://scholar.google.com/scholar?hl=en&q=Gadlage%2C+M.%2C+Ahlbin%2C+J.%2C+Narasimham%2C+B.%2C+Bhuva%2C+B.%2C+Massengill%2C+L.%2C+Reed%2C+R.%2C+Schrimpf%2C+R.%2C+and+Vizkelethy%2C+G.+2010.+Scaling+trends+in+set+pulse+widths+in+sub-100+nm+bulk+cmos+processes.+IEEE+Trans.+Nuclear+Sci.+57%2C+6%2C+3336%2D%2D3341.
http://scholar.google.com/scholar?hl=en&q=Ganguly%2C+A.%2C+Pande%2C+P.+P.%2C+and+Belzer%2C+B.+2009.+Crosstalk-aware+channel+coding+schemes+for+energy+efficient+and+reliable+noc+interconnects.+IEEE+Trans.+Very+Large+Scale+Inter+Syst.+17%2C+11%2C+1626%2D%2D1639.+10.1109%2FTVLSI.2008.2005722+
http://scholar.google.com/scholar?hl=en&q=Ganguly%2C+A.%2C+Pande%2C+P.+P.%2C+Belzer%2C+B.%2C+and+Grecu%2C+C.+2007.+Addressing+signal+integrity+in+networks+on+chip+interconnects+through+crosstalk-aware+double+error+correction+coding.+In+Proceedings+of+the+IEEE+Computer+Society+Annual+Symposium+on+VLSI+%28ISVLSI%2707%29.+317%2D%2D324.+10.1109%2FISVLSI.2007.21+
http://scholar.google.com/scholar?hl=en&q=Gizopoulos%2C+D.%2C+Psarakis%2C+M.%2C+Adve%2C+S.+V.%2C+Ramachandran%2C+P.%2C+Hari%2C+S.+K.+S.%2C+Sorin%2C+D.%2C+Biswas%2C+A.+M.+A.%2C+and+Vera%2C+X.+2011.+Architectures+for+online+error+detection+and+recovery+in+multicore+processors.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%2711%29.
http://scholar.google.com/scholar?hl=en&q=Glass%2C+C.+J.+and+Ni%2C+L.+M.+1993.+Fault-tolerant+wormhole+routing+in+meshes.+In+Proceedings+of+the+23rd+International+Fault-Tolerant+Computing+Digest+of+Papers+Symposium+%28FTCS%2793%29.+240%2D%2D249.
http://scholar.google.com/scholar?hl=en&q=Grecu%2C+C.%2C+Ivanov%2C+A.%2C+Pande%2C+R.%2C+Jantsch%2C+A.%2C+Salminen%2C+E.%2C+Ogras%2C+U.%2C+and+Marculescu%2C+R.+2007.+Towards+open+network-on-chip+benchmarks.+In+Proceedings+of+the+1st+International+Symposium+on+Networks-on-Chip+%28NOCS%2707%29.+10.1109%2FNOCS.2007.44+
http://scholar.google.com/scholar?hl=en&q=Grecu%2C+C.%2C+Ivanov%2C+A.%2C+Saleh%2C+R.%2C+and+Pande%2C+P.+P.+2006a.+Noc+interconnect+yield+improvement+using+crosspoint+redundancy.+In+Proceedings+of+the+21st+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems+%28DFT%2706%29.+457%2D%2D465.+10.1109%2FDFT.2006.46+
http://scholar.google.com/scholar?hl=en&q=Grecu%2C+C.%2C+Ivanov%2C+A.%2C+Saleh%2C+R.%2C+Sogomonyan%2C+E.%2C+and+Pande%2C+P.+P.+2006b.+On-line+fault+detection+and+location+for+noc+interconnects.+In+Proceedings+of+the+12th+IEEE+International+On-Line+Testing+Symposium+%28IOLTS%2706%29.+145%2D%2D150.+10.1109%2FIOLTS.2006.44+
http://scholar.google.com/scholar?hl=en&q=Hazucha%2C+P.%2C+Karnik%2C+T.%2C+Maiz%2C+J.%2C+Walstra%2C+S.%2C+Bloechel%2C+B.%2C+Tschanz%2C+J.%2C+Dermer%2C+G.%2C+Hareland%2C+S.%2C+Armstrong%2C+P.%2C+and+Borkar%2C+S.+2003.+Neutron+soft+error+rate+measurements+in+a+90-nm+cmos+process+and+scaling+trends+in+sram+from+0.25-mu%3Bm+to+90-nm+generation.+In+IEEE+International+Electron+Devices+Meeting+Technical+Digest+%28IEDM%2703%29.+21.5.1%2D%2D21.5.4.
http://scholar.google.com/scholar?hl=en&q=Hegde%2C+R.+and+Shanbhag%2C+N.+2000.+Toward+achieving+energy+efficiency+in+presence+of+deep+submicron+noise.+IEEE+Trans.+Syst.+8%2C+4%2C+379%2D%2D391.+10.1109%2F92.863617+
http://scholar.google.com/scholar?hl=en&q=Hernandez%2C+C.%2C+Federico%2C+F.%2C+Santonja%2C+V.%2C+and+Duato%2C+J.+2009.+A+new+mechanism+to+deal+with+process+variability+in+noc+links.+In+Proceedings+of+the+International+Parallel+and+Distributed+Processing+Symposium+%28PDPS%2709%29.+1%2D%2D11.+10.1109%2FIPDPS.2009.5161048+
http://scholar.google.com/scholar?hl=en&q=Hoskote%2C+Y.%2C+Vangal%2C+S.%2C+Singh%2C+A.%2C+Borkar%2C+N.%2C+and+Borkar%2C+S.+2007.+A+5-ghz+mesh+interconnect+for+a+teraflops+processor.+IEEE+Micro+27%2C+5%2C+51%2D%2D61.+10.1109%2FMM.2007.77+
http://scholar.google.com/scholar?hl=en&q=Hu%2C+J.+and+Marculescu%2C+R.+2004.+Dyad+-+smart+routing+for+networks-on-chip.+In+Proceedings+of+the+41st+Design+Automation+Conference+%28DAC%2704%29.+260%2D%2D263.+10.1145%2F996566.996638+
http://scholar.google.com/scholar?hl=en&q=Huffman%2C+W.+C.+and+Pless%2C+V.+2003.+Fundamentals+of+Error-Correcting+Codes.+Cambridge+University+Press.
http://scholar.google.com/scholar?hl=en&q=INTEL+LABS.+2010.+The+scc+platform+overview.+Tech.+rep.+revision+0.7%2C+Intel+Corporation.+http%3A%2F%2Fwww.intel.la%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Ftechnology-briefs%2Fintel-labs-single-chip-platform-overview-paper.pdf.
http://scholar.google.com/scholar?hl=en&q=ITRS.+2009.+International+technology+roadmap+for+semiconductors.+Tech.+rep.%2C+ITRS+Technology+Working+Group.+http%3A%2F%2Fwww.itrs.net%2FLinks%2F2009ITRS%2F2009Chapters_2009Tables%2F2009_Interconnect.pdf.
http://scholar.google.com/scholar?hl=en&q=Jantsch%2C+A.%2C+Lauter%2C+R.%2C+and+Vitkowski%2C+A.+2005.+Power+analysis+of+link+level+and+end-to-end+data+protection+in+networks+on+chip.+In+Proceedings+of+the+IEEE+International+Symposium+on+Circuits+and+Systems+%28ISCAS%2705%29.+Vol.+2.+1770%2D%2D1773.
http://scholar.google.com/scholar?hl=en&q=Jovanovic%2C+S.%2C+Tanougast%2C+C.%2C+Weber%2C+S.%2C+and+Bobda%2C+C.+2009.+A+new+deadlock-free+fault-tolerant+routing+algorithm+for+noc+interconnections.+In+Proceedings+of+the+International+Conference+on+Field+Programmable+Logic+%28FPL%2709%29.+326%2D%2D331.
http://scholar.google.com/scholar?hl=en&q=Kakoee%2C+M.+R.%2C+Bertacco%2C+V.%2C+and+Benini%2C+L.+2011a.+A+distributed+and+topology-agnostic+approach+for+on-line+noc+testing.+In+Proceedings+of+the+Network+on+Chip+Symposium.+10.1145%2F1999946.1999965+
http://scholar.google.com/scholar?hl=en&q=Kakoee%2C+M.+R.%2C+Bertacco%2C+V.%2C+and+Benini%2C+L.+2011b.+Relinoc%3A+A+reliable+network+for+priority-based+on-chip+communication.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition+%28DATE%2711%29.
http://scholar.google.com/scholar?hl=en&q=Keane%2C+J.+and+Kim%2C+C.+2011.+An+odometer+for+cpus.+IEEE+Spectrum+48%2C+5%2C+26%2D%2D31.
http://scholar.google.com/scholar?hl=en&q=Keane%2C+J.%2C+Kim%2C+T.-H.%2C+and+Kim%2C+C.+H.+2007.+An+on-chip+nbti+sensor+for+measuring+pmos+threshold+voltage+degradation.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design.+10.1145%2F1283780.1283821+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+J.%2C+Nicopoulos%2C+C.%2C+Park%2C+D.%2C+Narayanan%2C+V.%2C+Yousif%2C+M.+S.%2C+and+Das%2C+C.+R.+2006.+A+gracefully+degrading+and+energyefficient+modular+router+architecture+for+on-chip+networks.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture+%28ISCA%2706%29.+4%2D%2D15.+10.1109%2FISCA.2006.6+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+J.%2C+Park%2C+D.%2C+Nicopoulos%2C+C.%2C+Vijaykrishnan%2C+N.%2C+and+Das%2C+C.+2005.+Design+and+analysis+of+an+noc+architecture+from+performance%2C+reliability+and+energy+perspective.+In+Proceedings+of+the+Symposium+on+Architecture+for+Networking+and+Communications+Systems+%28ANCS%2705%29.+10.1145%2F1095890.1095915+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+Y.+B.+and+Kim%2C+Y.-B.+2007.+Fault+tolerant+source+routing+for+network-on-chip.+In+Proceedings+of+the+22nd+IEEE+International+Symposium+on+Defect+and+Fault-Tolerance+in+VLSI+Systems+%28DFT%2707%29.+12%2D%2D20.+
http://scholar.google.com/scholar?hl=en&q=Kohler%2C+A.+and+Radetzki%2C+M.+2009.+Fault-tolerant+architecture+and+deflection+routing+for+degradable+noc+switches.+In+Proceedings+of+the+3rd+ACM%2FIEEE+International+Symposium+on+Networks-on-Chips+%28NOCS%2709%29.+22%2D%2D31.+10.1109%2FNOCS.2009.5071441+
http://scholar.google.com/scholar?hl=en&q=Kohler%2C+A.%2C+Schley%2C+G.%2C+and+Radetzki%2C+M.+2010.+Fault+tolerant+network+on+chip+switching+with+graceful+performance+degradation.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+20%2C+6%2C+883%2D%2D896.+10.1109%2FTCAD.2010.2048399+
http://scholar.google.com/scholar?hl=en&q=Koibuchi%2C+M.%2C+Matsutani%2C+H.%2C+Amano%2C+H.%2C+and+Pinkston%2C+T.+M.+2008.+A+lightweight+fault-tolerant+mechanism+for+networkon-chip.+In+Proceedings+of+the+2nd+ACM%2FIEEE+International+Symposium+on+Networks-on-Chip+%28NoCS%2708%29.+13%2D%2D22.+
http://scholar.google.com/scholar?hl=en&q=Koupaei%2C+F.+K.%2C+Khademzadeh%2C+A.%2C+and+Janidarmian%2C+M.+2011.+Fault-tolerant+application-specific+network-on-chip.+In+Proceedings+of+the+World+Congress+on+Engineering+and+Computer+Science.
http://scholar.google.com/scholar?hl=en&q=Kuhn%2C+K.%2C+Kenyon%2C+C.%2C+Kornfeld%2C+A.%2C+Liu%2C+M.%2C+Maheshwari%2C+A.%2C+Kai+Shih%2C+W.%2C+Sivakumar%2C+S.%2C+Taylor%2C+G.%2C+Vandervoorn%2C+P.%2C+and+Zawadzki%2C+K.+2008.+Managing+process+variation+in+Intel%27s+45nm+CMOS+technology.+Intel+Technol.+J.+12%2C+2.
http://scholar.google.com/scholar?hl=en&q=Lee%2C+H.%2C+Chang%2C+N.%2C+Ogras%2C+U.%2C+and+Marculescu%2C+R.+2007.+On-chip+communication+architecture+exploration%3A+A+quantitative+evaluation+of+point-to-point%2C+bus%2C+and+network-on-chip+approaches.+ACM+Trans.+Des.+Autom.+Electron.+Syst.+12%2C+3.+10.1145%2F1255456.1255460+
http://scholar.google.com/scholar?hl=en&q=Lehtonen%2C+T.%2C+Liljeberg%2C+P.%2C+and+Plosila%2C+J.+2007a.+Analysis+of+forward+error+correction+methods+for+nanoscale+networks-onchip.+In+Proceedings+of+the+2nd+International+Conference+on+Nano-Networks+%28Nano-Net%2707%29.+Institute+for+Computer+Sciences%2C+Social-Informatics+and+Telecommunications+Engineering%2C+1%2D%2D5.+
http://scholar.google.com/scholar?hl=en&q=Lehtonen%2C+T.%2C+Liljeberg%2C+P.%2C+and+Plosila%2C+J.+2007b.+Online+reconfigurable+self-timed+links+for+fault+tolerant+noc.+VLSI+Des.+2007%2C+13.
http://scholar.google.com/scholar?hl=en&q=Lehtonen%2C+T.%2C+Wolpert%2C+D.%2C+Liljeberg%2C+P.%2C+Plosila%2C+J.%2C+and+Ampadu%2C+P.+2010.+Self-adaptive+system+for+addressing+permanent+errors+in+on-chip+interconnects.+IEEE+Trans.+VLSI+Syst.+18%2C+4%2C+527%2D%2D540.+10.1109%2FTVLSI.2009.2013711+
http://scholar.google.com/scholar?hl=en&q=Lin%2C+S.-Y.%2C+Shen%2C+W.-C.%2C+Hsu%2C+C.-C.%2C+Chao%2C+C.-H.%2C+and+Wu%2C+A.-Y.+2009.+Fault-tolerant+router+with+built-in+self-test%2Fself-diagnosis+and+fault-isolation+circuits+for+2d-mesh+based+chip+multiprocessor+systems.+In+Proceedings+of+the+International+Symposium+on+VLSI+Design%2C+Automation+and+Test+%28VLSI-DAT%2709%29.+72%2D%2D75.
http://scholar.google.com/scholar?hl=en&q=Lysne%2C+O.%2C+Pinkston%2C+T.%2C+and+Duato%2C+J.+2005.+Part+ii%3A+A+methodology+for+developing+deadlock-free+dynamic+network+reconfiguration+processes.+IEEE+Trans.+Parallel+Distrib.+Syst.+16%2C+5%2C+428%2D%2D443.+10.1109%2FTPDS.2005.59+
http://scholar.google.com/scholar?hl=en&q=Majer%2C+M.%2C+Bobda%2C+C.%2C+Ahmadinia%2C+A.%2C+and+Teich%2C+J.+2005.+Packet+routing+in+dynamically+changing+networks+on+chip.+In+Proceedings+of+the+19th+IEEE+International+Parallel+and+Distributed+Processing+Symposium.+154b%2D%2D154b.+10.1109%2FIPDPS.2005.323+
http://scholar.google.com/scholar?hl=en&q=Malkin%2C+G.+and+Steenstrup%2C+M.+1995.+Distance-vector+routing.+In+Routing+in+Communication+Networks%2C+M.+Steenstrup%2C+Ed.%2C+Prentice+Hall%2C+83%2D%2D98.+
http://scholar.google.com/scholar?hl=en&q=Marculescu%2C+R.%2C+Ogras%2C+U.%2C+Peh%2C+L.-S.%2C+Jerger%2C+N.%2C+and+Hoskote%2C+Y.+2009.+Outstanding+research+problems+in+noc+design%3A+System%2C+microarchitecture%2C+and+circuit+perspectives.+IEEE+Trans.+Comput.+28%2C+1%2C+3%2D%2D21.+10.1109%2FTCAD.2008.2010691+
http://scholar.google.com/scholar?hl=en&q=Mcpherson%2C+J.+2006.+Reliability+challenges+for+45nm+and+beyond.+In+Proceedings+of+the+43rd+ACM%2FIEEE+Design+Automation+Conference+%28DAC%2706%29.+176%2D%2D181.+10.1145%2F1146909.1146959+
http://scholar.google.com/scholar?hl=en&q=Mediratta%2C+S.+D.+and+Draper%2C+J.+2007.+Performance+evaluation+of+probe-send+fault-tolerant+network-on-chip+router.+In+Proceedings+of+the+IEEE+International+Conference+on+Application-Specific+Systems%2C+Architectures+and+Processors+%28ASAP%2707%29.+69%2D%2D75.
http://scholar.google.com/scholar?hl=en&q=Mejia%2C+A.%2C+Flich%2C+J.%2C+Duato%2C+J.%2C+Reinemo%2C+S.-A.%2C+and+Skeie%2C+T.+2006.+Segment-based+routing%3A+An+efficient+fault-tolerant+routing+algorithm+for+meshes+and+tori.+In+Proceedings+of+the+20th+International+Parallel+and+Distributed+Processing+Symposium+%28IPDPS%2706%29.+
http://scholar.google.com/scholar?hl=en&q=Mejia%2C+A.%2C+Palesi%2C+M.%2C+Flich%2C+J.%2C+Kumar%2C+S.%2C+Lopez%2C+P.%2C+Holsmark%2C+R.%2C+and+Duato%2C+J.+2009.+Region-based+routing%3A+A+mechanism+to+support+efficient+routing+algorithms+in+nocs.+IEEE+Trans.+Syst.+17%2C+3%2C+356%2D%2D369.+10.1109%2FTVSLSI.2008.2012010+
http://scholar.google.com/scholar?hl=en&q=Mintarno%2C+E.%2C+Skaf%2C+J.%2C+Zheng%2C+R.%2C+Velamala%2C+J.+B.%2C+Cao%2C+Y.%2C+Boyd%2C+S.%2C+Dutton%2C+R.+W.%2C+and+Mitra%2C+S.+2011.+Selftuning+for+maximized+lifetime+energy-efficiency+in+the+presence+of+circuit+aging.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+30%2C+5%2C+760%2D%2D773.+10.1109%2FTCAD.2010.2100531+
http://scholar.google.com/scholar?hl=en&q=Miranda%2C+E.+and+Sune%2C+J.+2004.+Electron+transport+through+broken+down+ultra-thin+sio2+layers+in+mos+devices.+Microelectron.+Reliabil.+44%2C+1%2C+1%2D%2D23.
http://scholar.google.com/scholar?hl=en&q=Mitra%2C+S.%2C+Zhang%2C+M.%2C+Waqas%2C+S.%2C+Seifert%2C+N.%2C+Gill%2C+B.%2C+and+Kim%2C+K.+S.+2006.+Combinational+logic+soft+error+correction.+In+Proceedings+of+the+IEEE+International+Test+Conference+%28ITC%2706%29.+1%2D%2D9.
http://scholar.google.com/scholar?hl=en&q=Moy%2C+J.+1995.+Link-state+routing.+In+Routing+in+Communication+Networks%2C+M.+Ste%2C+Ed.%2C+Prentice+Hall%2C+135%2D%2D157.+
http://scholar.google.com/scholar?hl=en&q=Murali%2C+S.%2C+Atienza%2C+D.%2C+Benini%2C+L.%2C+and+De+Micheli%2C+G.+2006.+A+multi-path+routing+strategy+with+guaranteed+in-order+packet+delivery+and+fault-tolerance+for+networks+on+chip.+In+Proceedings+of+the+43rd+ACM%2FIEEE+Design+Automation+Conference+%28DAC%2706%29.+845%2D%2D848.+10.1145%2F1146909.1147124+
http://scholar.google.com/scholar?hl=en&q=Murali%2C+S.%2C+Theocharides%2C+T.%2C+Vijaykrishnan%2C+N.%2C+Irwin%2C+M.%2C+Benini%2C+L.%2C+and+Demicheli%2C+G.+2005.+Analysis+of+error+recovery+schemes+for+networks+on+chips.+IEEE+Des.+Test+Comput.+22%2C+5%2C+434%2D%2D442.+10.1109%2FMDT.2005.104+
http://scholar.google.com/scholar?hl=en&q=Nicolaidis%2C+M.+1999.+Time+redundancy+based+soft-error+tolerance+to+rescue+nanometer+technologies.+In+Proceedings+of+the+17th+IEEE+VLSI+Test+Symposium.+86%2D%2D94.+
http://scholar.google.com/scholar?hl=en&q=Ogras%2C+U.%2C+Hu%2C+J.%2C+and+Marculescu%2C+R.+2005.+Key+research+problems+in+noc+design%3A+A+holistic+perspective.+In+Proceedings+of+the+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis+%28CODES%26plus%3BISSS%2705%29.+10.1145%2F1084834.1084856+
http://scholar.google.com/scholar?hl=en&q=Owens%2C+J.%2C+Dally%2C+W.%2C+Ho%2C+R.%2C+Jayasimha%2C+D.%2C+Keckler%2C+S.%2C+and+Peh%2C+L.-S.+2007.+Research+challenges+for+on-chip+interconnection+networks.+IEEE+Micro+27%2C+5%2C+96%2D%2D108.+10.1109%2FMM.2007.91+
http://scholar.google.com/scholar?hl=en&q=Palesi%2C+M.%2C+Kumar%2C+S.%2C+and+Catania%2C+V.+2010.+Leveraging+partially+faulty+links+usage+for+enhancing+yield+and+performance+in+networks-on-chip.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+29%2C+426%2D%2D440.+10.1109%2FTCAD.2010.2041851+
http://scholar.google.com/scholar?hl=en&q=Pande%2C+P.+P.%2C+Ganguly%2C+A.%2C+Feero%2C+B.%2C+Belzer%2C+B.%2C+and+Grecu%2C+C.+2006.+Design+of+low+power+and+reliable+networks+on+chip+through+joint+crosstalk+avoidance+and+forward+error+correction+coding.+In+Proceedings+of+the+21st+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+in+VLSI+Systems+%28DFT%2706%29.+466%2D%2D476.+10.1109%2FDFT.2006.22+
http://scholar.google.com/scholar?hl=en&q=Parikh%2C+R.+and+Bertacco%2C+V.+2011.+Formally+enhanced+runtime+verification+to+ensure+noc+functional+correctness.+In+Proceedings+of+the+44th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2711%29.+410%2D%2D419.+10.1145%2F2155620.2155668+
http://scholar.google.com/scholar?hl=en&q=Park%2C+D.%2C+Nicopoulos%2C+C.%2C+Kim%2C+J.%2C+Vijaykrishnan%2C+N.%2C+and+Das%2C+C.+R.+2006.+Exploring+fault-tolerant+network-on-chip+architectures.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%2706%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+93%2D%2D104.+10.1109%2FDSN.2006.35+
http://scholar.google.com/scholar?hl=en&q=Patooghy%2C+A.+and+Miremadi%2C+S.+G.+2008.+Ltr%3A+A+low-overhead+and+reliable+routing+algorithm+for+network+on+chips.+In+Proceedings+of+the+International+SoC+Design+Conference+%28ISOCC%2708%29.+Vol.+1.
http://scholar.google.com/scholar?hl=en&q=Patooghy%2C+A.%2C+Miremadi%2C+S.+G.%2C+and+Shafaei%2C+M.+2010.+Crosstalk+modeling+to+predict+channel+elay+in+network-on-chips.+In+Proceedings+of+the+IEEE+International+Conference+on+Computer+Design+%28ICCD%2710%29.+396%2D%2D401.
http://scholar.google.com/scholar?hl=en&q=Pirretti%2C+M.%2C+Link%2C+G.+M.%2C+Brooks%2C+R.+R.%2C+Vijaykrishnan%2C+N.%2C+Kandemir%2C+M.+T.%2C+and+Irwin%2C+M.+J.+2004.+Fault+tolerant+algorithms+for+network-on-chip+interconnect.+In+Proceedings+of+the+International+Symposium+on+VLSI+%28ISVLSI%2704%29.+IEEE+Computer+Society%2C+Los+Alamitos%2C+CA%2C+46%2D%2D51.
http://scholar.google.com/scholar?hl=en&q=Puente%2C+V.%2C+Gregorio%2C+J.+A.%2C+Vallejo%2C+F.%2C+and+Beivide%2C+R.+2008.+Immunet%3A+Dependable+routing+for+interconnection+networks+with+arbitrary+topology.+IEEE+Trans.+Comput.+57%2C+12%2C+1676%2D%2D1689.+10.1109%2FTC.2008.95+
http://scholar.google.com/scholar?hl=en&q=Radetzki%2C+M.+2011.+Fault-tolerant+differential+q+routing+in+arbitrary+noc+topologies.+In+Proceedings+of+the+International+Conference+on+Embedded+and+Ubiquitous+Computing+%28EUC%2711%29.+33%2D%2D40.+10.1109%2FEUC.2011.36+
http://scholar.google.com/scholar?hl=en&q=Raik%2C+J.%2C+Ubar%2C+R.%2C+and+Govind%2C+V.+2007.+Test+configurations+for+diagnosing+faulty+links+in+noc+switches.+In+Proceedings+of+the+12th+IEEE+European+Test+Symposium+%28ETS%2707%29.+29%2D%2D34.+10.1109%2FETS.2007.41+
http://scholar.google.com/scholar?hl=en&q=Rantala%2C+V.%2C+Lehtonen%2C+T.%2C+Liljeberg%2C+P.%2C+and+Plosila%2C+J.+2009.+Multi+network+interface+architectures+for+fault+tolerant+network-on-chip.+In+Proceedings+of+the+International+Symposium+on+Signals%2C+Circuits+and+Systems.+1%2D%2D4.
http://scholar.google.com/scholar?hl=en&q=Ravindran%2C+D.+K.+2009.+Structural+fault-tolerance+on+the+noc+circuit+level.+Tech.+rep.%2C+Institut+fur+Technische+Informatik%2C+Universitat+Stuttgart.+June.
http://scholar.google.com/scholar?hl=en&q=Rodrigo%2C+S.%2C+Flich%2C+J.%2C+Duato%2C+J.%2C+and+Hummel%2C+M.+2008.+Efficient+unicast+and+multicast+support+for+cmps.+In+Proceedings+of+the+41st+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%2708%29.+364%2D%2D375.+10.1109%2FMICRO.2008.4771805+
http://scholar.google.com/scholar?hl=en&q=Rodrigo%2C+S.%2C+Flich%2C+J.%2C+Roca%2C+A.%2C+Medardoni%2C+S.%2C+Bertozzi%2C+D.%2C+Camacho%2C+J.%2C+Silla%2C+F.%2C+and+Duato%2C+J.+2010.+Addressing+manufacturing+challenges+with+cost-efficient+fault+tolerant+routing.+In+Proceedings+of+the+4th+ACM%2FIEEE+International+Networks-on-Chip+Symposium+%28NOCS%2710%29.+25%2D%2D32.+10.1109%2FNOCS.2010.12+
http://scholar.google.com/scholar?hl=en&q=Rossi%2C+D.%2C+Angelini%2C+P.%2C+and+Metra%2C+C.+2007.+Configurable+error+control+scheme+for+noc+signal+integrity.+In+Proceedings+of+the+International+On-Line+Testing+Symposium+%28IOLTS%2707%29.+43%2D%2D48.+10.1109%2FIOLTS.2007.24+
http://scholar.google.com/scholar?hl=en&q=Saha%2C+S.+2010.+Modeling+process+variability+in+scaled+cmos+technology.+IEEE+Des.+Test+Comput.+27%2C+2%2C+8%2D%2D16.+10.1109%2FMDT.2010.50+
http://scholar.google.com/scholar?hl=en&q=Sanyo+Semiconductors.+2011.+Quality+and+reliability+handbook+ver+3.+http%3A%2F%2Fsemicon.sanyo.com%2Fen%2Freliability%2F.
http://scholar.google.com/scholar?hl=en&q=Schroeder%2C+M.+D.%2C+Birrell%2C+A.+D.%2C+Burrows%2C+M.%2C+Murray%2C+H.%2C+Needham%2C+R.+M.%2C+Rodeheffer%2C+T.+L.%2C+Satterthwaite%2C+E.+H.%2C+and+Thacker%2C+C.+P.+1991.+Autonet%3A+A+high-speed%2C+self-configuring+local+area+network+using+point-to-point+links.+IEEE+J.+Selected+Areas+Comm.+9%2C+8%2C+1318%2D%2D1335.+10.1109%2F49.105178+
http://scholar.google.com/scholar?hl=en&q=Schafer%2C+M.%2C+Hollstein%2C+T.%2C+Zimmer%2C+H.%2C+and+Glesner%2C+M.+2005.+Deadlock-free+routing+and+component+placement+for+irregular+mesh-based+networks-on-chip.+In+Proceedings+of+the+International+Conference+on+Computer+Aided+Design+%28ICCAD%2705%29.+238%2D%2D245.+
http://scholar.google.com/scholar?hl=en&q=Schonwald%2C+T.%2C+Zimmermann%2C+J.%2C+Bringmann%2C+O.%2C+and+Rosenstiel%2C+W.+2007.+Fully+adaptive+fault-tolerant+routing+algorithm+for+network-on-chip+architectures.+In+Proceedings+of+the+10th+Euromicro+Conference+on+Digital+System+Design+Architectures%2C+Methods+and+Tools+%28DSD%2707%29.+527%2D%2D534.+10.1109%2FDSD.2007.62+
http://scholar.google.com/scholar?hl=en&q=Shamshiri%2C+S.%2C+Ghofrani%2C+A.%2C+and+Cheng%2C+K.-T.+2011.+End-to-end+error+correction+and+online+diagnosis+for+on-chip+networks.+In+Proceedings+of+the+International+Test+Conference.
http://scholar.google.com/scholar?hl=en&q=Shivakumar%2C+P.%2C+Kistler%2C+M.%2C+Keckler%2C+S.+W.%2C+Burger%2C+D.%2C+and+Alvisi%2C+L.+2002.+Modeling+the+effect+of+technology+trends+on+the+soft+error+rate+of+combinational+logic.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks.+
http://scholar.google.com/scholar?hl=en&q=Shooman%2C+M.+L.+2002.+Reliability+of+Computer+Systems+and+Networks%3A+Fault+Tolerance%2C+Analysis%2C+and+Design.+John+Wiley+%26+Sons.+
http://scholar.google.com/scholar?hl=en&q=Song%2C+W.%2C+Edwards%2C+D.%2C+Nunez-Yanez%2C+J.%2C+and+Dasgupta%2C+S.+2009.+Adaptive+stochastic+routing+in+fault-tolerant+on-chip+networks.+In+Proceedings+of+the+3rd+ACM%2FIEEE+International+Symposium+on+Networks-on-Chip+%28NoCS%2709%29.+32%2D%2D37.+10.1109%2FNOCS.2009.5071442+
http://scholar.google.com/scholar?hl=en&q=Sridhara%2C+S.+and+Shanbhag%2C+N.+2005.+Coding+for+system-on-chip+networks%3A+A+unified+framework.+IEEE+Trans.+VLSI+Syst.+13%2C+6%2C+655%2D%2D667.+10.1109%2FTVLSI.2005.848816+
http://scholar.google.com/scholar?hl=en&q=Strano%2C+A.%2C+Bertozzi%2C+D.%2C+Trivino%2C+F.%2C+Sanchez%2C+J.+L.%2C+Alfaro%2C+F.+J.%2C+and+Flich%2C+J.+2012.+Osr-lite%3A+Fast+and+deadlock-free+noc+reconfiguration+framework.+In+Proceedings+of+the+International+Conference+on+Embedded+Computer+Systems%3A+Architectures%2C+Modelling+and+Simulation.
http://scholar.google.com/scholar?hl=en&q=Takeda%2C+E.+and+Yang%2C+C.+1995.+Hot-Carrier+Effects+in+MOS+Devices.+Academic+Press.
http://scholar.google.com/scholar?hl=en&q=Tamhankar%2C+R.%2C+Murali%2C+S.%2C+and+De+Micheli%2C+G.+2005.+Performance+driven+reliable+link+design+for+networks+on+chips.+In+Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference+%28ASP-DAC%2705%29.+Vol.+2.+749%2D%2D754.+10.1145%2F1120725.1121009+
http://scholar.google.com/scholar?hl=en&q=Vangal%2C+S.%2C+Howard%2C+J.%2C+Ruhl%2C+G.%2C+Dighe%2C+S.%2C+Wilson%2C+H.%2C+Tschanz%2C+J.%2C+Finan%2C+D.%2C+Iyer%2C+P.%2C+Singh%2C+A.%2C+Jacob%2C+T.%2C+Jain%2C+S.%2C+Venkataraman%2C+S.%2C+Hoskote%2C+Y.%2C+and+Borkar%2C+N.+2007.+An+80-tile+1.28tflops+network-on-chip+in+65nm+cmos.+In+Digest+of+Technical+Papers+of+the+IEEE+International+Solid-State+Circuits+Conference+%28ISSCC%2707%29.+98%2D%2D589.
http://scholar.google.com/scholar?hl=en&q=Viterbi%2C+A.+J.+1971.+Convolutional+codes+and+their+performance+in+communication+systems.+IEEE+Trans.+Comm.+Technol.+19%2C+5%2C+751%2D%2D772.
http://scholar.google.com/scholar?hl=en&q=Vitkovski%2C+A.%2C+Jantsch%2C+A.%2C+Lauter%2C+R.%2C+Haukilahti%2C+R.%2C+and+Nilsson%2C+E.+2008.+Low-power+and+error+protection+coding+for+network-on-chip+traffic.+IET+Comput.+Digital+Techn.+2%2C+6%2C+483%2D%2D492.
http://scholar.google.com/scholar?hl=en&q=Vitkovskiy%2C+A.%2C+Soteriou%2C+V.%2C+and+Nicopoulos%2C+C.+2010.+A+fine-grained+link-level+fault-tolerant+mechanism+for+networks-onchip.+In+Proceedings+of+the+IEEE+International+Computer+Design+Conference+%28ICCD%2710%29.+447%2D%2D454.
http://scholar.google.com/scholar?hl=en&q=Walker%2C+M.+2000.+Modeling+the+wiring+of+deep+submicron+ics.+IEEE+Spectrum+37%2C+3%2C+65%2D%2D71.+10.1109%2F6.825662+
http://scholar.google.com/scholar?hl=en&q=Wittmann%2C+R.%2C+Puchner%2C+H.%2C+Hinh%2C+L.%2C+Ceric%2C+H.%2C+Gehring%2C+A.%2C+and+Selberherr%2C+S.+2005.+Simulation+of+dynamic+nbti+degradation+for+a+90nm+cmos+technology.+In+Proceedings+of+the+Nanotechnology+Conference.
http://scholar.google.com/scholar?hl=en&q=Wu%2C+E.%2C+Lai%2C+W.%2C+Nowak%2C+E.%2C+Mckenna%2C+J.%2C+Vayshenker%2C+A.%2C+and+Harmon%2C+D.+2001.+Interplay+of+voltage+and+temperature+acceleration+of+oxide+breakdown+for+ultra-thin+oxides.+Microelectron.+Engin.+59%2C+25%2D%2D31.
http://scholar.google.com/scholar?hl=en&q=Wu%2C+J.+and+Wang%2C+D.+2002.+Fault-tolerant+and+deadlock-free+routing+in+2-d+meshes+using+rectilinear-monotone+polygonal+fault+blocks.+In+Proceedings+of+the+International+Conference+on+Parallel+Processing.+247%2D%2D254.+
http://scholar.google.com/scholar?hl=en&q=Xinming%2C+D.+and+Xuemei%2C+S.+2010.+Fault-tolerant+routing+in+a+prdt%282%2C1%29-based+noc.+In+Proceedings+of+the+2nd+International+Computer+Engineering+and+Technology+Conference+%28ICCET%2710%29.
http://scholar.google.com/scholar?hl=en&q=Yaghini%2C+P.+M.%2C+Eghbal%2C+A.%2C+Pedram%2C+H.%2C+and+Zarandi%2C+H.+R.+2011.+Investigation+of+transient+fault+effects+in+synchronous+and+asynchronous+network+on+chip+router.+J.+Syst.+Archit.+57%2C+1%2C+61%2D%2D68.+10.1016%2Fj.sysarc.2010.10.003+
http://scholar.google.com/scholar?hl=en&q=Yang%2C+Y.+2010.+Issues+of+esd+protection+in+nano-scale+cmso.+Ph.D.+thesis%2C+George+Mason+University%2C+Fairfax%2C+Virginia%2C+USA.
http://scholar.google.com/scholar?hl=en&q=Yu%2C+A.+J.+and+Lemieux%2C+G.+G.+2005.+Fpga+defect+tolerance%3A+Impact+of+granularity.+In+Proceedings+of+the+IEEE+International+Conference+on+Field-Programmable+Technology+%28FPT%2705%29.+189%2D%2D196.
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.+and+Ampadu%2C+P.+2008.+Adaptive+error+control+for+noc+switch-to-switch+links+in+a+variable+noise+environment.+In+Proceedings+of+the+IEEE+International+Symposium+on+Defect+and+Fault+Tolerance+of+VLSI+Systems+%28DFTVS%2708%29.+352%2D%2D360.+10.1109%2FDFT.2008.40+
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.+and+Ampadu%2C+P.+2010.+Transient+and+permanent+error+co-management+method+for+reliable+networks-on-chip.+In+Proceedings+of+the+4th+ACM%2FIEEE+International+Networks-on-Chip+Symposium+%28NOCS%2710%29.+145%2D%2D154.+10.1109%2FNOCS.2010.24+
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.+and+Ampadu%2C+P.+2011.+A+dual-layer+method+for+transient+and+permanent+error+co-management+in+noc+links.+IEEE+Trans.+Circ.+Syst.+II%3A+Express+Briefs+58%2C+1%2C+36%2D%2D40.
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.+and+Ampadu%2C+P.+2012.+Dual-layer+adaptive+error+control+for+network-on-chip+links.+IEEE+Trans.+VLSI.+Syst.+20%2C+7%2C+1304%2D%2D1317.+10.1109%2FTVLSI.2011.2156436+
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.%2C+Cano%2C+J.%2C+Flich%2C+J.%2C+and+Ampadu%2C+P.+2012.+Transient+and+permanent+error+control+for+high-end+multiprocessor+systems-on-+chip.+In+Proceedings+of+the+6th+IEEE%2FACM+International+Symposium+on+Networks+on+Chip+%28NoCS%2712%29.+169%2D%2D176.+10.1109%2FNOCS.2012.27+
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.%2C+Zhang%2C+B.%2C+Li%2C+Y.%2C+and+Ampadu%2C+P.+2010.+Error+control+integration+scheme+for+reliable+noc.+In+Proceedings+of+the+IEEE+International+Symposium+on+Circuits+and+Systems+%28ISCAS%2710%29.+3893%2D%2D3896.
http://scholar.google.com/scholar?hl=en&q=Yu%2C+Q.%2C+Zhang%2C+M.%2C+and+Ampadu%2C+P.+2011.+Exploiting+inherent+information+redundancy+to+manage+transient+errors+in+noc+routing+arbitration.+In+Proceedings+of+the+IEEE+Network+on+Chip+Symposium+%28NoCS%2711%29.+10.1145%2F1999946.1999964+
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+B.+and+Orshansky%2C+M.+2008.+Modeling+of+nbti-induced+pmos+degradation+under+arbitrary+dynamic+temperature+variation.+In+Proceedings+of+the+9th+International+Symposium+on+Quality+Electronic+Design+%28ISQED%2708%29.+774%2D%2D779.+
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+M.+and+Shanbhag%2C+N.+2006.+Soft-error-rate-analysis+%28sera%29+methodology.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+25%2C+10%2C+2140%2D%2D2155.+10.1109%2FTCAD.2005.862738+
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+Y.+and+Jiang%2C+J.+2008.+Bibliographical+review+on+reconfigurable+fault-tolerant+control+systems.+Ann.+Rev.+Control+32%2C+229%2D%2D252.
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+Y.%2C+Li%2C+H.%2C+and+Li%2C+X.+2009.+Selected+crosstalk+avoidance+code+for+reliable+network-on-chip.+J.+Comput.+Sci.+Technol.+24%2C+6%2C+1074%2D%2D1085.
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+Y.%2C+Parikh%2C+D.%2C+Sankaranarayanan%2C+K.%2C+Skadron%2C+K.%2C+and+Stan%2C+M.+2003.+Hotleakage%3A+A+temperature-aware+model+of+subthreshold+and+gate+leakage+for+architects.+Tech.+rep.+CS-2003%2D%2D05%2C+University+of+Virgiania%2C+Department+of+Computer+Science.+March.
http://scholar.google.com/scholar?hl=en&q=Zhang%2C+Z.%2C+Greiner%2C+A.%2C+and+Taktak%2C+S.+2008.+A+reconfigurable+routing+algorithm+for+a+fault-tolerant+2d-mesh+network-on-chip.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%2708%29.+441%2D%2D446.+10.1145%2F1391469.1391584+
http://scholar.google.com/scholar?hl=en&q=Zimmer%2C+H.+and+Jantsch%2C+A.+2003.+A+fault+model+notation+and+error-control+scheme+for+switch-to-switch+buses+in+a+network-onchip.+In+Proceedings+of+the+1st+IEEE%2FACM%2FIFIP+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis.+188%2D%2D193.+10.1145%2F944645.944694+
