Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id CA42E21927D
	for <lists+qemu-devel@lfdr.de>; Wed,  8 Jul 2020 23:26:11 +0200 (CEST)
Received: from localhost ([::1]:47674 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jtHZy-0005Bu-Ql
	for lists+qemu-devel@lfdr.de; Wed, 08 Jul 2020 17:26:10 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:60984)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <fnuv@xilinx.com>)
 id 1jtHXz-00043y-1J; Wed, 08 Jul 2020 17:24:07 -0400
Received: from mail-mw2nam12on2077.outbound.protection.outlook.com
 ([40.107.244.77]:19585 helo=NAM12-MW2-obe.outbound.protection.outlook.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <fnuv@xilinx.com>)
 id 1jtHXt-0001Sn-S8; Wed, 08 Jul 2020 17:24:06 -0400
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=ieDkq6zk8Tw3wIGhEeGb2R232en4x6svyasdQJqL0GoR1+P0QciZd1ubv8JTG4sgOi3AzUdWQM1t677pQ2P2KtJOSo1AWiViB7ylFoJ7ipIIEZia2ewtFn3mp0OgXVQj7ROeP4S2t8L1tRX3ZrPT4DDSoyeB0Mw7sgBADiJCCRwmYhm89iULvmL+l0AnSlePwafai5Vudk1KR66hOijlyEIJJBN0BKOC0exYSgffukvZDVDZ3jchkE2fQOh4AhvoMANl2c7HeRrNPXxrZntwR10T7ix7voEf8LxiVVqQm/+h79bSvp+fURwddKVmFuh0vnq3md3mGeBX69P+BBYO8g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=WIpAl2njMP69LaPIKZi45hr5U6MI0BqhHxTgFfbAdys=;
 b=mT+h24q5Tp9Swj564EODC1Gm/N7uhbXK2jQRiJIWXgIRixnFDTTaGtlVW5K/36IAKGYhEvPeWc02Vdybq1T4BogJDAQgqOE/1Vk86DTmC/SJs4btrsz4CCEirj70Mf5k0PKZthHs01O/0ufOSGYJwpy1ByQwxw18itjE5kqSduQDQs+WXvC3qWNujlCl3Qn9eIMNBxsqV333LJLlUK6F897UkypNOQxr89iyWCiuAeNiTqw2NDP6rwClmfdnqbmCithoaXk1xURQAYSq02KNC5LfXRK3gFx0ca7Y84hsbgD7IoRVsgMB2a17UPxLzkIJddlZLSmRn2l0LdZgj2Fmyw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=xilinx.com; dmarc=pass action=none header.from=xilinx.com;
 dkim=pass header.d=xilinx.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=WIpAl2njMP69LaPIKZi45hr5U6MI0BqhHxTgFfbAdys=;
 b=YpqnIE7NHs8IzG9VhQuAe6M4i9XPpbS+/+aj5s87Jrfyq7/wL43cCI3/rJmytflwcZnm6PZSvrHYb00VT92me741c8I9MSe6T4RI8Yd6d4wPYEKvNbGIaoQJXTENxyBxZdnvvmY2hBo2+5jxuDcVdd7VanEin0BEzgw9NLRTKKs=
Received: from BYAPR02MB4823.namprd02.prod.outlook.com (2603:10b6:a03:4e::18)
 by BY5PR02MB6612.namprd02.prod.outlook.com (2603:10b6:a03:206::16)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3174.20; Wed, 8 Jul
 2020 21:23:55 +0000
Received: from BYAPR02MB4823.namprd02.prod.outlook.com
 ([fe80::a81b:cd08:95ac:42]) by BYAPR02MB4823.namprd02.prod.outlook.com
 ([fe80::a81b:cd08:95ac:42%6]) with mapi id 15.20.3174.021; Wed, 8 Jul 2020
 21:23:54 +0000
From: Vikram Garhwal <fnuv@xilinx.com>
To: "Edgar E. Iglesias" <edgar.iglesias@gmail.com>, Francisco Eduardo Iglesias
 <figlesia@xilinx.com>, Francisco Eduardo Iglesias <figlesia@xilinx.com>
Subject: RE: [PATCH v7 1/4] hw/net/can: Introduce Xilinx ZynqMP CAN controller
Thread-Topic: [PATCH v7 1/4] hw/net/can: Introduce Xilinx ZynqMP CAN controller
Thread-Index: AQHWSyeXegd+S1MMXkC17Zl7p61tm6j8I56AgAHuF+A=
Date: Wed, 8 Jul 2020 21:23:54 +0000
Message-ID: <BYAPR02MB4823F22E071B88109495C311BC670@BYAPR02MB4823.namprd02.prod.outlook.com>
References: <1593113607-321118-1-git-send-email-fnu.vikram@xilinx.com>
 <1593113607-321118-2-git-send-email-fnu.vikram@xilinx.com>
 <20200707124851.GB4114@toto>
In-Reply-To: <20200707124851.GB4114@toto>
Accept-Language: en-US
Content-Language: en-US
X-Mentions: francisco.iglesias@xilinx.com
X-MS-Has-Attach: 
X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply
X-MS-TNEF-Correlator: 
authentication-results: gmail.com; dkim=none (message not signed)
 header.d=none;gmail.com; dmarc=none action=none header.from=xilinx.com;
x-originating-ip: [73.158.204.219]
x-ms-publictraffictype: Email
x-ms-office365-filtering-ht: Tenant
x-ms-office365-filtering-correlation-id: 7f2003a2-76fb-4d40-2f94-08d8238537fb
x-ms-traffictypediagnostic: BY5PR02MB6612:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <BY5PR02MB66120F2FE33EFD5BE879178ABC670@BY5PR02MB6612.namprd02.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:5797;
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: Sw0mZLYx2GcpKWjVKXbOCqh+eiMtMtyKbWIsnLo6mPOSrLSolNv55pluuYEYxHohv3CgRN+Z4UPF29kBq5yQz+CczqSpjlelsMTtTvEvOQSksoBYRvPsPX0nYwTlX7xfhH1ec0eIFniRvaXPJ9CvJGOBXOJ/55mQOd1+yZCpQXxUaWS7NrifLeX97cohUArAhwkr2wdSuKG6Mo6u5rPK94LNS4KHJskGzeRIFDe0Et+PGxqSv5OJWYT9tAnAy4SFH6kQhNB9F8dMkjcljvXna3Vpv5o3wEaTnUFepQCDps057x0euMC+TJj6DklWAlko96tvBNNWO9ySpAWdHJbukGSy7yt1EsKvLsTPxGeXuc4U1nF46Akpe8LI9nFRe65d3AgqEDaVb+rKv72GEukVmk+qcjzVE/0EixgcxMMeRpztptZGK7ECvAgMShEH78rlC1wqwxMz+jn9tFyXOv4U1Q==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:BYAPR02MB4823.namprd02.prod.outlook.com; PTR:; CAT:NONE;
 SFTY:;
 SFS:(396003)(346002)(39860400002)(376002)(366004)(136003)(6636002)(110136005)(54906003)(7696005)(66556008)(966005)(66946007)(76116006)(64756008)(66446008)(66476007)(71200400001)(83380400001)(5660300002)(2906002)(86362001)(316002)(478600001)(33656002)(9686003)(55016002)(8936002)(52536014)(6506007)(4326008)(53546011)(26005)(8676002)(186003)(30864003)(559001)(579004)(6606295002);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata: nf2b/weSa/1tM8U7q1Oh1Rm8MRI6v7j3u/W8GswOHQrylzinfxszNp7wv/PdbZKhR44dx5IZUAb3CkMorhECXR5OnTLXgk/FQVVd6DbtdpZgbBrv6/0BWKMKnNetYf/5ZPFjfPhEzitYJURUN4ERqwnQVdCWn8FFcuIfX3YCxc+jjtKtZR/moAPkmJvNpU/ZgeLbLD7ZmnrYSGA45Z0fBI/YUW6OY7NN77GnquT+M2tO/irJKW03lfXgJr5YyZjlAFwf+PsoC0tpxnRYihYGfIQ3INrgpk3Qpx8LgL3vMCRLeustxUpuTkbtqNdTSxfuzwSVXvqrhJ6oXOlrxJo6FpLk8GxRfAB3sC9ibvFZUxhtxRn6LzsS6v/D8mPwq9B+KnBInmNNCAen7P5U8bkJulduXV6+5Z6mnTaR0Z5I/yX8r8c6lDIDu3wKQuuAhgoLGd2+FdqB3ekAq0nd+J0wvb14cd555bBZiD+794fNqAmMsWyM9zgg2pxPFVGmnxIw
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: xilinx.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: BYAPR02MB4823.namprd02.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 7f2003a2-76fb-4d40-2f94-08d8238537fb
X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Jul 2020 21:23:54.7807 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: FUBd1X0J9LmJzakrmZZO1L0pwdncfBq4w5dQU+8TwV3fuDZ7AO0OiWmcVPQ+F/WM
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR02MB6612
Received-SPF: pass client-ip=40.107.244.77; envelope-from=fnuv@xilinx.com;
 helo=NAM12-MW2-obe.outbound.protection.outlook.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/07/08 17:23:58
X-ACL-Warn: Detected OS   = Windows NT kernel [generic] [fuzzy]
X-Spam_score_int: -28
X-Spam_score: -2.9
X-Spam_bar: --
X-Spam_report: (-2.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=-1,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>, Jason Wang <jasowang@redhat.com>,
 Alistair Francis <alistair@alistair23.me>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
 "open list:Xilinx ZynqMP" <qemu-arm@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi Edgar,
Thanks for reviewing the patch. Please see some comments.

> -----Original Message-----
> From: Edgar E. Iglesias <edgar.iglesias@gmail.com>
> Sent: Tuesday, July 7, 2020 5:49 AM
> To: Vikram Garhwal <fnuv@xilinx.com>
> Cc: qemu-devel@nongnu.org; Francisco Eduardo Iglesias
> <figlesia@xilinx.com>; Jason Wang <jasowang@redhat.com>; Alistair
> Francis <alistair@alistair23.me>; Peter Maydell
> <peter.maydell@linaro.org>; open list:Xilinx ZynqMP <qemu-
> arm@nongnu.org>
> Subject: Re: [PATCH v7 1/4] hw/net/can: Introduce Xilinx ZynqMP CAN
> controller
>=20
> On Thu, Jun 25, 2020 at 12:33:24PM -0700, Vikram Garhwal wrote:
> > The Xilinx ZynqMP CAN controller is developed based on SocketCAN,
> QEMU CAN bus
> > implementation. Bus connection and socketCAN connection for each CAN
> module
> > can be set through command lines.
> >
> > Example for using single CAN:
> >     -object can-bus,id=3Dcanbus0 \
> >     -global driver=3Dxlnx.zynqmp-can,property=3Dcanbus0,value=3Dcanbus0=
 \
> >     -object can-host-socketcan,id=3Dsocketcan0,if=3Dvcan0,canbus=3Dcanb=
us0
> >
> > Example for connecting both CAN to same virtual CAN on host machine:
> >     -object can-bus,id=3Dcanbus0 -object can-bus,id=3Dcanbus1 \
> >     -global driver=3Dxlnx.zynqmp-can,property=3Dcanbus0,value=3Dcanbus0=
 \
> >     -global driver=3Dxlnx.zynqmp-can,property=3Dcanbus1,value=3Dcanbus1=
 \
> >     -object can-host-socketcan,id=3Dsocketcan0,if=3Dvcan0,canbus=3Dcanb=
us0 \
> >     -object can-host-socketcan,id=3Dsocketcan1,if=3Dvcan0,canbus=3Dcanb=
us1
> >
> > To create virtual CAN on the host machine, please check the QEMU CAN
> docs:
> > https://github.com/qemu/qemu/blob/master/docs/can.txt
>=20
>=20
> Hi Vikram,
>=20
> Just a few more comments/questions.
>=20
>=20
>=20
> >
> > Signed-off-by: Vikram Garhwal <fnu.vikram@xilinx.com>
> > ---
> >  hw/net/can/Makefile.objs         |    1 +
> >  hw/net/can/xlnx-zynqmp-can.c     | 1163
> ++++++++++++++++++++++++++++++++++++++
> >  include/hw/net/xlnx-zynqmp-can.h |   79 +++
> >  3 files changed, 1243 insertions(+)
> >  create mode 100644 hw/net/can/xlnx-zynqmp-can.c
> >  create mode 100644 include/hw/net/xlnx-zynqmp-can.h
> >
> > diff --git a/hw/net/can/Makefile.objs b/hw/net/can/Makefile.objs
> > index 9f0c4ee..0fe87dd 100644
> > --- a/hw/net/can/Makefile.objs
> > +++ b/hw/net/can/Makefile.objs
> > @@ -2,3 +2,4 @@ common-obj-$(CONFIG_CAN_SJA1000) +=3D
> can_sja1000.o
> >  common-obj-$(CONFIG_CAN_PCI) +=3D can_kvaser_pci.o
> >  common-obj-$(CONFIG_CAN_PCI) +=3D can_pcm3680_pci.o
> >  common-obj-$(CONFIG_CAN_PCI) +=3D can_mioe3680_pci.o
> > +common-obj-$(CONFIG_XLNX_ZYNQMP) +=3D xlnx-zynqmp-can.o
> > diff --git a/hw/net/can/xlnx-zynqmp-can.c b/hw/net/can/xlnx-zynqmp-
> can.c
> > new file mode 100644
> > index 0000000..a71137f
> > --- /dev/null
> > +++ b/hw/net/can/xlnx-zynqmp-can.c
> > @@ -0,0 +1,1163 @@
> > +/*
> > + * QEMU model of the Xilinx ZynqMP CAN controller.
> > + * This implementation is based on the following datasheet:
> > + *
> https://www.xilinx.com/support/documentation/user_guides/ug1085-
> zynq-ultrascale-trm.pdf
> > + *
> > + * Copyright (c) 2020 Xilinx Inc.
> > + *
> > + * Written-by: Vikram Garhwal<fnu.vikram@xilinx.com>
> > + *
> > + * Based on QEMU CAN Device emulation implemented by Jin Yang,
> Deniz Eren and
> > + * Pavel Pisa
> > + *
> > + * Permission is hereby granted, free of charge, to any person obtaini=
ng
> a copy
> > + * of this software and associated documentation files (the "Software"=
),
> to deal
> > + * in the Software without restriction, including without limitation t=
he
> rights
> > + * to use, copy, modify, merge, publish, distribute, sublicense, and/o=
r
> sell
> > + * copies of the Software, and to permit persons to whom the Software
> is
> > + * furnished to do so, subject to the following conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> included in
> > + * all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
> KIND, EXPRESS OR
> > + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
> MERCHANTABILITY,
> > + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO
> EVENT SHALL
> > + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
> DAMAGES OR OTHER
> > + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
> OTHERWISE, ARISING FROM,
> > + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> OTHER DEALINGS IN
> > + * THE SOFTWARE.
> > + */
> > +
> > +#include "qemu/osdep.h"
> > +#include "hw/sysbus.h"
> > +#include "hw/register.h"
> > +#include "hw/irq.h"
> > +#include "qapi/error.h"
> > +#include "qemu/bitops.h"
> > +#include "qemu/log.h"
> > +#include "qemu/cutils.h"
> > +#include "sysemu/sysemu.h"
> > +#include "migration/vmstate.h"
> > +#include "hw/qdev-properties.h"
> > +#include "net/can_emu.h"
> > +#include "net/can_host.h"
> > +#include "qemu/event_notifier.h"
> > +#include "qom/object_interfaces.h"
> > +#include "hw/net/xlnx-zynqmp-can.h"
> > +
> > +#ifndef XLNX_ZYNQMP_CAN_ERR_DEBUG
> > +#define XLNX_ZYNQMP_CAN_ERR_DEBUG 0
> > +#endif
> > +
> > +#define DB_PRINT(...) do { \
> > +    if (XLNX_ZYNQMP_CAN_ERR_DEBUG) { \
> > +        qemu_log(__VA_ARGS__); \
> > +    } \
> > +} while (0)
> > +
> > +#define MAX_DLC            8
> > +#undef ERROR
> > +
> > +REG32(SOFTWARE_RESET_REGISTER, 0x0)
> > +    FIELD(SOFTWARE_RESET_REGISTER, CEN, 1, 1)
> > +    FIELD(SOFTWARE_RESET_REGISTER, SRST, 0, 1)
> > +REG32(MODE_SELECT_REGISTER, 0x4)
> > +    FIELD(MODE_SELECT_REGISTER, SNOOP, 2, 1)
> > +    FIELD(MODE_SELECT_REGISTER, LBACK, 1, 1)
> > +    FIELD(MODE_SELECT_REGISTER, SLEEP, 0, 1)
> > +REG32(ARBITRATION_PHASE_BAUD_RATE_PRESCALER_REGISTER, 0x8)
> > +    FIELD(ARBITRATION_PHASE_BAUD_RATE_PRESCALER_REGISTER, BRP,
> 0, 8)
> > +REG32(ARBITRATION_PHASE_BIT_TIMING_REGISTER, 0xc)
> > +    FIELD(ARBITRATION_PHASE_BIT_TIMING_REGISTER, SJW, 7, 2)
> > +    FIELD(ARBITRATION_PHASE_BIT_TIMING_REGISTER, TS2, 4, 3)
> > +    FIELD(ARBITRATION_PHASE_BIT_TIMING_REGISTER, TS1, 0, 4)
> > +REG32(ERROR_COUNTER_REGISTER, 0x10)
> > +    FIELD(ERROR_COUNTER_REGISTER, REC, 8, 8)
> > +    FIELD(ERROR_COUNTER_REGISTER, TEC, 0, 8)
> > +REG32(ERROR_STATUS_REGISTER, 0x14)
> > +    FIELD(ERROR_STATUS_REGISTER, ACKER, 4, 1)
> > +    FIELD(ERROR_STATUS_REGISTER, BERR, 3, 1)
> > +    FIELD(ERROR_STATUS_REGISTER, STER, 2, 1)
> > +    FIELD(ERROR_STATUS_REGISTER, FMER, 1, 1)
> > +    FIELD(ERROR_STATUS_REGISTER, CRCER, 0, 1)
> > +REG32(STATUS_REGISTER, 0x18)
> > +    FIELD(STATUS_REGISTER, SNOOP, 12, 1)
> > +    FIELD(STATUS_REGISTER, ACFBSY, 11, 1)
> > +    FIELD(STATUS_REGISTER, TXFLL, 10, 1)
> > +    FIELD(STATUS_REGISTER, TXBFLL, 9, 1)
> > +    FIELD(STATUS_REGISTER, ESTAT, 7, 2)
> > +    FIELD(STATUS_REGISTER, ERRWRN, 6, 1)
> > +    FIELD(STATUS_REGISTER, BBSY, 5, 1)
> > +    FIELD(STATUS_REGISTER, BIDLE, 4, 1)
> > +    FIELD(STATUS_REGISTER, NORMAL, 3, 1)
> > +    FIELD(STATUS_REGISTER, SLEEP, 2, 1)
> > +    FIELD(STATUS_REGISTER, LBACK, 1, 1)
> > +    FIELD(STATUS_REGISTER, CONFIG, 0, 1)
> > +REG32(INTERRUPT_STATUS_REGISTER, 0x1c)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, TXFEMP, 14, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, TXFWMEMP, 13, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, RXFWMFLL, 12, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, WKUP, 11, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, SLP, 10, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, BSOFF, 9, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, ERROR, 8, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, RXNEMP, 7, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, RXOFLW, 6, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, RXUFLW, 5, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, RXOK, 4, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, TXBFLL, 3, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, TXFLL, 2, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, TXOK, 1, 1)
> > +    FIELD(INTERRUPT_STATUS_REGISTER, ARBLST, 0, 1)
> > +REG32(INTERRUPT_ENABLE_REGISTER, 0x20)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ETXFEMP, 14, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ETXFWMEMP, 13, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ERXFWMFLL, 12, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, EWKUP, 11, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ESLP, 10, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, EBSOFF, 9, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, EERROR, 8, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ERXNEMP, 7, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ERXOFLW, 6, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ERXUFLW, 5, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ERXOK, 4, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ETXBFLL, 3, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ETXFLL, 2, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, ETXOK, 1, 1)
> > +    FIELD(INTERRUPT_ENABLE_REGISTER, EARBLST, 0, 1)
> > +REG32(INTERRUPT_CLEAR_REGISTER, 0x24)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CTXFEMP, 14, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CTXFWMEMP, 13, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CRXFWMFLL, 12, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CWKUP, 11, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CSLP, 10, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CBSOFF, 9, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CERROR, 8, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CRXNEMP, 7, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CRXOFLW, 6, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CRXUFLW, 5, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CRXOK, 4, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CTXBFLL, 3, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CTXFLL, 2, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CTXOK, 1, 1)
> > +    FIELD(INTERRUPT_CLEAR_REGISTER, CARBLST, 0, 1)
> > +REG32(TIMESTAMP_REGISTER, 0x28)
> > +    FIELD(TIMESTAMP_REGISTER, CTS, 0, 1)
> > +REG32(WIR, 0x2c)
> > +    FIELD(WIR, EW, 8, 8)
> > +    FIELD(WIR, FW, 0, 8)
> > +REG32(TXFIFO_ID, 0x30)
> > +    FIELD(TXFIFO_ID, IDH, 21, 11)
> > +    FIELD(TXFIFO_ID, SRRRTR, 20, 1)
> > +    FIELD(TXFIFO_ID, IDE, 19, 1)
> > +    FIELD(TXFIFO_ID, IDL, 1, 18)
> > +    FIELD(TXFIFO_ID, RTR, 0, 1)
> > +REG32(TXFIFO_DLC, 0x34)
> > +    FIELD(TXFIFO_DLC, DLC, 28, 4)
> > +REG32(TXFIFO_DATA1, 0x38)
> > +    FIELD(TXFIFO_DATA1, DB0, 24, 8)
> > +    FIELD(TXFIFO_DATA1, DB1, 16, 8)
> > +    FIELD(TXFIFO_DATA1, DB2, 8, 8)
> > +    FIELD(TXFIFO_DATA1, DB3, 0, 8)
> > +REG32(TXFIFO_DATA2, 0x3c)
> > +    FIELD(TXFIFO_DATA2, DB4, 24, 8)
> > +    FIELD(TXFIFO_DATA2, DB5, 16, 8)
> > +    FIELD(TXFIFO_DATA2, DB6, 8, 8)
> > +    FIELD(TXFIFO_DATA2, DB7, 0, 8)
> > +REG32(TXHPB_ID, 0x40)
> > +    FIELD(TXHPB_ID, IDH, 21, 11)
> > +    FIELD(TXHPB_ID, SRRRTR, 20, 1)
> > +    FIELD(TXHPB_ID, IDE, 19, 1)
> > +    FIELD(TXHPB_ID, IDL, 1, 18)
> > +    FIELD(TXHPB_ID, RTR, 0, 1)
> > +REG32(TXHPB_DLC, 0x44)
> > +    FIELD(TXHPB_DLC, DLC, 28, 4)
> > +REG32(TXHPB_DATA1, 0x48)
> > +    FIELD(TXHPB_DATA1, DB0, 24, 8)
> > +    FIELD(TXHPB_DATA1, DB1, 16, 8)
> > +    FIELD(TXHPB_DATA1, DB2, 8, 8)
> > +    FIELD(TXHPB_DATA1, DB3, 0, 8)
> > +REG32(TXHPB_DATA2, 0x4c)
> > +    FIELD(TXHPB_DATA2, DB4, 24, 8)
> > +    FIELD(TXHPB_DATA2, DB5, 16, 8)
> > +    FIELD(TXHPB_DATA2, DB6, 8, 8)
> > +    FIELD(TXHPB_DATA2, DB7, 0, 8)
> > +REG32(RXFIFO_ID, 0x50)
> > +    FIELD(RXFIFO_ID, IDH, 21, 11)
> > +    FIELD(RXFIFO_ID, SRRRTR, 20, 1)
> > +    FIELD(RXFIFO_ID, IDE, 19, 1)
> > +    FIELD(RXFIFO_ID, IDL, 1, 18)
> > +    FIELD(RXFIFO_ID, RTR, 0, 1)
> > +REG32(RXFIFO_DLC, 0x54)
> > +    FIELD(RXFIFO_DLC, DLC, 28, 4)
> > +    FIELD(RXFIFO_DLC, RXT, 0, 16)
> > +REG32(RXFIFO_DATA1, 0x58)
> > +    FIELD(RXFIFO_DATA1, DB0, 24, 8)
> > +    FIELD(RXFIFO_DATA1, DB1, 16, 8)
> > +    FIELD(RXFIFO_DATA1, DB2, 8, 8)
> > +    FIELD(RXFIFO_DATA1, DB3, 0, 8)
> > +REG32(RXFIFO_DATA2, 0x5c)
> > +    FIELD(RXFIFO_DATA2, DB4, 24, 8)
> > +    FIELD(RXFIFO_DATA2, DB5, 16, 8)
> > +    FIELD(RXFIFO_DATA2, DB6, 8, 8)
> > +    FIELD(RXFIFO_DATA2, DB7, 0, 8)
> > +REG32(AFR, 0x60)
> > +    FIELD(AFR, UAF4, 3, 1)
> > +    FIELD(AFR, UAF3, 2, 1)
> > +    FIELD(AFR, UAF2, 1, 1)
> > +    FIELD(AFR, UAF1, 0, 1)
> > +REG32(AFMR1, 0x64)
> > +    FIELD(AFMR1, AMIDH, 21, 11)
> > +    FIELD(AFMR1, AMSRR, 20, 1)
> > +    FIELD(AFMR1, AMIDE, 19, 1)
> > +    FIELD(AFMR1, AMIDL, 1, 18)
> > +    FIELD(AFMR1, AMRTR, 0, 1)
> > +REG32(AFIR1, 0x68)
> > +    FIELD(AFIR1, AIIDH, 21, 11)
> > +    FIELD(AFIR1, AISRR, 20, 1)
> > +    FIELD(AFIR1, AIIDE, 19, 1)
> > +    FIELD(AFIR1, AIIDL, 1, 18)
> > +    FIELD(AFIR1, AIRTR, 0, 1)
> > +REG32(AFMR2, 0x6c)
> > +    FIELD(AFMR2, AMIDH, 21, 11)
> > +    FIELD(AFMR2, AMSRR, 20, 1)
> > +    FIELD(AFMR2, AMIDE, 19, 1)
> > +    FIELD(AFMR2, AMIDL, 1, 18)
> > +    FIELD(AFMR2, AMRTR, 0, 1)
> > +REG32(AFIR2, 0x70)
> > +    FIELD(AFIR2, AIIDH, 21, 11)
> > +    FIELD(AFIR2, AISRR, 20, 1)
> > +    FIELD(AFIR2, AIIDE, 19, 1)
> > +    FIELD(AFIR2, AIIDL, 1, 18)
> > +    FIELD(AFIR2, AIRTR, 0, 1)
> > +REG32(AFMR3, 0x74)
> > +    FIELD(AFMR3, AMIDH, 21, 11)
> > +    FIELD(AFMR3, AMSRR, 20, 1)
> > +    FIELD(AFMR3, AMIDE, 19, 1)
> > +    FIELD(AFMR3, AMIDL, 1, 18)
> > +    FIELD(AFMR3, AMRTR, 0, 1)
> > +REG32(AFIR3, 0x78)
> > +    FIELD(AFIR3, AIIDH, 21, 11)
> > +    FIELD(AFIR3, AISRR, 20, 1)
> > +    FIELD(AFIR3, AIIDE, 19, 1)
> > +    FIELD(AFIR3, AIIDL, 1, 18)
> > +    FIELD(AFIR3, AIRTR, 0, 1)
> > +REG32(AFMR4, 0x7c)
> > +    FIELD(AFMR4, AMIDH, 21, 11)
> > +    FIELD(AFMR4, AMSRR, 20, 1)
> > +    FIELD(AFMR4, AMIDE, 19, 1)
> > +    FIELD(AFMR4, AMIDL, 1, 18)
> > +    FIELD(AFMR4, AMRTR, 0, 1)
> > +REG32(AFIR4, 0x80)
> > +    FIELD(AFIR4, AIIDH, 21, 11)
> > +    FIELD(AFIR4, AISRR, 20, 1)
> > +    FIELD(AFIR4, AIIDE, 19, 1)
> > +    FIELD(AFIR4, AIIDL, 1, 18)
> > +    FIELD(AFIR4, AIRTR, 0, 1)
> > +
> > +static void can_update_irq(XlnxZynqMPCANState *s)
> > +{
> > +    uint32_t irq;
> > +
> > +    /* Watermark register interrupts. */
> > +    if ((fifo32_num_free(&s->tx_fifo) / CAN_FRAME_SIZE) >
> > +            ARRAY_FIELD_EX32(s->regs, WIR, EW)) {
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> TXFWMEMP, 1);
> > +    }
> > +
> > +    if ((fifo32_num_used(&s->rx_fifo) / CAN_FRAME_SIZE) >
> > +            ARRAY_FIELD_EX32(s->regs, WIR, FW)) {
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> RXFWMFLL, 1);
> > +    }
> > +
> > +    /* RX Interrupts. */
> > +    if (fifo32_num_used(&s->rx_fifo) >=3D CAN_FRAME_SIZE) {
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> RXNEMP, 1);
> > +    }
> > +
> > +    /* TX interrupts. */
> > +    if (fifo32_is_empty(&s->tx_fifo)) {
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> TXFEMP, 1);
> > +    }
> > +
> > +    if (fifo32_is_full(&s->tx_fifo)) {
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, TXFLL,
> 1);
> > +    }
> > +
> > +    if (fifo32_is_full(&s->txhpb_fifo)) {
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, TXBFLL,
> 1);
> > +    }
> > +
> > +    irq =3D s->regs[R_INTERRUPT_STATUS_REGISTER];
> > +    irq &=3D s->regs[R_INTERRUPT_ENABLE_REGISTER];
> > +
> > +    qemu_set_irq(s->irq, irq);
> > +}
> > +
> > +static void can_ier_post_write(RegisterInfo *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +
> > +    can_update_irq(s);
> > +}
> > +
> > +static uint64_t can_icr_pre_write(RegisterInfo *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +
> > +    s->regs[R_INTERRUPT_STATUS_REGISTER] &=3D ~val;
> > +    can_update_irq(s);
> > +
> > +    return 0;
> > +}
> > +
> > +static void can_config_reset(XlnxZynqMPCANState *s)
> > +{
> > +    /* Reset all the configuration registers. */
> > +    register_reset(&s->reg_info[R_SOFTWARE_RESET_REGISTER]);
> > +    register_reset(&s->reg_info[R_MODE_SELECT_REGISTER]);
> > +    register_reset(
> > +              &s-
> >reg_info[R_ARBITRATION_PHASE_BAUD_RATE_PRESCALER_REGISTER]);
> > +    register_reset(&s-
> >reg_info[R_ARBITRATION_PHASE_BIT_TIMING_REGISTER]);
> > +    register_reset(&s->reg_info[R_STATUS_REGISTER]);
> > +    register_reset(&s->reg_info[R_INTERRUPT_STATUS_REGISTER]);
> > +    register_reset(&s->reg_info[R_INTERRUPT_ENABLE_REGISTER]);
> > +    register_reset(&s->reg_info[R_INTERRUPT_CLEAR_REGISTER]);
> > +    register_reset(&s->reg_info[R_WIR]);
> > +}
> > +
> > +static void can_config_mode(XlnxZynqMPCANState *s)
> > +{
> > +    register_reset(&s->reg_info[R_ERROR_COUNTER_REGISTER]);
> > +    register_reset(&s->reg_info[R_ERROR_STATUS_REGISTER]);
> > +
> > +    /* Put XlnxZynqMPCAN in configuration mode. */
> > +    ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, CONFIG, 1);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, WKUP,
> 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, SLP, 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, BSOFF,
> 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, ERROR,
> 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, RXOFLW,
> 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, RXOK, 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, TXOK, 0);
> > +    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, ARBLST,
> 0);
> > +
> > +    can_update_irq(s);
> > +}
> > +
> > +static void update_status_register_mode_bits(XlnxZynqMPCANState *s)
> > +{
> > +    bool sleep_status =3D ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER,
> SLEEP);
> > +    bool sleep_mode =3D ARRAY_FIELD_EX32(s->regs,
> MODE_SELECT_REGISTER, SLEEP);
> > +    /* Wake up interrupt bit. */
> > +    bool wakeup_irq_val =3D sleep_status && (sleep_mode =3D=3D 0);
> > +    /* Sleep interrupt bit. */
> > +    bool sleep_irq_val =3D sleep_mode && (sleep_status =3D=3D 0);
> > +
> > +    /* Clear previous core mode status bits. */
> > +    ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, LBACK, 0);
> > +    ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, SLEEP, 0);
> > +    ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, SNOOP, 0);
> > +    ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, NORMAL, 0);
> > +
> > +    /* set current mode bit and generate irqs accordingly. */
> > +    if (ARRAY_FIELD_EX32(s->regs, MODE_SELECT_REGISTER, LBACK)) {
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, LBACK, 1);
> > +    } else if (ARRAY_FIELD_EX32(s->regs, MODE_SELECT_REGISTER, SLEEP))
> {
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, SLEEP, 1);
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, SLP,
> > +                         sleep_irq_val);
> > +    } else if (ARRAY_FIELD_EX32(s->regs, MODE_SELECT_REGISTER,
> SNOOP)) {
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, SNOOP, 1);
> > +    } else {
> > +        /*
> > +         * If all bits are zero then XlnxZynqMPCAN is set in normal mo=
de.
> > +         */
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, NORMAL, 1);
> > +        /* Set wakeup interrupt bit. */
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, WKUP,
> > +                         wakeup_irq_val);
> > +    }
> > +
> > +    can_update_irq(s);
> > +}
> > +
> > +static void can_exit_sleep_mode(XlnxZynqMPCANState *s)
> > +{
> > +    ARRAY_FIELD_DP32(s->regs, MODE_SELECT_REGISTER, SLEEP, 0);
> > +    update_status_register_mode_bits(s);
> > +}
> > +
> > +static void generate_frame(qemu_can_frame *frame, uint32_t *data)
> > +{
> > +    frame->can_id =3D data[0];
> > +    frame->can_dlc =3D FIELD_EX32(data[1], TXFIFO_DLC, DLC);
> > +
> > +    frame->data[0] =3D FIELD_EX32(data[2], TXFIFO_DATA1, DB3);
> > +    frame->data[1] =3D FIELD_EX32(data[2], TXFIFO_DATA1, DB2);
> > +    frame->data[2] =3D FIELD_EX32(data[2], TXFIFO_DATA1, DB1);
> > +    frame->data[3] =3D FIELD_EX32(data[2], TXFIFO_DATA1, DB0);
> > +
> > +    frame->data[4] =3D FIELD_EX32(data[3], TXFIFO_DATA2, DB7);
> > +    frame->data[5] =3D FIELD_EX32(data[3], TXFIFO_DATA2, DB6);
> > +    frame->data[6] =3D FIELD_EX32(data[3], TXFIFO_DATA2, DB5);
> > +    frame->data[7] =3D FIELD_EX32(data[3], TXFIFO_DATA2, DB4);
> > +}
> > +
> > +static bool tx_ready_check(XlnxZynqMPCANState *s)
> > +{
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, SRST)) {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Attempting to transfer"
> > +                      " data while controller is in reset mode.\n",
> > +                      s->cfg.ctrl_idx);
> > +        return false;
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, CEN) =3D=3D
> 0) {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Attempting to transfer"
> > +                      " data while controller is in configuration mode=
. Reset"
> > +                      " the core so operations can start fresh.\n",
> > +                      s->cfg.ctrl_idx);
> > +        return false;
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, SNOOP)) {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Attempting to transfer"
> > +                      " data while controller is in SNOOP MODE.\n",
> > +                      s->cfg.ctrl_idx);
> > +        return false;
> > +    }
> > +
> > +    return true;
> > +}
> > +
> > +static void transfer_fifo(XlnxZynqMPCANState *s, Fifo32 *fifo)
> > +{
> > +    qemu_can_frame frame;
> > +    uint32_t data[CAN_FRAME_SIZE];
> > +    int i;
> > +    bool can_tx =3D tx_ready_check(s);
> > +
> > +    if (can_tx) {
> > +        while (!fifo32_is_empty(fifo)) {
> > +            for (i =3D 0; i < CAN_FRAME_SIZE; i++) {
> > +                data[i] =3D fifo32_pop(fifo);
> > +            }
> > +
> > +            if (ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, LBACK)) {
> > +                /*
> > +                 * Controller is in loopback. In Loopback mode, the CA=
N core
> > +                 * transmits a recessive bitstream on to the XlnxZynqM=
PCAN
> Bus.
> > +                 * Any message transmitted is looped back to the RX li=
ne and
> > +                 * acknowledged. The XlnxZynqMPCAN core receives any
> message
> > +                 * that it transmits.
> > +                 */
> > +                if (fifo32_is_full(&s->rx_fifo)) {
> > +                    DB_PRINT("XlnxZynqMPCAN%d: Loopback: RX FIFO is fu=
ll."
> > +                             "TX FIFO will be flushed.\n", s->cfg.ctrl=
_idx);
> > +
> > +                    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTE=
R,
> > +                                     RXOFLW, 1);
> > +                } else {
> > +                    for (i =3D 0; i < CAN_FRAME_SIZE; i++) {
> > +                        fifo32_push(&s->rx_fifo, data[i]);
> > +                    }
> > +
> > +                    ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTE=
R,
> > +                                     RXOK, 1);
> > +                }
> > +            } else {
> > +                /* Normal mode Tx. */
> > +                generate_frame(&frame, data);
> > +
> > +                can_bus_client_send(&s->bus_client, &frame, 1);
> > +            }
> > +        }
> > +
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER, TXOK,
> 1);
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, TXBFLL, 0);
> > +
> > +        if (ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, SLEEP)) {
> > +            can_exit_sleep_mode(s);
> > +        }
> > +    } else {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Not enabled for data transfer.\n",
> > +                 s->cfg.ctrl_idx);
> > +    }
> > +
> > +    can_update_irq(s);
> > +}
> > +
> > +static uint64_t can_srr_pre_write(RegisterInfo *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +
> > +    ARRAY_FIELD_DP32(s->regs, SOFTWARE_RESET_REGISTER, CEN,
> > +                     FIELD_EX32(val, SOFTWARE_RESET_REGISTER, CEN));
> > +
> > +    if (FIELD_EX32(val, SOFTWARE_RESET_REGISTER, SRST)) {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Resetting controller.\n", s-
> >cfg.ctrl_idx);
> > +
> > +        /* First, core will do software reset then will enter in confi=
g mode.
> */
> > +        can_config_reset(s);
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, CEN) =3D=3D
> 0) {
> > +        can_config_mode(s);
> > +    } else {
> > +        /*
> > +         * Leave config mode. Now XlnxZynqMPCAN core will enter normal=
,
> > +         * sleep, snoop or loopback mode depending upon LBACK, SLEEP,
> SNOOP
> > +         * register states.
> > +         */
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, CONFIG, 0);
> > +
> > +        ptimer_transaction_begin(s->can_timer);
> > +        ptimer_set_count(s->can_timer, 0);
> > +        ptimer_transaction_commit(s->can_timer);
> > +
> > +        /* XlnxZynqMPCAN is out of config mode. It will send pending d=
ata.
> */
> > +        transfer_fifo(s, &s->txhpb_fifo);
> > +        transfer_fifo(s, &s->tx_fifo);
> > +    }
> > +
> > +    update_status_register_mode_bits(s);
> > +
> > +    return s->regs[R_SOFTWARE_RESET_REGISTER];
> > +}
> > +
> > +static uint64_t can_msr_pre_write(RegisterInfo *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +    uint8_t multi_mode;
> > +
> > +    /*
> > +     * Multiple mode set check. This is done to make sure user doesn't=
 set
> > +     * multiple modes.
> > +     */
> > +    multi_mode =3D FIELD_EX32(val, MODE_SELECT_REGISTER, LBACK) +
> > +                 FIELD_EX32(val, MODE_SELECT_REGISTER, SLEEP) +
> > +                 FIELD_EX32(val, MODE_SELECT_REGISTER, SNOOP);
> > +
> > +    if (multi_mode > 1) {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Attempting to config"
> > +                      " several modes simultaneously. One mode will be=
 selected"
> > +                      " according to their priority: LBACK > SLEEP > S=
NOOP.\n",
> > +                      s->cfg.ctrl_idx);
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, CEN) =3D=3D
> 0) {
> > +        /* We are in configuration mode, any mode can be selected. */
> > +        s->regs[R_MODE_SELECT_REGISTER] =3D val;
> > +    } else {
> > +        bool sleep_mode_bit =3D FIELD_EX32(val, MODE_SELECT_REGISTER,
> SLEEP);
> > +
> > +        ARRAY_FIELD_DP32(s->regs, MODE_SELECT_REGISTER, SLEEP,
> sleep_mode_bit);
> > +
> > +        if (FIELD_EX32(val, MODE_SELECT_REGISTER, LBACK)) {
> > +            qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Attempting to set"
> > +                          " LBACK mode without setting CEN bit as 0.\n=
",
> > +                          s->cfg.ctrl_idx);
> > +        } else if (FIELD_EX32(val, MODE_SELECT_REGISTER, SNOOP)) {
> > +            qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Attempting to set"
> > +                          " SNOOP mode without setting CEN bit as 0.\n=
",
> > +                          s->cfg.ctrl_idx);
> > +        }
> > +
> > +        update_status_register_mode_bits(s);
> > +    }
> > +    return s->regs[R_MODE_SELECT_REGISTER];
> > +}
> > +
> > +static uint64_t can_brpr_pre_write(RegisterInfo  *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +
> > +    /* Only allow writes when in config mode. */
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, CEN)) {
> > +        val =3D s-
> >regs[R_ARBITRATION_PHASE_BAUD_RATE_PRESCALER_REGISTER];
> > +    }
> > +
> > +    return val;
> > +}
> > +
> > +static uint64_t can_btr_pre_write(RegisterInfo  *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +
> > +    /* Only allow writes when in config mode. */
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, CEN)) {
> > +        val =3D s->regs[R_ARBITRATION_PHASE_BIT_TIMING_REGISTER];
> > +    }
> > +
> > +    return val;
> > +}
> > +
> > +static uint64_t can_tcr_pre_write(RegisterInfo  *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +
> > +    if (FIELD_EX32(val, TIMESTAMP_REGISTER, CTS)) {
> > +        ptimer_transaction_begin(s->can_timer);
> > +        ptimer_set_count(s->can_timer, 0);
> > +        ptimer_transaction_commit(s->can_timer);
> > +    }
> > +
> > +    return 0;
> > +}
> > +
> > +static void update_rx_fifo(XlnxZynqMPCANState *s, const
> qemu_can_frame *frame)
> > +{
> > +    bool filter_pass =3D false;
> > +    uint16_t timestamp =3D 0;
> > +
> > +    /* If no filter is enabled. Message will be stored in FIFO. */
> > +    if (!((ARRAY_FIELD_EX32(s->regs, AFR, UAF1)) |
> > +       (ARRAY_FIELD_EX32(s->regs, AFR, UAF2)) |
> > +       (ARRAY_FIELD_EX32(s->regs, AFR, UAF3)) |
> > +       (ARRAY_FIELD_EX32(s->regs, AFR, UAF4)))) {
> > +        filter_pass =3D true;
> > +    }
> > +
> > +    /*
> > +     * Messages that pass any of the acceptance filters will be stored=
 in
> > +     * the RX FIFO.
> > +     */
> > +    if (ARRAY_FIELD_EX32(s->regs, AFR, UAF1)) {
> > +        uint32_t id_masked =3D s->regs[R_AFMR1] & frame->can_id;
> > +        uint32_t filter_id_masked =3D s->regs[R_AFMR1] & s->regs[R_AFI=
R1];
> > +
> > +        if (filter_id_masked =3D=3D id_masked) {
> > +            filter_pass =3D true;
> > +        }
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, AFR, UAF2)) {
> > +        uint32_t id_masked =3D s->regs[R_AFMR2] & frame->can_id;
> > +        uint32_t filter_id_masked =3D s->regs[R_AFMR2] & s->regs[R_AFI=
R2];
> > +
> > +        if (filter_id_masked =3D=3D id_masked) {
> > +            filter_pass =3D true;
> > +        }
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, AFR, UAF3)) {
> > +        uint32_t id_masked =3D s->regs[R_AFMR3] & frame->can_id;
> > +        uint32_t filter_id_masked =3D s->regs[R_AFMR3] & s->regs[R_AFI=
R3];
> > +
> > +        if (filter_id_masked =3D=3D id_masked) {
> > +            filter_pass =3D true;
> > +        }
> > +    }
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, AFR, UAF4)) {
> > +        uint32_t id_masked =3D s->regs[R_AFMR4] & frame->can_id;
> > +        uint32_t filter_id_masked =3D s->regs[R_AFMR4] & s->regs[R_AFI=
R4];
> > +
> > +        if (filter_id_masked =3D=3D id_masked) {
> > +            filter_pass =3D true;
> > +        }
> > +    }
> > +
> > +    /* Store the message in fifo if it passed through any of the filte=
rs. */
> > +    if (filter_pass && frame->can_dlc <=3D MAX_DLC) {
> > +
> > +        if (fifo32_is_full(&s->rx_fifo)) {
> > +            DB_PRINT("XlnxZynqMPCAN%d: RX FIFO is full.\n", s-
> >cfg.ctrl_idx);
> > +
> > +            ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> RXOFLW, 1);
> > +        } else {
> > +            timestamp =3D CAN_TIMER_MAX - ptimer_get_count(s-
> >can_timer);
> > +
> > +            fifo32_push(&s->rx_fifo, frame->can_id);
> > +
> > +            fifo32_push(&s->rx_fifo, deposit32(0, R_RXFIFO_DLC_DLC_SHI=
FT,
> > +                                               R_RXFIFO_DLC_DLC_LENGTH=
,
> > +                                               frame->can_dlc) |
> > +                                     deposit32(0, R_RXFIFO_DLC_RXT_SHI=
FT,
> > +                                               R_RXFIFO_DLC_RXT_LENGTH=
,
> > +                                               timestamp));
> > +
> > +            /* First 32 bit of the data. */
> > +            fifo32_push(&s->rx_fifo, deposit32(0,
> R_TXFIFO_DATA1_DB3_SHIFT,
> > +                                               R_TXFIFO_DATA1_DB3_LENG=
TH,
> > +                                               frame->data[0]) |
> > +                                     deposit32(0, R_TXFIFO_DATA1_DB2_S=
HIFT,
> > +                                               R_TXFIFO_DATA1_DB2_LENG=
TH,
> > +                                               frame->data[1]) |
> > +                                     deposit32(0, R_TXFIFO_DATA1_DB1_S=
HIFT,
> > +                                               R_TXFIFO_DATA1_DB1_LENG=
TH,
> > +                                               frame->data[2]) |
> > +                                     deposit32(0, R_TXFIFO_DATA1_DB0_S=
HIFT,
> > +                                               R_TXFIFO_DATA1_DB0_LENG=
TH,
> > +                                               frame->data[3]));
> > +            /* Last 32 bit of the data. */
> > +            fifo32_push(&s->rx_fifo, deposit32(0,
> R_TXFIFO_DATA2_DB7_SHIFT,
> > +                                               R_TXFIFO_DATA2_DB7_LENG=
TH,
> > +                                               frame->data[4]) |
> > +                                     deposit32(0, R_TXFIFO_DATA2_DB6_S=
HIFT,
> > +                                               R_TXFIFO_DATA2_DB6_LENG=
TH,
> > +                                               frame->data[5]) |
> > +                                     deposit32(0, R_TXFIFO_DATA2_DB5_S=
HIFT,
> > +                                               R_TXFIFO_DATA2_DB5_LENG=
TH,
> > +                                               frame->data[6]) |
> > +                                     deposit32(0, R_TXFIFO_DATA2_DB4_S=
HIFT,
> > +                                               R_TXFIFO_DATA2_DB4_LENG=
TH,
> > +                                               frame->data[7]));
> > +
> > +            ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> RXOK, 1);
> > +        }
> > +
> > +        can_update_irq(s);
> > +    } else {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Message didn't pass through any
> filter or"
> > +                 " dlc is not in range.\n", s->cfg.ctrl_idx);
> > +    }
> > +}
> > +
> > +static uint64_t can_rxfifo_pre_read(RegisterInfo *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t r =3D 0;
> > +
> > +    if (!fifo32_is_empty(&s->rx_fifo)) {
> > +        r =3D fifo32_pop(&s->rx_fifo);
> > +    } else {
> > +        DB_PRINT("XlnxZynqMPCAN%d: No message in RXFIFO.\n", s-
> >cfg.ctrl_idx);
> > +
> > +        ARRAY_FIELD_DP32(s->regs, INTERRUPT_STATUS_REGISTER,
> RXUFLW, 1);
> > +    }
> > +
> > +    can_update_irq(s);
> > +    return r;
> > +}
> > +
> > +static void can_filter_enable_post_write(RegisterInfo *reg, uint64_t
> val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, AFR, UAF1) &&
> > +        ARRAY_FIELD_EX32(s->regs, AFR, UAF2) &&
> > +        ARRAY_FIELD_EX32(s->regs, AFR, UAF3) &&
> > +        ARRAY_FIELD_EX32(s->regs, AFR, UAF4)) {
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, ACFBSY, 1);
> > +    } else {
> > +        ARRAY_FIELD_DP32(s->regs, STATUS_REGISTER, ACFBSY, 0);
> > +    }
> > +}
> > +
> > +static uint64_t can_filter_mask_pre_write(RegisterInfo *reg, uint64_t
> val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t reg_idx =3D (reg->access->addr) / 4;
> > +    uint32_t val =3D val64;
> > +    uint32_t filter_number =3D (reg_idx - R_AFMR1) / 2;
> > +
> > +    /* modify an acceptance filter, the corresponding UAF bit should b=
e
> '0.' */
> > +    if (!(s->regs[R_AFR] & (1 << filter_number))) {
> > +        s->regs[reg_idx] =3D val;
> > +    } else {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Acceptance filter %d"
> > +                      " mask is not set as corresponding UAF bit is no=
t 0.\n",
> > +                      s->cfg.ctrl_idx, filter_number + 1);
> > +    }
> > +
> > +    return s->regs[reg_idx];
> > +}
> > +
> > +static uint64_t can_filter_id_pre_write(RegisterInfo *reg, uint64_t
> val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t reg_idx =3D (reg->access->addr) / 4;
> > +    uint32_t val =3D val64;
> > +    uint32_t filter_number =3D (reg_idx - R_AFIR1) / 2;
> > +
> > +    if (!(s->regs[R_AFR] & (1 << filter_number))) {
> > +        s->regs[reg_idx] =3D val;
> > +    } else {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d:
> Acceptance filter %d"
> > +                      " id is not set as corresponding UAF bit is not =
0.\n",
> > +                      s->cfg.ctrl_idx, filter_number + 1);
> > +    }
> > +
> > +    return s->regs[reg_idx];
> > +}
> > +
> > +static void can_tx_post_write(RegisterInfo *reg, uint64_t val64)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(reg->opaque);
> > +    uint32_t val =3D val64;
> > +
> > +    bool is_txhpb =3D reg->access->addr > A_TXFIFO_DATA2;
> > +
> > +    bool initiate_transfer =3D (reg->access->addr =3D=3D A_TXFIFO_DATA=
2) ||
> > +                             (reg->access->addr =3D=3D A_TXHPB_DATA2);
> > +
> > +    Fifo32 *f =3D is_txhpb ? &s->txhpb_fifo : &s->tx_fifo;
> > +
> > +    DB_PRINT("XlnxZynqMPCAN%d: TX FIFO write.\n", s->cfg.ctrl_idx);
> > +
> > +    if (!fifo32_is_full(f)) {
> > +        fifo32_push(f, val);
> > +    } else {
> > +        qemu_log_mask(LOG_GUEST_ERROR, "XlnxZynqMPCAN%d: TX FIFO
> is full.\n",
> > +                      s->cfg.ctrl_idx);
> > +    }
> > +
> > +    /* Initiate the message send if TX register is written. */
> > +    if (initiate_transfer &&
> > +        ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, CEN)) {
> > +        transfer_fifo(s, f);
> > +    }
> > +
> > +    can_update_irq(s);
> > +}
> > +
> > +static const RegisterAccessInfo can_regs_info[] =3D {
> > +    {   .name =3D "SOFTWARE_RESET_REGISTER",
> > +        .addr =3D A_SOFTWARE_RESET_REGISTER,
> > +        .rsvd =3D 0xfffffffc,
> > +        .pre_write =3D can_srr_pre_write,
> > +    },{ .name =3D "MODE_SELECT_REGISTER",
> > +        .addr =3D A_MODE_SELECT_REGISTER,
> > +        .rsvd =3D 0xfffffff8,
> > +        .pre_write =3D can_msr_pre_write,
> > +    },{ .name =3D
> "ARBITRATION_PHASE_BAUD_RATE_PRESCALER_REGISTER",
> > +        .addr =3D
> A_ARBITRATION_PHASE_BAUD_RATE_PRESCALER_REGISTER,
> > +        .rsvd =3D 0xffffff00,
> > +        .pre_write =3D can_brpr_pre_write,
> > +    },{ .name =3D "ARBITRATION_PHASE_BIT_TIMING_REGISTER",
> > +        .addr =3D A_ARBITRATION_PHASE_BIT_TIMING_REGISTER,
> > +        .rsvd =3D 0xfffffe00,
> > +        .pre_write =3D can_btr_pre_write,
> > +    },{ .name =3D "ERROR_COUNTER_REGISTER",
> > +        .addr =3D A_ERROR_COUNTER_REGISTER,
> > +        .rsvd =3D 0xffff0000,
> > +        .ro =3D 0xffffffff,
> > +    },{ .name =3D "ERROR_STATUS_REGISTER",
> > +        .addr =3D A_ERROR_STATUS_REGISTER,
> > +        .rsvd =3D 0xffffffe0,
> > +        .w1c =3D 0x1f,
> > +    },{ .name =3D "STATUS_REGISTER",  .addr =3D A_STATUS_REGISTER,
> > +        .reset =3D 0x1,
> > +        .rsvd =3D 0xffffe000,
> > +        .ro =3D 0x1fff,
> > +    },{ .name =3D "INTERRUPT_STATUS_REGISTER",
> > +        .addr =3D A_INTERRUPT_STATUS_REGISTER,
> > +        .reset =3D 0x6000,
> > +        .rsvd =3D 0xffff8000,
> > +        .ro =3D 0x7fff,
> > +    },{ .name =3D "INTERRUPT_ENABLE_REGISTER",
> > +        .addr =3D A_INTERRUPT_ENABLE_REGISTER,
> > +        .rsvd =3D 0xffff8000,
> > +        .post_write =3D can_ier_post_write,
> > +    },{ .name =3D "INTERRUPT_CLEAR_REGISTER",
> > +        .addr =3D A_INTERRUPT_CLEAR_REGISTER,
> > +        .rsvd =3D 0xffff8000,
> > +        .pre_write =3D can_icr_pre_write,
> > +    },{ .name =3D "TIMESTAMP_REGISTER",
> > +        .addr =3D A_TIMESTAMP_REGISTER,
> > +        .rsvd =3D 0xfffffffe,
> > +        .pre_write =3D can_tcr_pre_write,
> > +    },{ .name =3D "WIR",  .addr =3D A_WIR,
> > +        .reset =3D 0x3f3f,
> > +        .rsvd =3D 0xffff0000,
> > +    },{ .name =3D "TXFIFO_ID",  .addr =3D A_TXFIFO_ID,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXFIFO_DLC",  .addr =3D A_TXFIFO_DLC,
> > +        .rsvd =3D 0xfffffff,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXFIFO_DATA1",  .addr =3D A_TXFIFO_DATA1,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXFIFO_DATA2",  .addr =3D A_TXFIFO_DATA2,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXHPB_ID",  .addr =3D A_TXHPB_ID,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXHPB_DLC",  .addr =3D A_TXHPB_DLC,
> > +        .rsvd =3D 0xfffffff,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXHPB_DATA1",  .addr =3D A_TXHPB_DATA1,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "TXHPB_DATA2",  .addr =3D A_TXHPB_DATA2,
> > +        .post_write =3D can_tx_post_write,
> > +    },{ .name =3D "RXFIFO_ID",  .addr =3D A_RXFIFO_ID,
> > +        .ro =3D 0xffffffff,
> > +        .post_read =3D can_rxfifo_pre_read,
> > +    },{ .name =3D "RXFIFO_DLC",  .addr =3D A_RXFIFO_DLC,
> > +        .rsvd =3D 0xfff0000,
> > +        .post_read =3D can_rxfifo_pre_read,
> > +    },{ .name =3D "RXFIFO_DATA1",  .addr =3D A_RXFIFO_DATA1,
> > +        .post_read =3D can_rxfifo_pre_read,
> > +    },{ .name =3D "RXFIFO_DATA2",  .addr =3D A_RXFIFO_DATA2,
> > +        .post_read =3D can_rxfifo_pre_read,
> > +    },{ .name =3D "AFR",  .addr =3D A_AFR,
> > +        .rsvd =3D 0xfffffff0,
> > +        .post_write =3D can_filter_enable_post_write,
> > +    },{ .name =3D "AFMR1",  .addr =3D A_AFMR1,
> > +        .pre_write =3D can_filter_mask_pre_write,
> > +    },{ .name =3D "AFIR1",  .addr =3D A_AFIR1,
> > +        .pre_write =3D can_filter_id_pre_write,
> > +    },{ .name =3D "AFMR2",  .addr =3D A_AFMR2,
> > +        .pre_write =3D can_filter_mask_pre_write,
> > +    },{ .name =3D "AFIR2",  .addr =3D A_AFIR2,
> > +        .pre_write =3D can_filter_id_pre_write,
> > +    },{ .name =3D "AFMR3",  .addr =3D A_AFMR3,
> > +        .pre_write =3D can_filter_mask_pre_write,
> > +    },{ .name =3D "AFIR3",  .addr =3D A_AFIR3,
> > +        .pre_write =3D can_filter_id_pre_write,
> > +    },{ .name =3D "AFMR4",  .addr =3D A_AFMR4,
> > +        .pre_write =3D can_filter_mask_pre_write,
> > +    },{ .name =3D "AFIR4",  .addr =3D A_AFIR4,
> > +        .pre_write =3D can_filter_id_pre_write,
> > +    }
> > +};
> > +
> > +static void xlnx_zynqmp_can_ptimer_cb(void *opaque)
> > +{
> > +    /* No action required on the timer rollover. */
> > +}
> > +
> > +static const MemoryRegionOps can_ops =3D {
> > +    .read =3D register_read_memory,
> > +    .write =3D register_write_memory,
> > +    .endianness =3D DEVICE_LITTLE_ENDIAN,
> > +    .valid =3D {
> > +        .min_access_size =3D 4,
> > +        .max_access_size =3D 4,
> > +    },
> > +};
> > +
> > +static void xlnx_zynqmp_can_reset_init(Object *obj, ResetType type)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(obj);
> > +    unsigned int i;
> > +
> > +    for (i =3D R_RXFIFO_ID; i < ARRAY_SIZE(s->reg_info); ++i) {
> > +        register_reset(&s->reg_info[i]);
> > +    }
> > +
> > +    ptimer_transaction_begin(s->can_timer);
> > +    ptimer_set_count(s->can_timer, 0);
> > +    ptimer_transaction_commit(s->can_timer);
> > +}
> > +
> > +static void xlnx_zynqmp_can_reset_hold(Object *obj)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(obj);
> > +    unsigned int i;
> > +
> > +    for (i =3D 0; i < R_RXFIFO_ID; ++i) {
> > +        register_reset(&s->reg_info[i]);
> > +    }
> > +
> > +    /*
> > +     * Reset FIFOs when CAN model is reset. This will clear the fifo w=
rites
> > +     * done by post_write which gets called from register_reset functi=
on,
> > +     * post_write handle will not be able to trigger tx because CAN wi=
ll be
> > +     * disabled when software_reset_register is cleared first.
> > +     */
> > +    fifo32_reset(&s->rx_fifo);
> > +    fifo32_reset(&s->tx_fifo);
> > +    fifo32_reset(&s->txhpb_fifo);
> > +}
> > +
> > +static bool xlnx_zynqmp_can_can_receive(CanBusClientState *client)
> > +{
> > +    XlnxZynqMPCANState *s =3D container_of(client, XlnxZynqMPCANState,
> > +                                         bus_client);
> > +
> > +    if (ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER, SRST)) {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Controller is in reset.\n", s-
> >cfg.ctrl_idx);
> > +        return false;
> > +    } else if ((ARRAY_FIELD_EX32(s->regs, SOFTWARE_RESET_REGISTER,
> CEN)) =3D=3D 0) {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Controller is disabled. Incoming
> messages"
> > +                 " will be discarded.\n", s->cfg.ctrl_idx);
> > +        return false;
> > +    } else {
> > +        return true;
> > +    }
> > +}
> > +
> > +static ssize_t xlnx_zynqmp_can_receive(CanBusClientState *client,
> > +                               const qemu_can_frame *buf, size_t buf_s=
ize) {
> > +    XlnxZynqMPCANState *s =3D container_of(client, XlnxZynqMPCANState,
> > +                                        bus_client);
> > +    const qemu_can_frame *frame =3D buf;
> > +
> > +    DB_PRINT("XlnxZynqMPCAN%d: Incoming data.\n", s->cfg.ctrl_idx);
> > +
> > +    if (buf_size <=3D 0) {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Junk data received.\n", s-
> >cfg.ctrl_idx);
> > +        return 0;
> > +    }
> > +    if (ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, LBACK)) {
> > +        /*
> > +         * XlnxZynqMPCAN will not participate in normal bus
> communication
> > +         * and will not receive any messages transmitted by other CAN
> nodes.
> > +         */
> > +        DB_PRINT("XlnxZynqMPCAN%d: Controller is in loopback mode. It
> will not"
> > +                 " receive data.\n", s->cfg.ctrl_idx);
> > +
> > +    } else if (ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, SNOOP)) {
> > +        /* Snoop Mode: Just keep the data. no response back. */
> > +        update_rx_fifo(s, frame);
> > +    } else if ((ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, SLEEP))) {
> > +        /*
> > +         * XlnxZynqMPCAN is in sleep mode. Any data on bus will bring =
it to
> wake
> > +         * up state.
> > +         */
> > +        can_exit_sleep_mode(s);
> > +        update_rx_fifo(s, frame);
> > +    } else if ((ARRAY_FIELD_EX32(s->regs, STATUS_REGISTER, SLEEP)) =3D=
=3D 0)
> {
> > +        update_rx_fifo(s, frame);
> > +    } else {
> > +        DB_PRINT("XlnxZynqMPCAN%d: Cannot receive data as controller i=
s
> not"
> > +                 " configured correctly.\n", s->cfg.ctrl_idx);
> > +    }
> > +
> > +    return 1;
> > +}
> > +
> > +static CanBusClientInfo can_xilinx_bus_client_info =3D {
> > +    .can_receive =3D xlnx_zynqmp_can_can_receive,
> > +    .receive =3D xlnx_zynqmp_can_receive,
> > +};
> > +
> > +static int xlnx_zynqmp_can_connect_to_bus(XlnxZynqMPCANState *s,
> > +                                          CanBusState *bus)
> > +{
> > +    s->bus_client.info =3D &can_xilinx_bus_client_info;
> > +
> > +    if (can_bus_insert_client(bus, &s->bus_client) < 0) {
> > +        return -1;
> > +    }
> > +    return 0;
> > +}
> > +
> > +static void xlnx_zynqmp_can_realize(DeviceState *dev, Error **errp)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(dev);
> > +
> > +    if (s->cfg.ctrl_idx >=3D MAX_CAN_CTRLS) {
> > +        error_setg(errp, "XlnxZynqMPCAN%d: ctrl-idx exceeds max
> controller"
> > +                   " index.", s->cfg.ctrl_idx);
> > +        return;
> > +    }
> > +
> > +    if (s->canbus[s->cfg.ctrl_idx]) {
> > +        if (xlnx_zynqmp_can_connect_to_bus(s, s->canbus[s->cfg.ctrl_id=
x])
> < 0) {
> > +            error_setg(errp, "XlnxZynqMPCAN%d:
> xlnx_zynqmp_can_connect_to_bus"
> > +                       " failed.", s->cfg.ctrl_idx);
> > +            return;
> > +        }
> > +
> > +    } else {
> > +        /* If no bus is set. */
> > +        DB_PRINT("XlnxZynqMPCAN%d: Canbus property is not set.\n",
> > +                 s->cfg.ctrl_idx);
> > +    }
> > +
> > +    /* Create RX FIFO, TXFIFO, TXHPB storage. */
> > +    fifo32_create(&s->rx_fifo, RXFIFO_SIZE);
> > +    fifo32_create(&s->tx_fifo, RXFIFO_SIZE);
> > +    fifo32_create(&s->txhpb_fifo, CAN_FRAME_SIZE);
> > +
> > +    /* Allocate a new timer. */
> > +    s->can_timer =3D ptimer_init(xlnx_zynqmp_can_ptimer_cb, s,
> > +                               PTIMER_POLICY_DEFAULT);
> > +
> > +    ptimer_transaction_begin(s->can_timer);
> > +
> > +    ptimer_set_freq(s->can_timer, s->cfg.ext_clk_freq);
> > +    ptimer_set_limit(s->can_timer, CAN_TIMER_MAX, 1);
> > +    ptimer_run(s->can_timer, 0);
> > +    ptimer_transaction_commit(s->can_timer);
> > +}
> > +
> > +static void xlnx_zynqmp_can_init(Object *obj)
> > +{
> > +    XlnxZynqMPCANState *s =3D XLNX_ZYNQMP_CAN(obj);
> > +    SysBusDevice *sbd =3D SYS_BUS_DEVICE(obj);
> > +
> > +    RegisterInfoArray *reg_array;
> > +
> > +    memory_region_init(&s->iomem, obj, TYPE_XLNX_ZYNQMP_CAN,
> > +                        XLNX_ZYNQMP_CAN_R_MAX * 4);
> > +    reg_array =3D register_init_block32(DEVICE(obj), can_regs_info,
> > +                               ARRAY_SIZE(can_regs_info),
> > +                               s->reg_info, s->regs,
> > +                               &can_ops,
> > +                               XLNX_ZYNQMP_CAN_ERR_DEBUG,
> > +                               XLNX_ZYNQMP_CAN_R_MAX * 4);
> > +
> > +    memory_region_add_subregion(&s->iomem, 0x00, &reg_array-
> >mem);
> > +    sysbus_init_mmio(sbd, &s->iomem);
> > +    sysbus_init_irq(SYS_BUS_DEVICE(obj), &s->irq);
> > +
> > +    object_property_add_link(obj, "canbus0", TYPE_CAN_BUS,
> > +                             (Object **)&s->canbus[0],
> > +                             qdev_prop_allow_set_link_before_realize,
> > +                             0);
> > +
> > +    object_property_add_link(obj, "canbus1", TYPE_CAN_BUS,
> > +                             (Object **)&s->canbus[1],
> > +                             qdev_prop_allow_set_link_before_realize,
> > +                             0);
>=20
>=20
> It looks to me like if we are creating 2 zynqmp CAN controllers at the
> machine level,
> each of them creates 2 canbusses but we only use one bus per controller.
Each controller doesn't create two buses. It just connects one bus to the c=
ontroller. Reason for us to put two buses was to make things distinct when =
we connect buses through command line.=20
>=20
> ctrl_idx is used to selet the canbus, and only for that.
> So why not remove ctrl_idx alltogether and only create one canbus per
> controller?
ctrl_idx was something we added to selecting the bus and also keeping both =
CAN0 and CAN1 controller separated by an ID number. This comes handy when u=
ser enables debug prints for CAN.=20
There is also a case when both CAN controller gets connected to separate bu=
ses instead of one shared. But this can be replaced with one bus(As you sug=
gested) if we handle all bus connection machine creation part.
>=20
> We'd need a way to assign the canbus objects to the links instead of
> relying on -global driver=3Dxlnx.zynqmp-
> can,property=3Dcanbus0,value=3Dcanbus0.
>=20
> Or perhaps creating the canbusses at the zynqmp machine level and
> assigning
> them in C code, avoiding the need for the user to create them on the
> command-line
> with -object.
Yeah, I agree with this. @Francisco Iglesias, we did go back and forth on t=
his choice, what you say about reverting this back to doing all canbus hand=
ling at machine creation stage?
>=20
> I think the latter is more in line with what we do with other busses...
>=20
>=20
>=20
>=20
> > +}
> > +
> > +static const VMStateDescription vmstate_can =3D {
> > +    .name =3D TYPE_XLNX_ZYNQMP_CAN,
> > +    .version_id =3D 1,
> > +    .minimum_version_id =3D 1,
> > +    .fields =3D (VMStateField[]) {
> > +        VMSTATE_FIFO32(rx_fifo, XlnxZynqMPCANState),
> > +        VMSTATE_FIFO32(tx_fifo, XlnxZynqMPCANState),
> > +        VMSTATE_FIFO32(txhpb_fifo, XlnxZynqMPCANState),
> > +        VMSTATE_UINT32_ARRAY(regs, XlnxZynqMPCANState,
> XLNX_ZYNQMP_CAN_R_MAX),
> > +        VMSTATE_UINT8(cfg.ctrl_idx, XlnxZynqMPCANState),
> > +        VMSTATE_UINT32(cfg.ext_clk_freq, XlnxZynqMPCANState),
>=20
> Looks like ctrl_idx and ext_clk_freq are machine selected and constant pe=
r
> VM,
> so I'd assume those don't need VMState entries...
Thanks for catching this! I will remove these in next patch.
>=20
>=20
>=20
>=20
> > +        VMSTATE_PTIMER(can_timer, XlnxZynqMPCANState),
> > +        VMSTATE_END_OF_LIST(),
> > +    }
> > +};
> > +
> > +static Property xlnx_zynqmp_can_properties[] =3D {
> > +    DEFINE_PROP_UINT8("ctrl-idx", XlnxZynqMPCANState, cfg.ctrl_idx, 0)=
,
> > +    DEFINE_PROP_UINT32("ext_clk_freq", XlnxZynqMPCANState,
> cfg.ext_clk_freq,
> > +                       CAN_DEFAULT_CLOCK),
> > +    DEFINE_PROP_END_OF_LIST(),
> > +};
> > +
> > +static void xlnx_zynqmp_can_class_init(ObjectClass *klass, void *data)
> > +{
> > +    DeviceClass *dc =3D DEVICE_CLASS(klass);
> > +    ResettableClass *rc =3D RESETTABLE_CLASS(klass);
> > +
> > +    rc->phases.enter =3D xlnx_zynqmp_can_reset_init;
> > +    rc->phases.hold =3D xlnx_zynqmp_can_reset_hold;
> > +    dc->realize =3D xlnx_zynqmp_can_realize;
> > +    device_class_set_props(dc, xlnx_zynqmp_can_properties);
> > +    dc->vmsd =3D &vmstate_can;
> > +}
> > +
> > +static const TypeInfo can_info =3D {
> > +    .name          =3D TYPE_XLNX_ZYNQMP_CAN,
> > +    .parent        =3D TYPE_SYS_BUS_DEVICE,
> > +    .instance_size =3D sizeof(XlnxZynqMPCANState),
> > +    .class_init    =3D xlnx_zynqmp_can_class_init,
> > +    .instance_init =3D xlnx_zynqmp_can_init,
> > +};
> > +
> > +static void can_register_types(void)
> > +{
> > +    type_register_static(&can_info);
> > +}
> > +
> > +type_init(can_register_types)
> > diff --git a/include/hw/net/xlnx-zynqmp-can.h b/include/hw/net/xlnx-
> zynqmp-can.h
> > new file mode 100644
> > index 0000000..ab720bf
> > --- /dev/null
> > +++ b/include/hw/net/xlnx-zynqmp-can.h
> > @@ -0,0 +1,79 @@
> > +/*
> > + * QEMU model of the Xilinx ZynqMP CAN controller.
> > + *
> > + * Copyright (c) 2020 Xilinx Inc.
> > + *
> > + * Written-by: Vikram Garhwal<fnu.vikram@xilinx.com>
> > + *
> > + * Based on QEMU CAN Device emulation implemented by Jin Yang,
> Deniz Eren and
> > + * Pavel Pisa.
> > + *
> > + * Permission is hereby granted, free of charge, to any person obtaini=
ng
> a copy
> > + * of this software and associated documentation files (the "Software"=
),
> to deal
> > + * in the Software without restriction, including without limitation t=
he
> rights
> > + * to use, copy, modify, merge, publish, distribute, sublicense, and/o=
r
> sell
> > + * copies of the Software, and to permit persons to whom the Software
> is
> > + * furnished to do so, subject to the following conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> included in
> > + * all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
> KIND, EXPRESS OR
> > + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
> MERCHANTABILITY,
> > + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO
> EVENT SHALL
> > + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
> DAMAGES OR OTHER
> > + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
> OTHERWISE, ARISING FROM,
> > + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> OTHER DEALINGS IN
> > + * THE SOFTWARE.
> > + */
> > +
> > +#ifndef XLNX_ZYNQMP_CAN_H
> > +#define XLNX_ZYNQMP_CAN_H
> > +
> > +#include "hw/register.h"
> > +#include "net/can_emu.h"
> > +#include "net/can_host.h"
> > +#include "qemu/fifo32.h"
> > +#include "hw/ptimer.h"
> > +#include "hw/qdev-clock.h"
> > +
> > +#define TYPE_XLNX_ZYNQMP_CAN "xlnx.zynqmp-can"
> > +
> > +#define XLNX_ZYNQMP_CAN(obj) \
> > +     OBJECT_CHECK(XlnxZynqMPCANState, (obj),
> TYPE_XLNX_ZYNQMP_CAN)
> > +
> > +#define MAX_CAN_CTRLS      2
>=20
> It looks to me like if this is a property of the machine and not of
> the individual CAN controllers.
This is make sure user doesn't assign the CAN ctrl_idx beyond CAN0 and CAN1=
. Just something we thought to align the CAN controller names with datashee=
t. Perhaps I rename this to "MAX_CAN_CTRL_ID_NUM"?
>=20
>=20
> > +#define XLNX_ZYNQMP_CAN_R_MAX     (0x84 / 4)
> > +#define MAILBOX_CAPACITY   64
> > +#define CAN_TIMER_MAX  0XFFFFUL
> > +#define CAN_DEFAULT_CLOCK (24 * 1000 * 1000)
> > +
> > +/* Each CAN_FRAME will have 4 * 32bit size. */
> > +#define CAN_FRAME_SIZE     4
> > +#define RXFIFO_SIZE        (MAILBOX_CAPACITY * CAN_FRAME_SIZE)
> > +
> > +typedef struct XlnxZynqMPCANState {
> > +    SysBusDevice        parent_obj;
> > +    MemoryRegion        iomem;
> > +
> > +    qemu_irq            irq;
> > +
> > +    CanBusClientState   bus_client;
> > +    CanBusState         *canbus[MAX_CAN_CTRLS];
> > +
> > +    struct {
> > +        uint8_t         ctrl_idx;
> > +        uint32_t        ext_clk_freq;
> > +    } cfg;
> > +
> > +    RegisterInfo        reg_info[XLNX_ZYNQMP_CAN_R_MAX];
> > +    uint32_t            regs[XLNX_ZYNQMP_CAN_R_MAX];
> > +
> > +    Fifo32              rx_fifo;
> > +    Fifo32              tx_fifo;
> > +    Fifo32              txhpb_fifo;
> > +
> > +    ptimer_state        *can_timer;
> > +} XlnxZynqMPCANState;
> > +
> > +#endif
> > --
> > 2.7.4
> >

