

================================================================
== Vitis HLS Report for 'backProp_64_8_4_s'
================================================================
* Date:           Sat Apr 12 12:19:13 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.438 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1123|     1123|  11.230 us|  11.230 us|  1123|  1123|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467   |backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2   |       34|       34|   0.340 us|   0.340 us|    33|    33|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488  |backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34  |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623   |backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3   |       66|       66|   0.660 us|   0.660 us|    65|    65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638                  |backProp_64_8_4_Pipeline_VITIS_LOOP_190_1                  |       10|       10|   0.100 us|   0.100 us|     9|     9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646                   |backProp_64_8_4_Pipeline_VITIS_LOOP_31_1                   |       10|       10|   0.100 us|   0.100 us|     9|     9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652                  |backProp_64_8_4_Pipeline_VITIS_LOOP_208_3                  |       10|       10|   0.100 us|   0.100 us|     9|     9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     214|   1274|    -|
|Memory           |        0|    -|     143|     24|    0|
|Multiplexer      |        -|    -|       0|    461|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     375|   1763|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638                  |backProp_64_8_4_Pipeline_VITIS_LOOP_190_1                  |        0|   0|  11|   94|    0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652                  |backProp_64_8_4_Pipeline_VITIS_LOOP_208_3                  |        0|   1|  10|  111|    0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646                   |backProp_64_8_4_Pipeline_VITIS_LOOP_31_1                   |        0|   0|  11|  113|    0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467   |backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2   |        0|   0|  22|  197|    0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623   |backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3   |        0|   3|  80|  248|    0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488  |backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34  |        0|   3|  80|  511|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                 |                                                           |        0|   7| 214| 1274|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |d_activation_0_U  |backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W  |        0|  18|   3|    0|     8|   18|     1|          144|
    |w_l_plus1_T_U     |backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W     |        0|  25|  13|    0|    32|   25|     1|          800|
    |C_0_U             |forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W     |        0|  50|   4|    0|     8|   25|     1|          200|
    |net_0_U           |forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W     |        0|  50|   4|    0|     8|   25|     1|          200|
    +------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                                |        0| 143|  24|    0|    56|   93|     4|         1344|
    +------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |C_0_address0                 |  14|          3|    3|          9|
    |C_0_address0_local           |  26|          5|    3|         15|
    |C_0_address1_local           |  26|          5|    3|         15|
    |C_0_ce0                      |  14|          3|    1|          3|
    |C_0_d0                       |   9|          2|   25|         50|
    |C_0_we0                      |   9|          2|    1|          2|
    |agg_result_0_address0        |  14|          3|    3|          9|
    |agg_result_0_address0_local  |  26|          5|    3|         15|
    |agg_result_0_address1        |   9|          2|    3|          6|
    |agg_result_0_address1_local  |  26|          5|    3|         15|
    |agg_result_0_ce0             |  14|          3|    1|          3|
    |agg_result_0_ce1             |   9|          2|    1|          2|
    |agg_result_0_d0              |  14|          3|   25|         75|
    |agg_result_0_we0             |  14|          3|    1|          3|
    |ap_NS_fsm                    |  65|         13|    1|         13|
    |d_activation_0_address0      |  14|          3|    3|          9|
    |d_activation_0_ce0           |  14|          3|    1|          3|
    |d_activation_0_we0           |   9|          2|    1|          2|
    |net_0_address0               |  14|          3|    3|          9|
    |net_0_address0_local         |  26|          5|    3|         15|
    |net_0_address1_local         |  26|          5|    3|         15|
    |net_0_ce0                    |  14|          3|    1|          3|
    |net_0_d0                     |   9|          2|   25|         50|
    |net_0_we0                    |   9|          2|    1|          2|
    |w_l_plus1_T_address0         |  14|          3|    5|         15|
    |w_l_plus1_T_ce0              |  14|          3|    1|          3|
    |w_l_plus1_T_we0              |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 461|         95|  125|        363|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  12|   0|   12|          0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638_ap_start_reg                  |   1|   0|    1|          0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652_ap_start_reg                  |   1|   0|    1|          0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646_ap_start_reg                   |   1|   0|    1|          0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467_ap_start_reg   |   1|   0|    1|          0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488_ap_start_reg  |   1|   0|    1|          0|
    |grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623_ap_start_reg   |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  18|   0|   18|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>|  return value|
|agg_result_0_address0  |  out|    3|   ap_memory|        agg_result_0|         array|
|agg_result_0_ce0       |  out|    1|   ap_memory|        agg_result_0|         array|
|agg_result_0_we0       |  out|    1|   ap_memory|        agg_result_0|         array|
|agg_result_0_d0        |  out|   25|   ap_memory|        agg_result_0|         array|
|agg_result_0_address1  |  out|    3|   ap_memory|        agg_result_0|         array|
|agg_result_0_ce1       |  out|    1|   ap_memory|        agg_result_0|         array|
|agg_result_0_we1       |  out|    1|   ap_memory|        agg_result_0|         array|
|agg_result_0_d1        |  out|   25|   ap_memory|        agg_result_0|         array|
|agg_result_0_q1        |   in|   25|   ap_memory|        agg_result_0|         array|
|w_l_plus1_0_address0   |  out|    2|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_0_ce0        |  out|    1|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_0_q0         |   in|   25|   ap_memory|         w_l_plus1_0|         array|
|w_l_plus1_1_address0   |  out|    2|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_1_ce0        |  out|    1|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_1_q0         |   in|   25|   ap_memory|         w_l_plus1_1|         array|
|w_l_plus1_2_address0   |  out|    2|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_2_ce0        |  out|    1|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_2_q0         |   in|   25|   ap_memory|         w_l_plus1_2|         array|
|w_l_plus1_3_address0   |  out|    2|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_3_ce0        |  out|    1|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_3_q0         |   in|   25|   ap_memory|         w_l_plus1_3|         array|
|w_l_plus1_4_address0   |  out|    2|   ap_memory|         w_l_plus1_4|         array|
|w_l_plus1_4_ce0        |  out|    1|   ap_memory|         w_l_plus1_4|         array|
|w_l_plus1_4_q0         |   in|   25|   ap_memory|         w_l_plus1_4|         array|
|w_l_plus1_5_address0   |  out|    2|   ap_memory|         w_l_plus1_5|         array|
|w_l_plus1_5_ce0        |  out|    1|   ap_memory|         w_l_plus1_5|         array|
|w_l_plus1_5_q0         |   in|   25|   ap_memory|         w_l_plus1_5|         array|
|w_l_plus1_6_address0   |  out|    2|   ap_memory|         w_l_plus1_6|         array|
|w_l_plus1_6_ce0        |  out|    1|   ap_memory|         w_l_plus1_6|         array|
|w_l_plus1_6_q0         |   in|   25|   ap_memory|         w_l_plus1_6|         array|
|w_l_plus1_7_address0   |  out|    2|   ap_memory|         w_l_plus1_7|         array|
|w_l_plus1_7_ce0        |  out|    1|   ap_memory|         w_l_plus1_7|         array|
|w_l_plus1_7_q0         |   in|   25|   ap_memory|         w_l_plus1_7|         array|
|p_read                 |   in|   25|     ap_none|              p_read|        scalar|
|p_read1                |   in|   25|     ap_none|             p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|             p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|             p_read3|        scalar|
|input_0_address0       |  out|    6|   ap_memory|             input_0|         array|
|input_0_ce0            |  out|    1|   ap_memory|             input_0|         array|
|input_0_q0             |   in|   22|   ap_memory|             input_0|         array|
|weights_0_address0     |  out|    3|   ap_memory|           weights_0|         array|
|weights_0_ce0          |  out|    1|   ap_memory|           weights_0|         array|
|weights_0_q0           |   in|   25|   ap_memory|           weights_0|         array|
|weights_1_address0     |  out|    3|   ap_memory|           weights_1|         array|
|weights_1_ce0          |  out|    1|   ap_memory|           weights_1|         array|
|weights_1_q0           |   in|   25|   ap_memory|           weights_1|         array|
|weights_2_address0     |  out|    3|   ap_memory|           weights_2|         array|
|weights_2_ce0          |  out|    1|   ap_memory|           weights_2|         array|
|weights_2_q0           |   in|   25|   ap_memory|           weights_2|         array|
|weights_3_address0     |  out|    3|   ap_memory|           weights_3|         array|
|weights_3_ce0          |  out|    1|   ap_memory|           weights_3|         array|
|weights_3_q0           |   in|   25|   ap_memory|           weights_3|         array|
|weights_4_address0     |  out|    3|   ap_memory|           weights_4|         array|
|weights_4_ce0          |  out|    1|   ap_memory|           weights_4|         array|
|weights_4_q0           |   in|   25|   ap_memory|           weights_4|         array|
|weights_5_address0     |  out|    3|   ap_memory|           weights_5|         array|
|weights_5_ce0          |  out|    1|   ap_memory|           weights_5|         array|
|weights_5_q0           |   in|   25|   ap_memory|           weights_5|         array|
|weights_6_address0     |  out|    3|   ap_memory|           weights_6|         array|
|weights_6_ce0          |  out|    1|   ap_memory|           weights_6|         array|
|weights_6_q0           |   in|   25|   ap_memory|           weights_6|         array|
|weights_7_address0     |  out|    3|   ap_memory|           weights_7|         array|
|weights_7_ce0          |  out|    1|   ap_memory|           weights_7|         array|
|weights_7_q0           |   in|   25|   ap_memory|           weights_7|         array|
|weights_8_address0     |  out|    3|   ap_memory|           weights_8|         array|
|weights_8_ce0          |  out|    1|   ap_memory|           weights_8|         array|
|weights_8_q0           |   in|   25|   ap_memory|           weights_8|         array|
|weights_9_address0     |  out|    3|   ap_memory|           weights_9|         array|
|weights_9_ce0          |  out|    1|   ap_memory|           weights_9|         array|
|weights_9_q0           |   in|   25|   ap_memory|           weights_9|         array|
|weights_10_address0    |  out|    3|   ap_memory|          weights_10|         array|
|weights_10_ce0         |  out|    1|   ap_memory|          weights_10|         array|
|weights_10_q0          |   in|   25|   ap_memory|          weights_10|         array|
|weights_11_address0    |  out|    3|   ap_memory|          weights_11|         array|
|weights_11_ce0         |  out|    1|   ap_memory|          weights_11|         array|
|weights_11_q0          |   in|   25|   ap_memory|          weights_11|         array|
|weights_12_address0    |  out|    3|   ap_memory|          weights_12|         array|
|weights_12_ce0         |  out|    1|   ap_memory|          weights_12|         array|
|weights_12_q0          |   in|   25|   ap_memory|          weights_12|         array|
|weights_13_address0    |  out|    3|   ap_memory|          weights_13|         array|
|weights_13_ce0         |  out|    1|   ap_memory|          weights_13|         array|
|weights_13_q0          |   in|   25|   ap_memory|          weights_13|         array|
|weights_14_address0    |  out|    3|   ap_memory|          weights_14|         array|
|weights_14_ce0         |  out|    1|   ap_memory|          weights_14|         array|
|weights_14_q0          |   in|   25|   ap_memory|          weights_14|         array|
|weights_15_address0    |  out|    3|   ap_memory|          weights_15|         array|
|weights_15_ce0         |  out|    1|   ap_memory|          weights_15|         array|
|weights_15_q0          |   in|   25|   ap_memory|          weights_15|         array|
|weights_16_address0    |  out|    3|   ap_memory|          weights_16|         array|
|weights_16_ce0         |  out|    1|   ap_memory|          weights_16|         array|
|weights_16_q0          |   in|   25|   ap_memory|          weights_16|         array|
|weights_17_address0    |  out|    3|   ap_memory|          weights_17|         array|
|weights_17_ce0         |  out|    1|   ap_memory|          weights_17|         array|
|weights_17_q0          |   in|   25|   ap_memory|          weights_17|         array|
|weights_18_address0    |  out|    3|   ap_memory|          weights_18|         array|
|weights_18_ce0         |  out|    1|   ap_memory|          weights_18|         array|
|weights_18_q0          |   in|   25|   ap_memory|          weights_18|         array|
|weights_19_address0    |  out|    3|   ap_memory|          weights_19|         array|
|weights_19_ce0         |  out|    1|   ap_memory|          weights_19|         array|
|weights_19_q0          |   in|   25|   ap_memory|          weights_19|         array|
|weights_20_address0    |  out|    3|   ap_memory|          weights_20|         array|
|weights_20_ce0         |  out|    1|   ap_memory|          weights_20|         array|
|weights_20_q0          |   in|   25|   ap_memory|          weights_20|         array|
|weights_21_address0    |  out|    3|   ap_memory|          weights_21|         array|
|weights_21_ce0         |  out|    1|   ap_memory|          weights_21|         array|
|weights_21_q0          |   in|   25|   ap_memory|          weights_21|         array|
|weights_22_address0    |  out|    3|   ap_memory|          weights_22|         array|
|weights_22_ce0         |  out|    1|   ap_memory|          weights_22|         array|
|weights_22_q0          |   in|   25|   ap_memory|          weights_22|         array|
|weights_23_address0    |  out|    3|   ap_memory|          weights_23|         array|
|weights_23_ce0         |  out|    1|   ap_memory|          weights_23|         array|
|weights_23_q0          |   in|   25|   ap_memory|          weights_23|         array|
|weights_24_address0    |  out|    3|   ap_memory|          weights_24|         array|
|weights_24_ce0         |  out|    1|   ap_memory|          weights_24|         array|
|weights_24_q0          |   in|   25|   ap_memory|          weights_24|         array|
|weights_25_address0    |  out|    3|   ap_memory|          weights_25|         array|
|weights_25_ce0         |  out|    1|   ap_memory|          weights_25|         array|
|weights_25_q0          |   in|   25|   ap_memory|          weights_25|         array|
|weights_26_address0    |  out|    3|   ap_memory|          weights_26|         array|
|weights_26_ce0         |  out|    1|   ap_memory|          weights_26|         array|
|weights_26_q0          |   in|   25|   ap_memory|          weights_26|         array|
|weights_27_address0    |  out|    3|   ap_memory|          weights_27|         array|
|weights_27_ce0         |  out|    1|   ap_memory|          weights_27|         array|
|weights_27_q0          |   in|   25|   ap_memory|          weights_27|         array|
|weights_28_address0    |  out|    3|   ap_memory|          weights_28|         array|
|weights_28_ce0         |  out|    1|   ap_memory|          weights_28|         array|
|weights_28_q0          |   in|   25|   ap_memory|          weights_28|         array|
|weights_29_address0    |  out|    3|   ap_memory|          weights_29|         array|
|weights_29_ce0         |  out|    1|   ap_memory|          weights_29|         array|
|weights_29_q0          |   in|   25|   ap_memory|          weights_29|         array|
|weights_30_address0    |  out|    3|   ap_memory|          weights_30|         array|
|weights_30_ce0         |  out|    1|   ap_memory|          weights_30|         array|
|weights_30_q0          |   in|   25|   ap_memory|          weights_30|         array|
|weights_31_address0    |  out|    3|   ap_memory|          weights_31|         array|
|weights_31_ce0         |  out|    1|   ap_memory|          weights_31|         array|
|weights_31_q0          |   in|   25|   ap_memory|          weights_31|         array|
|weights_32_address0    |  out|    3|   ap_memory|          weights_32|         array|
|weights_32_ce0         |  out|    1|   ap_memory|          weights_32|         array|
|weights_32_q0          |   in|   25|   ap_memory|          weights_32|         array|
|weights_33_address0    |  out|    3|   ap_memory|          weights_33|         array|
|weights_33_ce0         |  out|    1|   ap_memory|          weights_33|         array|
|weights_33_q0          |   in|   25|   ap_memory|          weights_33|         array|
|weights_34_address0    |  out|    3|   ap_memory|          weights_34|         array|
|weights_34_ce0         |  out|    1|   ap_memory|          weights_34|         array|
|weights_34_q0          |   in|   25|   ap_memory|          weights_34|         array|
|weights_35_address0    |  out|    3|   ap_memory|          weights_35|         array|
|weights_35_ce0         |  out|    1|   ap_memory|          weights_35|         array|
|weights_35_q0          |   in|   25|   ap_memory|          weights_35|         array|
|weights_36_address0    |  out|    3|   ap_memory|          weights_36|         array|
|weights_36_ce0         |  out|    1|   ap_memory|          weights_36|         array|
|weights_36_q0          |   in|   25|   ap_memory|          weights_36|         array|
|weights_37_address0    |  out|    3|   ap_memory|          weights_37|         array|
|weights_37_ce0         |  out|    1|   ap_memory|          weights_37|         array|
|weights_37_q0          |   in|   25|   ap_memory|          weights_37|         array|
|weights_38_address0    |  out|    3|   ap_memory|          weights_38|         array|
|weights_38_ce0         |  out|    1|   ap_memory|          weights_38|         array|
|weights_38_q0          |   in|   25|   ap_memory|          weights_38|         array|
|weights_39_address0    |  out|    3|   ap_memory|          weights_39|         array|
|weights_39_ce0         |  out|    1|   ap_memory|          weights_39|         array|
|weights_39_q0          |   in|   25|   ap_memory|          weights_39|         array|
|weights_40_address0    |  out|    3|   ap_memory|          weights_40|         array|
|weights_40_ce0         |  out|    1|   ap_memory|          weights_40|         array|
|weights_40_q0          |   in|   25|   ap_memory|          weights_40|         array|
|weights_41_address0    |  out|    3|   ap_memory|          weights_41|         array|
|weights_41_ce0         |  out|    1|   ap_memory|          weights_41|         array|
|weights_41_q0          |   in|   25|   ap_memory|          weights_41|         array|
|weights_42_address0    |  out|    3|   ap_memory|          weights_42|         array|
|weights_42_ce0         |  out|    1|   ap_memory|          weights_42|         array|
|weights_42_q0          |   in|   25|   ap_memory|          weights_42|         array|
|weights_43_address0    |  out|    3|   ap_memory|          weights_43|         array|
|weights_43_ce0         |  out|    1|   ap_memory|          weights_43|         array|
|weights_43_q0          |   in|   25|   ap_memory|          weights_43|         array|
|weights_44_address0    |  out|    3|   ap_memory|          weights_44|         array|
|weights_44_ce0         |  out|    1|   ap_memory|          weights_44|         array|
|weights_44_q0          |   in|   25|   ap_memory|          weights_44|         array|
|weights_45_address0    |  out|    3|   ap_memory|          weights_45|         array|
|weights_45_ce0         |  out|    1|   ap_memory|          weights_45|         array|
|weights_45_q0          |   in|   25|   ap_memory|          weights_45|         array|
|weights_46_address0    |  out|    3|   ap_memory|          weights_46|         array|
|weights_46_ce0         |  out|    1|   ap_memory|          weights_46|         array|
|weights_46_q0          |   in|   25|   ap_memory|          weights_46|         array|
|weights_47_address0    |  out|    3|   ap_memory|          weights_47|         array|
|weights_47_ce0         |  out|    1|   ap_memory|          weights_47|         array|
|weights_47_q0          |   in|   25|   ap_memory|          weights_47|         array|
|weights_48_address0    |  out|    3|   ap_memory|          weights_48|         array|
|weights_48_ce0         |  out|    1|   ap_memory|          weights_48|         array|
|weights_48_q0          |   in|   25|   ap_memory|          weights_48|         array|
|weights_49_address0    |  out|    3|   ap_memory|          weights_49|         array|
|weights_49_ce0         |  out|    1|   ap_memory|          weights_49|         array|
|weights_49_q0          |   in|   25|   ap_memory|          weights_49|         array|
|weights_50_address0    |  out|    3|   ap_memory|          weights_50|         array|
|weights_50_ce0         |  out|    1|   ap_memory|          weights_50|         array|
|weights_50_q0          |   in|   25|   ap_memory|          weights_50|         array|
|weights_51_address0    |  out|    3|   ap_memory|          weights_51|         array|
|weights_51_ce0         |  out|    1|   ap_memory|          weights_51|         array|
|weights_51_q0          |   in|   25|   ap_memory|          weights_51|         array|
|weights_52_address0    |  out|    3|   ap_memory|          weights_52|         array|
|weights_52_ce0         |  out|    1|   ap_memory|          weights_52|         array|
|weights_52_q0          |   in|   25|   ap_memory|          weights_52|         array|
|weights_53_address0    |  out|    3|   ap_memory|          weights_53|         array|
|weights_53_ce0         |  out|    1|   ap_memory|          weights_53|         array|
|weights_53_q0          |   in|   25|   ap_memory|          weights_53|         array|
|weights_54_address0    |  out|    3|   ap_memory|          weights_54|         array|
|weights_54_ce0         |  out|    1|   ap_memory|          weights_54|         array|
|weights_54_q0          |   in|   25|   ap_memory|          weights_54|         array|
|weights_55_address0    |  out|    3|   ap_memory|          weights_55|         array|
|weights_55_ce0         |  out|    1|   ap_memory|          weights_55|         array|
|weights_55_q0          |   in|   25|   ap_memory|          weights_55|         array|
|weights_56_address0    |  out|    3|   ap_memory|          weights_56|         array|
|weights_56_ce0         |  out|    1|   ap_memory|          weights_56|         array|
|weights_56_q0          |   in|   25|   ap_memory|          weights_56|         array|
|weights_57_address0    |  out|    3|   ap_memory|          weights_57|         array|
|weights_57_ce0         |  out|    1|   ap_memory|          weights_57|         array|
|weights_57_q0          |   in|   25|   ap_memory|          weights_57|         array|
|weights_58_address0    |  out|    3|   ap_memory|          weights_58|         array|
|weights_58_ce0         |  out|    1|   ap_memory|          weights_58|         array|
|weights_58_q0          |   in|   25|   ap_memory|          weights_58|         array|
|weights_59_address0    |  out|    3|   ap_memory|          weights_59|         array|
|weights_59_ce0         |  out|    1|   ap_memory|          weights_59|         array|
|weights_59_q0          |   in|   25|   ap_memory|          weights_59|         array|
|weights_60_address0    |  out|    3|   ap_memory|          weights_60|         array|
|weights_60_ce0         |  out|    1|   ap_memory|          weights_60|         array|
|weights_60_q0          |   in|   25|   ap_memory|          weights_60|         array|
|weights_61_address0    |  out|    3|   ap_memory|          weights_61|         array|
|weights_61_ce0         |  out|    1|   ap_memory|          weights_61|         array|
|weights_61_q0          |   in|   25|   ap_memory|          weights_61|         array|
|weights_62_address0    |  out|    3|   ap_memory|          weights_62|         array|
|weights_62_ce0         |  out|    1|   ap_memory|          weights_62|         array|
|weights_62_q0          |   in|   25|   ap_memory|          weights_62|         array|
|weights_63_address0    |  out|    3|   ap_memory|          weights_63|         array|
|weights_63_ce0         |  out|    1|   ap_memory|          weights_63|         array|
|weights_63_q0          |   in|   25|   ap_memory|          weights_63|         array|
|biases_address0        |  out|    3|   ap_memory|              biases|         array|
|biases_ce0             |  out|    1|   ap_memory|              biases|         array|
|biases_q0              |   in|   25|   ap_memory|              biases|         array|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%w_l_plus1_T = alloca i64 1" [../layer.h:184]   --->   Operation 13 'alloca' 'w_l_plus1_T' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%C_0 = alloca i64 1" [../layer.h:64->../layer.h:188]   --->   Operation 14 'alloca' 'C_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%net_0 = alloca i64 1" [../layer.h:189]   --->   Operation 15 'alloca' 'net_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%d_activation_0 = alloca i64 1" [../layer.h:199]   --->   Operation 16 'alloca' 'd_activation_0' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_0_addr_18 = getelementptr i25 %agg_result_0, i64 0, i64 1"   --->   Operation 18 'getelementptr' 'agg_result_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_18"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i25 %C_0, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_0_addr_17 = getelementptr i25 %C_0, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'C_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_17"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i25 %net_0, i64 0, i64 0"   --->   Operation 25 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%net_0_addr_17 = getelementptr i25 %net_0, i64 0, i64 1"   --->   Operation 26 'getelementptr' 'net_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_17"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_0_addr_19 = getelementptr i25 %agg_result_0, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'agg_result_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_0_addr_20 = getelementptr i25 %agg_result_0, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'agg_result_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_19"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_20"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%C_0_addr_18 = getelementptr i25 %C_0, i64 0, i64 2"   --->   Operation 33 'getelementptr' 'C_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%C_0_addr_19 = getelementptr i25 %C_0, i64 0, i64 3"   --->   Operation 34 'getelementptr' 'C_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_18"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_19"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%net_0_addr_18 = getelementptr i25 %net_0, i64 0, i64 2"   --->   Operation 37 'getelementptr' 'net_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%net_0_addr_19 = getelementptr i25 %net_0, i64 0, i64 3"   --->   Operation 38 'getelementptr' 'net_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_18"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_19"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_0_addr_21 = getelementptr i25 %agg_result_0, i64 0, i64 4"   --->   Operation 41 'getelementptr' 'agg_result_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_0_addr_22 = getelementptr i25 %agg_result_0, i64 0, i64 5"   --->   Operation 42 'getelementptr' 'agg_result_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_21"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_22"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%C_0_addr_20 = getelementptr i25 %C_0, i64 0, i64 4"   --->   Operation 45 'getelementptr' 'C_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%C_0_addr_21 = getelementptr i25 %C_0, i64 0, i64 5"   --->   Operation 46 'getelementptr' 'C_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_20"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_21"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%net_0_addr_20 = getelementptr i25 %net_0, i64 0, i64 4"   --->   Operation 49 'getelementptr' 'net_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%net_0_addr_21 = getelementptr i25 %net_0, i64 0, i64 5"   --->   Operation 50 'getelementptr' 'net_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_20"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_21"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%C_0_addr_22 = getelementptr i25 %C_0, i64 0, i64 6"   --->   Operation 53 'getelementptr' 'C_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%C_0_addr_23 = getelementptr i25 %C_0, i64 0, i64 7"   --->   Operation 54 'getelementptr' 'C_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_22"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %C_0_addr_23"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, i25 %w_l_plus1_0, i25 %w_l_plus1_1, i25 %w_l_plus1_2, i25 %w_l_plus1_3, i25 %w_l_plus1_4, i25 %w_l_plus1_5, i25 %w_l_plus1_6, i25 %w_l_plus1_7, i25 %w_l_plus1_T"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i25 %weights_8, i25 %weights_9, i25 %weights_10, i25 %weights_11, i25 %weights_12, i25 %weights_13, i25 %weights_14, i25 %weights_15, i25 %weights_16, i25 %weights_17, i25 %weights_18, i25 %weights_19, i25 %weights_20, i25 %weights_21, i25 %weights_22, i25 %weights_23, i25 %weights_24, i25 %weights_25, i25 %weights_26, i25 %weights_27, i25 %weights_28, i25 %weights_29, i25 %weights_30, i25 %weights_31, i25 %weights_32, i25 %weights_33, i25 %weights_34, i25 %weights_35, i25 %weights_36, i25 %weights_37, i25 %weights_38, i25 %weights_39, i25 %weights_40, i25 %weights_41, i25 %weights_42, i25 %weights_43, i25 %weights_44, i25 %weights_45, i25 %weights_46, i25 %weights_47, i25 %weights_48, i25 %weights_49, i25 %weights_50, i25 %weights_51, i25 %weights_52, i25 %weights_53, i25 %weights_54, i25 %weights_55, i25 %weights_56, i25 %weights_57, i25 %weights_58, i25 %weights_59, i25 %weights_60, i25 %weights_61, i25 %weights_62, i25 %weights_63, i22 %input_0, i25 %C_0"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 59 [1/2] (1.86ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, i25 %w_l_plus1_0, i25 %w_l_plus1_1, i25 %w_l_plus1_2, i25 %w_l_plus1_3, i25 %w_l_plus1_4, i25 %w_l_plus1_5, i25 %w_l_plus1_6, i25 %w_l_plus1_7, i25 %w_l_plus1_T"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_0_addr_23 = getelementptr i25 %agg_result_0, i64 0, i64 6"   --->   Operation 60 'getelementptr' 'agg_result_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%agg_result_0_addr_24 = getelementptr i25 %agg_result_0, i64 0, i64 7"   --->   Operation 61 'getelementptr' 'agg_result_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_23"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_6 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %agg_result_0_addr_24"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_6 : Operation 64 [1/2] (1.91ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i25 %weights_8, i25 %weights_9, i25 %weights_10, i25 %weights_11, i25 %weights_12, i25 %weights_13, i25 %weights_14, i25 %weights_15, i25 %weights_16, i25 %weights_17, i25 %weights_18, i25 %weights_19, i25 %weights_20, i25 %weights_21, i25 %weights_22, i25 %weights_23, i25 %weights_24, i25 %weights_25, i25 %weights_26, i25 %weights_27, i25 %weights_28, i25 %weights_29, i25 %weights_30, i25 %weights_31, i25 %weights_32, i25 %weights_33, i25 %weights_34, i25 %weights_35, i25 %weights_36, i25 %weights_37, i25 %weights_38, i25 %weights_39, i25 %weights_40, i25 %weights_41, i25 %weights_42, i25 %weights_43, i25 %weights_44, i25 %weights_45, i25 %weights_46, i25 %weights_47, i25 %weights_48, i25 %weights_49, i25 %weights_50, i25 %weights_51, i25 %weights_52, i25 %weights_53, i25 %weights_54, i25 %weights_55, i25 %weights_56, i25 %weights_57, i25 %weights_58, i25 %weights_59, i25 %weights_60, i25 %weights_61, i25 %weights_62, i25 %weights_63, i22 %input_0, i25 %C_0"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%net_0_addr_22 = getelementptr i25 %net_0, i64 0, i64 6"   --->   Operation 65 'getelementptr' 'net_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%net_0_addr_23 = getelementptr i25 %net_0, i64 0, i64 7"   --->   Operation 66 'getelementptr' 'net_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_22"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_6 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i3 %net_0_addr_23"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 0.60>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_148 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 69 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_149 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 70 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_150 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 71 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_read673 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 72 'read' 'p_read673' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (0.60ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %w_l_plus1_T, i25 %p_read673, i25 %p_read_150, i25 %p_read_149, i25 %p_read_148, i25 %agg_result_0"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1, i25 %biases, i25 %C_0, i25 %net_0"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.86>
ST_8 : Operation 75 [1/2] (1.86ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %w_l_plus1_T, i25 %p_read673, i25 %p_read_150, i25 %p_read_149, i25 %p_read_148, i25 %agg_result_0"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 76 [1/2] (1.84ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1, i25 %biases, i25 %C_0, i25 %net_0"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1, i25 %net_0, i18 %d_activation_0"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.84>
ST_10 : Operation 78 [1/2] (1.84ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1, i25 %net_0, i18 %d_activation_0"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3, i18 %d_activation_0, i25 %agg_result_0"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.84>
ST_12 : Operation 80 [1/2] (1.84ns)   --->   "%call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3, i18 %d_activation_0, i25 %agg_result_0"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [../layer.h:222]   --->   Operation 81 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_l_plus1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_51]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_52]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_53]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_54]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_55]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_57]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_58]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_63]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_l_plus1_T          (alloca       ) [ 0011111110000]
C_0                  (alloca       ) [ 0011111110000]
net_0                (alloca       ) [ 0011111111100]
d_activation_0       (alloca       ) [ 0011111111111]
agg_result_0_addr    (getelementptr) [ 0000000000000]
agg_result_0_addr_18 (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
C_0_addr             (getelementptr) [ 0000000000000]
C_0_addr_17          (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
net_0_addr           (getelementptr) [ 0000000000000]
net_0_addr_17        (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
agg_result_0_addr_19 (getelementptr) [ 0000000000000]
agg_result_0_addr_20 (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
C_0_addr_18          (getelementptr) [ 0000000000000]
C_0_addr_19          (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
net_0_addr_18        (getelementptr) [ 0000000000000]
net_0_addr_19        (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
agg_result_0_addr_21 (getelementptr) [ 0000000000000]
agg_result_0_addr_22 (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
C_0_addr_20          (getelementptr) [ 0000000000000]
C_0_addr_21          (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
net_0_addr_20        (getelementptr) [ 0000000000000]
net_0_addr_21        (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
C_0_addr_22          (getelementptr) [ 0000000000000]
C_0_addr_23          (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
call_ln0             (call         ) [ 0000000000000]
agg_result_0_addr_23 (getelementptr) [ 0000000000000]
agg_result_0_addr_24 (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
call_ln0             (call         ) [ 0000000000000]
net_0_addr_22        (getelementptr) [ 0000000000000]
net_0_addr_23        (getelementptr) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
store_ln0            (store        ) [ 0000000000000]
p_read_148           (read         ) [ 0000000010000]
p_read_149           (read         ) [ 0000000010000]
p_read_150           (read         ) [ 0000000010000]
p_read673            (read         ) [ 0000000010000]
call_ln0             (call         ) [ 0000000000000]
call_ln0             (call         ) [ 0000000000000]
call_ln0             (call         ) [ 0000000000000]
call_ln0             (call         ) [ 0000000000000]
ret_ln222            (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_l_plus1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_l_plus1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_l_plus1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_l_plus1_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_l_plus1_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_l_plus1_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_l_plus1_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_l_plus1_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_16">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_17">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weights_18">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weights_19">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weights_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="weights_21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="weights_22">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="weights_23">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="weights_24">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="weights_25">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="weights_26">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="weights_27">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="weights_28">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="weights_29">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="weights_30">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="weights_31">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="weights_32">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="weights_33">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="weights_34">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="weights_35">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="weights_36">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="weights_37">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="weights_38">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="weights_39">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="weights_40">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="weights_41">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="weights_42">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="weights_43">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="weights_44">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_44"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="weights_45">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_45"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="weights_46">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="weights_47">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="weights_48">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="weights_49">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="weights_50">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_50"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="weights_51">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_51"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="weights_52">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_52"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="weights_53">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_53"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="weights_54">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_54"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="weights_55">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_55"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="weights_56">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_56"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="weights_57">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_57"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="weights_58">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_58"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="weights_59">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_59"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="weights_60">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_60"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="weights_61">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_61"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="weights_62">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_62"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="weights_63">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_63"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="biases">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="w_l_plus1_T_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_l_plus1_T/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="C_0_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="net_0_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="d_activation_0_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_activation_0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_148_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="25" slack="0"/>
<pin id="208" dir="0" index="1" bw="25" slack="0"/>
<pin id="209" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_148/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read_149_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="25" slack="0"/>
<pin id="214" dir="0" index="1" bw="25" slack="0"/>
<pin id="215" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_149/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read_150_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="25" slack="0"/>
<pin id="220" dir="0" index="1" bw="25" slack="0"/>
<pin id="221" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_150/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read673_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="0" index="1" bw="25" slack="0"/>
<pin id="227" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read673/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="agg_result_0_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="25" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="agg_result_0_addr_18_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="25" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_18/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="25" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="3" slack="0"/>
<pin id="252" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="254" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/6 store_ln0/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="C_0_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="25" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="C_0_addr_17_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_17/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="25" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="0"/>
<pin id="280" dir="0" index="4" bw="3" slack="0"/>
<pin id="281" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="283" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="net_0_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="net_0_addr_17_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="25" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_17/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="25" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="3" slack="0"/>
<pin id="310" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="312" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/6 store_ln0/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="agg_result_0_addr_19_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="25" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="3" slack="0"/>
<pin id="321" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_19/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="agg_result_0_addr_20_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="25" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_20/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="C_0_addr_18_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_18/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="C_0_addr_19_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_19/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="net_0_addr_18_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_18/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="net_0_addr_19_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_19/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="agg_result_0_addr_21_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="25" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_21/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="agg_result_0_addr_22_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="25" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_22/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="C_0_addr_20_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_20/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="C_0_addr_21_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_21/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="net_0_addr_20_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_20/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="net_0_addr_21_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_21/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="C_0_addr_22_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_22/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="C_0_addr_23_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr_23/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="agg_result_0_addr_23_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="25" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="4" slack="0"/>
<pin id="437" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_23/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="agg_result_0_addr_24_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="25" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_24/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="net_0_addr_22_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_22/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="net_0_addr_23_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="0"/>
<pin id="462" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr_23/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="25" slack="0"/>
<pin id="470" dir="0" index="2" bw="25" slack="0"/>
<pin id="471" dir="0" index="3" bw="25" slack="0"/>
<pin id="472" dir="0" index="4" bw="25" slack="0"/>
<pin id="473" dir="0" index="5" bw="25" slack="0"/>
<pin id="474" dir="0" index="6" bw="25" slack="0"/>
<pin id="475" dir="0" index="7" bw="25" slack="0"/>
<pin id="476" dir="0" index="8" bw="25" slack="0"/>
<pin id="477" dir="0" index="9" bw="25" slack="2147483647"/>
<pin id="478" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="25" slack="0"/>
<pin id="491" dir="0" index="2" bw="25" slack="0"/>
<pin id="492" dir="0" index="3" bw="25" slack="0"/>
<pin id="493" dir="0" index="4" bw="25" slack="0"/>
<pin id="494" dir="0" index="5" bw="25" slack="0"/>
<pin id="495" dir="0" index="6" bw="25" slack="0"/>
<pin id="496" dir="0" index="7" bw="25" slack="0"/>
<pin id="497" dir="0" index="8" bw="25" slack="0"/>
<pin id="498" dir="0" index="9" bw="25" slack="0"/>
<pin id="499" dir="0" index="10" bw="25" slack="0"/>
<pin id="500" dir="0" index="11" bw="25" slack="0"/>
<pin id="501" dir="0" index="12" bw="25" slack="0"/>
<pin id="502" dir="0" index="13" bw="25" slack="0"/>
<pin id="503" dir="0" index="14" bw="25" slack="0"/>
<pin id="504" dir="0" index="15" bw="25" slack="0"/>
<pin id="505" dir="0" index="16" bw="25" slack="0"/>
<pin id="506" dir="0" index="17" bw="25" slack="0"/>
<pin id="507" dir="0" index="18" bw="25" slack="0"/>
<pin id="508" dir="0" index="19" bw="25" slack="0"/>
<pin id="509" dir="0" index="20" bw="25" slack="0"/>
<pin id="510" dir="0" index="21" bw="25" slack="0"/>
<pin id="511" dir="0" index="22" bw="25" slack="0"/>
<pin id="512" dir="0" index="23" bw="25" slack="0"/>
<pin id="513" dir="0" index="24" bw="25" slack="0"/>
<pin id="514" dir="0" index="25" bw="25" slack="0"/>
<pin id="515" dir="0" index="26" bw="25" slack="0"/>
<pin id="516" dir="0" index="27" bw="25" slack="0"/>
<pin id="517" dir="0" index="28" bw="25" slack="0"/>
<pin id="518" dir="0" index="29" bw="25" slack="0"/>
<pin id="519" dir="0" index="30" bw="25" slack="0"/>
<pin id="520" dir="0" index="31" bw="25" slack="0"/>
<pin id="521" dir="0" index="32" bw="25" slack="0"/>
<pin id="522" dir="0" index="33" bw="25" slack="0"/>
<pin id="523" dir="0" index="34" bw="25" slack="0"/>
<pin id="524" dir="0" index="35" bw="25" slack="0"/>
<pin id="525" dir="0" index="36" bw="25" slack="0"/>
<pin id="526" dir="0" index="37" bw="25" slack="0"/>
<pin id="527" dir="0" index="38" bw="25" slack="0"/>
<pin id="528" dir="0" index="39" bw="25" slack="0"/>
<pin id="529" dir="0" index="40" bw="25" slack="0"/>
<pin id="530" dir="0" index="41" bw="25" slack="0"/>
<pin id="531" dir="0" index="42" bw="25" slack="0"/>
<pin id="532" dir="0" index="43" bw="25" slack="0"/>
<pin id="533" dir="0" index="44" bw="25" slack="0"/>
<pin id="534" dir="0" index="45" bw="25" slack="0"/>
<pin id="535" dir="0" index="46" bw="25" slack="0"/>
<pin id="536" dir="0" index="47" bw="25" slack="0"/>
<pin id="537" dir="0" index="48" bw="25" slack="0"/>
<pin id="538" dir="0" index="49" bw="25" slack="0"/>
<pin id="539" dir="0" index="50" bw="25" slack="0"/>
<pin id="540" dir="0" index="51" bw="25" slack="0"/>
<pin id="541" dir="0" index="52" bw="25" slack="0"/>
<pin id="542" dir="0" index="53" bw="25" slack="0"/>
<pin id="543" dir="0" index="54" bw="25" slack="0"/>
<pin id="544" dir="0" index="55" bw="25" slack="0"/>
<pin id="545" dir="0" index="56" bw="25" slack="0"/>
<pin id="546" dir="0" index="57" bw="25" slack="0"/>
<pin id="547" dir="0" index="58" bw="25" slack="0"/>
<pin id="548" dir="0" index="59" bw="25" slack="0"/>
<pin id="549" dir="0" index="60" bw="25" slack="0"/>
<pin id="550" dir="0" index="61" bw="25" slack="0"/>
<pin id="551" dir="0" index="62" bw="25" slack="0"/>
<pin id="552" dir="0" index="63" bw="25" slack="0"/>
<pin id="553" dir="0" index="64" bw="25" slack="0"/>
<pin id="554" dir="0" index="65" bw="22" slack="0"/>
<pin id="555" dir="0" index="66" bw="25" slack="2147483647"/>
<pin id="556" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="0" slack="0"/>
<pin id="625" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="25" slack="0"/>
<pin id="627" dir="0" index="3" bw="25" slack="0"/>
<pin id="628" dir="0" index="4" bw="25" slack="0"/>
<pin id="629" dir="0" index="5" bw="25" slack="0"/>
<pin id="630" dir="0" index="6" bw="25" slack="0"/>
<pin id="631" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="0" slack="0"/>
<pin id="640" dir="0" index="1" bw="25" slack="0"/>
<pin id="641" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="642" dir="0" index="3" bw="25" slack="2147483647"/>
<pin id="643" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="0" slack="0"/>
<pin id="648" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="650" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="0" slack="0"/>
<pin id="654" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="25" slack="0"/>
<pin id="656" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="659" class="1005" name="p_read_148_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="25" slack="1"/>
<pin id="661" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_148 "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_read_149_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="25" slack="1"/>
<pin id="666" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_149 "/>
</bind>
</comp>

<comp id="669" class="1005" name="p_read_150_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="25" slack="1"/>
<pin id="671" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_150 "/>
</bind>
</comp>

<comp id="674" class="1005" name="p_read673_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="25" slack="1"/>
<pin id="676" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read673 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="158" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="158" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="158" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="158" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="180" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="180" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="180" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="180" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="160" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="160" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="160" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="158" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="255"><net_src comp="162" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="256"><net_src comp="230" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="162" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="264"><net_src comp="194" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="160" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="160" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="194" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="160" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="158" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="284"><net_src comp="162" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="285"><net_src comp="259" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="162" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="293"><net_src comp="198" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="160" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="160" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="198" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="160" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="158" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="313"><net_src comp="162" pin="0"/><net_sink comp="304" pin=4"/></net>

<net id="314"><net_src comp="288" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="162" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="160" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="164" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="160" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="166" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="317" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="334"><net_src comp="325" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="340"><net_src comp="160" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="164" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="160" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="166" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="335" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="350"><net_src comp="342" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="356"><net_src comp="160" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="164" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="160" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="166" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="351" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="366"><net_src comp="358" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="372"><net_src comp="0" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="160" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="168" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="160" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="170" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="367" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="384"><net_src comp="375" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="390"><net_src comp="160" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="168" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="160" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="170" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="385" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="406"><net_src comp="160" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="168" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="160" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="170" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="401" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="422"><net_src comp="160" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="172" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="160" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="174" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="417" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="160" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="172" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="0" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="160" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="174" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="433" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="450"><net_src comp="441" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="456"><net_src comp="160" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="172" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="160" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="174" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="451" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="466"><net_src comp="458" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="479"><net_src comp="176" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="480"><net_src comp="2" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="481"><net_src comp="4" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="482"><net_src comp="6" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="483"><net_src comp="8" pin="0"/><net_sink comp="467" pin=4"/></net>

<net id="484"><net_src comp="10" pin="0"/><net_sink comp="467" pin=5"/></net>

<net id="485"><net_src comp="12" pin="0"/><net_sink comp="467" pin=6"/></net>

<net id="486"><net_src comp="14" pin="0"/><net_sink comp="467" pin=7"/></net>

<net id="487"><net_src comp="16" pin="0"/><net_sink comp="467" pin=8"/></net>

<net id="557"><net_src comp="178" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="558"><net_src comp="28" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="559"><net_src comp="30" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="560"><net_src comp="32" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="561"><net_src comp="34" pin="0"/><net_sink comp="488" pin=4"/></net>

<net id="562"><net_src comp="36" pin="0"/><net_sink comp="488" pin=5"/></net>

<net id="563"><net_src comp="38" pin="0"/><net_sink comp="488" pin=6"/></net>

<net id="564"><net_src comp="40" pin="0"/><net_sink comp="488" pin=7"/></net>

<net id="565"><net_src comp="42" pin="0"/><net_sink comp="488" pin=8"/></net>

<net id="566"><net_src comp="44" pin="0"/><net_sink comp="488" pin=9"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="488" pin=10"/></net>

<net id="568"><net_src comp="48" pin="0"/><net_sink comp="488" pin=11"/></net>

<net id="569"><net_src comp="50" pin="0"/><net_sink comp="488" pin=12"/></net>

<net id="570"><net_src comp="52" pin="0"/><net_sink comp="488" pin=13"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="488" pin=14"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="488" pin=15"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="488" pin=16"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="488" pin=17"/></net>

<net id="575"><net_src comp="62" pin="0"/><net_sink comp="488" pin=18"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="488" pin=19"/></net>

<net id="577"><net_src comp="66" pin="0"/><net_sink comp="488" pin=20"/></net>

<net id="578"><net_src comp="68" pin="0"/><net_sink comp="488" pin=21"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="488" pin=22"/></net>

<net id="580"><net_src comp="72" pin="0"/><net_sink comp="488" pin=23"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="488" pin=24"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="488" pin=25"/></net>

<net id="583"><net_src comp="78" pin="0"/><net_sink comp="488" pin=26"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="488" pin=27"/></net>

<net id="585"><net_src comp="82" pin="0"/><net_sink comp="488" pin=28"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="488" pin=29"/></net>

<net id="587"><net_src comp="86" pin="0"/><net_sink comp="488" pin=30"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="488" pin=31"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="488" pin=32"/></net>

<net id="590"><net_src comp="92" pin="0"/><net_sink comp="488" pin=33"/></net>

<net id="591"><net_src comp="94" pin="0"/><net_sink comp="488" pin=34"/></net>

<net id="592"><net_src comp="96" pin="0"/><net_sink comp="488" pin=35"/></net>

<net id="593"><net_src comp="98" pin="0"/><net_sink comp="488" pin=36"/></net>

<net id="594"><net_src comp="100" pin="0"/><net_sink comp="488" pin=37"/></net>

<net id="595"><net_src comp="102" pin="0"/><net_sink comp="488" pin=38"/></net>

<net id="596"><net_src comp="104" pin="0"/><net_sink comp="488" pin=39"/></net>

<net id="597"><net_src comp="106" pin="0"/><net_sink comp="488" pin=40"/></net>

<net id="598"><net_src comp="108" pin="0"/><net_sink comp="488" pin=41"/></net>

<net id="599"><net_src comp="110" pin="0"/><net_sink comp="488" pin=42"/></net>

<net id="600"><net_src comp="112" pin="0"/><net_sink comp="488" pin=43"/></net>

<net id="601"><net_src comp="114" pin="0"/><net_sink comp="488" pin=44"/></net>

<net id="602"><net_src comp="116" pin="0"/><net_sink comp="488" pin=45"/></net>

<net id="603"><net_src comp="118" pin="0"/><net_sink comp="488" pin=46"/></net>

<net id="604"><net_src comp="120" pin="0"/><net_sink comp="488" pin=47"/></net>

<net id="605"><net_src comp="122" pin="0"/><net_sink comp="488" pin=48"/></net>

<net id="606"><net_src comp="124" pin="0"/><net_sink comp="488" pin=49"/></net>

<net id="607"><net_src comp="126" pin="0"/><net_sink comp="488" pin=50"/></net>

<net id="608"><net_src comp="128" pin="0"/><net_sink comp="488" pin=51"/></net>

<net id="609"><net_src comp="130" pin="0"/><net_sink comp="488" pin=52"/></net>

<net id="610"><net_src comp="132" pin="0"/><net_sink comp="488" pin=53"/></net>

<net id="611"><net_src comp="134" pin="0"/><net_sink comp="488" pin=54"/></net>

<net id="612"><net_src comp="136" pin="0"/><net_sink comp="488" pin=55"/></net>

<net id="613"><net_src comp="138" pin="0"/><net_sink comp="488" pin=56"/></net>

<net id="614"><net_src comp="140" pin="0"/><net_sink comp="488" pin=57"/></net>

<net id="615"><net_src comp="142" pin="0"/><net_sink comp="488" pin=58"/></net>

<net id="616"><net_src comp="144" pin="0"/><net_sink comp="488" pin=59"/></net>

<net id="617"><net_src comp="146" pin="0"/><net_sink comp="488" pin=60"/></net>

<net id="618"><net_src comp="148" pin="0"/><net_sink comp="488" pin=61"/></net>

<net id="619"><net_src comp="150" pin="0"/><net_sink comp="488" pin=62"/></net>

<net id="620"><net_src comp="152" pin="0"/><net_sink comp="488" pin=63"/></net>

<net id="621"><net_src comp="154" pin="0"/><net_sink comp="488" pin=64"/></net>

<net id="622"><net_src comp="26" pin="0"/><net_sink comp="488" pin=65"/></net>

<net id="632"><net_src comp="182" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="224" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="218" pin="2"/><net_sink comp="623" pin=3"/></net>

<net id="635"><net_src comp="212" pin="2"/><net_sink comp="623" pin=4"/></net>

<net id="636"><net_src comp="206" pin="2"/><net_sink comp="623" pin=5"/></net>

<net id="637"><net_src comp="0" pin="0"/><net_sink comp="623" pin=6"/></net>

<net id="644"><net_src comp="184" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="156" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="651"><net_src comp="186" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="657"><net_src comp="188" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="0" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="206" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="623" pin=5"/></net>

<net id="667"><net_src comp="212" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="623" pin=4"/></net>

<net id="672"><net_src comp="218" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="623" pin=3"/></net>

<net id="677"><net_src comp="224" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="623" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {1 2 3 6 7 8 11 12 }
	Port: w_l_plus1_0 | {}
	Port: w_l_plus1_1 | {}
	Port: w_l_plus1_2 | {}
	Port: w_l_plus1_3 | {}
	Port: w_l_plus1_4 | {}
	Port: w_l_plus1_5 | {}
	Port: w_l_plus1_6 | {}
	Port: w_l_plus1_7 | {}
	Port: weights_0 | {}
	Port: weights_1 | {}
	Port: weights_2 | {}
	Port: weights_3 | {}
	Port: weights_4 | {}
	Port: weights_5 | {}
	Port: weights_6 | {}
	Port: weights_7 | {}
	Port: weights_8 | {}
	Port: weights_9 | {}
	Port: weights_10 | {}
	Port: weights_11 | {}
	Port: weights_12 | {}
	Port: weights_13 | {}
	Port: weights_14 | {}
	Port: weights_15 | {}
	Port: weights_16 | {}
	Port: weights_17 | {}
	Port: weights_18 | {}
	Port: weights_19 | {}
	Port: weights_20 | {}
	Port: weights_21 | {}
	Port: weights_22 | {}
	Port: weights_23 | {}
	Port: weights_24 | {}
	Port: weights_25 | {}
	Port: weights_26 | {}
	Port: weights_27 | {}
	Port: weights_28 | {}
	Port: weights_29 | {}
	Port: weights_30 | {}
	Port: weights_31 | {}
	Port: weights_32 | {}
	Port: weights_33 | {}
	Port: weights_34 | {}
	Port: weights_35 | {}
	Port: weights_36 | {}
	Port: weights_37 | {}
	Port: weights_38 | {}
	Port: weights_39 | {}
	Port: weights_40 | {}
	Port: weights_41 | {}
	Port: weights_42 | {}
	Port: weights_43 | {}
	Port: weights_44 | {}
	Port: weights_45 | {}
	Port: weights_46 | {}
	Port: weights_47 | {}
	Port: weights_48 | {}
	Port: weights_49 | {}
	Port: weights_50 | {}
	Port: weights_51 | {}
	Port: weights_52 | {}
	Port: weights_53 | {}
	Port: weights_54 | {}
	Port: weights_55 | {}
	Port: weights_56 | {}
	Port: weights_57 | {}
	Port: weights_58 | {}
	Port: weights_59 | {}
	Port: weights_60 | {}
	Port: weights_61 | {}
	Port: weights_62 | {}
	Port: weights_63 | {}
	Port: biases | {}
 - Input state : 
	Port: backProp<64, 8, 4> : agg_result_0 | {11 12 }
	Port: backProp<64, 8, 4> : w_l_plus1_0 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_1 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_2 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_3 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_4 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_5 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_6 | {5 6 }
	Port: backProp<64, 8, 4> : w_l_plus1_7 | {5 6 }
	Port: backProp<64, 8, 4> : p_read | {7 }
	Port: backProp<64, 8, 4> : p_read1 | {7 }
	Port: backProp<64, 8, 4> : p_read2 | {7 }
	Port: backProp<64, 8, 4> : p_read3 | {7 }
	Port: backProp<64, 8, 4> : input_0 | {5 6 }
	Port: backProp<64, 8, 4> : weights_0 | {5 6 }
	Port: backProp<64, 8, 4> : weights_1 | {5 6 }
	Port: backProp<64, 8, 4> : weights_2 | {5 6 }
	Port: backProp<64, 8, 4> : weights_3 | {5 6 }
	Port: backProp<64, 8, 4> : weights_4 | {5 6 }
	Port: backProp<64, 8, 4> : weights_5 | {5 6 }
	Port: backProp<64, 8, 4> : weights_6 | {5 6 }
	Port: backProp<64, 8, 4> : weights_7 | {5 6 }
	Port: backProp<64, 8, 4> : weights_8 | {5 6 }
	Port: backProp<64, 8, 4> : weights_9 | {5 6 }
	Port: backProp<64, 8, 4> : weights_10 | {5 6 }
	Port: backProp<64, 8, 4> : weights_11 | {5 6 }
	Port: backProp<64, 8, 4> : weights_12 | {5 6 }
	Port: backProp<64, 8, 4> : weights_13 | {5 6 }
	Port: backProp<64, 8, 4> : weights_14 | {5 6 }
	Port: backProp<64, 8, 4> : weights_15 | {5 6 }
	Port: backProp<64, 8, 4> : weights_16 | {5 6 }
	Port: backProp<64, 8, 4> : weights_17 | {5 6 }
	Port: backProp<64, 8, 4> : weights_18 | {5 6 }
	Port: backProp<64, 8, 4> : weights_19 | {5 6 }
	Port: backProp<64, 8, 4> : weights_20 | {5 6 }
	Port: backProp<64, 8, 4> : weights_21 | {5 6 }
	Port: backProp<64, 8, 4> : weights_22 | {5 6 }
	Port: backProp<64, 8, 4> : weights_23 | {5 6 }
	Port: backProp<64, 8, 4> : weights_24 | {5 6 }
	Port: backProp<64, 8, 4> : weights_25 | {5 6 }
	Port: backProp<64, 8, 4> : weights_26 | {5 6 }
	Port: backProp<64, 8, 4> : weights_27 | {5 6 }
	Port: backProp<64, 8, 4> : weights_28 | {5 6 }
	Port: backProp<64, 8, 4> : weights_29 | {5 6 }
	Port: backProp<64, 8, 4> : weights_30 | {5 6 }
	Port: backProp<64, 8, 4> : weights_31 | {5 6 }
	Port: backProp<64, 8, 4> : weights_32 | {5 6 }
	Port: backProp<64, 8, 4> : weights_33 | {5 6 }
	Port: backProp<64, 8, 4> : weights_34 | {5 6 }
	Port: backProp<64, 8, 4> : weights_35 | {5 6 }
	Port: backProp<64, 8, 4> : weights_36 | {5 6 }
	Port: backProp<64, 8, 4> : weights_37 | {5 6 }
	Port: backProp<64, 8, 4> : weights_38 | {5 6 }
	Port: backProp<64, 8, 4> : weights_39 | {5 6 }
	Port: backProp<64, 8, 4> : weights_40 | {5 6 }
	Port: backProp<64, 8, 4> : weights_41 | {5 6 }
	Port: backProp<64, 8, 4> : weights_42 | {5 6 }
	Port: backProp<64, 8, 4> : weights_43 | {5 6 }
	Port: backProp<64, 8, 4> : weights_44 | {5 6 }
	Port: backProp<64, 8, 4> : weights_45 | {5 6 }
	Port: backProp<64, 8, 4> : weights_46 | {5 6 }
	Port: backProp<64, 8, 4> : weights_47 | {5 6 }
	Port: backProp<64, 8, 4> : weights_48 | {5 6 }
	Port: backProp<64, 8, 4> : weights_49 | {5 6 }
	Port: backProp<64, 8, 4> : weights_50 | {5 6 }
	Port: backProp<64, 8, 4> : weights_51 | {5 6 }
	Port: backProp<64, 8, 4> : weights_52 | {5 6 }
	Port: backProp<64, 8, 4> : weights_53 | {5 6 }
	Port: backProp<64, 8, 4> : weights_54 | {5 6 }
	Port: backProp<64, 8, 4> : weights_55 | {5 6 }
	Port: backProp<64, 8, 4> : weights_56 | {5 6 }
	Port: backProp<64, 8, 4> : weights_57 | {5 6 }
	Port: backProp<64, 8, 4> : weights_58 | {5 6 }
	Port: backProp<64, 8, 4> : weights_59 | {5 6 }
	Port: backProp<64, 8, 4> : weights_60 | {5 6 }
	Port: backProp<64, 8, 4> : weights_61 | {5 6 }
	Port: backProp<64, 8, 4> : weights_62 | {5 6 }
	Port: backProp<64, 8, 4> : weights_63 | {5 6 }
	Port: backProp<64, 8, 4> : biases | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		C_0_addr : 1
		C_0_addr_17 : 1
		store_ln0 : 2
		store_ln0 : 2
		net_0_addr : 1
		net_0_addr_17 : 1
		store_ln0 : 2
		store_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 4
		store_ln0 : 1
		store_ln0 : 1
	State 5
	State 6
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467 |    0    |  3.912  |    35   |   194   |
|          | grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488 |    3    |  31.785 |   275   |   1007  |
|   call   |  grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 |    3    |  0.489  |    82   |   166   |
|          |         grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638         |    0    |  0.978  |    74   |    74   |
|          |          grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646         |    0    |  0.489  |    71   |    83   |
|          |         grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652         |    1    |  0.978  |    10   |    91   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        p_read_148_read_fu_206                        |    0    |    0    |    0    |    0    |
|   read   |                        p_read_149_read_fu_212                        |    0    |    0    |    0    |    0    |
|          |                        p_read_150_read_fu_218                        |    0    |    0    |    0    |    0    |
|          |                         p_read673_read_fu_224                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    7    |  38.631 |   547   |   1615  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|      C_0     |    0   |   50   |    4   |    0   |
|d_activation_0|    0   |   18   |    3   |    0   |
|     net_0    |    0   |   50   |    4   |    0   |
|  w_l_plus1_T |    0   |   25   |   13   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   143  |   24   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| p_read673_reg_674|   25   |
|p_read_148_reg_659|   25   |
|p_read_149_reg_664|   25   |
|p_read_150_reg_669|   25   |
+------------------+--------+
|       Total      |   100  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          grp_access_fu_246                          |  p0  |   4  |   3  |   12   ||    0    ||    20   |
|                          grp_access_fu_246                          |  p2  |   4  |   0  |    0   ||    0    ||    20   |
|                          grp_access_fu_275                          |  p0  |   4  |   3  |   12   ||    0    ||    20   |
|                          grp_access_fu_275                          |  p2  |   4  |   0  |    0   ||    0    ||    20   |
|                          grp_access_fu_304                          |  p0  |   4  |   3  |   12   ||    0    ||    20   |
|                          grp_access_fu_304                          |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 |  p2  |   2  |  25  |   50   ||    0    ||    9    |
| grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 |  p3  |   2  |  25  |   50   ||    0    ||    9    |
| grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 |  p4  |   2  |  25  |   50   ||    0    ||    9    |
| grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623 |  p5  |   2  |  25  |   50   ||    0    ||    9    |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                Total                                |      |      |      |   236  ||  5.586  ||    0    ||   156   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   38   |   547  |  1615  |    -   |
|   Memory  |    0   |    -   |    -   |   143  |   24   |    0   |
|Multiplexer|    -   |    -   |    5   |    0   |   156  |    -   |
|  Register |    -   |    -   |    -   |   100  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   44   |   790  |  1795  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
