# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RISCV32I_pipelined_project.srcs/sources_1/new/IF_stage.sv" \
"../../../../RISCV32I_pipelined_project.srcs/sources_1/new/Instruction_memory.sv" \
"../../../../RISCV32I_pipelined_project.srcs/sim_1/new/IF_stage_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
