simVerilogNetlistFileList = '(
    (("Design" "8bit_pipelined_adder") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("Design" "4bit_register") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("NCSU_Digital_Parts" "DFF") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("Design" "4bit_adder") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("Design" "fulladder") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("Design" "NCSU_Digital_Parts")
simVerilogNetlistFileCellList = '(
    ("Design" 
	("fulladder" "4bit_adder" "4bit_register" "8bit_pipelined_adder")
    ) 
    ("NCSU_Digital_Parts" 
	("DFF")
    )
)
hnlIncrementalDirectory = '"ihnl"
