[Inputs]
inp_clk
inp_hit
inp_regDst
inp_aluSrc
inp_memToReg
inp_regWrite
inp_memRead
inp_memWrite
inp_branch
=inp_address[15:0]=
=inp_data1[15:0]=
=inp_data2[15:0]=
=inp_immdate[15:0]=
=inp_rt[2:0]=
=inp_rd[2:0]=
=inp_aluOp[1:0]=
[Outputs]
out_regDst
out_aluSrc
out_memToReg
out_regWrite
out_memRead
out_memWrite
out_branch
=out_address[15:0]=
=out_data1[15:0]=
=out_data2[15:0]=
=out_immdate[15:0]=
=out_rt[2:0]=
=out_rd[2:0]=
=out_aluOp[1:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ID_EX

