// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module mem_4096x64(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [11:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [63:0] R1_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:4095];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg        _R0_en_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg [11:0] _R0_addr_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  always @(posedge R0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_en_d0 <= R0_en;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_addr_d0 <= R0_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  reg        _R1_en_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg [11:0] _R1_addr_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  always @(posedge R1_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R1_en_d0 <= R1_en;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R1_addr_d0 <= R1_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[0])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[1])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[2])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[3])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[4])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[5])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[6])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[7])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      reg [31:0] _RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        for (logic [12:0] i = 13'h0; i < 13'h1000; i += 13'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          Memory[i[11:0]] = _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _RANDOM = {`RANDOM};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_addr_d0 = _RANDOM[12:1];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R1_en_d0 = _RANDOM[13];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R1_addr_d0 = _RANDOM[25:14];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 64'bx;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 64'bx;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
endmodule

module ChiselSimpleDualPortMem(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
  input         clock,	// <stdin>:1729:11, :4741:11, :7753:11, :10765:11
  input  [11:0] raw1_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [63:0] raw1_dIn,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  output [63:0] raw1_dOut,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [7:0]  raw1_wstrb,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [11:0] raw2_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  output [63:0] raw2_dOut	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
);

  wire [63:0] _mem_ext_R0_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  wire [63:0] _mem_ext_R1_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg  [63:0] raw1_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  reg  [63:0] raw2_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:184:45
  always @(posedge clock) begin	// <stdin>:1729:11, :4741:11, :7753:11, :10765:11
    raw1_dOut_r <= _mem_ext_R1_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16, :184:45
    raw2_dOut_r <= _mem_ext_R0_data;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16, :184:45
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
        raw1_dOut_r = {_RANDOM[2'h0], _RANDOM[2'h1]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
        raw2_dOut_r = {_RANDOM[2'h2], _RANDOM[2'h3]};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_4096x64 mem_ext (	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    .R0_addr (raw2_addr),
    .R0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (raw1_addr),
    .R1_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (raw1_addr),
    .W0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .W0_clk  (clock),
    .W0_data (raw1_dIn),
    .W0_mask (raw1_wstrb)
  );
  assign raw1_dOut = raw1_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
  assign raw2_dOut = raw2_dOut_r;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7, :184:45
endmodule

// VCS coverage exclude_file
module ram_2x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [63:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:1863:11, :2251:11, :4875:11, :5263:11, :7887:11, :8275:11, :10899:11, :11287:11
                reset,	// <stdin>:1864:11, :2252:11, :4876:11, :5264:11, :7888:11, :8276:11, :10900:11, :11288:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:1863:11, :2251:11, :4875:11, :5263:11, :7887:11, :8275:11, :10899:11, :11287:11
    if (reset) begin	// <stdin>:1863:11, :2251:11, :4875:11, :5263:11, :7887:11, :8275:11, :10899:11, :11287:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1863:11, :2251:11, :4875:11, :5263:11, :7887:11, :8275:11, :10899:11, :11287:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue2_UInt0(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:1914:11, :2302:11, :4926:11, :5314:11, :7938:11, :8326:11, :10950:11, :11338:11, :19038:11, :20530:11, :22022:11, :23514:11
         reset,	// <stdin>:1915:11, :2303:11, :4927:11, :5315:11, :7939:11, :8327:11, :10951:11, :11339:11, :19039:11, :20531:11, :22023:11, :23515:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:1914:11, :2302:11, :4926:11, :5314:11, :7938:11, :8326:11, :10950:11, :11338:11, :19038:11, :20530:11, :22022:11, :23514:11
    if (reset) begin	// <stdin>:1914:11, :2302:11, :4926:11, :5314:11, :7938:11, :8326:11, :10950:11, :11338:11, :19038:11, :20530:11, :22022:11, :23514:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:1914:11, :2302:11, :4926:11, :5314:11, :7938:11, :8326:11, :10950:11, :11338:11, :19038:11, :20530:11, :22022:11, :23514:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Counter(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:1965:11, :2353:11, :4977:11, :5365:11, :7989:11, :8377:11, :11001:11, :11389:11
         reset,	// <stdin>:1966:11, :2354:11, :4978:11, :5366:11, :7990:11, :8378:11, :11002:11, :11390:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [2:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:1965:11, :2353:11, :4977:11, :5365:11, :7989:11, :8377:11, :11001:11, :11389:11
    if (reset)	// <stdin>:1965:11, :2353:11, :4977:11, :5365:11, :7989:11, :8377:11, :11001:11, :11389:11
      rCounter <= 3'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 3'h4;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

module Counter_1(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:1989:11, :2013:11, :2377:11, :2401:11, :5001:11, :5025:11, :5389:11, :5413:11, :8013:11, :8037:11, :8401:11, :8425:11, :11025:11, :11049:11, :11413:11, :11437:11
         reset,	// <stdin>:1990:11, :2014:11, :2378:11, :2402:11, :5002:11, :5026:11, :5390:11, :5414:11, :8014:11, :8038:11, :8402:11, :8426:11, :11026:11, :11050:11, :11414:11, :11438:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_empty,	// src/main/scala/chext/util/Counter.scala:7:14
         io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [1:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:1989:11, :2013:11, :2377:11, :2401:11, :5001:11, :5025:11, :5389:11, :5413:11, :8013:11, :8037:11, :8401:11, :8425:11, :11025:11, :11049:11, :11413:11, :11437:11
    if (reset)	// <stdin>:1989:11, :2013:11, :2377:11, :2401:11, :5001:11, :5025:11, :5389:11, :5413:11, :8013:11, :8037:11, :8401:11, :8425:11, :11025:11, :11049:11, :11413:11, :11437:11
      rCounter <= 2'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 2'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 2'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_empty = rCounter == 2'h0;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :26:24
  assign io_full = rCounter == 2'h2;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

module BasicReadWriteArbiter(	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
  input  clock,	// <stdin>:2037:11, :5049:11, :8061:11, :11073:11
         reset,	// <stdin>:2038:11, :5050:11, :8062:11, :11074:11
         rdReq,	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:27:17
         wrReq,	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:28:17
  output chooseRd	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:29:20
);

  reg       state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
  reg [2:0] count;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
  always @(posedge clock) begin	// <stdin>:2037:11, :5049:11, :8061:11, :11073:11
    if (reset) begin	// <stdin>:2037:11, :5049:11, :8061:11, :11073:11
      state <= 1'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30
      count <= 3'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
    end
    else if (state) begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
      automatic logic _GEN;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
      _GEN = ~wrReq | (&count);	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :32:30, :38:11, :45:18, :52:{10,18}, :55:40
      state <= ~_GEN & state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
      if (_GEN)	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
        count <= 3'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
      else	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :52:18, :55:40
        count <= count + 3'h1;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :48:24, :58:24
    end
    else begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
      automatic logic _GEN_0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
      _GEN_0 = ~rdReq | (&count);	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :32:30, :38:11, :42:{10,18}, :45:{18,40}
      state <= _GEN_0 | state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
      if (_GEN_0)	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
        count <= 3'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
      else	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
        count <= count + 3'h1;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :48:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30
        count = _RANDOM[/*Zero width*/ 1'b0][3:1];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30, :32:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign chooseRd = ~state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30, :34:21
endmodule

// VCS coverage exclude_file
module ram_4x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2079:11, :2434:11, :5091:11, :5446:11, :8103:11, :8458:11, :11115:11, :11470:11
                reset,	// <stdin>:2080:11, :2435:11, :5092:11, :5447:11, :8104:11, :8459:11, :11116:11, :11471:11
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire        io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [63:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [1:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire        do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire        do_enq = ~(empty & io_deq_ready) & io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:2079:11, :2434:11, :5091:11, :5446:11, :8103:11, :8458:11, :11115:11, :11470:11
    if (reset) begin	// <stdin>:2079:11, :2434:11, :5091:11, :5446:11, :8103:11, :8458:11, :11115:11, :11470:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2079:11, :2434:11, :5091:11, :5446:11, :8103:11, :8458:11, :11115:11, :11470:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module ReadWriteToRawBridge(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input         clock,	// <stdin>:2139:11, :5151:11, :8163:11, :11175:11
                reset,	// <stdin>:2140:11, :5152:11, :8164:11, :11176:11
  output        read_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input  [11:0] read_req_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output        read_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output        write_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input         write_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [11:0] write_req_bits_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [63:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [7:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input         write_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output        write_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output [11:0] raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [63:0] raw_dIn,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  input  [63:0] raw_dOut,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [7:0]  raw_wstrb	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire        _read_dataQueue_io_deq_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire [63:0] _read_dataQueue_io_deq_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire        _arbiter_arbiter_chooseRd;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:151:25
  wire        _ctrWriteResp_io_empty;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
  wire        _ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
  wire        _ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
  wire        _wrResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _rdResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        read_req_ready_0 = _arbiter_arbiter_chooseRd & ~_ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31, :151:25, :156:37, src/main/scala/chext/util/Counter.scala:33:17
  wire        write_req_ready_0 = ~_arbiter_arbiter_chooseRd & ~_ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32, :151:25, :157:{20,38}, src/main/scala/chext/util/Counter.scala:33:17
  wire        _read_T_1 = read_req_ready_0 & read_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:156:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _write_T_1 = write_req_ready_0 & write_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:157:38, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  wire        rdResp_valid =
    _rdResp_sinkBuffer_io_enq_ready & _read_dataQueue_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27, :194:23
  reg         write_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  wire        wrResp_valid = _wrResp_sinkBuffer_io_enq_ready & ~_ctrWriteResp_io_empty;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36, :208:23, src/main/scala/chext/util/Counter.scala:30:17
  always @(posedge clock) begin	// <stdin>:2139:11, :5151:11, :8163:11, :11175:11
    read_r <= _read_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    read_r_1 <= read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    write_r <= _write_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        read_r = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        write_r = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23, :205:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt64 rdResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rdResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_enq_bits  (_read_dataQueue_io_deq_bits),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .io_deq_ready (read_resp_ready),
    .io_deq_valid (read_resp_valid),
    .io_deq_bits  (read_resp_bits)
  );
  Queue2_UInt0 wrResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_deq_ready (write_resp_ready),
    .io_deq_valid (write_resp_valid)
  );
  Counter ctrRead (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_read_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_full  (_ctrRead_io_full)
  );
  Counter_1 ctrWrite (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_write_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (/* unused */),
    .io_full  (_ctrWrite_io_full)
  );
  Counter_1 ctrWriteResp (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
    .clock    (clock),
    .reset    (reset),
    .io_incEn (write_r),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (_ctrWriteResp_io_empty),
    .io_full  (/* unused */)
  );
  BasicReadWriteArbiter arbiter_arbiter (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:151:25
    .clock    (clock),
    .reset    (reset),
    .rdReq    (read_req_valid),
    .wrReq    (write_req_valid),
    .chooseRd (_arbiter_arbiter_chooseRd)
  );
  Queue4_UInt64 read_dataQueue (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (read_r_1),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    .io_enq_bits  (raw_dOut),
    .io_deq_ready (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_valid (_read_dataQueue_io_deq_valid),
    .io_deq_bits  (_read_dataQueue_io_deq_bits)
  );
  assign read_req_ready = read_req_ready_0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :156:37
  assign write_req_ready = write_req_ready_0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :157:38
  assign raw_addr = _write_T_1 ? write_req_bits_addr : read_req_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :159:22, :163:22, :164:16, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign raw_dIn = write_req_bits_data;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  assign raw_wstrb = _write_T_1 ? write_req_bits_strb : 8'h0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :146:13, :163:22, :166:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
endmodule

module ReadWriteToRawBridge_1(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input         clock,	// <stdin>:2494:11, :5506:11, :8518:11, :11530:11
                reset,	// <stdin>:2495:11, :5507:11, :8519:11, :11531:11
  output        read_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input  [11:0] read_req_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input         read_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output        read_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [11:0] raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  input  [63:0] raw_dOut	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire        _read_dataQueue_io_deq_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire [63:0] _read_dataQueue_io_deq_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire        _ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
  wire        _rdResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_T_1 = ~_ctrRead_io_full & read_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31, src/main/scala/chext/util/Counter.scala:33:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg         read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  wire        rdResp_valid =
    _rdResp_sinkBuffer_io_enq_ready & _read_dataQueue_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27, :194:23
  always @(posedge clock) begin	// <stdin>:2494:11, :5506:11, :8518:11, :11530:11
    read_r <= _read_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    read_r_1 <= read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        read_r = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt64 rdResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rdResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_enq_bits  (_read_dataQueue_io_deq_bits),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .io_deq_ready (read_resp_ready),
    .io_deq_valid (read_resp_valid),
    .io_deq_bits  (read_resp_bits)
  );
  Counter ctrRead (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_read_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_full  (_ctrRead_io_full)
  );
  Queue4_UInt64 read_dataQueue (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (read_r_1),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    .io_enq_bits  (raw_dOut),
    .io_deq_ready (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_valid (_read_dataQueue_io_deq_valid),
    .io_deq_bits  (_read_dataQueue_io_deq_bits)
  );
  assign read_req_ready = ~_ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :128:31, src/main/scala/chext/util/Counter.scala:33:17
  assign raw_addr = read_req_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
endmodule

module ChiselTrueDualPortRAM(	// src/main/scala/chext/ip/memory/RAM.scala:70:7
  input         clock,	// <stdin>:2606:11, :5618:11, :8630:11, :11642:11
                reset,	// <stdin>:2607:11, :5619:11, :8631:11, :11643:11
  output        read1_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input         read1_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input  [11:0] read1_req_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input         read1_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output        read1_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output [63:0] read1_resp_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output        read2_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  input         read2_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  input  [11:0] read2_req_bits,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  input         read2_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  output        read2_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  output [63:0] read2_resp_bits,	// src/main/scala/chext/ip/memory/RAM.scala:80:17
  output        write1_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input         write1_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input  [11:0] write1_req_bits_addr,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input  [63:0] write1_req_bits_data,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input  [7:0]  write1_req_bits_strb,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  input         write1_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:81:18
  output        write1_resp_valid	// src/main/scala/chext/ip/memory/RAM.scala:81:18
);

  wire [11:0] _bridge2_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [11:0] _bridge1_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [63:0] _bridge1_raw_dIn;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [7:0]  _bridge1_raw_wstrb;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [63:0] _rawMem_raw1_dOut;	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  wire [63:0] _rawMem_raw2_dOut;	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  ChiselSimpleDualPortMem rawMem (	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .clock      (clock),
    .raw1_addr  (_bridge1_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw1_dIn   (_bridge1_raw_dIn),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw1_dOut  (_rawMem_raw1_dOut),
    .raw1_wstrb (_bridge1_raw_wstrb),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw2_addr  (_bridge2_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_dOut  (_rawMem_raw2_dOut)
  );
  ReadWriteToRawBridge bridge1 (	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .clock               (clock),
    .reset               (reset),
    .read_req_ready      (read1_req_ready),
    .read_req_valid      (read1_req_valid),
    .read_req_bits       (read1_req_bits),
    .read_resp_ready     (read1_resp_ready),
    .read_resp_valid     (read1_resp_valid),
    .read_resp_bits      (read1_resp_bits),
    .write_req_ready     (write1_req_ready),
    .write_req_valid     (write1_req_valid),
    .write_req_bits_addr (write1_req_bits_addr),
    .write_req_bits_data (write1_req_bits_data),
    .write_req_bits_strb (write1_req_bits_strb),
    .write_resp_ready    (write1_resp_ready),
    .write_resp_valid    (write1_resp_valid),
    .raw_addr            (_bridge1_raw_addr),
    .raw_dIn             (_bridge1_raw_dIn),
    .raw_dOut            (_rawMem_raw1_dOut),	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .raw_wstrb           (_bridge1_raw_wstrb)
  );
  ReadWriteToRawBridge_1 bridge2 (	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (read2_req_ready),
    .read_req_valid  (read2_req_valid),
    .read_req_bits   (read2_req_bits),
    .read_resp_ready (read2_resp_ready),
    .read_resp_valid (read2_resp_valid),
    .read_resp_bits  (read2_resp_bits),
    .raw_addr        (_bridge2_raw_addr),
    .raw_dOut        (_rawMem_raw2_dOut)	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  );
endmodule

// VCS coverage exclude_file
module ram_2x28(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [27:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [27:0] W0_data
);

  reg [27:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[27:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 28'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrLenSizeBurstBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2642:11, :2950:11, :5654:11, :5962:11, :8666:11, :8974:11, :11678:11, :11986:11
                reset,	// <stdin>:2643:11, :2951:11, :5655:11, :5963:11, :8667:11, :8975:11, :11679:11, :11987:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [14:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [14:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [27:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2642:11, :2950:11, :5654:11, :5962:11, :8666:11, :8974:11, :11678:11, :11986:11
    if (reset) begin	// <stdin>:2642:11, :2950:11, :5654:11, :5962:11, :8666:11, :8974:11, :11678:11, :11986:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2642:11, :2950:11, :5654:11, :5962:11, :8666:11, :8974:11, :11678:11, :11986:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x28 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[14:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[22:15];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[25:23];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[27:26];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x18(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [17:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [17:0] W0_data
);

  reg [17:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[17:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 18'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrSizeLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:2693:11, :3001:11, :5705:11, :6013:11, :8717:11, :9025:11, :11729:11, :12037:11
                reset,	// <stdin>:2694:11, :3002:11, :5706:11, :6014:11, :8718:11, :9026:11, :11730:11, :12038:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [14:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [14:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [17:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2693:11, :3001:11, :5705:11, :6013:11, :8717:11, :9025:11, :11729:11, :12037:11
    if (reset) begin	// <stdin>:2693:11, :3001:11, :5705:11, :6013:11, :8717:11, :9025:11, :11729:11, :12037:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2693:11, :3001:11, :5705:11, :6013:11, :8717:11, :9025:11, :11729:11, :12037:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x18 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_size, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[14:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[17:15];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AddressGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
  input         clock,	// <stdin>:2744:11, :3052:11, :5756:11, :6064:11, :8768:11, :9076:11, :11780:11, :12088:11
                reset,	// <stdin>:2745:11, :3053:11, :5757:11, :6065:11, :8769:11, :9077:11, :11781:11, :12089:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [14:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output [14:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output [2:0]  sink_bits_size	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
);

  wire        _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _source__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [14:0] _source__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _source__sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [1:0]  _source__sourceBuffer_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  reg  [14:0] addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25
  reg  [7:0]  ctr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24
  reg         generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
  wire        sink__valid =
    _source__sourceBuffer_io_deq_valid & _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22, src/main/scala/chext/elastic/Buffer.scala:93:32, :148:30
  wire        last = ctr == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :76:22
  wire [21:0] _result_addr_T = {7'h0, addr} << _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :105:31, src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        last_1 = _source__sourceBuffer_io_deq_bits_len == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:76:22, :113:30, src/main/scala/chext/elastic/Buffer.scala:93:32
  always @(posedge clock) begin	// <stdin>:2744:11, :3052:11, :5756:11, :6064:11, :8768:11, :9076:11, :11780:11, :12088:11
    if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        if (~last) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
          if (_source__sourceBuffer_io_deq_bits_burst == 2'h1)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:84:28, src/main/scala/chext/elastic/Buffer.scala:93:32
            addr <= addr + 15'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24
          else if (_source__sourceBuffer_io_deq_bits_burst == 2'h2)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:86:34, src/main/scala/chext/elastic/Buffer.scala:93:32
            addr <=
              addr & {7'h7F, ~_source__sourceBuffer_io_deq_bits_len} | addr + 15'h1
              & {7'h0, _source__sourceBuffer_io_deq_bits_len};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24, :87:35, :88:23, :89:{25,34,44,51}, :105:31, src/main/scala/chext/elastic/Buffer.scala:93:32
          ctr <= ctr - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :82:20
        end
      end
      else if (~last_1) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
        addr <=
          (_source__sourceBuffer_io_deq_bits_addr
           >> _source__sourceBuffer_io_deq_bits_size) + 15'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24, :119:{32,49}, src/main/scala/chext/elastic/Buffer.scala:93:32
        ctr <= _source__sourceBuffer_io_deq_bits_len - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :120:28, src/main/scala/chext/elastic/Buffer.scala:93:32
      end
    end
    if (reset)	// <stdin>:2744:11, :3052:11, :5756:11, :6064:11, :8768:11, :9076:11, :11780:11, :12088:11
      generating <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :69:35
    else if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last & generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
      else	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last_1 | generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        addr = _RANDOM[/*Zero width*/ 1'b0][14:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25
        ctr = _RANDOM[/*Zero width*/ 1'b0][22:15];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25, :66:24
        generating = _RANDOM[/*Zero width*/ 1'b0][23];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25, :69:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddrLenSizeBurstBundle source__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (source_ready),
    .io_enq_valid      (source_valid),
    .io_enq_bits_addr  (source_bits_addr),
    .io_enq_bits_len   (source_bits_len),
    .io_enq_bits_size  (source_bits_size),
    .io_enq_bits_burst (source_bits_burst),
    .io_deq_ready      (sink__valid & (generating ? last : last_1)),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :74:{22,38}, :75:22, :76:22, :78:18, :113:30, :115:18, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid      (_source__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr  (_source__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_len   (_source__sourceBuffer_io_deq_bits_len),
    .io_deq_bits_size  (_source__sourceBuffer_io_deq_bits_size),
    .io_deq_bits_burst (_source__sourceBuffer_io_deq_bits_burst)
  );
  Queue2_AddrSizeLastBundle sink__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sink__sinkBuffer_io_enq_ready),
    .io_enq_valid     (sink__valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
    .io_enq_bits_addr
      (~generating | _source__sourceBuffer_io_deq_bits_burst == 2'h0
         ? _source__sourceBuffer_io_deq_bits_addr
         : _result_addr_T[14:0]),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :75:22, :93:{26,47}, :105:{23,31}, src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_enq_bits_size (_source__sourceBuffer_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_last (generating ? last : last_1),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :75:22, :76:22, :93:47, :113:30, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_deq_ready     (sink_ready),
    .io_deq_valid     (sink_valid),
    .io_deq_bits_addr (sink_bits_addr),
    .io_deq_bits_size (sink_bits_size)
  );
endmodule

// VCS coverage exclude_file
module ram_4x1(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0] R0_addr,
  input        R0_en,
               R0_clk,
  output       R0_data,
  input  [1:0] W0_addr,
  input        W0_en,
               W0_clk,
               W0_data
);

  reg Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM[0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:2848:11, :3245:11, :5860:11, :6257:11, :8872:11, :9269:11, :11884:11, :12281:11
         reset,	// <stdin>:2849:11, :3246:11, :5861:11, :6258:11, :8873:11, :9270:11, :11885:11, :12282:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2848:11, :3245:11, :5860:11, :6257:11, :8872:11, :9269:11, :11884:11, :12281:11
    if (reset) begin	// <stdin>:2848:11, :3245:11, :5860:11, :6257:11, :8872:11, :9269:11, :11884:11, :12281:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2848:11, :3245:11, :5860:11, :6257:11, :8872:11, :9269:11, :11884:11, :12281:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x1 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_last)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x1(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  R0_addr,
         R0_en,
         R0_clk,
  output R0_data,
  input  W0_addr,
         W0_en,
         W0_clk,
         W0_data
);

  reg Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:2899:11, :3296:11, :5911:11, :6308:11, :8923:11, :9320:11, :11935:11, :12332:11
         reset,	// <stdin>:2900:11, :3297:11, :5912:11, :6309:11, :8924:11, :9321:11, :11936:11, :12333:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2899:11, :3296:11, :5911:11, :6308:11, :8923:11, :9320:11, :11935:11, :12332:11
    if (reset) begin	// <stdin>:2899:11, :3296:11, :5911:11, :6308:11, :8923:11, :9320:11, :11935:11, :12332:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2899:11, :3296:11, :5911:11, :6308:11, :8923:11, :9320:11, :11935:11, :12332:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x1 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_last)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module StrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input  [14:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output [14:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output [7:0]  sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
);

  wire [9:0] _upperByteIndex_T_4 =
    ({7'h0, (source_bits_addr[2:0] >> source_bits_size) + 3'h1} << source_bits_size)
    - 10'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:147:25, :153:{34,42,55,67}, :166:47
  assign source_ready = sink_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_valid = source_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_bits_addr = source_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_bits_strb =
    {_upperByteIndex_T_4 > 10'h6,
     _upperByteIndex_T_4 > 10'h5 & source_bits_addr[2:0] != 3'h7,
     _upperByteIndex_T_4 > 10'h4 & source_bits_addr[2:1] != 2'h3,
     (|(_upperByteIndex_T_4[9:2])) & source_bits_addr[2:0] < 3'h5,
     _upperByteIndex_T_4 > 10'h2 & ~(source_bits_addr[2]),
     (|(_upperByteIndex_T_4[9:1])) & source_bits_addr[2:0] < 3'h3,
     (|_upperByteIndex_T_4) & source_bits_addr[2:0] < 3'h2,
     source_bits_addr[2:0] == 3'h0};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7, :147:25, :153:67, :166:{18,37,47}, :168:10
endmodule

module AddressStrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:173:7
  input         clock,	// <stdin>:3218:11, :6230:11, :9242:11, :12254:11
                reset,	// <stdin>:3219:11, :6231:11, :9243:11, :12255:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [14:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output [14:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output [7:0]  sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
);

  wire        _strobeGenerator_source_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
  wire        _addressGenerator_sink_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  wire [14:0] _addressGenerator_sink_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  wire [2:0]  _addressGenerator_sink_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  AddressGenerator addressGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (source_ready),
    .source_valid      (source_valid),
    .source_bits_addr  (source_bits_addr),
    .source_bits_len   (source_bits_len),
    .source_bits_size  (source_bits_size),
    .source_bits_burst (source_bits_burst),
    .sink_ready        (_strobeGenerator_source_ready),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
    .sink_valid        (_addressGenerator_sink_valid),
    .sink_bits_addr    (_addressGenerator_sink_bits_addr),
    .sink_bits_size    (_addressGenerator_sink_bits_size)
  );
  StrobeGenerator strobeGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
    .source_ready     (_strobeGenerator_source_ready),
    .source_valid     (_addressGenerator_sink_valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .source_bits_addr (_addressGenerator_sink_bits_addr),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .source_bits_size (_addressGenerator_sink_bits_size),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .sink_ready       (sink_ready),
    .sink_valid       (sink_valid),
    .sink_bits_addr   (sink_bits_addr),
    .sink_bits_strb   (sink_bits_strb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [1:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:3347:11, :6359:11, :9371:11, :12383:11, :15601:11, :16179:11
               reset,	// <stdin>:3348:11, :6360:11, :9372:11, :12384:11, :15602:11, :16180:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:3347:11, :6359:11, :9371:11, :12383:11, :15601:11, :16179:11
    if (reset) begin	// <stdin>:3347:11, :6359:11, :9371:11, :12383:11, :15601:11, :16179:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3347:11, :6359:11, :9371:11, :12383:11, :15601:11, :16179:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Axi4FullToReadWriteBridge(	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  input         clock,	// <stdin>:3398:11, :6410:11, :9422:11, :12434:11
                reset,	// <stdin>:3399:11, :6411:11, :9423:11, :12435:11
  output        s_axi_ar_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_ar_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [14:0] s_axi_ar_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_ar_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]  s_axi_ar_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]  s_axi_ar_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_r_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [63:0] s_axi_r_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_bits_last,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
                s_axi_aw_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_aw_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [14:0] s_axi_aw_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_aw_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]  s_axi_aw_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]  s_axi_aw_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_w_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_w_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [63:0] s_axi_w_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_w_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_b_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_b_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [1:0]  s_axi_b_bits_resp,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         read_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output [11:0] read_req_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         read_resp_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input  [63:0] read_resp_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         write_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output        write_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [11:0] write_req_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [63:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [7:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output        write_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  input         write_resp_valid	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
);

  wire        write_idLastJoined_ready;	// src/main/scala/chext/elastic/Arrival.scala:65:28
  wire        _write_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] write_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _write_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
  wire        _read_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] read_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _read_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  wire        _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _write_addressStrobeGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _write_addressStrobeGenerator_sink_valid;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [14:0] _write_addressStrobeGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [7:0]  _write_addressStrobeGenerator_sink_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_addressGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire [14:0] _read_addressGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  reg         read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] read_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        read_fork1_replicate1_last =
    read_fork1_replicate1_idx == {7'h0, _read_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:{17,27}
  assign _read_fork1_replicate1_len_T = {1'h0, s_axi_ar_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27
  wire        _read_fork1_replicate1_T =
    s_axi_ar_valid & _read_fork1_eagerFork_result_valid_T
    & _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _read_fork1_replicate1_T_2 = _read_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  assign read_fork1_replicate1_idx =
    read_fork1_replicate1_generating_ ? read_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _read_fork1_eagerFork_result_valid_T = ~read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 =
    _read_fork1_replicate1_T
    & (read_fork1_replicate1_generating_
         ? read_fork1_replicate1_last
         : ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2)
    | read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 =
    _read_addressGenerator_source_ready | read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire        s_axi_ar_ready_0 =
    read_fork1_eagerFork_s_axi_ar_ready_qual1_0
    & read_fork1_eagerFork_s_axi_ar_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        s_axi_r_valid_0 =
    read_resp_valid & _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        read_resp_ready_0 = s_axi_r_ready & s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg         write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] write_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        write_fork1_replicate1_last =
    write_fork1_replicate1_idx == {7'h0, _write_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:17, :89:27
  assign _write_fork1_replicate1_len_T = {1'h0, s_axi_aw_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27, :89:27
  wire        _write_fork1_replicate1_T =
    s_axi_aw_valid & _write_fork1_eagerFork_result_valid_T
    & _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _write_fork1_replicate1_T_2 = _write_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, :89:27
  assign write_fork1_replicate1_idx =
    write_fork1_replicate1_generating_ ? write_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _write_fork1_eagerFork_result_valid_T = ~write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 =
    _write_fork1_replicate1_T
    & (write_fork1_replicate1_generating_
         ? write_fork1_replicate1_last
         : ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2)
    | write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 =
    _write_addressStrobeGenerator_source_ready | write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_aw_ready_0 =
    write_fork1_eagerFork_s_axi_aw_ready_qual1_0
    & write_fork1_eagerFork_s_axi_aw_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        write_req_valid_0 =
    _write_addressStrobeGenerator_sink_valid & s_axi_w_valid;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_w_ready_0 = write_req_ready & write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  wire        write_idLastJoined_valid =
    _write_fork1_replicate1_sinkBuffer_io_deq_valid & write_resp_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        write_resp_ready_0 = write_idLastJoined_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  assign write_idLastJoined_ready =
    _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Join.scala:41:55
  always @(posedge clock) begin	// <stdin>:3398:11, :6410:11, :9422:11, :12434:11
    if (reset) begin	// <stdin>:3398:11, :6410:11, :9422:11, :12434:11
      read_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      read_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      write_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    end
    else begin	// <stdin>:3398:11, :6410:11, :9422:11, :12434:11
      if (_read_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (read_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          read_fork1_replicate1_generating_ <=
            ~read_fork1_replicate1_last & read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          read_fork1_replicate1_idx_ <= read_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN =
            ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
          read_fork1_replicate1_generating_ <= ~_GEN | read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            read_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      read_fork1_eagerFork_regs_0 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_fork1_eagerFork_regs_1 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (_write_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (write_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          write_fork1_replicate1_generating_ <=
            ~write_fork1_replicate1_last & write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          write_fork1_replicate1_idx_ <= write_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN_0 =
            ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
          write_fork1_replicate1_generating_ <=
            ~_GEN_0 | write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN_0)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            write_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      write_fork1_eagerFork_regs_0 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_fork1_eagerFork_regs_1 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        end	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_generating_ = _RANDOM[1'h0][0];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_idx_ = _RANDOM[1'h0][16:1];	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_0 = _RANDOM[1'h0][17];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_1 = _RANDOM[1'h0][18];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_generating_ = _RANDOM[1'h0][19];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_idx_ = {_RANDOM[1'h0][31:20], _RANDOM[1'h1][3:0]};	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_0 = _RANDOM[1'h1][4];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_1 = _RANDOM[1'h1][5];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressGenerator read_addressGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_read_addressGenerator_source_ready),
    .source_valid      (s_axi_ar_valid & ~read_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_ar_bits_addr),
    .source_bits_len   (s_axi_ar_bits_len),
    .source_bits_size  (s_axi_ar_bits_size),
    .source_bits_burst (s_axi_ar_bits_burst),
    .sink_ready        (read_req_ready),
    .sink_valid        (read_req_valid),
    .sink_bits_addr    (_read_addressGenerator_sink_bits_addr),
    .sink_bits_size    (/* unused */)
  );
  Queue4_IdLastBundle read_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (read_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_last (s_axi_r_bits_last)
  );
  Queue2_IdLastBundle read_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_read_fork1_replicate1_T
       & (read_fork1_replicate1_generating_ | (|_read_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
    .io_enq_bits_last (read_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  AddressStrobeGenerator write_addressStrobeGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_write_addressStrobeGenerator_source_ready),
    .source_valid      (s_axi_aw_valid & ~write_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_aw_bits_addr),
    .source_bits_len   (s_axi_aw_bits_len),
    .source_bits_size  (s_axi_aw_bits_size),
    .source_bits_burst (s_axi_aw_bits_burst),
    .sink_ready        (s_axi_w_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .sink_valid        (_write_addressStrobeGenerator_sink_valid),
    .sink_bits_addr    (_write_addressStrobeGenerator_sink_bits_addr),
    .sink_bits_strb    (_write_addressStrobeGenerator_sink_bits_strb)
  );
  Queue4_IdLastBundle write_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (write_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffer_io_deq_bits_last)
  );
  Queue2_IdLastBundle write_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_write_fork1_replicate1_T
       & (write_fork1_replicate1_generating_ | (|_write_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
    .io_enq_bits_last (write_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  Queue2_WriteResponseChannel write_arrival1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (write_idLastJoined_ready & _write_fork1_replicate1_sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Arrival.scala:36:25, :65:{28,45}, src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/AxiBridges.scala:130:23
    .io_enq_bits_resp (2'h0),	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    .io_deq_ready     (s_axi_b_ready),
    .io_deq_valid     (s_axi_b_valid),
    .io_deq_bits_resp (s_axi_b_bits_resp)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_valid = s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_bits_data = read_resp_bits;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_aw_ready = s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_w_ready = s_axi_w_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign read_req_bits = _read_addressGenerator_sink_bits_addr[14:3];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :33:34, :62:24
  assign read_resp_ready = read_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_valid = write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_addr = _write_addressStrobeGenerator_sink_bits_addr[14:3];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :111:37
  assign write_req_bits_data = s_axi_w_bits_data;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_strb =
    _write_addressStrobeGenerator_sink_bits_strb & s_axi_w_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :113:37
  assign write_resp_ready = write_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
endmodule

// VCS coverage exclude_file
module ram_2x11(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [10:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [10:0] W0_data
);

  reg [10:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[10:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 11'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:3668:11, :3770:11, :6680:11, :6782:11, :9692:11, :9794:11, :12704:11, :12806:11, :13777:11, :13879:11
               reset,	// <stdin>:3669:11, :3771:11, :6681:11, :6783:11, :9693:11, :9795:11, :12705:11, :12807:11, :13778:11, :13880:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0] io_deq_bits_prot	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [10:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:3668:11, :3770:11, :6680:11, :6782:11, :9692:11, :9794:11, :12704:11, :12806:11, :13777:11, :13879:11
    if (reset) begin	// <stdin>:3668:11, :3770:11, :6680:11, :6782:11, :9692:11, :9794:11, :12704:11, :12806:11, :13777:11, :13879:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3668:11, :3770:11, :6680:11, :6782:11, :9692:11, :9794:11, :12704:11, :12806:11, :13777:11, :13879:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x11 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_prot, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_prot = _ram_ext_R0_data[10:8];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x34(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [33:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [33:0] W0_data
);

  reg [33:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[33:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 34'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:3719:11, :6731:11, :9743:11, :12755:11, :13828:11, :14313:11, :17067:11
                reset,	// <stdin>:3720:11, :6732:11, :9744:11, :12756:11, :13829:11, :14314:11, :17068:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [33:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:3719:11, :6731:11, :9743:11, :12755:11, :13828:11, :14313:11, :17067:11
    if (reset) begin	// <stdin>:3719:11, :6731:11, :9743:11, :12755:11, :13828:11, :14313:11, :17067:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3719:11, :6731:11, :9743:11, :12755:11, :13828:11, :14313:11, :17067:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x34 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x36(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [35:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [35:0] W0_data
);

  reg [35:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[35:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 36'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:3821:11, :6833:11, :9845:11, :12857:11, :13930:11, :14415:11, :17169:11
                reset,	// <stdin>:3822:11, :6834:11, :9846:11, :12858:11, :13931:11, :14416:11, :17170:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_strb	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [35:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:3821:11, :6833:11, :9845:11, :12857:11, :13930:11, :14415:11, :17169:11
    if (reset) begin	// <stdin>:3821:11, :6833:11, :9845:11, :12857:11, :13930:11, :14415:11, :17169:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3821:11, :6833:11, :9845:11, :12857:11, :13930:11, :14415:11, :17169:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x36 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_strb, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = _ram_ext_R0_data[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_WriteResponseChannel_1(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:3872:11, :6884:11, :9896:11, :12908:11, :13981:11, :14466:11, :17220:11
               reset,	// <stdin>:3873:11, :6885:11, :9897:11, :12909:11, :13982:11, :14467:11, :17221:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:3872:11, :6884:11, :9896:11, :12908:11, :13981:11, :14466:11, :17220:11
    if (reset) begin	// <stdin>:3872:11, :6884:11, :9896:11, :12908:11, :13981:11, :14466:11, :17220:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:3872:11, :6884:11, :9896:11, :12908:11, :13981:11, :14466:11, :17220:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue1_AddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:3923:11, :4015:11, :6935:11, :7027:11, :9947:11, :10039:11, :12959:11, :13051:11, :14032:11, :14124:11
               reset,	// <stdin>:3924:11, :4016:11, :6936:11, :7028:11, :9948:11, :10040:11, :12960:11, :13052:11, :14033:11, :14125:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0] io_deq_bits_addr	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [10:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:3923:11, :4015:11, :6935:11, :7027:11, :9947:11, :10039:11, :12959:11, :13051:11, :14032:11, :14124:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {io_enq_bits_prot, io_enq_bits_addr};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// <stdin>:3923:11, :4015:11, :6935:11, :7027:11, :9947:11, :10039:11, :12959:11, :13051:11, :14032:11, :14124:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = _RANDOM[/*Zero width*/ 1'b0][11:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_addr = ram[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:3969:11, :6981:11, :9993:11, :13005:11, :14078:11
                reset,	// <stdin>:3970:11, :6982:11, :9994:11, :13006:11, :14079:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [33:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:3969:11, :6981:11, :9993:11, :13005:11, :14078:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {2'h0, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
    if (reset)	// <stdin>:3969:11, :6981:11, :9993:11, :13005:11, :14078:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][2:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_data = ram[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = ram[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:4061:11, :7073:11, :10085:11, :13097:11, :14170:11
                reset,	// <stdin>:4062:11, :7074:11, :10086:11, :13098:11, :14171:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_strb	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [35:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:4061:11, :7073:11, :10085:11, :13097:11, :14170:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {io_enq_bits_strb, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// <stdin>:4061:11, :7073:11, :10085:11, :13097:11, :14170:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][4:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_data = ram[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = ram[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:4107:11, :7119:11, :10131:11, :13143:11, :14216:11
         reset,	// <stdin>:4108:11, :7120:11, :10132:11, :13144:11, :14217:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:4107:11, :7119:11, :10131:11, :13143:11, :14216:11
    if (reset)	// <stdin>:4107:11, :7119:11, :10131:11, :13143:11, :14216:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else begin	// <stdin>:4107:11, :7119:11, :10131:11, :13143:11, :14216:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
      if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
endmodule

module Queue2_Desc(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:4153:11, :7165:11, :10177:11, :13189:11
                reset,	// <stdin>:4154:11, :7166:11, :10178:11, :13190:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [41:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [11:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_flags,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [41:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [11:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_flags	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [63:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:4153:11, :7165:11, :10177:11, :13189:11
    if (reset) begin	// <stdin>:4153:11, :7165:11, :10177:11, :13189:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:4153:11, :7165:11, :10177:11, :13189:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_flags, io_enq_bits_len, io_enq_bits_id, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[41:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_id = _ram_ext_R0_data[53:42];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[61:54];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_flags = _ram_ext_R0_data[63:62];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module ReadEngine(	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
  input         clock,	// <stdin>:4204:11, :7216:11, :10228:11, :13240:11
                reset,	// <stdin>:4205:11, :7217:11, :10229:11, :13241:11
  output        s_axi_desc_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input         s_axi_desc_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [14:0] s_axi_desc_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [7:0]  s_axi_desc_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [2:0]  s_axi_desc_ar_bits_size,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [1:0]  s_axi_desc_ar_bits_burst,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input         s_axi_desc_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output        s_axi_desc_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output [63:0] s_axi_desc_r_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output        s_axi_desc_r_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
                s_axi_desc_aw_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input         s_axi_desc_aw_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [14:0] s_axi_desc_aw_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [7:0]  s_axi_desc_aw_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [2:0]  s_axi_desc_aw_bits_size,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [1:0]  s_axi_desc_aw_bits_burst,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output        s_axi_desc_w_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input         s_axi_desc_w_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [63:0] s_axi_desc_w_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input  [7:0]  s_axi_desc_w_bits_strb,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  input         s_axi_desc_b_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output        s_axi_desc_b_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output [1:0]  s_axi_desc_b_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:47:22
  output        s_axi_ctrl_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input         s_axi_ctrl_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input  [7:0]  s_axi_ctrl_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input  [2:0]  s_axi_ctrl_ar_bits_prot,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input         s_axi_ctrl_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output        s_axi_ctrl_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output [31:0] s_axi_ctrl_r_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output [1:0]  s_axi_ctrl_r_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output        s_axi_ctrl_aw_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input         s_axi_ctrl_aw_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input  [7:0]  s_axi_ctrl_aw_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input  [2:0]  s_axi_ctrl_aw_bits_prot,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output        s_axi_ctrl_w_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input         s_axi_ctrl_w_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input  [31:0] s_axi_ctrl_w_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input  [3:0]  s_axi_ctrl_w_bits_strb,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input         s_axi_ctrl_b_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output        s_axi_ctrl_b_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  output [1:0]  s_axi_ctrl_b_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:48:22
  input         m_axi_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
  output        m_axi_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
  output [9:0]  m_axi_ar_bits_id,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
  output [11:0] m_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
  output [7:0]  m_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
  output        m_axi_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
  input         m_axi_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
                m_axi_r_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:49:17
                start,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:50:17
  output        busy	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:51:16
);

  wire        m_axi_ar_valid_0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:206:26, :209:43, :267:17, src/main/scala/chisel3/util/Decoupled.scala:67:20
  wire        _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [41:0] _sinkBuffered__sinkBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [11:0] _sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [1:0]  _sinkBuffered__sinkBuffer_io_deq_bits_flags;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrReqData__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReqData__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0] _wrReqData__deq_q_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [3:0]  _wrReqData__deq_q_io_deq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]  _wrReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [31:0] _rdRespQueue__io_deq_bits_data;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [1:0]  _rdRespQueue__io_deq_bits_resp;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]  _rdReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _s_axil__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [31:0] _s_axil__sourceBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axil__sourceBuffer_2_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axil__sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_1_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axil__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _descMem_bridge_read_req_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire [11:0] _descMem_bridge_read_req_bits;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire        _descMem_bridge_read_resp_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire        _descMem_bridge_write_req_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire [11:0] _descMem_bridge_write_req_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire [63:0] _descMem_bridge_write_req_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire [7:0]  _descMem_bridge_write_req_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire        _descMem_bridge_write_resp_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
  wire        _descMem_mem_read1_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire        _descMem_mem_read1_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire [63:0] _descMem_mem_read1_resp_bits;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire        _descMem_mem_read2_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire        _descMem_mem_read2_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire [63:0] _descMem_mem_read2_resp_bits;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire        _descMem_mem_write1_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  wire        _descMem_mem_write1_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  reg         regBusy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32
  reg  [63:0] regCounter;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35
  reg  [31:0] regDescIndex;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37
  reg  [31:0] regDescCount;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:61:37
  wire        rdReq = _rdReq__deq_q_io_deq_valid & _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36, :226:35, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        wrReq =
    _wrReq__deq_q_io_deq_valid & _wrReqData__deq_q_io_deq_valid
    & _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36, :265:54, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg  [63:0] impl_count;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:125:24
  reg  [63:0] impl_stg1_count;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:128:29
  reg  [63:0] impl_stg1_idx;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:129:27
  reg  [63:0] impl_stg2_count;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:132:29
  reg  [47:0] impl_stg2_waitCycles;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34
  reg  [31:0] impl_stg3_expected;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:138:32
  reg  [31:0] impl_stg3_received;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:139:32
  wire        _GEN = impl_stg1_count < impl_count;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:125:24, :128:29, :166:23
  wire        rdDesc_req_valid = regBusy & _GEN;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :166:{23,32}, :267:17, src/main/scala/chisel3/util/Decoupled.scala:67:20
  wire        impl_rvDesc_valid = regBusy & _sinkBuffered__sinkBuffer_io_deq_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :267:17, src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Connect.scala:11:16, src/main/scala/chisel3/util/Decoupled.scala:67:20
  wire        _GEN_0 =
    _sinkBuffered__sinkBuffer_io_enq_ready & _descMem_mem_read2_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21, src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [41:0] desc_addr = _descMem_mem_read2_resp_bits[41:0];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21, :182:26, :183:26
  wire [11:0] desc_id = _descMem_mem_read2_resp_bits[53:42];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21, :182:26, :184:24
  wire [7:0]  desc_len = _descMem_mem_read2_resp_bits[61:54];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21, :182:26, :185:25
  wire [1:0]  desc_flags = _descMem_mem_read2_resp_bits[63:62];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21, :182:26, :186:27
  wire        _GEN_1 = impl_stg2_waitCycles == 48'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34, :192:32
  wire        _GEN_2 = desc_flags == 2'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:182:26, :193:29
  wire        _GEN_3 = _GEN_0 & _GEN_1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:192:{32,41}, :193:47, src/main/scala/chext/elastic/Arrival.scala:36:25, :65:{28,45}
  wire        _GEN_4 = _sinkBuffered__sinkBuffer_io_deq_bits_flags == 2'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:193:29, :209:25, src/main/scala/chext/elastic/Buffer.scala:131:30
  assign m_axi_ar_valid_0 = regBusy & impl_rvDesc_valid & _GEN_4;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :206:26, :209:{25,43}, :267:17, src/main/scala/chext/elastic/Connect.scala:11:16, src/main/scala/chisel3/util/Decoupled.scala:67:20
  always @(posedge clock) begin	// <stdin>:4204:11, :7216:11, :10228:11, :13240:11
    if (reset) begin	// <stdin>:4204:11, :7216:11, :10228:11, :13240:11
      regBusy <= 1'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32
      regCounter <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35
      regDescIndex <= 32'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37
      regDescCount <= 32'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :61:37
      impl_count <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :125:24
      impl_stg1_count <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :128:29
      impl_stg1_idx <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :129:27
      impl_stg2_count <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :132:29
      impl_stg2_waitCycles <= 48'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34
      impl_stg3_expected <= 32'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :138:32
      impl_stg3_received <= 32'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :139:32
    end
    else begin	// <stdin>:4204:11, :7216:11, :10228:11, :13240:11
      automatic logic        _GEN_5;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:270:16
      automatic logic [63:0] _GEN_6;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:148:13
      _GEN_5 = start | wrReq & _wrReq__deq_q_io_deq_bits_addr[7:2] == 6'h5;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:248:{41,60}, :270:16, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54, :268:39, src/main/scala/chisel3/util/Decoupled.scala:362:21
      _GEN_6 = {32'h0, regDescCount};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :61:37, :148:13
      if (regBusy) begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32
        regBusy <=
          ~(impl_stg2_count == 64'h0 & impl_stg3_expected == impl_stg3_received)
          & regBusy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :58:35, :132:29, :134:36, :138:32, :139:32, :141:39, :242:{26,44}, :243:17
        regCounter <= regCounter + 64'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :251:30
        if (_GEN & _descMem_mem_read2_req_ready & rdDesc_req_valid) begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21, :129:27, :166:{23,32}, :169:31, :170:20, :267:17, src/main/scala/chisel3/util/Decoupled.scala:67:20
          impl_stg1_count <= impl_stg1_count + 64'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:128:29, :171:36, :251:30
          impl_stg1_idx <= impl_stg1_idx + 64'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:129:27, :170:32, :251:30
        end
        if (_GEN_3)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:192:41, :193:47, src/main/scala/chext/elastic/Arrival.scala:36:25, :65:45
          impl_stg2_count <= impl_stg2_count - 64'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:132:29, :201:38
        if (~_GEN_3 | _GEN_2) begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:176:35, :192:41, :193:{29,47}, src/main/scala/chext/elastic/Arrival.scala:36:25, :65:45
          if (|impl_stg2_waitCycles)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34, :176:28
            impl_stg2_waitCycles <= impl_stg2_waitCycles - 48'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34, :177:44
        end
        else	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:176:35, :192:41, :193:47, src/main/scala/chext/elastic/Arrival.scala:65:45
          impl_stg2_waitCycles <= {6'h0, desc_addr};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34, :182:26, :198:31
        if (_GEN_0 & _GEN_1 & _GEN_2)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:138:32, :192:{32,41}, :193:{29,47}, :195:29, src/main/scala/chext/elastic/Arrival.scala:65:{28,45}
          impl_stg3_expected <= impl_stg3_expected + 32'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:138:32, :195:46
        if (regBusy & m_axi_r_valid & m_axi_r_bits_last)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :238:26
          impl_stg3_received <= impl_stg3_received + 32'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:139:32, :195:46, :239:40
      end
      else if (_GEN_5) begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:270:16
        regBusy <= |regDescCount;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :61:37, :159:25
        regCounter <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35
        impl_stg1_count <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :128:29
        impl_stg1_idx <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:58:35, :129:27
        impl_stg2_count <= _GEN_6;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:132:29, :148:13
        impl_stg2_waitCycles <= 48'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:135:34
        impl_stg3_expected <= 32'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :138:32
        impl_stg3_received <= 32'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :139:32
      end
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[7:2] == 6'h3)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, :254:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        regDescIndex <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : regDescIndex[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : regDescIndex[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : regDescIndex[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : regDescIndex[7:0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:60:37, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[7:2] == 6'h4)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:61:37, :254:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        regDescCount <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : regDescCount[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : regDescCount[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : regDescCount[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : regDescCount[7:0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:61:37, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (regBusy | ~_GEN_5) begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :125:24, :267:17, :270:{16,29}
      end
      else	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:125:24, :267:17, :270:29
        impl_count <= _GEN_6;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:125:24, :148:13
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
      automatic logic [31:0] _RANDOM[0:15];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
        end	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
        regBusy = _RANDOM[4'h0][0];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :55:32
        regCounter = {_RANDOM[4'h0][31:1], _RANDOM[4'h1], _RANDOM[4'h2][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :55:32, :58:35
        regDescIndex = {_RANDOM[4'h2][31:1], _RANDOM[4'h3][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :58:35, :60:37
        regDescCount = {_RANDOM[4'h3][31:1], _RANDOM[4'h4][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :60:37, :61:37
        impl_count = {_RANDOM[4'h4][31:1], _RANDOM[4'h5], _RANDOM[4'h6][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :61:37, :125:24
        impl_stg1_count = {_RANDOM[4'h6][31:1], _RANDOM[4'h7], _RANDOM[4'h8][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :125:24, :128:29
        impl_stg1_idx = {_RANDOM[4'h8][31:1], _RANDOM[4'h9], _RANDOM[4'hA][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :128:29, :129:27
        impl_stg2_count = {_RANDOM[4'hA][31:1], _RANDOM[4'hB], _RANDOM[4'hC][0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :129:27, :132:29
        impl_stg2_waitCycles = {_RANDOM[4'hC][31:1], _RANDOM[4'hD][16:0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :132:29, :135:34
        impl_stg3_expected = {_RANDOM[4'hD][31:17], _RANDOM[4'hE][16:0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :135:34, :138:32
        impl_stg3_received = {_RANDOM[4'hE][31:17], _RANDOM[4'hF][16:0]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :138:32, :139:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ChiselTrueDualPortRAM descMem_mem (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
    .clock                (clock),
    .reset                (reset),
    .read1_req_ready      (_descMem_mem_read1_req_ready),
    .read1_req_valid      (_descMem_bridge_read_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .read1_req_bits       (_descMem_bridge_read_req_bits),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .read1_resp_ready     (_descMem_bridge_read_resp_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .read1_resp_valid     (_descMem_mem_read1_resp_valid),
    .read1_resp_bits      (_descMem_mem_read1_resp_bits),
    .read2_req_ready      (_descMem_mem_read2_req_ready),
    .read2_req_valid      (rdDesc_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:166:32, :267:17, src/main/scala/chisel3/util/Decoupled.scala:67:20
    .read2_req_bits       (impl_stg1_idx[11:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:129:27, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .read2_resp_ready     (regBusy & _GEN_0 & _GEN_1),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :192:{32,41}, :267:17, src/main/scala/chext/elastic/Arrival.scala:35:18, :65:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .read2_resp_valid     (_descMem_mem_read2_resp_valid),
    .read2_resp_bits      (_descMem_mem_read2_resp_bits),
    .write1_req_ready     (_descMem_mem_write1_req_ready),
    .write1_req_valid     (_descMem_bridge_write_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .write1_req_bits_addr (_descMem_bridge_write_req_bits_addr),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .write1_req_bits_data (_descMem_bridge_write_req_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .write1_req_bits_strb (_descMem_bridge_write_req_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .write1_resp_ready    (_descMem_bridge_write_resp_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .write1_resp_valid    (_descMem_mem_write1_resp_valid)
  );
  Axi4FullToReadWriteBridge descMem_bridge (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:82:24
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (s_axi_desc_ar_ready),
    .s_axi_ar_valid      (s_axi_desc_ar_valid),
    .s_axi_ar_bits_addr  (s_axi_desc_ar_bits_addr),
    .s_axi_ar_bits_len   (s_axi_desc_ar_bits_len),
    .s_axi_ar_bits_size  (s_axi_desc_ar_bits_size),
    .s_axi_ar_bits_burst (s_axi_desc_ar_bits_burst),
    .s_axi_r_ready       (s_axi_desc_r_ready),
    .s_axi_r_valid       (s_axi_desc_r_valid),
    .s_axi_r_bits_data   (s_axi_desc_r_bits_data),
    .s_axi_r_bits_last   (s_axi_desc_r_bits_last),
    .s_axi_aw_ready      (s_axi_desc_aw_ready),
    .s_axi_aw_valid      (s_axi_desc_aw_valid),
    .s_axi_aw_bits_addr  (s_axi_desc_aw_bits_addr),
    .s_axi_aw_bits_len   (s_axi_desc_aw_bits_len),
    .s_axi_aw_bits_size  (s_axi_desc_aw_bits_size),
    .s_axi_aw_bits_burst (s_axi_desc_aw_bits_burst),
    .s_axi_w_ready       (s_axi_desc_w_ready),
    .s_axi_w_valid       (s_axi_desc_w_valid),
    .s_axi_w_bits_data   (s_axi_desc_w_bits_data),
    .s_axi_w_bits_strb   (s_axi_desc_w_bits_strb),
    .s_axi_b_ready       (s_axi_desc_b_ready),
    .s_axi_b_valid       (s_axi_desc_b_valid),
    .s_axi_b_bits_resp   (s_axi_desc_b_bits_resp),
    .read_req_ready      (_descMem_mem_read1_req_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
    .read_req_valid      (_descMem_bridge_read_req_valid),
    .read_req_bits       (_descMem_bridge_read_req_bits),
    .read_resp_ready     (_descMem_bridge_read_resp_ready),
    .read_resp_valid     (_descMem_mem_read1_resp_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
    .read_resp_bits      (_descMem_mem_read1_resp_bits),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
    .write_req_ready     (_descMem_mem_write1_req_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
    .write_req_valid     (_descMem_bridge_write_req_valid),
    .write_req_bits_addr (_descMem_bridge_write_req_bits_addr),
    .write_req_bits_data (_descMem_bridge_write_req_bits_data),
    .write_req_bits_strb (_descMem_bridge_write_req_bits_strb),
    .write_resp_ready    (_descMem_bridge_write_resp_ready),
    .write_resp_valid    (_descMem_mem_write1_resp_valid)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:75:21
  );
  Queue2_AddressChannel s_axil__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axi_ctrl_ar_ready),
    .io_enq_valid     (s_axi_ctrl_ar_valid),
    .io_enq_bits_addr (s_axi_ctrl_ar_bits_addr),
    .io_enq_bits_prot (s_axi_ctrl_ar_bits_prot),
    .io_deq_ready     (_rdReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot)
  );
  Queue2_ReadDataChannel s_axil__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_rdRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_data (_rdRespQueue__io_deq_bits_data),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_resp (_rdRespQueue__io_deq_bits_resp),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_deq_ready     (s_axi_ctrl_r_ready),
    .io_deq_valid     (s_axi_ctrl_r_valid),
    .io_deq_bits_data (s_axi_ctrl_r_bits_data),
    .io_deq_bits_resp (s_axi_ctrl_r_bits_resp)
  );
  Queue2_AddressChannel s_axil__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axi_ctrl_aw_ready),
    .io_enq_valid     (s_axi_ctrl_aw_valid),
    .io_enq_bits_addr (s_axi_ctrl_aw_bits_addr),
    .io_enq_bits_prot (s_axi_ctrl_aw_bits_prot),
    .io_deq_ready     (_wrReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot)
  );
  Queue2_WriteDataChannel s_axil__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axi_ctrl_w_ready),
    .io_enq_valid     (s_axi_ctrl_w_valid),
    .io_enq_bits_data (s_axi_ctrl_w_bits_data),
    .io_enq_bits_strb (s_axi_ctrl_w_bits_strb),
    .io_deq_ready     (_wrReqData__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),
    .io_deq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),
    .io_deq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb)
  );
  Queue2_WriteResponseChannel_1 s_axil__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_wrRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .io_enq_bits_resp (2'h0),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36, src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_ready     (s_axi_ctrl_b_ready),
    .io_deq_valid     (s_axi_ctrl_b_valid),
    .io_deq_bits_resp (s_axi_ctrl_b_bits_resp)
  );
  Queue1_AddressChannel rdReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_deq_valid     (_rdReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_rdReq__deq_q_io_deq_bits_addr)
  );
  Queue1_ReadDataChannel rdRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdRespQueue__io_enq_ready),
    .io_enq_valid     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_enq_bits_data
      (_rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h5
         ? 32'h0
         : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h4
             ? regDescCount
             : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h3
                 ? regDescIndex
                 : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h2
                     ? regCounter[63:32]
                     : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h1
                         ? regCounter[31:0]
                         : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h0
                             ? {31'h0, regBusy}
                             : 32'hFFFFFFFF),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :58:35, :60:37, :61:37, :110:49, :111:49, :198:31, :248:60, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:229:39, :237:{10,29}, :241:{26,38}, :242:16, :281:26, src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_ready     (_s_axil__sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_rdRespQueue__io_deq_valid),
    .io_deq_bits_data (_rdRespQueue__io_deq_bits_data),
    .io_deq_bits_resp (_rdRespQueue__io_deq_bits_resp)
  );
  Queue1_AddressChannel wrReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_wrReq__deq_q_io_deq_bits_addr)
  );
  Queue1_WriteDataChannel wrReqData__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReqData__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReqData__deq_q_io_deq_valid),
    .io_deq_bits_data (_wrReqData__deq_q_io_deq_bits_data),
    .io_deq_bits_strb (_wrReqData__deq_q_io_deq_bits_strb)
  );
  Queue1_WriteResponseChannel wrRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrRespQueue__io_enq_ready),
    .io_enq_valid (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_ready (_s_axil__sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid (_wrRespQueue__io_deq_valid)
  );
  Queue2_Desc sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid      (_GEN_3 & _GEN_2),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:192:41, :193:{29,47}, src/main/scala/chext/elastic/Arrival.scala:36:25, :65:45
    .io_enq_bits_addr  (desc_addr),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:182:26
    .io_enq_bits_id    (desc_id),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:182:26
    .io_enq_bits_len   (desc_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:182:26
    .io_enq_bits_flags (desc_flags),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:182:26
    .io_deq_ready
      (regBusy & impl_rvDesc_valid & _GEN_4 & m_axi_ar_ready & m_axi_ar_valid_0),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:55:32, :206:26, :209:{25,43}, :227:32, :267:17, src/main/scala/chext/elastic/Connect.scala:11:16, src/main/scala/chisel3/util/Decoupled.scala:67:20, :83:20
    .io_deq_valid      (_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_addr  (_sinkBuffered__sinkBuffer_io_deq_bits_addr),
    .io_deq_bits_id    (_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_len   (m_axi_ar_bits_len),
    .io_deq_bits_flags (_sinkBuffered__sinkBuffer_io_deq_bits_flags)
  );
  assign m_axi_ar_valid = m_axi_ar_valid_0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :206:26, :209:43, :267:17, src/main/scala/chisel3/util/Decoupled.scala:67:20
  assign m_axi_ar_bits_id = _sinkBuffered__sinkBuffer_io_deq_bits_id[9:0];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :215:21, src/main/scala/chext/elastic/Buffer.scala:131:30
  assign m_axi_ar_bits_addr = _sinkBuffered__sinkBuffer_io_deq_bits_addr[11:0];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :212:23, src/main/scala/chext/elastic/Buffer.scala:131:30
  assign m_axi_r_ready = regBusy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :55:32
  assign busy = regBusy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:41:7, :55:32
endmodule

// VCS coverage exclude_file
module ram_2x14(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [13:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [13:0] W0_data
);

  reg [13:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[13:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 14'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddressChannel_10(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:14262:11, :14364:11, :17016:11, :17118:11
                reset,	// <stdin>:14263:11, :14365:11, :17017:11, :17119:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [10:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [10:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_prot	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [13:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:14262:11, :14364:11, :17016:11, :17118:11
    if (reset) begin	// <stdin>:14262:11, :14364:11, :17016:11, :17118:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:14262:11, :14364:11, :17016:11, :17118:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x14 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_prot, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[10:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_prot = _ram_ext_R0_data[13:11];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_8x3(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [2:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [2:0] W0_data
);

  reg [2:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 3'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt3(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:14517:11, :14635:11, :14695:11, :17271:11, :17389:11, :17449:11
               reset,	// <stdin>:14518:11, :14636:11, :14696:11, :17272:11, :17390:11, :17450:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [2:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:14517:11, :14635:11, :14695:11, :17271:11, :17389:11, :17449:11
    if (reset) begin	// <stdin>:14517:11, :14635:11, :14695:11, :17271:11, :17389:11, :17449:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:14517:11, :14635:11, :14695:11, :17271:11, :17389:11, :17449:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x3 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module elasticDemux(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output        io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [10:0] io_source_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [2:0]  io_source_bits_prot,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [10:0] io_sinks_0_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_0_bits_prot,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [10:0] io_sinks_1_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_1_bits_prot,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [10:0] io_sinks_2_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_2_bits_prot,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [10:0] io_sinks_3_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_3_bits_prot,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_4_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_4_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [10:0] io_sinks_4_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_4_bits_prot,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [2:0]  io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [7:0] _GEN =
    {{io_sinks_0_ready},
     {io_sinks_0_ready},
     {io_sinks_0_ready},
     {io_sinks_4_ready},
     {io_sinks_3_ready},
     {io_sinks_2_ready},
     {io_sinks_1_ready},
     {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 3'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :27:28, :34:{22,30}
  assign io_sinks_0_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_prot = io_source_bits_prot;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 3'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_prot = io_source_bits_prot;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 3'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_prot = io_source_bits_prot;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & io_select_bits == 3'h3;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_prot = io_source_bits_prot;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_valid = valid & io_select_bits == 3'h4;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_4_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_bits_prot = io_source_bits_prot;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module elasticMux(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output        io_sources_0_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sources_0_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0] io_sources_0_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]  io_sources_0_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0] io_sources_1_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]  io_sources_1_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_sources_2_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sources_2_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0] io_sources_2_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]  io_sources_2_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_sources_3_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sources_3_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0] io_sources_3_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]  io_sources_3_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_sources_4_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sources_4_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0] io_sources_4_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]  io_sources_4_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [31:0] io_sink_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [1:0]  io_sink_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [2:0]  io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire [7:0]       _GEN =
    {{io_sources_0_valid},
     {io_sources_0_valid},
     {io_sources_0_valid},
     {io_sources_4_valid},
     {io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [7:0][31:0] _GEN_0 =
    {{io_sources_0_bits_data},
     {io_sources_0_bits_data},
     {io_sources_0_bits_data},
     {io_sources_4_bits_data},
     {io_sources_3_bits_data},
     {io_sources_2_bits_data},
     {io_sources_1_bits_data},
     {io_sources_0_bits_data}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [7:0][1:0]  _GEN_1 =
    {{io_sources_0_bits_resp},
     {io_sources_0_bits_resp},
     {io_sources_0_bits_resp},
     {io_sources_4_bits_resp},
     {io_sources_3_bits_resp},
     {io_sources_2_bits_resp},
     {io_sources_1_bits_resp},
     {io_sources_0_bits_resp}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire             valid = io_select_valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire             fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_0_ready = fire & io_select_bits == 3'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39, :27:28, :31:{21,28}
  assign io_sources_1_ready = fire & io_select_bits == 3'h1;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_2_ready = fire & io_select_bits == 3'h2;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_3_ready = fire & io_select_bits == 3'h3;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_4_ready = fire & io_select_bits == 3'h4;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_data = _GEN_0[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_resp = _GEN_1[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28
endmodule

module elasticDemux_2(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output        io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [31:0] io_source_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [3:0]  io_source_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [31:0] io_sinks_0_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [3:0]  io_sinks_0_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [31:0] io_sinks_1_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [3:0]  io_sinks_1_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [31:0] io_sinks_2_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [3:0]  io_sinks_2_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [31:0] io_sinks_3_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [3:0]  io_sinks_3_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_4_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_4_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [31:0] io_sinks_4_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [3:0]  io_sinks_4_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [2:0]  io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [7:0] _GEN =
    {{io_sinks_0_ready},
     {io_sinks_0_ready},
     {io_sinks_0_ready},
     {io_sinks_4_ready},
     {io_sinks_3_ready},
     {io_sinks_2_ready},
     {io_sinks_1_ready},
     {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 3'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :27:28, :34:{22,30}
  assign io_sinks_0_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 3'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 3'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & io_select_bits == 3'h3;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_valid = valid & io_select_bits == 3'h4;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_4_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module elasticMux_1(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output       io_sources_0_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_sources_0_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0] io_sources_0_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output       io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0] io_sources_1_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output       io_sources_2_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_sources_2_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0] io_sources_2_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output       io_sources_3_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_sources_3_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0] io_sources_3_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output       io_sources_4_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_sources_4_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0] io_sources_4_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output       io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [1:0] io_sink_bits_resp,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output       io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input        io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [2:0] io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire [7:0]      _GEN =
    {{io_sources_0_valid},
     {io_sources_0_valid},
     {io_sources_0_valid},
     {io_sources_4_valid},
     {io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [7:0][1:0] _GEN_0 =
    {{io_sources_0_bits_resp},
     {io_sources_0_bits_resp},
     {io_sources_0_bits_resp},
     {io_sources_4_bits_resp},
     {io_sources_3_bits_resp},
     {io_sources_2_bits_resp},
     {io_sources_1_bits_resp},
     {io_sources_0_bits_resp}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire            valid = io_select_valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire            fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_0_ready = fire & io_select_bits == 3'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39, :27:28, :31:{21,28}
  assign io_sources_1_ready = fire & io_select_bits == 3'h1;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_2_ready = fire & io_select_bits == 3'h2;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_3_ready = fire & io_select_bits == 3'h3;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_4_ready = fire & io_select_bits == 3'h4;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_resp = _GEN_0[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28
endmodule

module axi4LiteDemux(	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
  input         clock,	// <stdin>:14844:11, :17598:11
                reset,	// <stdin>:14845:11, :17599:11
  output        s_axil_ar_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input         s_axil_ar_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input  [10:0] s_axil_ar_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input  [2:0]  s_axil_ar_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input         s_axil_r_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output        s_axil_r_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output [31:0] s_axil_r_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output [1:0]  s_axil_r_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output        s_axil_aw_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input         s_axil_aw_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input  [10:0] s_axil_aw_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input  [2:0]  s_axil_aw_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output        s_axil_w_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input         s_axil_w_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input  [31:0] s_axil_w_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input  [3:0]  s_axil_w_bits_strb,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input         s_axil_b_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output        s_axil_b_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  output [1:0]  s_axil_b_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:48:18
  input         m_axil_0_ar_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_0_ar_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_0_ar_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_0_ar_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_0_r_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_0_r_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [31:0] m_axil_0_r_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_0_r_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_0_aw_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_0_aw_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_0_aw_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_0_aw_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_0_w_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_0_w_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [31:0] m_axil_0_w_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [3:0]  m_axil_0_w_bits_strb,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_0_b_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_0_b_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_0_b_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_1_ar_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_1_ar_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_1_ar_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_1_ar_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_1_r_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_1_r_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [31:0] m_axil_1_r_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_1_r_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_1_aw_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_1_aw_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_1_aw_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_1_aw_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_1_w_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_1_w_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [31:0] m_axil_1_w_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [3:0]  m_axil_1_w_bits_strb,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_1_b_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_1_b_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_1_b_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_2_ar_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_2_ar_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_2_ar_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_2_ar_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_2_r_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_2_r_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [31:0] m_axil_2_r_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_2_r_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_2_aw_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_2_aw_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_2_aw_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_2_aw_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_2_w_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_2_w_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [31:0] m_axil_2_w_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [3:0]  m_axil_2_w_bits_strb,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_2_b_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_2_b_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_2_b_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_3_ar_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_3_ar_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_3_ar_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_3_ar_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_3_r_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_3_r_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [31:0] m_axil_3_r_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_3_r_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_3_aw_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_3_aw_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_3_aw_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_3_aw_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_3_w_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_3_w_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [31:0] m_axil_3_w_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [3:0]  m_axil_3_w_bits_strb,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_3_b_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_3_b_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_3_b_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_4_ar_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_4_ar_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_4_ar_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_4_ar_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_4_r_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_4_r_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [31:0] m_axil_4_r_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_4_r_bits_resp,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_4_aw_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_4_aw_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [10:0] m_axil_4_aw_bits_addr,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [2:0]  m_axil_4_aw_bits_prot,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_4_w_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_4_w_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [31:0] m_axil_4_w_bits_data,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output [3:0]  m_axil_4_w_bits_strb,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  output        m_axil_4_b_ready,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input         m_axil_4_b_valid,	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
  input  [1:0]  m_axil_4_b_bits_resp	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:49:18
);

  wire        _write_mux_io_sink_valid;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [1:0]  _write_mux_io_sink_bits_resp;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire        _write_mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire        _write_demux_1_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_demux_1_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_portQueueB_io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28
  wire        _write_portQueueB_io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28
  wire [2:0]  _write_portQueueB_io_deq_bits;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28
  wire        _write_portQueueW_io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28
  wire        _write_portQueueW_io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28
  wire [2:0]  _write_portQueueW_io_deq_bits;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28
  wire        _read_mux_io_sink_valid;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [31:0] _read_mux_io_sink_bits_data;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [1:0]  _read_mux_io_sink_bits_resp;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire        _read_mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire        _read_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _read_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _read_portQueue_io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27
  wire        _read_portQueue_io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27
  wire [2:0]  _read_portQueue_io_deq_bits;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27
  wire        _s_axil__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [31:0] _s_axil__sourceBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axil__sourceBuffer_2_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [10:0] _s_axil__sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_1_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [10:0] _s_axil__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  reg         read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire        read_eagerFork_arPort_ready_qual1_0 =
    _read_demux_io_source_ready | read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        read_eagerFork_arPort_ready_qual1_1 =
    _read_demux_io_select_ready | read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        read_eagerFork_arPort_ready_qual1_2 =
    _read_portQueue_io_enq_ready | read_eagerFork_regs_2;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        read_result_ready =
    read_eagerFork_arPort_ready_qual1_0 & read_eagerFork_arPort_ready_qual1_1
    & read_eagerFork_arPort_ready_qual1_2;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg         write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_eagerFork_regs_3;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire        write_eagerFork_awPort_ready_qual1_0 =
    _write_demux_io_source_ready | write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_eagerFork_awPort_ready_qual1_1 =
    _write_demux_io_select_ready | write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_eagerFork_awPort_ready_qual1_2 =
    _write_portQueueW_io_enq_ready | write_eagerFork_regs_2;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_eagerFork_awPort_ready_qual1_3 =
    _write_portQueueB_io_enq_ready | write_eagerFork_regs_3;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_result_ready =
    write_eagerFork_awPort_ready_qual1_0 & write_eagerFork_awPort_ready_qual1_1
    & write_eagerFork_awPort_ready_qual1_2 & write_eagerFork_awPort_ready_qual1_3;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  always @(posedge clock) begin	// <stdin>:14844:11, :17598:11
    if (reset) begin	// <stdin>:14844:11, :17598:11
      read_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      read_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      read_eagerFork_regs_2 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_2 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_3 <= 1'h0;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
    end
    else begin	// <stdin>:14844:11, :17598:11
      read_eagerFork_regs_0 <=
        read_eagerFork_arPort_ready_qual1_0 & _s_axil__sourceBuffer_io_deq_valid
        & ~read_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_eagerFork_regs_1 <=
        read_eagerFork_arPort_ready_qual1_1 & _s_axil__sourceBuffer_io_deq_valid
        & ~read_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_eagerFork_regs_2 <=
        read_eagerFork_arPort_ready_qual1_2 & _s_axil__sourceBuffer_io_deq_valid
        & ~read_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_0 <=
        write_eagerFork_awPort_ready_qual1_0 & _s_axil__sourceBuffer_1_io_deq_valid
        & ~write_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_1 <=
        write_eagerFork_awPort_ready_qual1_1 & _s_axil__sourceBuffer_1_io_deq_valid
        & ~write_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_2 <=
        write_eagerFork_awPort_ready_qual1_2 & _s_axil__sourceBuffer_1_io_deq_valid
        & ~write_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_3 <=
        write_eagerFork_awPort_ready_qual1_3 & _s_axil__sourceBuffer_1_io_deq_valid
        & ~write_result_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
        read_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
        read_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
        read_eagerFork_regs_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_2 = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_3 = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:43:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddressChannel_10 s_axil__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axil_ar_ready),
    .io_enq_valid     (s_axil_ar_valid),
    .io_enq_bits_addr (s_axil_ar_bits_addr),
    .io_enq_bits_prot (s_axil_ar_bits_prot),
    .io_deq_ready     (read_result_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid     (_s_axil__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot)
  );
  Queue2_ReadDataChannel s_axil__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_mux_io_sink_valid),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_enq_bits_data (_read_mux_io_sink_bits_data),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_enq_bits_resp (_read_mux_io_sink_bits_resp),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_ready     (s_axil_r_ready),
    .io_deq_valid     (s_axil_r_valid),
    .io_deq_bits_data (s_axil_r_bits_data),
    .io_deq_bits_resp (s_axil_r_bits_resp)
  );
  Queue2_AddressChannel_10 s_axil__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axil_aw_ready),
    .io_enq_valid     (s_axil_aw_valid),
    .io_enq_bits_addr (s_axil_aw_bits_addr),
    .io_enq_bits_prot (s_axil_aw_bits_prot),
    .io_deq_ready     (write_result_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot)
  );
  Queue2_WriteDataChannel s_axil__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axil_w_ready),
    .io_enq_valid     (s_axil_w_valid),
    .io_enq_bits_data (s_axil_w_bits_data),
    .io_enq_bits_strb (s_axil_w_bits_strb),
    .io_deq_ready     (_write_demux_1_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),
    .io_deq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),
    .io_deq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb)
  );
  Queue2_WriteResponseChannel_1 s_axil__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_write_mux_io_sink_valid),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_enq_bits_resp (_write_mux_io_sink_bits_resp),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_ready     (s_axil_b_ready),
    .io_deq_valid     (s_axil_b_valid),
    .io_deq_bits_resp (s_axil_b_bits_resp)
  );
  Queue8_UInt3 read_portQueue (	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_read_portQueue_io_enq_ready),
    .io_enq_valid (_s_axil__sourceBuffer_io_deq_valid & ~read_eagerFork_regs_2),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (_s_axil__sourceBuffer_io_deq_bits_addr[10:8]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:334:29, :400:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready (_read_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_read_portQueue_io_deq_valid),
    .io_deq_bits  (_read_portQueue_io_deq_bits)
  );
  elasticDemux read_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_read_demux_io_source_ready),
    .io_source_valid      (_s_axil__sourceBuffer_io_deq_valid & ~read_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_addr  (_s_axil__sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_prot  (_s_axil__sourceBuffer_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_sinks_0_ready     (m_axil_0_ar_ready),
    .io_sinks_0_valid     (m_axil_0_ar_valid),
    .io_sinks_0_bits_addr (m_axil_0_ar_bits_addr),
    .io_sinks_0_bits_prot (m_axil_0_ar_bits_prot),
    .io_sinks_1_ready     (m_axil_1_ar_ready),
    .io_sinks_1_valid     (m_axil_1_ar_valid),
    .io_sinks_1_bits_addr (m_axil_1_ar_bits_addr),
    .io_sinks_1_bits_prot (m_axil_1_ar_bits_prot),
    .io_sinks_2_ready     (m_axil_2_ar_ready),
    .io_sinks_2_valid     (m_axil_2_ar_valid),
    .io_sinks_2_bits_addr (m_axil_2_ar_bits_addr),
    .io_sinks_2_bits_prot (m_axil_2_ar_bits_prot),
    .io_sinks_3_ready     (m_axil_3_ar_ready),
    .io_sinks_3_valid     (m_axil_3_ar_valid),
    .io_sinks_3_bits_addr (m_axil_3_ar_bits_addr),
    .io_sinks_3_bits_prot (m_axil_3_ar_bits_prot),
    .io_sinks_4_ready     (m_axil_4_ar_ready),
    .io_sinks_4_valid     (m_axil_4_ar_valid),
    .io_sinks_4_bits_addr (m_axil_4_ar_bits_addr),
    .io_sinks_4_bits_prot (m_axil_4_ar_bits_prot),
    .io_select_ready      (_read_demux_io_select_ready),
    .io_select_valid      (_s_axil__sourceBuffer_io_deq_valid & ~read_eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits       (_s_axil__sourceBuffer_io_deq_bits_addr[10:8])	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:334:29, :400:29, src/main/scala/chext/elastic/Buffer.scala:93:32
  );
  elasticMux read_mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_0_ready     (m_axil_0_r_ready),
    .io_sources_0_valid     (m_axil_0_r_valid),
    .io_sources_0_bits_data (m_axil_0_r_bits_data),
    .io_sources_0_bits_resp (m_axil_0_r_bits_resp),
    .io_sources_1_ready     (m_axil_1_r_ready),
    .io_sources_1_valid     (m_axil_1_r_valid),
    .io_sources_1_bits_data (m_axil_1_r_bits_data),
    .io_sources_1_bits_resp (m_axil_1_r_bits_resp),
    .io_sources_2_ready     (m_axil_2_r_ready),
    .io_sources_2_valid     (m_axil_2_r_valid),
    .io_sources_2_bits_data (m_axil_2_r_bits_data),
    .io_sources_2_bits_resp (m_axil_2_r_bits_resp),
    .io_sources_3_ready     (m_axil_3_r_ready),
    .io_sources_3_valid     (m_axil_3_r_valid),
    .io_sources_3_bits_data (m_axil_3_r_bits_data),
    .io_sources_3_bits_resp (m_axil_3_r_bits_resp),
    .io_sources_4_ready     (m_axil_4_r_ready),
    .io_sources_4_valid     (m_axil_4_r_valid),
    .io_sources_4_bits_data (m_axil_4_r_bits_data),
    .io_sources_4_bits_resp (m_axil_4_r_bits_resp),
    .io_sink_ready          (_s_axil__sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_sink_valid          (_read_mux_io_sink_valid),
    .io_sink_bits_data      (_read_mux_io_sink_bits_data),
    .io_sink_bits_resp      (_read_mux_io_sink_bits_resp),
    .io_select_ready        (_read_mux_io_select_ready),
    .io_select_valid        (_read_portQueue_io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27
    .io_select_bits         (_read_portQueue_io_deq_bits)	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:59:27
  );
  Queue8_UInt3 write_portQueueW (	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_write_portQueueW_io_enq_ready),
    .io_enq_valid (_s_axil__sourceBuffer_1_io_deq_valid & ~write_eagerFork_regs_2),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (_s_axil__sourceBuffer_1_io_deq_bits_addr[10:8]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:334:29, :400:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready (_write_demux_1_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_write_portQueueW_io_deq_valid),
    .io_deq_bits  (_write_portQueueW_io_deq_bits)
  );
  Queue8_UInt3 write_portQueueB (	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_write_portQueueB_io_enq_ready),
    .io_enq_valid (_s_axil__sourceBuffer_1_io_deq_valid & ~write_eagerFork_regs_3),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (_s_axil__sourceBuffer_1_io_deq_bits_addr[10:8]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:334:29, :400:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready (_write_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_write_portQueueB_io_deq_valid),
    .io_deq_bits  (_write_portQueueB_io_deq_bits)
  );
  elasticDemux write_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_write_demux_io_source_ready),
    .io_source_valid
      (_s_axil__sourceBuffer_1_io_deq_valid & ~write_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_addr  (_s_axil__sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_prot  (_s_axil__sourceBuffer_1_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_sinks_0_ready     (m_axil_0_aw_ready),
    .io_sinks_0_valid     (m_axil_0_aw_valid),
    .io_sinks_0_bits_addr (m_axil_0_aw_bits_addr),
    .io_sinks_0_bits_prot (m_axil_0_aw_bits_prot),
    .io_sinks_1_ready     (m_axil_1_aw_ready),
    .io_sinks_1_valid     (m_axil_1_aw_valid),
    .io_sinks_1_bits_addr (m_axil_1_aw_bits_addr),
    .io_sinks_1_bits_prot (m_axil_1_aw_bits_prot),
    .io_sinks_2_ready     (m_axil_2_aw_ready),
    .io_sinks_2_valid     (m_axil_2_aw_valid),
    .io_sinks_2_bits_addr (m_axil_2_aw_bits_addr),
    .io_sinks_2_bits_prot (m_axil_2_aw_bits_prot),
    .io_sinks_3_ready     (m_axil_3_aw_ready),
    .io_sinks_3_valid     (m_axil_3_aw_valid),
    .io_sinks_3_bits_addr (m_axil_3_aw_bits_addr),
    .io_sinks_3_bits_prot (m_axil_3_aw_bits_prot),
    .io_sinks_4_ready     (m_axil_4_aw_ready),
    .io_sinks_4_valid     (m_axil_4_aw_valid),
    .io_sinks_4_bits_addr (m_axil_4_aw_bits_addr),
    .io_sinks_4_bits_prot (m_axil_4_aw_bits_prot),
    .io_select_ready      (_write_demux_io_select_ready),
    .io_select_valid
      (_s_axil__sourceBuffer_1_io_deq_valid & ~write_eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:93:32, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits       (_s_axil__sourceBuffer_1_io_deq_bits_addr[10:8])	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:334:29, :400:29, src/main/scala/chext/elastic/Buffer.scala:93:32
  );
  elasticDemux_2 write_demux_1 (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_write_demux_1_io_source_ready),
    .io_source_valid      (_s_axil__sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_data  (_s_axil__sourceBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_strb  (_s_axil__sourceBuffer_2_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_sinks_0_ready     (m_axil_0_w_ready),
    .io_sinks_0_valid     (m_axil_0_w_valid),
    .io_sinks_0_bits_data (m_axil_0_w_bits_data),
    .io_sinks_0_bits_strb (m_axil_0_w_bits_strb),
    .io_sinks_1_ready     (m_axil_1_w_ready),
    .io_sinks_1_valid     (m_axil_1_w_valid),
    .io_sinks_1_bits_data (m_axil_1_w_bits_data),
    .io_sinks_1_bits_strb (m_axil_1_w_bits_strb),
    .io_sinks_2_ready     (m_axil_2_w_ready),
    .io_sinks_2_valid     (m_axil_2_w_valid),
    .io_sinks_2_bits_data (m_axil_2_w_bits_data),
    .io_sinks_2_bits_strb (m_axil_2_w_bits_strb),
    .io_sinks_3_ready     (m_axil_3_w_ready),
    .io_sinks_3_valid     (m_axil_3_w_valid),
    .io_sinks_3_bits_data (m_axil_3_w_bits_data),
    .io_sinks_3_bits_strb (m_axil_3_w_bits_strb),
    .io_sinks_4_ready     (m_axil_4_w_ready),
    .io_sinks_4_valid     (m_axil_4_w_valid),
    .io_sinks_4_bits_data (m_axil_4_w_bits_data),
    .io_sinks_4_bits_strb (m_axil_4_w_bits_strb),
    .io_select_ready      (_write_demux_1_io_select_ready),
    .io_select_valid      (_write_portQueueW_io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28
    .io_select_bits       (_write_portQueueW_io_deq_bits)	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:103:28
  );
  elasticMux_1 write_mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_0_ready     (m_axil_0_b_ready),
    .io_sources_0_valid     (m_axil_0_b_valid),
    .io_sources_0_bits_resp (m_axil_0_b_bits_resp),
    .io_sources_1_ready     (m_axil_1_b_ready),
    .io_sources_1_valid     (m_axil_1_b_valid),
    .io_sources_1_bits_resp (m_axil_1_b_bits_resp),
    .io_sources_2_ready     (m_axil_2_b_ready),
    .io_sources_2_valid     (m_axil_2_b_valid),
    .io_sources_2_bits_resp (m_axil_2_b_bits_resp),
    .io_sources_3_ready     (m_axil_3_b_ready),
    .io_sources_3_valid     (m_axil_3_b_valid),
    .io_sources_3_bits_resp (m_axil_3_b_bits_resp),
    .io_sources_4_ready     (m_axil_4_b_ready),
    .io_sources_4_valid     (m_axil_4_b_valid),
    .io_sources_4_bits_resp (m_axil_4_b_bits_resp),
    .io_sink_ready          (_s_axil__sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_sink_valid          (_write_mux_io_sink_valid),
    .io_sink_bits_resp      (_write_mux_io_sink_bits_resp),
    .io_select_ready        (_write_mux_io_select_ready),
    .io_select_valid        (_write_portQueueB_io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28
    .io_select_bits         (_write_portQueueB_io_deq_bits)	// src/main/scala/chext/amba/axi4/lite/components/Demux.scala:112:28
  );
endmodule

// VCS coverage exclude_file
module ram_2x46(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [45:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [45:0] W0_data
);

  reg [45:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[45:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 46'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadAddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:15397:11
                reset,	// <stdin>:15398:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_region,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_region	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [45:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:15397:11
    if (reset) begin	// <stdin>:15397:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15397:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x46 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_region,
        io_enq_bits_qos,
        io_enq_bits_prot,
        io_enq_bits_cache,
        io_enq_bits_lock,
        io_enq_bits_burst,
        io_enq_bits_size,
        io_enq_bits_len,
        io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[16:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[24:17];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[27:25];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[29:28];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_lock = _ram_ext_R0_data[30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_cache = _ram_ext_R0_data[34:31];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_prot = _ram_ext_R0_data[37:35];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_qos = _ram_ext_R0_data[41:38];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_region = _ram_ext_R0_data[45:42];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x67(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [66:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [66:0] W0_data
);

  reg [66:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [95:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[66:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 67'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadDataChannel_6(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:15448:11, :15785:11
                reset,	// <stdin>:15449:11, :15786:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [66:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:15448:11, :15785:11
    if (reset) begin	// <stdin>:15448:11, :15785:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15448:11, :15785:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x67 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[65:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[66];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_WriteAddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:15499:11
                reset,	// <stdin>:15500:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_region,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_region	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [45:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:15499:11
    if (reset) begin	// <stdin>:15499:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15499:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x46 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_region,
        io_enq_bits_qos,
        io_enq_bits_prot,
        io_enq_bits_cache,
        io_enq_bits_lock,
        io_enq_bits_burst,
        io_enq_bits_size,
        io_enq_bits_len,
        io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[16:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[24:17];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[27:25];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[29:28];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_lock = _ram_ext_R0_data[30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_cache = _ram_ext_R0_data[34:31];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_prot = _ram_ext_R0_data[37:35];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_qos = _ram_ext_R0_data[41:38];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_region = _ram_ext_R0_data[45:42];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x73(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [72:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [72:0] W0_data
);

  reg [72:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [95:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[72:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 73'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteDataChannel_6(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:15550:11
                reset,	// <stdin>:15551:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [72:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:15550:11
    if (reset) begin	// <stdin>:15550:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15550:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x73 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_strb, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = _ram_ext_R0_data[71:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[72];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module TransactionTracker(	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
  input        clock,	// <stdin>:15652:11, :15959:11
               reset,	// <stdin>:15653:11, :15960:11
               io_initiate_en,	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:37:14
  input  [1:0] io_initiate_port,	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:37:14
  input        io_complete_en,	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:37:14
  output [4:0] io_query_count,	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:37:14
  output [1:0] io_query_port	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:37:14
);

  reg [4:0] tableNumOutstanding_0;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:81:44
  reg [1:0] tablePort_0;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:88:34
  always @(posedge clock) begin	// <stdin>:15652:11, :15959:11
    if (reset) begin	// <stdin>:15652:11, :15959:11
      tableNumOutstanding_0 <= 5'h0;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:81:44, :82:12
      tablePort_0 <= 2'h0;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7, :88:34
    end
    else begin	// <stdin>:15652:11, :15959:11
      if (io_initiate_en & ~io_complete_en)	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:107:{25,28}
        tableNumOutstanding_0 <= tableNumOutstanding_0 + 5'h1;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:81:44, :109:45
      else if (~io_initiate_en & io_complete_en)	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:110:{16,32}
        tableNumOutstanding_0 <= tableNumOutstanding_0 - 5'h1;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:81:44, :112:45
      if (io_initiate_en)	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:37:14
        tablePort_0 <= io_initiate_port;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:88:34
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
        end	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
        tableNumOutstanding_0 = _RANDOM[1'h0][4:0];	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7, :81:44
        tablePort_0 = _RANDOM[1'h1][9:8];	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7, :88:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_query_count = tableNumOutstanding_0;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7, :81:44
  assign io_query_port = tablePort_0;	// src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:11:7, :88:34
endmodule

// VCS coverage exclude_file
module ram_2x32(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [31:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bundle2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:15707:11, :16074:11
                reset,	// <stdin>:15708:11, :16075:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits__1_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits__1_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits__1_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits__1_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits__1_lock,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits__1_cache,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits__1_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits__1_qos,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits__1_region,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits__2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits__1_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits__1_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits__1_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits__1_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits__2	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [31:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:15707:11, :16074:11
    if (reset) begin	// <stdin>:15707:11, :16074:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15707:11, :16074:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x32 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits__2,
        io_enq_bits__1_burst,
        io_enq_bits__1_size,
        io_enq_bits__1_len,
        io_enq_bits__1_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits__1_addr = _ram_ext_R0_data[16:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__1_len = _ram_ext_R0_data[24:17];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__1_size = _ram_ext_R0_data[27:25];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__1_burst = _ram_ext_R0_data[29:28];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__2 = _ram_ext_R0_data[31:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module elasticDemux_3(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output        io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [16:0] io_source_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [7:0]  io_source_bits_len,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [2:0]  io_source_bits_size,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]  io_source_bits_burst,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [16:0] io_sinks_0_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_0_bits_len,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_0_bits_size,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]  io_sinks_0_bits_burst,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [16:0] io_sinks_1_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_1_bits_len,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_1_bits_size,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]  io_sinks_1_bits_burst,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [16:0] io_sinks_2_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_2_bits_len,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_2_bits_size,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]  io_sinks_2_bits_burst,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [16:0] io_sinks_3_bits_addr,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_3_bits_len,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [2:0]  io_sinks_3_bits_size,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]  io_sinks_3_bits_burst,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]  io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [3:0] _GEN =
    {{io_sinks_3_ready}, {io_sinks_2_ready}, {io_sinks_1_ready}, {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_len = io_source_bits_len;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_size = io_source_bits_size;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_burst = io_source_bits_burst;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_len = io_source_bits_len;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_size = io_source_bits_size;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_burst = io_source_bits_burst;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 2'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_len = io_source_bits_len;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_size = io_source_bits_size;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_burst = io_source_bits_burst;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & (&io_select_bits);	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits_addr = io_source_bits_addr;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_len = io_source_bits_len;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_size = io_source_bits_size;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_burst = io_source_bits_burst;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module Queue2_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:15836:11, :16230:11
         reset,	// <stdin>:15837:11, :16231:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:15836:11, :16230:11
    if (reset) begin	// <stdin>:15836:11, :16230:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15836:11, :16230:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~empty)	// src/main/scala/chisel3/util/Decoupled.scala:261:25
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == ~empty))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:25, :276:{15,27}, :277:16, :285:19
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
endmodule

module elasticBasicArbiter(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input         clock,	// <stdin>:15887:11
                reset,	// <stdin>:15888:11
  output        io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [63:0] io_sources_0_bits_data,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_0_bits_last,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [63:0] io_sources_1_bits_data,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_1_bits_last,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_2_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_2_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [63:0] io_sources_2_bits_data,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_2_bits_last,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_3_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_3_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [63:0] io_sources_3_bits_data,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_3_bits_last,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [63:0] io_sink_bits_data,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_resp,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sink_bits_last	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire             _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire             _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  reg  [1:0]       chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire             _chooser_rrChoice_T_4 =
    chooser_lastChoice == 2'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [1:0]       _chooser_rrChoice_T_9 =
    {1'h1, ~(~(chooser_lastChoice[1]) & io_sources_2_valid)};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_rrChoice =
    (&chooser_lastChoice) ? 2'h0 : _chooser_rrChoice_T_4 ? 2'h1 : _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:26, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_priorityChoice =
    io_sources_0_valid ? 2'h0 : io_sources_1_valid ? 2'h1 : {1'h1, ~io_sources_2_valid};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0]       _GEN =
    {{io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [1:0]       choice =
    _GEN[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0][63:0] _GEN_0 =
    {{io_sources_3_bits_data},
     {io_sources_2_bits_data},
     {io_sources_1_bits_data},
     {io_sources_0_bits_data}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0]       _GEN_1 =
    {{io_sources_3_bits_last},
     {io_sources_2_bits_last},
     {io_sources_1_bits_last},
     {io_sources_0_bits_last}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire             fire =
    _GEN[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:131:30, :148:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:15887:11
    if (reset)	// <stdin>:15887:11
      chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h1;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_ReadDataChannel_6 sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid     (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits_data (_GEN_0[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_resp (2'h0),	// src/main/scala/chext/elastic/Arbiter.scala:21:14
    .io_enq_bits_last (_GEN_1[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready     (io_sink_ready),
    .io_deq_valid     (io_sink_valid),
    .io_deq_bits_data (io_sink_bits_data),
    .io_deq_bits_resp (io_sink_bits_resp),
    .io_deq_bits_last (io_sink_bits_last)
  );
  Queue2_UInt2 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire)	// src/main/scala/chext/elastic/Arbiter.scala:36:58
  );
  assign io_sources_0_ready = fire & choice == 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_1_ready = fire & choice == 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_sources_2_ready = fire & choice == 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, :37:13
  assign io_sources_3_ready = fire & (&choice);	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
endmodule

// VCS coverage exclude_file
module ram_8x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:16014:11
               reset,	// <stdin>:16015:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [1:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:16014:11
    if (reset) begin	// <stdin>:16014:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:16014:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module elasticDemux_5(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output        io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [63:0] io_source_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [7:0]  io_source_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_source_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [63:0] io_sinks_0_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_0_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [63:0] io_sinks_1_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_1_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [63:0] io_sinks_2_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_2_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [63:0] io_sinks_3_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [7:0]  io_sinks_3_bits_strb,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output        io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input         io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]  io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [3:0] _GEN =
    {{io_sinks_3_ready}, {io_sinks_2_ready}, {io_sinks_1_ready}, {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 2'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & (&io_select_bits);	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_strb = io_source_bits_strb;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire & io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28, :36:27
endmodule

module elasticBasicArbiter_1(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input        clock,	// <stdin>:16281:11
               reset,	// <stdin>:16282:11
  output       io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input        io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0] io_sources_0_bits_resp,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output       io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input        io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0] io_sources_1_bits_resp,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output       io_sources_2_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input        io_sources_2_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0] io_sources_2_bits_resp,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output       io_sources_3_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input        io_sources_3_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0] io_sources_3_bits_resp,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input        io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output       io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0] io_sink_bits_resp	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire            _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire            _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  reg  [1:0]      chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire            _chooser_rrChoice_T_4 = chooser_lastChoice == 2'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [1:0]      _chooser_rrChoice_T_9 =
    {1'h1, ~(~(chooser_lastChoice[1]) & io_sources_2_valid)};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]      chooser_rrChoice =
    (&chooser_lastChoice) ? 2'h0 : _chooser_rrChoice_T_4 ? 2'h1 : _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:26, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]      chooser_priorityChoice =
    io_sources_0_valid ? 2'h0 : io_sources_1_valid ? 2'h1 : {1'h1, ~io_sources_2_valid};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0]      _GEN =
    {{io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [1:0]      choice =
    _GEN[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0][1:0] _GEN_0 =
    {{io_sources_3_bits_resp},
     {io_sources_2_bits_resp},
     {io_sources_1_bits_resp},
     {io_sources_0_bits_resp}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire            fire =
    _GEN[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:131:30, :148:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:16281:11
    if (reset)	// <stdin>:16281:11
      chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h1;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_WriteResponseChannel sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid     (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits_resp (_GEN_0[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready     (io_sink_ready),
    .io_deq_valid     (io_sink_valid),
    .io_deq_bits_resp (io_sink_bits_resp)
  );
  Queue2_UInt2 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire)	// src/main/scala/chext/elastic/Arbiter.scala:36:58
  );
  assign io_sources_0_ready = fire & choice == 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:24:35, :28:8
  assign io_sources_1_ready = fire & choice == 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_sources_2_ready = fire & choice == 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, :37:13
  assign io_sources_3_ready = fire & (&choice);	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
endmodule

module Demux(	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
  input         clock,	// <stdin>:16351:11
                reset,	// <stdin>:16352:11
  output        s_axi_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [16:0] s_axi_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [7:0]  s_axi_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [2:0]  s_axi_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [1:0]  s_axi_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_ar_bits_lock,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [3:0]  s_axi_ar_bits_cache,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [2:0]  s_axi_ar_bits_prot,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [3:0]  s_axi_ar_bits_qos,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
                s_axi_ar_bits_region,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output        s_axi_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output [63:0] s_axi_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output [1:0]  s_axi_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output        s_axi_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
                s_axi_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [16:0] s_axi_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [7:0]  s_axi_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [2:0]  s_axi_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [1:0]  s_axi_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_aw_bits_lock,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [3:0]  s_axi_aw_bits_cache,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [2:0]  s_axi_aw_bits_prot,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [3:0]  s_axi_aw_bits_qos,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
                s_axi_aw_bits_region,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output        s_axi_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [63:0] s_axi_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input  [7:0]  s_axi_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         s_axi_w_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
                s_axi_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output        s_axi_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  output [1:0]  s_axi_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:58:17
  input         m_axi_0_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_0_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_0_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_0_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_0_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_0_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_0_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_0_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [63:0] m_axi_0_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_0_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
                m_axi_0_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_0_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_0_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_0_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_0_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_0_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_0_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_0_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [63:0] m_axi_0_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_0_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_0_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_0_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [1:0]  m_axi_0_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_1_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_1_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_1_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_1_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_1_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_1_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_1_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_1_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [63:0] m_axi_1_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_1_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
                m_axi_1_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_1_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_1_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_1_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_1_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_1_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_1_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_1_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [63:0] m_axi_1_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_1_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_1_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_1_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [1:0]  m_axi_1_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_2_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_2_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_2_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_2_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_2_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_2_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_2_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_2_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [63:0] m_axi_2_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_2_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
                m_axi_2_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_2_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_2_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_2_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_2_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_2_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_2_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_2_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [63:0] m_axi_2_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_2_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_2_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_2_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [1:0]  m_axi_2_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_3_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_3_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_3_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_3_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_3_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_3_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_3_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_3_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [63:0] m_axi_3_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_3_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
                m_axi_3_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_3_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [16:0] m_axi_3_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_3_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [2:0]  m_axi_3_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [1:0]  m_axi_3_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_3_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_3_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [63:0] m_axi_3_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output [7:0]  m_axi_3_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  output        m_axi_3_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input         m_axi_3_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
  input  [1:0]  m_axi_3_b_bits_resp	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:59:17
);

  wire        _write_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [1:0]  _write_arbiter_io_sink_bits_resp;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire        _write_demux_1_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_demux_1_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _write_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [16:0] _write_sinkBuffered__sinkBuffer_io_deq_bits__1_addr;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [7:0]  _write_sinkBuffered__sinkBuffer_io_deq_bits__1_len;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [2:0]  _write_sinkBuffered__sinkBuffer_io_deq_bits__1_size;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [1:0]  _write_sinkBuffered__sinkBuffer_io_deq_bits__1_burst;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [1:0]  _write_sinkBuffered__sinkBuffer_io_deq_bits__2;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _write_portQueue_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27
  wire        _write_portQueue_io_deq_valid;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27
  wire [1:0]  _write_portQueue_io_deq_bits;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27
  wire [4:0]  _write_transactionTracker_io_query_count;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:138:36
  wire [1:0]  _write_transactionTracker_io_query_port;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:138:36
  wire        _read_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [63:0] _read_arbiter_io_sink_bits_data;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [1:0]  _read_arbiter_io_sink_bits_resp;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire        _read_arbiter_io_sink_bits_last;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire        _read_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _read_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire        _read_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [16:0] _read_sinkBuffered__sinkBuffer_io_deq_bits__1_addr;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [7:0]  _read_sinkBuffered__sinkBuffer_io_deq_bits__1_len;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [2:0]  _read_sinkBuffered__sinkBuffer_io_deq_bits__1_size;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [1:0]  _read_sinkBuffered__sinkBuffer_io_deq_bits__1_burst;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [1:0]  _read_sinkBuffered__sinkBuffer_io_deq_bits__2;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [4:0]  _read_transactionTracker_io_query_count;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:69:36
  wire [1:0]  _read_transactionTracker_io_query_port;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:69:36
  wire        _s_axi__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axi__sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [63:0] _s_axi__sourceBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axi__sourceBuffer_2_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axi__sourceBuffer_2_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axi__sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [16:0] _s_axi__sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axi__sourceBuffer_1_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axi__sourceBuffer_1_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [1:0]  _s_axi__sourceBuffer_1_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axi__sourceBuffer_1_io_deq_bits_lock;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axi__sourceBuffer_1_io_deq_bits_cache;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axi__sourceBuffer_1_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axi__sourceBuffer_1_io_deq_bits_qos;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axi__sourceBuffer_1_io_deq_bits_region;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axi__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axi__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [16:0] _s_axi__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axi__sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axi__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [1:0]  _s_axi__sourceBuffer_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axi__sourceBuffer_io_deq_bits_lock;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axi__sourceBuffer_io_deq_bits_cache;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axi__sourceBuffer_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axi__sourceBuffer_io_deq_bits_qos;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axi__sourceBuffer_io_deq_bits_region;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        s_axi__ar_ready =
    _read_sinkBuffered__sinkBuffer_io_enq_ready & _s_axi__sourceBuffer_io_deq_valid
    & (_read_transactionTracker_io_query_count == 5'h0
       | _read_transactionTracker_io_query_port == _s_axi__sourceBuffer_io_deq_bits_addr[16:15]);	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:358:29, src/main/scala/chext/amba/axi4/full/components/Demux.scala:69:36, :94:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, :76:{12,20,29}, src/main/scala/chext/elastic/Arrival.scala:65:45, src/main/scala/chext/elastic/Buffer.scala:93:32, :131:30
  reg         read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire        read_eagerFork_arPort_ready_qual1_0 =
    _read_demux_io_source_ready | read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        read_eagerFork_arPort_ready_qual1_1 =
    _read_demux_io_select_ready | read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        read_arPort_ready =
    read_eagerFork_arPort_ready_qual1_0 & read_eagerFork_arPort_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        s_axi__aw_ready =
    _write_sinkBuffered__sinkBuffer_io_enq_ready & _s_axi__sourceBuffer_1_io_deq_valid
    & (_write_transactionTracker_io_query_count == 5'h0
       | _write_transactionTracker_io_query_port == _s_axi__sourceBuffer_1_io_deq_bits_addr[16:15]);	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:358:29, src/main/scala/chext/amba/axi4/full/components/Demux.scala:138:36, :172:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, :76:{12,20,29}, src/main/scala/chext/elastic/Arrival.scala:65:45, src/main/scala/chext/elastic/Buffer.scala:93:32, :131:30
  reg         write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire        write_eagerFork_awPort_ready_qual1_0 =
    _write_demux_io_source_ready | write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_eagerFork_awPort_ready_qual1_1 =
    _write_demux_io_select_ready | write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_eagerFork_awPort_ready_qual1_2 =
    _write_portQueue_io_enq_ready | write_eagerFork_regs_2;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        write_awPort_ready =
    write_eagerFork_awPort_ready_qual1_0 & write_eagerFork_awPort_ready_qual1_1
    & write_eagerFork_awPort_ready_qual1_2;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  always @(posedge clock) begin	// <stdin>:16351:11
    if (reset) begin	// <stdin>:16351:11
      read_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
      read_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_2 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
    end
    else begin	// <stdin>:16351:11
      read_eagerFork_regs_0 <=
        read_eagerFork_arPort_ready_qual1_0 & _read_sinkBuffered__sinkBuffer_io_deq_valid
        & ~read_arPort_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_eagerFork_regs_1 <=
        read_eagerFork_arPort_ready_qual1_1 & _read_sinkBuffered__sinkBuffer_io_deq_valid
        & ~read_arPort_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_0 <=
        write_eagerFork_awPort_ready_qual1_0
        & _write_sinkBuffered__sinkBuffer_io_deq_valid & ~write_awPort_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_1 <=
        write_eagerFork_awPort_ready_qual1_1
        & _write_sinkBuffered__sinkBuffer_io_deq_valid & ~write_awPort_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_2 <=
        write_eagerFork_awPort_ready_qual1_2
        & _write_sinkBuffered__sinkBuffer_io_deq_valid & ~write_awPort_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
        read_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
        read_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_2 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:55:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_ReadAddressChannel s_axi__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock              (clock),
    .reset              (reset),
    .io_enq_ready       (s_axi_ar_ready),
    .io_enq_valid       (s_axi_ar_valid),
    .io_enq_bits_addr   (s_axi_ar_bits_addr),
    .io_enq_bits_len    (s_axi_ar_bits_len),
    .io_enq_bits_size   (s_axi_ar_bits_size),
    .io_enq_bits_burst  (s_axi_ar_bits_burst),
    .io_enq_bits_lock   (s_axi_ar_bits_lock),
    .io_enq_bits_cache  (s_axi_ar_bits_cache),
    .io_enq_bits_prot   (s_axi_ar_bits_prot),
    .io_enq_bits_qos    (s_axi_ar_bits_qos),
    .io_enq_bits_region (s_axi_ar_bits_region),
    .io_deq_ready       (s_axi__ar_ready),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:94:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, src/main/scala/chext/elastic/Arrival.scala:65:45
    .io_deq_valid       (_s_axi__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr   (_s_axi__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_len    (_s_axi__sourceBuffer_io_deq_bits_len),
    .io_deq_bits_size   (_s_axi__sourceBuffer_io_deq_bits_size),
    .io_deq_bits_burst  (_s_axi__sourceBuffer_io_deq_bits_burst),
    .io_deq_bits_lock   (_s_axi__sourceBuffer_io_deq_bits_lock),
    .io_deq_bits_cache  (_s_axi__sourceBuffer_io_deq_bits_cache),
    .io_deq_bits_prot   (_s_axi__sourceBuffer_io_deq_bits_prot),
    .io_deq_bits_qos    (_s_axi__sourceBuffer_io_deq_bits_qos),
    .io_deq_bits_region (_s_axi__sourceBuffer_io_deq_bits_region)
  );
  Queue2_ReadDataChannel_6 s_axi__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_data (_read_arbiter_io_sink_bits_data),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_resp (_read_arbiter_io_sink_bits_resp),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_last (_read_arbiter_io_sink_bits_last),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_ready     (s_axi_r_ready),
    .io_deq_valid     (s_axi_r_valid),
    .io_deq_bits_data (s_axi_r_bits_data),
    .io_deq_bits_resp (s_axi_r_bits_resp),
    .io_deq_bits_last (s_axi_r_bits_last)
  );
  Queue2_WriteAddressChannel s_axi__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock              (clock),
    .reset              (reset),
    .io_enq_ready       (s_axi_aw_ready),
    .io_enq_valid       (s_axi_aw_valid),
    .io_enq_bits_addr   (s_axi_aw_bits_addr),
    .io_enq_bits_len    (s_axi_aw_bits_len),
    .io_enq_bits_size   (s_axi_aw_bits_size),
    .io_enq_bits_burst  (s_axi_aw_bits_burst),
    .io_enq_bits_lock   (s_axi_aw_bits_lock),
    .io_enq_bits_cache  (s_axi_aw_bits_cache),
    .io_enq_bits_prot   (s_axi_aw_bits_prot),
    .io_enq_bits_qos    (s_axi_aw_bits_qos),
    .io_enq_bits_region (s_axi_aw_bits_region),
    .io_deq_ready       (s_axi__aw_ready),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:172:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, src/main/scala/chext/elastic/Arrival.scala:65:45
    .io_deq_valid       (_s_axi__sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr   (_s_axi__sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_len    (_s_axi__sourceBuffer_1_io_deq_bits_len),
    .io_deq_bits_size   (_s_axi__sourceBuffer_1_io_deq_bits_size),
    .io_deq_bits_burst  (_s_axi__sourceBuffer_1_io_deq_bits_burst),
    .io_deq_bits_lock   (_s_axi__sourceBuffer_1_io_deq_bits_lock),
    .io_deq_bits_cache  (_s_axi__sourceBuffer_1_io_deq_bits_cache),
    .io_deq_bits_prot   (_s_axi__sourceBuffer_1_io_deq_bits_prot),
    .io_deq_bits_qos    (_s_axi__sourceBuffer_1_io_deq_bits_qos),
    .io_deq_bits_region (_s_axi__sourceBuffer_1_io_deq_bits_region)
  );
  Queue2_WriteDataChannel_6 s_axi__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axi_w_ready),
    .io_enq_valid     (s_axi_w_valid),
    .io_enq_bits_data (s_axi_w_bits_data),
    .io_enq_bits_strb (s_axi_w_bits_strb),
    .io_enq_bits_last (s_axi_w_bits_last),
    .io_deq_ready     (_write_demux_1_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid     (_s_axi__sourceBuffer_2_io_deq_valid),
    .io_deq_bits_data (_s_axi__sourceBuffer_2_io_deq_bits_data),
    .io_deq_bits_strb (_s_axi__sourceBuffer_2_io_deq_bits_strb),
    .io_deq_bits_last (_s_axi__sourceBuffer_2_io_deq_bits_last)
  );
  Queue2_WriteResponseChannel s_axi__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_write_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_resp (_write_arbiter_io_sink_bits_resp),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_ready     (s_axi_b_ready),
    .io_deq_valid     (s_axi_b_valid),
    .io_deq_bits_resp (s_axi_b_bits_resp)
  );
  TransactionTracker read_transactionTracker (	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:69:36
    .clock            (clock),
    .reset            (reset),
    .io_initiate_en   (s_axi__ar_ready),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:94:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, src/main/scala/chext/elastic/Arrival.scala:65:45
    .io_initiate_port (_s_axi__sourceBuffer_io_deq_bits_addr[16:15]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:358:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_complete_en
      (_s_axi__sinkBuffer_io_enq_ready & _read_arbiter_io_sink_valid
       & _read_arbiter_io_sink_bits_last),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:128:26, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_query_count   (_read_transactionTracker_io_query_count),
    .io_query_port    (_read_transactionTracker_io_query_port)
  );
  Queue2_Bundle2 read_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_read_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid          (s_axi__ar_ready),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:94:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, src/main/scala/chext/elastic/Arrival.scala:65:45
    .io_enq_bits__1_addr   (_s_axi__sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_len    (_s_axi__sourceBuffer_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_size   (_s_axi__sourceBuffer_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_burst  (_s_axi__sourceBuffer_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_lock   (_s_axi__sourceBuffer_io_deq_bits_lock),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_cache  (_s_axi__sourceBuffer_io_deq_bits_cache),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_prot   (_s_axi__sourceBuffer_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_qos    (_s_axi__sourceBuffer_io_deq_bits_qos),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_region (_s_axi__sourceBuffer_io_deq_bits_region),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__2        (_s_axi__sourceBuffer_io_deq_bits_addr[16:15]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:358:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready          (read_arPort_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid          (_read_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits__1_addr   (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_addr),
    .io_deq_bits__1_len    (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_len),
    .io_deq_bits__1_size   (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_size),
    .io_deq_bits__1_burst  (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_burst),
    .io_deq_bits__2        (_read_sinkBuffered__sinkBuffer_io_deq_bits__2)
  );
  elasticDemux_3 read_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready       (_read_demux_io_source_ready),
    .io_source_valid
      (_read_sinkBuffered__sinkBuffer_io_deq_valid & ~read_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_addr   (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_addr),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_source_bits_len    (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_len),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_source_bits_size   (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_size),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_source_bits_burst  (_read_sinkBuffered__sinkBuffer_io_deq_bits__1_burst),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_sinks_0_ready      (m_axi_0_ar_ready),
    .io_sinks_0_valid      (m_axi_0_ar_valid),
    .io_sinks_0_bits_addr  (m_axi_0_ar_bits_addr),
    .io_sinks_0_bits_len   (m_axi_0_ar_bits_len),
    .io_sinks_0_bits_size  (m_axi_0_ar_bits_size),
    .io_sinks_0_bits_burst (m_axi_0_ar_bits_burst),
    .io_sinks_1_ready      (m_axi_1_ar_ready),
    .io_sinks_1_valid      (m_axi_1_ar_valid),
    .io_sinks_1_bits_addr  (m_axi_1_ar_bits_addr),
    .io_sinks_1_bits_len   (m_axi_1_ar_bits_len),
    .io_sinks_1_bits_size  (m_axi_1_ar_bits_size),
    .io_sinks_1_bits_burst (m_axi_1_ar_bits_burst),
    .io_sinks_2_ready      (m_axi_2_ar_ready),
    .io_sinks_2_valid      (m_axi_2_ar_valid),
    .io_sinks_2_bits_addr  (m_axi_2_ar_bits_addr),
    .io_sinks_2_bits_len   (m_axi_2_ar_bits_len),
    .io_sinks_2_bits_size  (m_axi_2_ar_bits_size),
    .io_sinks_2_bits_burst (m_axi_2_ar_bits_burst),
    .io_sinks_3_ready      (m_axi_3_ar_ready),
    .io_sinks_3_valid      (m_axi_3_ar_valid),
    .io_sinks_3_bits_addr  (m_axi_3_ar_bits_addr),
    .io_sinks_3_bits_len   (m_axi_3_ar_bits_len),
    .io_sinks_3_bits_size  (m_axi_3_ar_bits_size),
    .io_sinks_3_bits_burst (m_axi_3_ar_bits_burst),
    .io_select_ready       (_read_demux_io_select_ready),
    .io_select_valid
      (_read_sinkBuffered__sinkBuffer_io_deq_valid & ~read_eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits        (_read_sinkBuffered__sinkBuffer_io_deq_bits__2)	// src/main/scala/chext/elastic/Buffer.scala:131:30
  );
  elasticBasicArbiter read_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                  (clock),
    .reset                  (reset),
    .io_sources_0_ready     (m_axi_0_r_ready),
    .io_sources_0_valid     (m_axi_0_r_valid),
    .io_sources_0_bits_data (m_axi_0_r_bits_data),
    .io_sources_0_bits_last (m_axi_0_r_bits_last),
    .io_sources_1_ready     (m_axi_1_r_ready),
    .io_sources_1_valid     (m_axi_1_r_valid),
    .io_sources_1_bits_data (m_axi_1_r_bits_data),
    .io_sources_1_bits_last (m_axi_1_r_bits_last),
    .io_sources_2_ready     (m_axi_2_r_ready),
    .io_sources_2_valid     (m_axi_2_r_valid),
    .io_sources_2_bits_data (m_axi_2_r_bits_data),
    .io_sources_2_bits_last (m_axi_2_r_bits_last),
    .io_sources_3_ready     (m_axi_3_r_ready),
    .io_sources_3_valid     (m_axi_3_r_valid),
    .io_sources_3_bits_data (m_axi_3_r_bits_data),
    .io_sources_3_bits_last (m_axi_3_r_bits_last),
    .io_sink_ready          (_s_axi__sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_sink_valid          (_read_arbiter_io_sink_valid),
    .io_sink_bits_data      (_read_arbiter_io_sink_bits_data),
    .io_sink_bits_resp      (_read_arbiter_io_sink_bits_resp),
    .io_sink_bits_last      (_read_arbiter_io_sink_bits_last)
  );
  TransactionTracker write_transactionTracker (	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:138:36
    .clock            (clock),
    .reset            (reset),
    .io_initiate_en   (s_axi__aw_ready),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:172:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, src/main/scala/chext/elastic/Arrival.scala:65:45
    .io_initiate_port (_s_axi__sourceBuffer_1_io_deq_bits_addr[16:15]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:358:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_complete_en   (_s_axi__sinkBuffer_1_io_enq_ready & _write_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_query_count   (_write_transactionTracker_io_query_count),
    .io_query_port    (_write_transactionTracker_io_query_port)
  );
  Queue8_UInt2 write_portQueue (	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_write_portQueue_io_enq_ready),
    .io_enq_valid
      (_write_sinkBuffered__sinkBuffer_io_deq_valid & ~write_eagerFork_regs_2),	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (_write_sinkBuffered__sinkBuffer_io_deq_bits__2),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready (_write_demux_1_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_write_portQueue_io_deq_valid),
    .io_deq_bits  (_write_portQueue_io_deq_bits)
  );
  Queue2_Bundle2 write_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_write_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid          (s_axi__aw_ready),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:172:58, src/main/scala/chext/amba/axi4/full/components/helpers/TransactionTracker.scala:58:20, src/main/scala/chext/elastic/Arrival.scala:65:45
    .io_enq_bits__1_addr   (_s_axi__sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_len    (_s_axi__sourceBuffer_1_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_size   (_s_axi__sourceBuffer_1_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_burst  (_s_axi__sourceBuffer_1_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_lock   (_s_axi__sourceBuffer_1_io_deq_bits_lock),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_cache  (_s_axi__sourceBuffer_1_io_deq_bits_cache),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_prot   (_s_axi__sourceBuffer_1_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_qos    (_s_axi__sourceBuffer_1_io_deq_bits_qos),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__1_region (_s_axi__sourceBuffer_1_io_deq_bits_region),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits__2        (_s_axi__sourceBuffer_1_io_deq_bits_addr[16:15]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:358:29, src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready          (write_awPort_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid          (_write_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits__1_addr   (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_addr),
    .io_deq_bits__1_len    (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_len),
    .io_deq_bits__1_size   (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_size),
    .io_deq_bits__1_burst  (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_burst),
    .io_deq_bits__2        (_write_sinkBuffered__sinkBuffer_io_deq_bits__2)
  );
  elasticDemux_3 write_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready       (_write_demux_io_source_ready),
    .io_source_valid
      (_write_sinkBuffered__sinkBuffer_io_deq_valid & ~write_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_addr   (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_addr),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_source_bits_len    (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_len),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_source_bits_size   (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_size),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_source_bits_burst  (_write_sinkBuffered__sinkBuffer_io_deq_bits__1_burst),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_sinks_0_ready      (m_axi_0_aw_ready),
    .io_sinks_0_valid      (m_axi_0_aw_valid),
    .io_sinks_0_bits_addr  (m_axi_0_aw_bits_addr),
    .io_sinks_0_bits_len   (m_axi_0_aw_bits_len),
    .io_sinks_0_bits_size  (m_axi_0_aw_bits_size),
    .io_sinks_0_bits_burst (m_axi_0_aw_bits_burst),
    .io_sinks_1_ready      (m_axi_1_aw_ready),
    .io_sinks_1_valid      (m_axi_1_aw_valid),
    .io_sinks_1_bits_addr  (m_axi_1_aw_bits_addr),
    .io_sinks_1_bits_len   (m_axi_1_aw_bits_len),
    .io_sinks_1_bits_size  (m_axi_1_aw_bits_size),
    .io_sinks_1_bits_burst (m_axi_1_aw_bits_burst),
    .io_sinks_2_ready      (m_axi_2_aw_ready),
    .io_sinks_2_valid      (m_axi_2_aw_valid),
    .io_sinks_2_bits_addr  (m_axi_2_aw_bits_addr),
    .io_sinks_2_bits_len   (m_axi_2_aw_bits_len),
    .io_sinks_2_bits_size  (m_axi_2_aw_bits_size),
    .io_sinks_2_bits_burst (m_axi_2_aw_bits_burst),
    .io_sinks_3_ready      (m_axi_3_aw_ready),
    .io_sinks_3_valid      (m_axi_3_aw_valid),
    .io_sinks_3_bits_addr  (m_axi_3_aw_bits_addr),
    .io_sinks_3_bits_len   (m_axi_3_aw_bits_len),
    .io_sinks_3_bits_size  (m_axi_3_aw_bits_size),
    .io_sinks_3_bits_burst (m_axi_3_aw_bits_burst),
    .io_select_ready       (_write_demux_io_select_ready),
    .io_select_valid
      (_write_sinkBuffered__sinkBuffer_io_deq_valid & ~write_eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits        (_write_sinkBuffered__sinkBuffer_io_deq_bits__2)	// src/main/scala/chext/elastic/Buffer.scala:131:30
  );
  elasticDemux_5 write_demux_1 (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_write_demux_1_io_source_ready),
    .io_source_valid      (_s_axi__sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_data  (_s_axi__sourceBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_strb  (_s_axi__sourceBuffer_2_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_source_bits_last  (_s_axi__sourceBuffer_2_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_sinks_0_ready     (m_axi_0_w_ready),
    .io_sinks_0_valid     (m_axi_0_w_valid),
    .io_sinks_0_bits_data (m_axi_0_w_bits_data),
    .io_sinks_0_bits_strb (m_axi_0_w_bits_strb),
    .io_sinks_1_ready     (m_axi_1_w_ready),
    .io_sinks_1_valid     (m_axi_1_w_valid),
    .io_sinks_1_bits_data (m_axi_1_w_bits_data),
    .io_sinks_1_bits_strb (m_axi_1_w_bits_strb),
    .io_sinks_2_ready     (m_axi_2_w_ready),
    .io_sinks_2_valid     (m_axi_2_w_valid),
    .io_sinks_2_bits_data (m_axi_2_w_bits_data),
    .io_sinks_2_bits_strb (m_axi_2_w_bits_strb),
    .io_sinks_3_ready     (m_axi_3_w_ready),
    .io_sinks_3_valid     (m_axi_3_w_valid),
    .io_sinks_3_bits_data (m_axi_3_w_bits_data),
    .io_sinks_3_bits_strb (m_axi_3_w_bits_strb),
    .io_select_ready      (_write_demux_1_io_select_ready),
    .io_select_valid      (_write_portQueue_io_deq_valid),	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27
    .io_select_bits       (_write_portQueue_io_deq_bits)	// src/main/scala/chext/amba/axi4/full/components/Demux.scala:150:27
  );
  elasticBasicArbiter_1 write_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                  (clock),
    .reset                  (reset),
    .io_sources_0_ready     (m_axi_0_b_ready),
    .io_sources_0_valid     (m_axi_0_b_valid),
    .io_sources_0_bits_resp (m_axi_0_b_bits_resp),
    .io_sources_1_ready     (m_axi_1_b_ready),
    .io_sources_1_valid     (m_axi_1_b_valid),
    .io_sources_1_bits_resp (m_axi_1_b_bits_resp),
    .io_sources_2_ready     (m_axi_2_b_ready),
    .io_sources_2_valid     (m_axi_2_b_valid),
    .io_sources_2_bits_resp (m_axi_2_b_bits_resp),
    .io_sources_3_ready     (m_axi_3_b_ready),
    .io_sources_3_valid     (m_axi_3_b_valid),
    .io_sources_3_bits_resp (m_axi_3_b_bits_resp),
    .io_sink_ready          (_s_axi__sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_sink_valid          (_write_arbiter_io_sink_valid),
    .io_sink_bits_resp      (_write_arbiter_io_sink_bits_resp)
  );
endmodule

module ReadEngineMulti(	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
  input         clock,	// <stdin>:18151:11
                reset,	// <stdin>:18152:11
  output        s_axi_desc_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [16:0] s_axi_desc_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [7:0]  s_axi_desc_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [2:0]  s_axi_desc_ar_bits_size,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [1:0]  s_axi_desc_ar_bits_burst,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_ar_bits_lock,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [3:0]  s_axi_desc_ar_bits_cache,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [2:0]  s_axi_desc_ar_bits_prot,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [3:0]  s_axi_desc_ar_bits_qos,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
                s_axi_desc_ar_bits_region,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output        s_axi_desc_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output [63:0] s_axi_desc_r_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output [1:0]  s_axi_desc_r_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output        s_axi_desc_r_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
                s_axi_desc_aw_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_aw_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [16:0] s_axi_desc_aw_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [7:0]  s_axi_desc_aw_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [2:0]  s_axi_desc_aw_bits_size,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [1:0]  s_axi_desc_aw_bits_burst,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_aw_bits_lock,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [3:0]  s_axi_desc_aw_bits_cache,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [2:0]  s_axi_desc_aw_bits_prot,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [3:0]  s_axi_desc_aw_bits_qos,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
                s_axi_desc_aw_bits_region,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output        s_axi_desc_w_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_w_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [63:0] s_axi_desc_w_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input  [7:0]  s_axi_desc_w_bits_strb,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  input         s_axi_desc_w_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
                s_axi_desc_b_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output        s_axi_desc_b_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output [1:0]  s_axi_desc_b_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:306:22
  output        s_axi_ctrl_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input         s_axi_ctrl_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input  [10:0] s_axi_ctrl_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input  [2:0]  s_axi_ctrl_ar_bits_prot,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input         s_axi_ctrl_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output        s_axi_ctrl_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output [31:0] s_axi_ctrl_r_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output [1:0]  s_axi_ctrl_r_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output        s_axi_ctrl_aw_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input         s_axi_ctrl_aw_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input  [10:0] s_axi_ctrl_aw_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input  [2:0]  s_axi_ctrl_aw_bits_prot,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output        s_axi_ctrl_w_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input         s_axi_ctrl_w_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input  [31:0] s_axi_ctrl_w_bits_data,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input  [3:0]  s_axi_ctrl_w_bits_strb,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input         s_axi_ctrl_b_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output        s_axi_ctrl_b_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  output [1:0]  s_axi_ctrl_b_bits_resp,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:307:22
  input         m_axiN_0_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_0_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [9:0]  m_axiN_0_ar_bits_id,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [11:0] m_axiN_0_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [7:0]  m_axiN_0_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_0_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  input         m_axiN_0_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_0_r_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_1_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_1_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [9:0]  m_axiN_1_ar_bits_id,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [11:0] m_axiN_1_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [7:0]  m_axiN_1_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_1_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  input         m_axiN_1_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_1_r_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_2_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_2_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [9:0]  m_axiN_2_ar_bits_id,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [11:0] m_axiN_2_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [7:0]  m_axiN_2_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_2_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  input         m_axiN_2_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_2_r_bits_last,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_3_ar_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_3_ar_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [9:0]  m_axiN_3_ar_bits_id,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [11:0] m_axiN_3_ar_bits_addr,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output [7:0]  m_axiN_3_ar_bits_len,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  output        m_axiN_3_r_ready,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
  input         m_axiN_3_r_valid,	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
                m_axiN_3_r_bits_last	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:308:18
);

  wire        _demux_m_axil_0_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_0_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_0_ar_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_0_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_0_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_0_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_0_aw_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_0_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [31:0] _demux_m_axil_0_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [3:0]  _demux_m_axil_0_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_0_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_1_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_1_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_1_ar_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_1_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_1_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_1_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_1_aw_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_1_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [31:0] _demux_m_axil_1_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [3:0]  _demux_m_axil_1_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_1_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_2_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_2_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_2_ar_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_2_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_2_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_2_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_2_aw_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_2_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [31:0] _demux_m_axil_2_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [3:0]  _demux_m_axil_2_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_2_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_3_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_3_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_3_ar_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_3_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_3_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_3_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_3_aw_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_3_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [31:0] _demux_m_axil_3_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [3:0]  _demux_m_axil_3_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_3_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_4_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_4_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_4_ar_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_4_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_4_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [10:0] _demux_m_axil_4_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [2:0]  _demux_m_axil_4_aw_bits_prot;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_4_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [31:0] _demux_m_axil_4_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire [3:0]  _demux_m_axil_4_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _demux_m_axil_4_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
  wire        _interconnectDesc_demux_m_axi_0_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_0_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_0_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_0_ar_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_0_ar_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_0_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_0_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_0_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_0_aw_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_0_aw_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_0_aw_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_0_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [63:0] _interconnectDesc_demux_m_axi_0_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_0_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_0_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_1_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_1_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_1_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_1_ar_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_1_ar_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_1_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_1_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_1_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_1_aw_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_1_aw_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_1_aw_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_1_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [63:0] _interconnectDesc_demux_m_axi_1_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_1_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_1_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_2_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_2_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_2_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_2_ar_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_2_ar_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_2_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_2_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_2_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_2_aw_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_2_aw_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_2_aw_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_2_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [63:0] _interconnectDesc_demux_m_axi_2_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_2_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_2_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_3_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_3_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_3_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_3_ar_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_3_ar_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_3_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_3_aw_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [16:0] _interconnectDesc_demux_m_axi_3_aw_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_3_aw_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [2:0]  _interconnectDesc_demux_m_axi_3_aw_bits_size;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [1:0]  _interconnectDesc_demux_m_axi_3_aw_bits_burst;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_3_w_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [63:0] _interconnectDesc_demux_m_axi_3_w_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire [7:0]  _interconnectDesc_demux_m_axi_3_w_bits_strb;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _interconnectDesc_demux_m_axi_3_b_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
  wire        _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrReqData__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReqData__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]  _wrReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [31:0] _rdRespQueue__io_deq_bits_data;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [1:0]  _rdRespQueue__io_deq_bits_resp;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]  _rdReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _s_axil__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire [1:0]  _s_axil__sinkBuffer_1_io_deq_bits_resp;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_2_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [31:0] _s_axil__sourceBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [3:0]  _s_axil__sourceBuffer_2_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axil__sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_1_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire [31:0] _s_axil__sinkBuffer_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire [1:0]  _s_axil__sinkBuffer_io_deq_bits_resp;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _s_axil__sourceBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _s_axil__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0]  _s_axil__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [2:0]  _s_axil__sourceBuffer_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire        _modules_3_s_axi_desc_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_desc_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [63:0] _modules_3_s_axi_desc_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_desc_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_desc_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_desc_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_desc_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_3_s_axi_desc_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_ctrl_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_ctrl_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [31:0] _modules_3_s_axi_ctrl_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_3_s_axi_ctrl_r_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_ctrl_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_ctrl_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_s_axi_ctrl_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_3_s_axi_ctrl_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_3_busy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_desc_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_desc_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [63:0] _modules_2_s_axi_desc_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_desc_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_desc_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_desc_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_desc_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_2_s_axi_desc_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_ctrl_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_ctrl_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [31:0] _modules_2_s_axi_ctrl_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_2_s_axi_ctrl_r_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_ctrl_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_ctrl_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_s_axi_ctrl_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_2_s_axi_ctrl_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_2_busy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_desc_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_desc_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [63:0] _modules_1_s_axi_desc_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_desc_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_desc_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_desc_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_desc_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_1_s_axi_desc_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_ctrl_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_ctrl_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [31:0] _modules_1_s_axi_ctrl_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_1_s_axi_ctrl_r_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_ctrl_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_ctrl_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_s_axi_ctrl_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_1_s_axi_ctrl_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_1_busy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_desc_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_desc_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [63:0] _modules_0_s_axi_desc_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_desc_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_desc_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_desc_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_desc_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_0_s_axi_desc_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_ctrl_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_ctrl_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [31:0] _modules_0_s_axi_ctrl_r_bits_data;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_0_s_axi_ctrl_r_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_ctrl_aw_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_ctrl_w_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_s_axi_ctrl_b_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire [1:0]  _modules_0_s_axi_ctrl_b_bits_resp;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  wire        _modules_0_busy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  reg  [63:0] regCounter;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:313:35
  wire        rdReq = _rdReq__deq_q_io_deq_valid & _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36, :226:35, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        wrReq =
    _wrReq__deq_q_io_deq_valid & _wrReqData__deq_q_io_deq_valid
    & _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36, :265:54, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _busy_T_2 =
    _modules_0_busy | _modules_1_busy | _modules_2_busy | _modules_3_busy;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11, :416:53
  wire        _GEN = wrReq & _wrReq__deq_q_io_deq_bits_addr[7:2] == 6'h3;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:417:29, :428:24, :429:{26,52}, :431:33, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54, :268:39, src/main/scala/chisel3/util/Decoupled.scala:362:21
  always @(posedge clock) begin	// <stdin>:18151:11
    if (reset)	// <stdin>:18151:11
      regCounter <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:313:35
    else if (_GEN)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:417:29, :428:24, :429:52, :431:33
      regCounter <= 64'h0;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:313:35
    else if (_busy_T_2)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:416:53
      regCounter <= regCounter + 64'h1;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:313:35, :421:30
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
      automatic logic [31:0] _RANDOM[0:1];	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
        end	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
        regCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7, :313:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ReadEngine modules_0 (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .clock                    (clock),
    .reset                    (reset),
    .s_axi_desc_ar_ready      (_modules_0_s_axi_desc_ar_ready),
    .s_axi_desc_ar_valid      (_interconnectDesc_demux_m_axi_0_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_addr  (_interconnectDesc_demux_m_axi_0_ar_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_ar_bits_len   (_interconnectDesc_demux_m_axi_0_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_size  (_interconnectDesc_demux_m_axi_0_ar_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_burst (_interconnectDesc_demux_m_axi_0_ar_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_ready       (_interconnectDesc_demux_m_axi_0_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_valid       (_modules_0_s_axi_desc_r_valid),
    .s_axi_desc_r_bits_data   (_modules_0_s_axi_desc_r_bits_data),
    .s_axi_desc_r_bits_last   (_modules_0_s_axi_desc_r_bits_last),
    .s_axi_desc_aw_ready      (_modules_0_s_axi_desc_aw_ready),
    .s_axi_desc_aw_valid      (_interconnectDesc_demux_m_axi_0_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_addr  (_interconnectDesc_demux_m_axi_0_aw_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_aw_bits_len   (_interconnectDesc_demux_m_axi_0_aw_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_size  (_interconnectDesc_demux_m_axi_0_aw_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_burst (_interconnectDesc_demux_m_axi_0_aw_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_ready       (_modules_0_s_axi_desc_w_ready),
    .s_axi_desc_w_valid       (_interconnectDesc_demux_m_axi_0_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_data   (_interconnectDesc_demux_m_axi_0_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_strb   (_interconnectDesc_demux_m_axi_0_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_ready       (_interconnectDesc_demux_m_axi_0_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_valid       (_modules_0_s_axi_desc_b_valid),
    .s_axi_desc_b_bits_resp   (_modules_0_s_axi_desc_b_bits_resp),
    .s_axi_ctrl_ar_ready      (_modules_0_s_axi_ctrl_ar_ready),
    .s_axi_ctrl_ar_valid      (_demux_m_axil_1_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_ar_bits_addr  (_demux_m_axil_1_ar_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_ar_bits_prot  (_demux_m_axil_1_ar_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_ready       (_demux_m_axil_1_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_valid       (_modules_0_s_axi_ctrl_r_valid),
    .s_axi_ctrl_r_bits_data   (_modules_0_s_axi_ctrl_r_bits_data),
    .s_axi_ctrl_r_bits_resp   (_modules_0_s_axi_ctrl_r_bits_resp),
    .s_axi_ctrl_aw_ready      (_modules_0_s_axi_ctrl_aw_ready),
    .s_axi_ctrl_aw_valid      (_demux_m_axil_1_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_aw_bits_addr  (_demux_m_axil_1_aw_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_aw_bits_prot  (_demux_m_axil_1_aw_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_ready       (_modules_0_s_axi_ctrl_w_ready),
    .s_axi_ctrl_w_valid       (_demux_m_axil_1_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_data   (_demux_m_axil_1_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_strb   (_demux_m_axil_1_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_ready       (_demux_m_axil_1_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_valid       (_modules_0_s_axi_ctrl_b_valid),
    .s_axi_ctrl_b_bits_resp   (_modules_0_s_axi_ctrl_b_bits_resp),
    .m_axi_ar_ready           (m_axiN_0_ar_ready),
    .m_axi_ar_valid           (m_axiN_0_ar_valid),
    .m_axi_ar_bits_id         (m_axiN_0_ar_bits_id),
    .m_axi_ar_bits_addr       (m_axiN_0_ar_bits_addr),
    .m_axi_ar_bits_len        (m_axiN_0_ar_bits_len),
    .m_axi_r_ready            (m_axiN_0_r_ready),
    .m_axi_r_valid            (m_axiN_0_r_valid),
    .m_axi_r_bits_last        (m_axiN_0_r_bits_last),
    .start                    (_GEN),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:417:29, :428:24, :429:52, :431:33
    .busy                     (_modules_0_busy)
  );
  ReadEngine modules_1 (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .clock                    (clock),
    .reset                    (reset),
    .s_axi_desc_ar_ready      (_modules_1_s_axi_desc_ar_ready),
    .s_axi_desc_ar_valid      (_interconnectDesc_demux_m_axi_1_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_addr  (_interconnectDesc_demux_m_axi_1_ar_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_ar_bits_len   (_interconnectDesc_demux_m_axi_1_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_size  (_interconnectDesc_demux_m_axi_1_ar_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_burst (_interconnectDesc_demux_m_axi_1_ar_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_ready       (_interconnectDesc_demux_m_axi_1_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_valid       (_modules_1_s_axi_desc_r_valid),
    .s_axi_desc_r_bits_data   (_modules_1_s_axi_desc_r_bits_data),
    .s_axi_desc_r_bits_last   (_modules_1_s_axi_desc_r_bits_last),
    .s_axi_desc_aw_ready      (_modules_1_s_axi_desc_aw_ready),
    .s_axi_desc_aw_valid      (_interconnectDesc_demux_m_axi_1_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_addr  (_interconnectDesc_demux_m_axi_1_aw_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_aw_bits_len   (_interconnectDesc_demux_m_axi_1_aw_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_size  (_interconnectDesc_demux_m_axi_1_aw_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_burst (_interconnectDesc_demux_m_axi_1_aw_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_ready       (_modules_1_s_axi_desc_w_ready),
    .s_axi_desc_w_valid       (_interconnectDesc_demux_m_axi_1_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_data   (_interconnectDesc_demux_m_axi_1_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_strb   (_interconnectDesc_demux_m_axi_1_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_ready       (_interconnectDesc_demux_m_axi_1_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_valid       (_modules_1_s_axi_desc_b_valid),
    .s_axi_desc_b_bits_resp   (_modules_1_s_axi_desc_b_bits_resp),
    .s_axi_ctrl_ar_ready      (_modules_1_s_axi_ctrl_ar_ready),
    .s_axi_ctrl_ar_valid      (_demux_m_axil_2_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_ar_bits_addr  (_demux_m_axil_2_ar_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_ar_bits_prot  (_demux_m_axil_2_ar_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_ready       (_demux_m_axil_2_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_valid       (_modules_1_s_axi_ctrl_r_valid),
    .s_axi_ctrl_r_bits_data   (_modules_1_s_axi_ctrl_r_bits_data),
    .s_axi_ctrl_r_bits_resp   (_modules_1_s_axi_ctrl_r_bits_resp),
    .s_axi_ctrl_aw_ready      (_modules_1_s_axi_ctrl_aw_ready),
    .s_axi_ctrl_aw_valid      (_demux_m_axil_2_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_aw_bits_addr  (_demux_m_axil_2_aw_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_aw_bits_prot  (_demux_m_axil_2_aw_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_ready       (_modules_1_s_axi_ctrl_w_ready),
    .s_axi_ctrl_w_valid       (_demux_m_axil_2_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_data   (_demux_m_axil_2_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_strb   (_demux_m_axil_2_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_ready       (_demux_m_axil_2_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_valid       (_modules_1_s_axi_ctrl_b_valid),
    .s_axi_ctrl_b_bits_resp   (_modules_1_s_axi_ctrl_b_bits_resp),
    .m_axi_ar_ready           (m_axiN_1_ar_ready),
    .m_axi_ar_valid           (m_axiN_1_ar_valid),
    .m_axi_ar_bits_id         (m_axiN_1_ar_bits_id),
    .m_axi_ar_bits_addr       (m_axiN_1_ar_bits_addr),
    .m_axi_ar_bits_len        (m_axiN_1_ar_bits_len),
    .m_axi_r_ready            (m_axiN_1_r_ready),
    .m_axi_r_valid            (m_axiN_1_r_valid),
    .m_axi_r_bits_last        (m_axiN_1_r_bits_last),
    .start                    (_GEN),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:417:29, :428:24, :429:52, :431:33
    .busy                     (_modules_1_busy)
  );
  ReadEngine modules_2 (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .clock                    (clock),
    .reset                    (reset),
    .s_axi_desc_ar_ready      (_modules_2_s_axi_desc_ar_ready),
    .s_axi_desc_ar_valid      (_interconnectDesc_demux_m_axi_2_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_addr  (_interconnectDesc_demux_m_axi_2_ar_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_ar_bits_len   (_interconnectDesc_demux_m_axi_2_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_size  (_interconnectDesc_demux_m_axi_2_ar_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_burst (_interconnectDesc_demux_m_axi_2_ar_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_ready       (_interconnectDesc_demux_m_axi_2_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_valid       (_modules_2_s_axi_desc_r_valid),
    .s_axi_desc_r_bits_data   (_modules_2_s_axi_desc_r_bits_data),
    .s_axi_desc_r_bits_last   (_modules_2_s_axi_desc_r_bits_last),
    .s_axi_desc_aw_ready      (_modules_2_s_axi_desc_aw_ready),
    .s_axi_desc_aw_valid      (_interconnectDesc_demux_m_axi_2_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_addr  (_interconnectDesc_demux_m_axi_2_aw_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_aw_bits_len   (_interconnectDesc_demux_m_axi_2_aw_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_size  (_interconnectDesc_demux_m_axi_2_aw_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_burst (_interconnectDesc_demux_m_axi_2_aw_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_ready       (_modules_2_s_axi_desc_w_ready),
    .s_axi_desc_w_valid       (_interconnectDesc_demux_m_axi_2_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_data   (_interconnectDesc_demux_m_axi_2_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_strb   (_interconnectDesc_demux_m_axi_2_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_ready       (_interconnectDesc_demux_m_axi_2_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_valid       (_modules_2_s_axi_desc_b_valid),
    .s_axi_desc_b_bits_resp   (_modules_2_s_axi_desc_b_bits_resp),
    .s_axi_ctrl_ar_ready      (_modules_2_s_axi_ctrl_ar_ready),
    .s_axi_ctrl_ar_valid      (_demux_m_axil_3_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_ar_bits_addr  (_demux_m_axil_3_ar_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_ar_bits_prot  (_demux_m_axil_3_ar_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_ready       (_demux_m_axil_3_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_valid       (_modules_2_s_axi_ctrl_r_valid),
    .s_axi_ctrl_r_bits_data   (_modules_2_s_axi_ctrl_r_bits_data),
    .s_axi_ctrl_r_bits_resp   (_modules_2_s_axi_ctrl_r_bits_resp),
    .s_axi_ctrl_aw_ready      (_modules_2_s_axi_ctrl_aw_ready),
    .s_axi_ctrl_aw_valid      (_demux_m_axil_3_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_aw_bits_addr  (_demux_m_axil_3_aw_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_aw_bits_prot  (_demux_m_axil_3_aw_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_ready       (_modules_2_s_axi_ctrl_w_ready),
    .s_axi_ctrl_w_valid       (_demux_m_axil_3_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_data   (_demux_m_axil_3_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_strb   (_demux_m_axil_3_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_ready       (_demux_m_axil_3_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_valid       (_modules_2_s_axi_ctrl_b_valid),
    .s_axi_ctrl_b_bits_resp   (_modules_2_s_axi_ctrl_b_bits_resp),
    .m_axi_ar_ready           (m_axiN_2_ar_ready),
    .m_axi_ar_valid           (m_axiN_2_ar_valid),
    .m_axi_ar_bits_id         (m_axiN_2_ar_bits_id),
    .m_axi_ar_bits_addr       (m_axiN_2_ar_bits_addr),
    .m_axi_ar_bits_len        (m_axiN_2_ar_bits_len),
    .m_axi_r_ready            (m_axiN_2_r_ready),
    .m_axi_r_valid            (m_axiN_2_r_valid),
    .m_axi_r_bits_last        (m_axiN_2_r_bits_last),
    .start                    (_GEN),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:417:29, :428:24, :429:52, :431:33
    .busy                     (_modules_2_busy)
  );
  ReadEngine modules_3 (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .clock                    (clock),
    .reset                    (reset),
    .s_axi_desc_ar_ready      (_modules_3_s_axi_desc_ar_ready),
    .s_axi_desc_ar_valid      (_interconnectDesc_demux_m_axi_3_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_addr  (_interconnectDesc_demux_m_axi_3_ar_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_ar_bits_len   (_interconnectDesc_demux_m_axi_3_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_size  (_interconnectDesc_demux_m_axi_3_ar_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_ar_bits_burst (_interconnectDesc_demux_m_axi_3_ar_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_ready       (_interconnectDesc_demux_m_axi_3_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_r_valid       (_modules_3_s_axi_desc_r_valid),
    .s_axi_desc_r_bits_data   (_modules_3_s_axi_desc_r_bits_data),
    .s_axi_desc_r_bits_last   (_modules_3_s_axi_desc_r_bits_last),
    .s_axi_desc_aw_ready      (_modules_3_s_axi_desc_aw_ready),
    .s_axi_desc_aw_valid      (_interconnectDesc_demux_m_axi_3_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_addr  (_interconnectDesc_demux_m_axi_3_aw_bits_addr[14:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_desc_aw_bits_len   (_interconnectDesc_demux_m_axi_3_aw_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_size  (_interconnectDesc_demux_m_axi_3_aw_bits_size),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_aw_bits_burst (_interconnectDesc_demux_m_axi_3_aw_bits_burst),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_ready       (_modules_3_s_axi_desc_w_ready),
    .s_axi_desc_w_valid       (_interconnectDesc_demux_m_axi_3_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_data   (_interconnectDesc_demux_m_axi_3_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_w_bits_strb   (_interconnectDesc_demux_m_axi_3_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_ready       (_interconnectDesc_demux_m_axi_3_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .s_axi_desc_b_valid       (_modules_3_s_axi_desc_b_valid),
    .s_axi_desc_b_bits_resp   (_modules_3_s_axi_desc_b_bits_resp),
    .s_axi_ctrl_ar_ready      (_modules_3_s_axi_ctrl_ar_ready),
    .s_axi_ctrl_ar_valid      (_demux_m_axil_4_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_ar_bits_addr  (_demux_m_axil_4_ar_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_ar_bits_prot  (_demux_m_axil_4_ar_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_ready       (_demux_m_axil_4_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_r_valid       (_modules_3_s_axi_ctrl_r_valid),
    .s_axi_ctrl_r_bits_data   (_modules_3_s_axi_ctrl_r_bits_data),
    .s_axi_ctrl_r_bits_resp   (_modules_3_s_axi_ctrl_r_bits_resp),
    .s_axi_ctrl_aw_ready      (_modules_3_s_axi_ctrl_aw_ready),
    .s_axi_ctrl_aw_valid      (_demux_m_axil_4_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_aw_bits_addr  (_demux_m_axil_4_aw_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_ctrl_aw_bits_prot  (_demux_m_axil_4_aw_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_ready       (_modules_3_s_axi_ctrl_w_ready),
    .s_axi_ctrl_w_valid       (_demux_m_axil_4_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_data   (_demux_m_axil_4_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_w_bits_strb   (_demux_m_axil_4_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_ready       (_demux_m_axil_4_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .s_axi_ctrl_b_valid       (_modules_3_s_axi_ctrl_b_valid),
    .s_axi_ctrl_b_bits_resp   (_modules_3_s_axi_ctrl_b_bits_resp),
    .m_axi_ar_ready           (m_axiN_3_ar_ready),
    .m_axi_ar_valid           (m_axiN_3_ar_valid),
    .m_axi_ar_bits_id         (m_axiN_3_ar_bits_id),
    .m_axi_ar_bits_addr       (m_axiN_3_ar_bits_addr),
    .m_axi_ar_bits_len        (m_axiN_3_ar_bits_len),
    .m_axi_r_ready            (m_axiN_3_r_ready),
    .m_axi_r_valid            (m_axiN_3_r_valid),
    .m_axi_r_bits_last        (m_axiN_3_r_bits_last),
    .start                    (_GEN),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:417:29, :428:24, :429:52, :431:33
    .busy                     (_modules_3_busy)
  );
  Queue2_AddressChannel s_axil__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sourceBuffer_io_enq_ready),
    .io_enq_valid     (_demux_m_axil_0_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_enq_bits_addr (_demux_m_axil_0_ar_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .io_enq_bits_prot (_demux_m_axil_0_ar_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_deq_ready     (_rdReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot)
  );
  Queue2_ReadDataChannel s_axil__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_rdRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_data (_rdRespQueue__io_deq_bits_data),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_resp (_rdRespQueue__io_deq_bits_resp),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_deq_ready     (_demux_m_axil_0_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_deq_valid     (_s_axil__sinkBuffer_io_deq_valid),
    .io_deq_bits_data (_s_axil__sinkBuffer_io_deq_bits_data),
    .io_deq_bits_resp (_s_axil__sinkBuffer_io_deq_bits_resp)
  );
  Queue2_AddressChannel s_axil__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sourceBuffer_1_io_enq_ready),
    .io_enq_valid     (_demux_m_axil_0_aw_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_enq_bits_addr (_demux_m_axil_0_aw_bits_addr[7:0]),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13, src/main/scala/chext/elastic/Connect.scala:12:15
    .io_enq_bits_prot (_demux_m_axil_0_aw_bits_prot),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_deq_ready     (_wrReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot)
  );
  Queue2_WriteDataChannel s_axil__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sourceBuffer_2_io_enq_ready),
    .io_enq_valid     (_demux_m_axil_0_w_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_enq_bits_data (_demux_m_axil_0_w_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_enq_bits_strb (_demux_m_axil_0_w_bits_strb),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_deq_ready     (_wrReqData__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),
    .io_deq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),
    .io_deq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb)
  );
  Queue2_WriteResponseChannel_1 s_axil__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_wrRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .io_enq_bits_resp (2'h0),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:303:7
    .io_deq_ready     (_demux_m_axil_0_b_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .io_deq_valid     (_s_axil__sinkBuffer_1_io_deq_valid),
    .io_deq_bits_resp (_s_axil__sinkBuffer_1_io_deq_bits_resp)
  );
  Queue1_AddressChannel rdReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_deq_valid     (_rdReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_rdReq__deq_q_io_deq_bits_addr)
  );
  Queue1_ReadDataChannel rdRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdRespQueue__io_enq_ready),
    .io_enq_valid     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_enq_bits_data
      (_rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h3
         ? 32'h0
         : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h2
             ? regCounter[63:32]
             : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h1
                 ? regCounter[31:0]
                 : _rdReq__deq_q_io_deq_bits_addr[7:2] == 6'h0
                     ? {31'h0, _busy_T_2}
                     : 32'hFFFFFFFF),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:313:35, :384:32, :386:32, :416:53, :429:26, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:229:39, :237:{10,29}, :241:{26,38}, :242:16, src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_ready     (_s_axil__sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_rdRespQueue__io_deq_valid),
    .io_deq_bits_data (_rdRespQueue__io_deq_bits_data),
    .io_deq_bits_resp (_rdRespQueue__io_deq_bits_resp)
  );
  Queue1_AddressChannel wrReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_wrReq__deq_q_io_deq_bits_addr)
  );
  Queue1_WriteDataChannel wrReqData__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReqData__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_enq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReqData__deq_q_io_deq_valid),
    .io_deq_bits_data (/* unused */),
    .io_deq_bits_strb (/* unused */)
  );
  Queue1_WriteResponseChannel wrRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrRespQueue__io_enq_ready),
    .io_enq_valid (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_ready (_s_axil__sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid (_wrRespQueue__io_deq_valid)
  );
  axi4LiteDemux interconnectControl_demux (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:329:13
    .clock                 (clock),
    .reset                 (reset),
    .s_axil_ar_ready       (/* unused */),
    .s_axil_ar_valid       (s_axi_ctrl_ar_valid),
    .s_axil_ar_bits_addr   (s_axi_ctrl_ar_bits_addr),
    .s_axil_ar_bits_prot   (s_axi_ctrl_ar_bits_prot),
    .s_axil_r_ready        (s_axi_ctrl_r_ready),
    .s_axil_r_valid        (/* unused */),
    .s_axil_r_bits_data    (/* unused */),
    .s_axil_r_bits_resp    (/* unused */),
    .s_axil_aw_ready       (/* unused */),
    .s_axil_aw_valid       (s_axi_ctrl_aw_valid),
    .s_axil_aw_bits_addr   (s_axi_ctrl_aw_bits_addr),
    .s_axil_aw_bits_prot   (s_axi_ctrl_aw_bits_prot),
    .s_axil_w_ready        (/* unused */),
    .s_axil_w_valid        (s_axi_ctrl_w_valid),
    .s_axil_w_bits_data    (s_axi_ctrl_w_bits_data),
    .s_axil_w_bits_strb    (s_axi_ctrl_w_bits_strb),
    .s_axil_b_ready        (s_axi_ctrl_b_ready),
    .s_axil_b_valid        (/* unused */),
    .s_axil_b_bits_resp    (/* unused */),
    .m_axil_0_ar_ready     (_s_axil__sourceBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .m_axil_0_ar_valid     (/* unused */),
    .m_axil_0_ar_bits_addr (/* unused */),
    .m_axil_0_ar_bits_prot (/* unused */),
    .m_axil_0_r_ready      (/* unused */),
    .m_axil_0_r_valid      (_s_axil__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_r_bits_data  (_s_axil__sinkBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_r_bits_resp  (_s_axil__sinkBuffer_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_aw_ready     (_s_axil__sourceBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .m_axil_0_aw_valid     (/* unused */),
    .m_axil_0_aw_bits_addr (/* unused */),
    .m_axil_0_aw_bits_prot (/* unused */),
    .m_axil_0_w_ready      (_s_axil__sourceBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .m_axil_0_w_valid      (/* unused */),
    .m_axil_0_w_bits_data  (/* unused */),
    .m_axil_0_w_bits_strb  (/* unused */),
    .m_axil_0_b_ready      (/* unused */),
    .m_axil_0_b_valid      (_s_axil__sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_b_bits_resp  (_s_axil__sinkBuffer_1_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_1_ar_ready     (_modules_0_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_ar_valid     (/* unused */),
    .m_axil_1_ar_bits_addr (/* unused */),
    .m_axil_1_ar_bits_prot (/* unused */),
    .m_axil_1_r_ready      (/* unused */),
    .m_axil_1_r_valid      (_modules_0_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_r_bits_data  (_modules_0_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_r_bits_resp  (_modules_0_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_aw_ready     (_modules_0_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_aw_valid     (/* unused */),
    .m_axil_1_aw_bits_addr (/* unused */),
    .m_axil_1_aw_bits_prot (/* unused */),
    .m_axil_1_w_ready      (_modules_0_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_w_valid      (/* unused */),
    .m_axil_1_w_bits_data  (/* unused */),
    .m_axil_1_w_bits_strb  (/* unused */),
    .m_axil_1_b_ready      (/* unused */),
    .m_axil_1_b_valid      (_modules_0_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_b_bits_resp  (_modules_0_s_axi_ctrl_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_ar_ready     (_modules_1_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_ar_valid     (/* unused */),
    .m_axil_2_ar_bits_addr (/* unused */),
    .m_axil_2_ar_bits_prot (/* unused */),
    .m_axil_2_r_ready      (/* unused */),
    .m_axil_2_r_valid      (_modules_1_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_r_bits_data  (_modules_1_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_r_bits_resp  (_modules_1_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_aw_ready     (_modules_1_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_aw_valid     (/* unused */),
    .m_axil_2_aw_bits_addr (/* unused */),
    .m_axil_2_aw_bits_prot (/* unused */),
    .m_axil_2_w_ready      (_modules_1_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_w_valid      (/* unused */),
    .m_axil_2_w_bits_data  (/* unused */),
    .m_axil_2_w_bits_strb  (/* unused */),
    .m_axil_2_b_ready      (/* unused */),
    .m_axil_2_b_valid      (_modules_1_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_b_bits_resp  (_modules_1_s_axi_ctrl_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_ar_ready     (_modules_2_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_ar_valid     (/* unused */),
    .m_axil_3_ar_bits_addr (/* unused */),
    .m_axil_3_ar_bits_prot (/* unused */),
    .m_axil_3_r_ready      (/* unused */),
    .m_axil_3_r_valid      (_modules_2_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_r_bits_data  (_modules_2_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_r_bits_resp  (_modules_2_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_aw_ready     (_modules_2_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_aw_valid     (/* unused */),
    .m_axil_3_aw_bits_addr (/* unused */),
    .m_axil_3_aw_bits_prot (/* unused */),
    .m_axil_3_w_ready      (_modules_2_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_w_valid      (/* unused */),
    .m_axil_3_w_bits_data  (/* unused */),
    .m_axil_3_w_bits_strb  (/* unused */),
    .m_axil_3_b_ready      (/* unused */),
    .m_axil_3_b_valid      (_modules_2_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_b_bits_resp  (_modules_2_s_axi_ctrl_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_ar_ready     (_modules_3_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_ar_valid     (/* unused */),
    .m_axil_4_ar_bits_addr (/* unused */),
    .m_axil_4_ar_bits_prot (/* unused */),
    .m_axil_4_r_ready      (/* unused */),
    .m_axil_4_r_valid      (_modules_3_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_r_bits_data  (_modules_3_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_r_bits_resp  (_modules_3_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_aw_ready     (_modules_3_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_aw_valid     (/* unused */),
    .m_axil_4_aw_bits_addr (/* unused */),
    .m_axil_4_aw_bits_prot (/* unused */),
    .m_axil_4_w_ready      (_modules_3_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_w_valid      (/* unused */),
    .m_axil_4_w_bits_data  (/* unused */),
    .m_axil_4_w_bits_strb  (/* unused */),
    .m_axil_4_b_ready      (/* unused */),
    .m_axil_4_b_valid      (_modules_3_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_b_bits_resp  (_modules_3_s_axi_ctrl_b_bits_resp)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  );
  Demux interconnectDesc_demux (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:353:13
    .clock                 (clock),
    .reset                 (reset),
    .s_axi_ar_ready        (s_axi_desc_ar_ready),
    .s_axi_ar_valid        (s_axi_desc_ar_valid),
    .s_axi_ar_bits_addr    (s_axi_desc_ar_bits_addr),
    .s_axi_ar_bits_len     (s_axi_desc_ar_bits_len),
    .s_axi_ar_bits_size    (s_axi_desc_ar_bits_size),
    .s_axi_ar_bits_burst   (s_axi_desc_ar_bits_burst),
    .s_axi_ar_bits_lock    (s_axi_desc_ar_bits_lock),
    .s_axi_ar_bits_cache   (s_axi_desc_ar_bits_cache),
    .s_axi_ar_bits_prot    (s_axi_desc_ar_bits_prot),
    .s_axi_ar_bits_qos     (s_axi_desc_ar_bits_qos),
    .s_axi_ar_bits_region  (s_axi_desc_ar_bits_region),
    .s_axi_r_ready         (s_axi_desc_r_ready),
    .s_axi_r_valid         (s_axi_desc_r_valid),
    .s_axi_r_bits_data     (s_axi_desc_r_bits_data),
    .s_axi_r_bits_resp     (s_axi_desc_r_bits_resp),
    .s_axi_r_bits_last     (s_axi_desc_r_bits_last),
    .s_axi_aw_ready        (s_axi_desc_aw_ready),
    .s_axi_aw_valid        (s_axi_desc_aw_valid),
    .s_axi_aw_bits_addr    (s_axi_desc_aw_bits_addr),
    .s_axi_aw_bits_len     (s_axi_desc_aw_bits_len),
    .s_axi_aw_bits_size    (s_axi_desc_aw_bits_size),
    .s_axi_aw_bits_burst   (s_axi_desc_aw_bits_burst),
    .s_axi_aw_bits_lock    (s_axi_desc_aw_bits_lock),
    .s_axi_aw_bits_cache   (s_axi_desc_aw_bits_cache),
    .s_axi_aw_bits_prot    (s_axi_desc_aw_bits_prot),
    .s_axi_aw_bits_qos     (s_axi_desc_aw_bits_qos),
    .s_axi_aw_bits_region  (s_axi_desc_aw_bits_region),
    .s_axi_w_ready         (s_axi_desc_w_ready),
    .s_axi_w_valid         (s_axi_desc_w_valid),
    .s_axi_w_bits_data     (s_axi_desc_w_bits_data),
    .s_axi_w_bits_strb     (s_axi_desc_w_bits_strb),
    .s_axi_w_bits_last     (s_axi_desc_w_bits_last),
    .s_axi_b_ready         (s_axi_desc_b_ready),
    .s_axi_b_valid         (s_axi_desc_b_valid),
    .s_axi_b_bits_resp     (s_axi_desc_b_bits_resp),
    .m_axi_0_ar_ready      (_modules_0_s_axi_desc_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_ar_valid      (_interconnectDesc_demux_m_axi_0_ar_valid),
    .m_axi_0_ar_bits_addr  (_interconnectDesc_demux_m_axi_0_ar_bits_addr),
    .m_axi_0_ar_bits_len   (_interconnectDesc_demux_m_axi_0_ar_bits_len),
    .m_axi_0_ar_bits_size  (_interconnectDesc_demux_m_axi_0_ar_bits_size),
    .m_axi_0_ar_bits_burst (_interconnectDesc_demux_m_axi_0_ar_bits_burst),
    .m_axi_0_r_ready       (_interconnectDesc_demux_m_axi_0_r_ready),
    .m_axi_0_r_valid       (_modules_0_s_axi_desc_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_r_bits_data   (_modules_0_s_axi_desc_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_r_bits_last   (_modules_0_s_axi_desc_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_aw_ready      (_modules_0_s_axi_desc_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_aw_valid      (_interconnectDesc_demux_m_axi_0_aw_valid),
    .m_axi_0_aw_bits_addr  (_interconnectDesc_demux_m_axi_0_aw_bits_addr),
    .m_axi_0_aw_bits_len   (_interconnectDesc_demux_m_axi_0_aw_bits_len),
    .m_axi_0_aw_bits_size  (_interconnectDesc_demux_m_axi_0_aw_bits_size),
    .m_axi_0_aw_bits_burst (_interconnectDesc_demux_m_axi_0_aw_bits_burst),
    .m_axi_0_w_ready       (_modules_0_s_axi_desc_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_w_valid       (_interconnectDesc_demux_m_axi_0_w_valid),
    .m_axi_0_w_bits_data   (_interconnectDesc_demux_m_axi_0_w_bits_data),
    .m_axi_0_w_bits_strb   (_interconnectDesc_demux_m_axi_0_w_bits_strb),
    .m_axi_0_b_ready       (_interconnectDesc_demux_m_axi_0_b_ready),
    .m_axi_0_b_valid       (_modules_0_s_axi_desc_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_0_b_bits_resp   (_modules_0_s_axi_desc_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_ar_ready      (_modules_1_s_axi_desc_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_ar_valid      (_interconnectDesc_demux_m_axi_1_ar_valid),
    .m_axi_1_ar_bits_addr  (_interconnectDesc_demux_m_axi_1_ar_bits_addr),
    .m_axi_1_ar_bits_len   (_interconnectDesc_demux_m_axi_1_ar_bits_len),
    .m_axi_1_ar_bits_size  (_interconnectDesc_demux_m_axi_1_ar_bits_size),
    .m_axi_1_ar_bits_burst (_interconnectDesc_demux_m_axi_1_ar_bits_burst),
    .m_axi_1_r_ready       (_interconnectDesc_demux_m_axi_1_r_ready),
    .m_axi_1_r_valid       (_modules_1_s_axi_desc_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_r_bits_data   (_modules_1_s_axi_desc_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_r_bits_last   (_modules_1_s_axi_desc_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_aw_ready      (_modules_1_s_axi_desc_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_aw_valid      (_interconnectDesc_demux_m_axi_1_aw_valid),
    .m_axi_1_aw_bits_addr  (_interconnectDesc_demux_m_axi_1_aw_bits_addr),
    .m_axi_1_aw_bits_len   (_interconnectDesc_demux_m_axi_1_aw_bits_len),
    .m_axi_1_aw_bits_size  (_interconnectDesc_demux_m_axi_1_aw_bits_size),
    .m_axi_1_aw_bits_burst (_interconnectDesc_demux_m_axi_1_aw_bits_burst),
    .m_axi_1_w_ready       (_modules_1_s_axi_desc_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_w_valid       (_interconnectDesc_demux_m_axi_1_w_valid),
    .m_axi_1_w_bits_data   (_interconnectDesc_demux_m_axi_1_w_bits_data),
    .m_axi_1_w_bits_strb   (_interconnectDesc_demux_m_axi_1_w_bits_strb),
    .m_axi_1_b_ready       (_interconnectDesc_demux_m_axi_1_b_ready),
    .m_axi_1_b_valid       (_modules_1_s_axi_desc_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_1_b_bits_resp   (_modules_1_s_axi_desc_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_ar_ready      (_modules_2_s_axi_desc_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_ar_valid      (_interconnectDesc_demux_m_axi_2_ar_valid),
    .m_axi_2_ar_bits_addr  (_interconnectDesc_demux_m_axi_2_ar_bits_addr),
    .m_axi_2_ar_bits_len   (_interconnectDesc_demux_m_axi_2_ar_bits_len),
    .m_axi_2_ar_bits_size  (_interconnectDesc_demux_m_axi_2_ar_bits_size),
    .m_axi_2_ar_bits_burst (_interconnectDesc_demux_m_axi_2_ar_bits_burst),
    .m_axi_2_r_ready       (_interconnectDesc_demux_m_axi_2_r_ready),
    .m_axi_2_r_valid       (_modules_2_s_axi_desc_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_r_bits_data   (_modules_2_s_axi_desc_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_r_bits_last   (_modules_2_s_axi_desc_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_aw_ready      (_modules_2_s_axi_desc_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_aw_valid      (_interconnectDesc_demux_m_axi_2_aw_valid),
    .m_axi_2_aw_bits_addr  (_interconnectDesc_demux_m_axi_2_aw_bits_addr),
    .m_axi_2_aw_bits_len   (_interconnectDesc_demux_m_axi_2_aw_bits_len),
    .m_axi_2_aw_bits_size  (_interconnectDesc_demux_m_axi_2_aw_bits_size),
    .m_axi_2_aw_bits_burst (_interconnectDesc_demux_m_axi_2_aw_bits_burst),
    .m_axi_2_w_ready       (_modules_2_s_axi_desc_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_w_valid       (_interconnectDesc_demux_m_axi_2_w_valid),
    .m_axi_2_w_bits_data   (_interconnectDesc_demux_m_axi_2_w_bits_data),
    .m_axi_2_w_bits_strb   (_interconnectDesc_demux_m_axi_2_w_bits_strb),
    .m_axi_2_b_ready       (_interconnectDesc_demux_m_axi_2_b_ready),
    .m_axi_2_b_valid       (_modules_2_s_axi_desc_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_2_b_bits_resp   (_modules_2_s_axi_desc_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_ar_ready      (_modules_3_s_axi_desc_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_ar_valid      (_interconnectDesc_demux_m_axi_3_ar_valid),
    .m_axi_3_ar_bits_addr  (_interconnectDesc_demux_m_axi_3_ar_bits_addr),
    .m_axi_3_ar_bits_len   (_interconnectDesc_demux_m_axi_3_ar_bits_len),
    .m_axi_3_ar_bits_size  (_interconnectDesc_demux_m_axi_3_ar_bits_size),
    .m_axi_3_ar_bits_burst (_interconnectDesc_demux_m_axi_3_ar_bits_burst),
    .m_axi_3_r_ready       (_interconnectDesc_demux_m_axi_3_r_ready),
    .m_axi_3_r_valid       (_modules_3_s_axi_desc_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_r_bits_data   (_modules_3_s_axi_desc_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_r_bits_last   (_modules_3_s_axi_desc_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_aw_ready      (_modules_3_s_axi_desc_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_aw_valid      (_interconnectDesc_demux_m_axi_3_aw_valid),
    .m_axi_3_aw_bits_addr  (_interconnectDesc_demux_m_axi_3_aw_bits_addr),
    .m_axi_3_aw_bits_len   (_interconnectDesc_demux_m_axi_3_aw_bits_len),
    .m_axi_3_aw_bits_size  (_interconnectDesc_demux_m_axi_3_aw_bits_size),
    .m_axi_3_aw_bits_burst (_interconnectDesc_demux_m_axi_3_aw_bits_burst),
    .m_axi_3_w_ready       (_modules_3_s_axi_desc_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_w_valid       (_interconnectDesc_demux_m_axi_3_w_valid),
    .m_axi_3_w_bits_data   (_interconnectDesc_demux_m_axi_3_w_bits_data),
    .m_axi_3_w_bits_strb   (_interconnectDesc_demux_m_axi_3_w_bits_strb),
    .m_axi_3_b_ready       (_interconnectDesc_demux_m_axi_3_b_ready),
    .m_axi_3_b_valid       (_modules_3_s_axi_desc_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axi_3_b_bits_resp   (_modules_3_s_axi_desc_b_bits_resp)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  );
  axi4LiteDemux demux (	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:395:13
    .clock                 (clock),
    .reset                 (reset),
    .s_axil_ar_ready       (s_axi_ctrl_ar_ready),
    .s_axil_ar_valid       (s_axi_ctrl_ar_valid),
    .s_axil_ar_bits_addr   (s_axi_ctrl_ar_bits_addr),
    .s_axil_ar_bits_prot   (s_axi_ctrl_ar_bits_prot),
    .s_axil_r_ready        (s_axi_ctrl_r_ready),
    .s_axil_r_valid        (s_axi_ctrl_r_valid),
    .s_axil_r_bits_data    (s_axi_ctrl_r_bits_data),
    .s_axil_r_bits_resp    (s_axi_ctrl_r_bits_resp),
    .s_axil_aw_ready       (s_axi_ctrl_aw_ready),
    .s_axil_aw_valid       (s_axi_ctrl_aw_valid),
    .s_axil_aw_bits_addr   (s_axi_ctrl_aw_bits_addr),
    .s_axil_aw_bits_prot   (s_axi_ctrl_aw_bits_prot),
    .s_axil_w_ready        (s_axi_ctrl_w_ready),
    .s_axil_w_valid        (s_axi_ctrl_w_valid),
    .s_axil_w_bits_data    (s_axi_ctrl_w_bits_data),
    .s_axil_w_bits_strb    (s_axi_ctrl_w_bits_strb),
    .s_axil_b_ready        (s_axi_ctrl_b_ready),
    .s_axil_b_valid        (s_axi_ctrl_b_valid),
    .s_axil_b_bits_resp    (s_axi_ctrl_b_bits_resp),
    .m_axil_0_ar_ready     (_s_axil__sourceBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .m_axil_0_ar_valid     (_demux_m_axil_0_ar_valid),
    .m_axil_0_ar_bits_addr (_demux_m_axil_0_ar_bits_addr),
    .m_axil_0_ar_bits_prot (_demux_m_axil_0_ar_bits_prot),
    .m_axil_0_r_ready      (_demux_m_axil_0_r_ready),
    .m_axil_0_r_valid      (_s_axil__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_r_bits_data  (_s_axil__sinkBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_r_bits_resp  (_s_axil__sinkBuffer_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_aw_ready     (_s_axil__sourceBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .m_axil_0_aw_valid     (_demux_m_axil_0_aw_valid),
    .m_axil_0_aw_bits_addr (_demux_m_axil_0_aw_bits_addr),
    .m_axil_0_aw_bits_prot (_demux_m_axil_0_aw_bits_prot),
    .m_axil_0_w_ready      (_s_axil__sourceBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .m_axil_0_w_valid      (_demux_m_axil_0_w_valid),
    .m_axil_0_w_bits_data  (_demux_m_axil_0_w_bits_data),
    .m_axil_0_w_bits_strb  (_demux_m_axil_0_w_bits_strb),
    .m_axil_0_b_ready      (_demux_m_axil_0_b_ready),
    .m_axil_0_b_valid      (_s_axil__sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_0_b_bits_resp  (_s_axil__sinkBuffer_1_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .m_axil_1_ar_ready     (_modules_0_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_ar_valid     (_demux_m_axil_1_ar_valid),
    .m_axil_1_ar_bits_addr (_demux_m_axil_1_ar_bits_addr),
    .m_axil_1_ar_bits_prot (_demux_m_axil_1_ar_bits_prot),
    .m_axil_1_r_ready      (_demux_m_axil_1_r_ready),
    .m_axil_1_r_valid      (_modules_0_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_r_bits_data  (_modules_0_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_r_bits_resp  (_modules_0_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_aw_ready     (_modules_0_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_aw_valid     (_demux_m_axil_1_aw_valid),
    .m_axil_1_aw_bits_addr (_demux_m_axil_1_aw_bits_addr),
    .m_axil_1_aw_bits_prot (_demux_m_axil_1_aw_bits_prot),
    .m_axil_1_w_ready      (_modules_0_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_w_valid      (_demux_m_axil_1_w_valid),
    .m_axil_1_w_bits_data  (_demux_m_axil_1_w_bits_data),
    .m_axil_1_w_bits_strb  (_demux_m_axil_1_w_bits_strb),
    .m_axil_1_b_ready      (_demux_m_axil_1_b_ready),
    .m_axil_1_b_valid      (_modules_0_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_1_b_bits_resp  (_modules_0_s_axi_ctrl_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_ar_ready     (_modules_1_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_ar_valid     (_demux_m_axil_2_ar_valid),
    .m_axil_2_ar_bits_addr (_demux_m_axil_2_ar_bits_addr),
    .m_axil_2_ar_bits_prot (_demux_m_axil_2_ar_bits_prot),
    .m_axil_2_r_ready      (_demux_m_axil_2_r_ready),
    .m_axil_2_r_valid      (_modules_1_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_r_bits_data  (_modules_1_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_r_bits_resp  (_modules_1_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_aw_ready     (_modules_1_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_aw_valid     (_demux_m_axil_2_aw_valid),
    .m_axil_2_aw_bits_addr (_demux_m_axil_2_aw_bits_addr),
    .m_axil_2_aw_bits_prot (_demux_m_axil_2_aw_bits_prot),
    .m_axil_2_w_ready      (_modules_1_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_w_valid      (_demux_m_axil_2_w_valid),
    .m_axil_2_w_bits_data  (_demux_m_axil_2_w_bits_data),
    .m_axil_2_w_bits_strb  (_demux_m_axil_2_w_bits_strb),
    .m_axil_2_b_ready      (_demux_m_axil_2_b_ready),
    .m_axil_2_b_valid      (_modules_1_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_2_b_bits_resp  (_modules_1_s_axi_ctrl_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_ar_ready     (_modules_2_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_ar_valid     (_demux_m_axil_3_ar_valid),
    .m_axil_3_ar_bits_addr (_demux_m_axil_3_ar_bits_addr),
    .m_axil_3_ar_bits_prot (_demux_m_axil_3_ar_bits_prot),
    .m_axil_3_r_ready      (_demux_m_axil_3_r_ready),
    .m_axil_3_r_valid      (_modules_2_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_r_bits_data  (_modules_2_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_r_bits_resp  (_modules_2_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_aw_ready     (_modules_2_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_aw_valid     (_demux_m_axil_3_aw_valid),
    .m_axil_3_aw_bits_addr (_demux_m_axil_3_aw_bits_addr),
    .m_axil_3_aw_bits_prot (_demux_m_axil_3_aw_bits_prot),
    .m_axil_3_w_ready      (_modules_2_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_w_valid      (_demux_m_axil_3_w_valid),
    .m_axil_3_w_bits_data  (_demux_m_axil_3_w_bits_data),
    .m_axil_3_w_bits_strb  (_demux_m_axil_3_w_bits_strb),
    .m_axil_3_b_ready      (_demux_m_axil_3_b_ready),
    .m_axil_3_b_valid      (_modules_2_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_3_b_bits_resp  (_modules_2_s_axi_ctrl_b_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_ar_ready     (_modules_3_s_axi_ctrl_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_ar_valid     (_demux_m_axil_4_ar_valid),
    .m_axil_4_ar_bits_addr (_demux_m_axil_4_ar_bits_addr),
    .m_axil_4_ar_bits_prot (_demux_m_axil_4_ar_bits_prot),
    .m_axil_4_r_ready      (_demux_m_axil_4_r_ready),
    .m_axil_4_r_valid      (_modules_3_s_axi_ctrl_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_r_bits_data  (_modules_3_s_axi_ctrl_r_bits_data),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_r_bits_resp  (_modules_3_s_axi_ctrl_r_bits_resp),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_aw_ready     (_modules_3_s_axi_ctrl_aw_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_aw_valid     (_demux_m_axil_4_aw_valid),
    .m_axil_4_aw_bits_addr (_demux_m_axil_4_aw_bits_addr),
    .m_axil_4_aw_bits_prot (_demux_m_axil_4_aw_bits_prot),
    .m_axil_4_w_ready      (_modules_3_s_axi_ctrl_w_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_w_valid      (_demux_m_axil_4_w_valid),
    .m_axil_4_w_bits_data  (_demux_m_axil_4_w_bits_data),
    .m_axil_4_w_bits_strb  (_demux_m_axil_4_w_bits_strb),
    .m_axil_4_b_ready      (_demux_m_axil_4_b_ready),
    .m_axil_4_b_valid      (_modules_3_s_axi_ctrl_b_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
    .m_axil_4_b_bits_resp  (_modules_3_s_axi_ctrl_b_bits_resp)	// janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/read_engine/ReadEngine.scala:316:11
  );
endmodule

module Queue2_UInt32(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:18987:11, :20479:11, :21971:11, :23463:11
         reset,	// <stdin>:18988:11, :20480:11, :21972:11, :23464:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:18987:11, :20479:11, :21971:11, :23463:11
    if (reset) begin	// <stdin>:18987:11, :20479:11, :21971:11, :23463:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:18987:11, :20479:11, :21971:11, :23463:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Counter_24(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:19089:11, :19113:11, :19137:11, :20581:11, :20605:11, :20629:11, :22073:11, :22097:11, :22121:11, :23565:11, :23589:11, :23613:11
         reset,	// <stdin>:19090:11, :19114:11, :19138:11, :20582:11, :20606:11, :20630:11, :22074:11, :22098:11, :22122:11, :23566:11, :23590:11, :23614:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [3:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:19089:11, :19113:11, :19137:11, :20581:11, :20605:11, :20629:11, :22073:11, :22097:11, :22121:11, :23565:11, :23589:11, :23613:11
    if (reset)	// <stdin>:19089:11, :19113:11, :19137:11, :20581:11, :20605:11, :20629:11, :22073:11, :22097:11, :22121:11, :23565:11, :23589:11, :23613:11
      rCounter <= 4'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 4'h8;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

module BasicReadWriteArbiter_4(	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
  input  clock,	// <stdin>:19161:11, :20653:11, :22145:11, :23637:11
         reset,	// <stdin>:19162:11, :20654:11, :22146:11, :23638:11
         rdReq,	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:27:17
  output chooseRd	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:29:20
);

  reg       state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30
  reg [3:0] count;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30
  always @(posedge clock) begin	// <stdin>:19161:11, :20653:11, :22145:11, :23637:11
    if (reset) begin	// <stdin>:19161:11, :20653:11, :22145:11, :23637:11
      state <= 1'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30
      count <= 4'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :37:11, :52:18, :55:40, :58:15
    end
    else begin	// <stdin>:19161:11, :20653:11, :22145:11, :23637:11
      automatic logic _GEN;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :42:18, :45:40
      _GEN = ~rdReq | (&count);	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :32:30, :38:11, :42:{10,18}, :45:{18,40}
      state <= ~state & (_GEN | state);	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :34:21, :38:11, :41:28, :42:18, :45:40, :52:18
      if (state | _GEN)	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:31:30, :38:11, :41:28, :42:18, :45:40, :52:18
        count <= 4'h0;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :37:11, :52:18, :55:40, :58:15
      else	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:41:28, :42:18, :52:18
        count <= count + 4'h1;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:32:30, :48:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30
        count = _RANDOM[/*Zero width*/ 1'b0][4:1];	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30, :32:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign chooseRd = ~state;	// src/main/scala/chext/ip/memory/ReadWriteArbiter.scala:21:7, :31:30, :34:21
endmodule

module Queue8_UInt32(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:19203:11, :20695:11, :22187:11, :23679:11
         reset,	// <stdin>:19204:11, :20696:11, :22188:11, :23680:11
         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:19203:11, :20695:11, :22187:11, :23679:11
    if (reset) begin	// <stdin>:19203:11, :20695:11, :22187:11, :23679:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:19203:11, :20695:11, :22187:11, :23679:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
endmodule

module ReadWriteToRawBridge_8(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input  clock,	// <stdin>:19263:11, :20755:11, :22247:11, :23739:11
         reset,	// <stdin>:19264:11, :20756:11, :22248:11, :23740:11
  output read_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input  read_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
         read_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output read_resp_valid	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
);

  wire _read_dataQueue_io_deq_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire _arbiter_arbiter_chooseRd;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:151:25
  wire _ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
  wire _rdResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire read_req_ready_0 = _arbiter_arbiter_chooseRd & ~_ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31, :151:25, :156:37, src/main/scala/chext/util/Counter.scala:33:17
  wire _read_T_1 = read_req_ready_0 & read_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:156:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg  read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg  read_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  reg  read_r_3;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  wire rdResp_valid = _rdResp_sinkBuffer_io_enq_ready & _read_dataQueue_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27, :194:23
  always @(posedge clock) begin	// <stdin>:19263:11, :20755:11, :22247:11, :23739:11
    read_r <= _read_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
    read_r_1 <= read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_2 <= read_r_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    read_r_3 <= read_r_2;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        read_r = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
        read_r_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt32 rdResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rdResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_ready (read_resp_ready),
    .io_deq_valid (read_resp_valid)
  );
  Counter_24 ctrRead (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_read_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_full  (_ctrRead_io_full)
  );
  BasicReadWriteArbiter_4 arbiter_arbiter (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:151:25
    .clock    (clock),
    .reset    (reset),
    .rdReq    (read_req_valid),
    .chooseRd (_arbiter_arbiter_chooseRd)
  );
  Queue8_UInt32 read_dataQueue (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (read_r_3),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    .io_deq_ready (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_valid (_read_dataQueue_io_deq_valid)
  );
  assign read_req_ready = read_req_ready_0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :156:37
endmodule

module ChiselSinglePortRAM(	// src/main/scala/chext/ip/memory/RAM.scala:15:7
  input  clock,	// <stdin>:19390:11, :20882:11, :22374:11, :23866:11
         reset,	// <stdin>:19391:11, :20883:11, :22375:11, :23867:11
  output read_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:23:16
  input  read_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:23:16
         read_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:23:16
  output read_resp_valid	// src/main/scala/chext/ip/memory/RAM.scala:23:16
);

  ReadWriteToRawBridge_8 bridge (	// src/main/scala/chext/ip/memory/RAM.scala:33:30
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (read_req_ready),
    .read_req_valid  (read_req_valid),
    .read_resp_ready (read_resp_ready),
    .read_resp_valid (read_resp_valid)
  );
endmodule

// VCS coverage exclude_file
module ram_2x8(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [7:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [7:0] W0_data
);

  reg [7:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrLenSizeBurstBundle_8(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:19412:11, :19720:11, :20904:11, :21212:11, :22396:11, :22704:11, :23888:11, :24196:11
                reset,	// <stdin>:19413:11, :19721:11, :20905:11, :21213:11, :22397:11, :22705:11, :23889:11, :24197:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [11:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:19412:11, :19720:11, :20904:11, :21212:11, :22396:11, :22704:11, :23888:11, :24196:11
    if (reset) begin	// <stdin>:19412:11, :19720:11, :20904:11, :21212:11, :22396:11, :22704:11, :23888:11, :24196:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:19412:11, :19720:11, :20904:11, :21212:11, :22396:11, :22704:11, :23888:11, :24196:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_deq == do_enq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x8 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_len),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_len)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue2_AddrSizeLastBundle_8(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:19463:11, :19771:11, :20955:11, :21263:11, :22447:11, :22755:11, :23939:11, :24247:11
         reset,	// <stdin>:19464:11, :19772:11, :20956:11, :21264:11, :22448:11, :22756:11, :23940:11, :24248:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:19463:11, :19771:11, :20955:11, :21263:11, :22447:11, :22755:11, :23939:11, :24247:11
    if (reset) begin	// <stdin>:19463:11, :19771:11, :20955:11, :21263:11, :22447:11, :22755:11, :23939:11, :24247:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:19463:11, :19771:11, :20955:11, :21263:11, :22447:11, :22755:11, :23939:11, :24247:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module AddressGenerator_8(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
  input         clock,	// <stdin>:19514:11, :19822:11, :21006:11, :21314:11, :22498:11, :22806:11, :23990:11, :24298:11
                reset,	// <stdin>:19515:11, :19823:11, :21007:11, :21315:11, :22499:11, :22807:11, :23991:11, :24299:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [11:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output        sink_valid	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
);

  wire       _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire       _source__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  wire [7:0] _source__sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:93:32
  reg  [7:0] ctr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24
  reg        generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
  wire       sink__valid =
    _source__sourceBuffer_io_deq_valid & _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22, src/main/scala/chext/elastic/Buffer.scala:93:32, :148:30
  wire       last = ctr == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :76:22
  wire       last_1 = _source__sourceBuffer_io_deq_bits_len == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:76:22, :113:30, src/main/scala/chext/elastic/Buffer.scala:93:32
  always @(posedge clock) begin	// <stdin>:19514:11, :19822:11, :21006:11, :21314:11, :22498:11, :22806:11, :23990:11, :24298:11
    if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        if (~last)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
          ctr <= ctr - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :82:20
      end
      else if (~last_1)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
        ctr <= _source__sourceBuffer_io_deq_bits_len - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :120:28, src/main/scala/chext/elastic/Buffer.scala:93:32
    end
    if (reset)	// <stdin>:19514:11, :19822:11, :21006:11, :21314:11, :22498:11, :22806:11, :23990:11, :24298:11
      generating <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :69:35
    else if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last & generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
      else	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last_1 | generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        ctr = _RANDOM[/*Zero width*/ 1'b0][19:12];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :66:24
        generating = _RANDOM[/*Zero width*/ 1'b0][20];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :66:24, :69:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddrLenSizeBurstBundle_8 source__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:93:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (source_ready),
    .io_enq_valid      (source_valid),
    .io_enq_bits_addr  (source_bits_addr),
    .io_enq_bits_len   (source_bits_len),
    .io_enq_bits_size  (source_bits_size),
    .io_enq_bits_burst (source_bits_burst),
    .io_deq_ready      (sink__valid & (generating ? last : last_1)),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :74:{22,38}, :75:22, :76:22, :78:18, :113:30, :115:18, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid      (_source__sourceBuffer_io_deq_valid),
    .io_deq_bits_len   (_source__sourceBuffer_io_deq_bits_len)
  );
  Queue2_AddrSizeLastBundle_8 sink__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sink__sinkBuffer_io_enq_ready),
    .io_enq_valid (sink__valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
    .io_deq_ready (sink_ready),
    .io_deq_valid (sink_valid)
  );
endmodule

module Queue4_IdLastBundle_8(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:19618:11, :19995:11, :21110:11, :21487:11, :22602:11, :22979:11, :24094:11, :24471:11
               reset,	// <stdin>:19619:11, :19996:11, :21111:11, :21488:11, :22603:11, :22980:11, :24095:11, :24472:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:19618:11, :19995:11, :21110:11, :21487:11, :22602:11, :22979:11, :24094:11, :24471:11
    if (reset) begin	// <stdin>:19618:11, :19995:11, :21110:11, :21487:11, :22602:11, :22979:11, :24094:11, :24471:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:19618:11, :19995:11, :21110:11, :21487:11, :22602:11, :22979:11, :24094:11, :24471:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x1 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_last)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue2_IdLastBundle_8(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:19669:11, :20046:11, :21161:11, :21538:11, :22653:11, :23030:11, :24145:11, :24522:11
               reset,	// <stdin>:19670:11, :20047:11, :21162:11, :21539:11, :22654:11, :23031:11, :24146:11, :24523:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [10:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:19669:11, :20046:11, :21161:11, :21538:11, :22653:11, :23030:11, :24145:11, :24522:11
    if (reset) begin	// <stdin>:19669:11, :20046:11, :21161:11, :21538:11, :22653:11, :23030:11, :24145:11, :24522:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:19669:11, :20046:11, :21161:11, :21538:11, :22653:11, :23030:11, :24145:11, :24522:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x11 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AddressStrobeGenerator_4(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:173:7
  input clock,	// <stdin>:19968:11, :21460:11, :22952:11, :24444:11
        reset	// <stdin>:19969:11, :21461:11, :22953:11, :24445:11
);

  AddressGenerator_8 addressGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (/* unused */),
    .source_valid      (1'h0),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40, :175:39, :180:18, :181:16
    .source_bits_addr  (12'h0),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40, :180:18
    .source_bits_len   (8'h0),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40, :180:18
    .source_bits_size  (3'h0),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40, :180:18
    .source_bits_burst (2'h0),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40, :180:18
    .sink_ready        (1'h0),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40, :175:39, :180:18, :181:16
    .sink_valid        (/* unused */)
  );
endmodule

module Axi4FullToReadWriteBridge_4(	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  input         clock,	// <stdin>:20148:11, :21640:11, :23132:11, :24624:11
                reset,	// <stdin>:20149:11, :21641:11, :23133:11, :24625:11
  output        s_axi_ar_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_ar_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [9:0]  s_axi_ar_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [11:0] s_axi_ar_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [7:0]  s_axi_ar_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         s_axi_r_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output        s_axi_r_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
                s_axi_r_bits_last,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input         read_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output        read_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
                read_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input         read_resp_valid	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
);

  wire        _read_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] read_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [8:0]  _read_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire [9:0]  _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire        _read_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire        _read_addressGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  reg         read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] read_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        read_fork1_replicate1_last =
    read_fork1_replicate1_idx == {7'h0, _read_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:{17,27}
  assign _read_fork1_replicate1_len_T = {1'h0, s_axi_ar_bits_len} + 9'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27
  wire        _read_fork1_replicate1_T =
    s_axi_ar_valid & _read_fork1_eagerFork_result_valid_T
    & _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _read_fork1_replicate1_T_2 = _read_fork1_replicate1_len_T == 9'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  assign read_fork1_replicate1_idx =
    read_fork1_replicate1_generating_ ? read_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _read_fork1_eagerFork_result_valid_T = ~read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 =
    _read_fork1_replicate1_T
    & (read_fork1_replicate1_generating_
         ? read_fork1_replicate1_last
         : ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2)
    | read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 =
    _read_addressGenerator_source_ready | read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire        s_axi_ar_ready_0 =
    read_fork1_eagerFork_s_axi_ar_ready_qual1_0
    & read_fork1_eagerFork_s_axi_ar_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        s_axi_r_valid_0 =
    read_resp_valid & _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        read_resp_ready_0 = s_axi_r_ready & s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  always @(posedge clock) begin	// <stdin>:20148:11, :21640:11, :23132:11, :24624:11
    if (reset) begin	// <stdin>:20148:11, :21640:11, :23132:11, :24624:11
      read_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      read_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    end
    else begin	// <stdin>:20148:11, :21640:11, :23132:11, :24624:11
      if (_read_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (read_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          read_fork1_replicate1_generating_ <=
            ~read_fork1_replicate1_last & read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          read_fork1_replicate1_idx_ <= read_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN =
            ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
          read_fork1_replicate1_generating_ <= ~_GEN | read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            read_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      read_fork1_eagerFork_regs_0 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_fork1_eagerFork_regs_1 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_generating_ = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_idx_ = _RANDOM[/*Zero width*/ 1'b0][16:1];	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][17];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][18];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressGenerator_8 read_addressGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_read_addressGenerator_source_ready),
    .source_valid      (s_axi_ar_valid & ~read_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_ar_bits_addr),
    .source_bits_len   (s_axi_ar_bits_len),
    .source_bits_size  (3'h2),	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17, :33:34
    .source_bits_burst (2'h1),	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17, :33:34
    .sink_ready        (read_req_ready),
    .sink_valid        (read_req_valid)
  );
  Queue4_IdLastBundle_8 read_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_enq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_deq_ready     (read_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_last (s_axi_r_bits_last)
  );
  Queue2_IdLastBundle_8 read_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_read_fork1_replicate1_T
       & (read_fork1_replicate1_generating_ | (|_read_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
    .io_enq_bits_id   (s_axi_ar_bits_id),
    .io_enq_bits_last (read_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  AddressStrobeGenerator_4 write_addressStrobeGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
    .clock (clock),
    .reset (reset)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_valid = s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign read_resp_ready = read_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
endmodule

module ReadEngineMultiSim1(	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:154:7
  input         clock,	// <stdin>:24894:11
                reset,	// <stdin>:24895:11
  output        S_AXI_CTRL_ARREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input         S_AXI_CTRL_ARVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input  [10:0] S_AXI_CTRL_ARADDR,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input  [2:0]  S_AXI_CTRL_ARPROT,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input         S_AXI_CTRL_RREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output        S_AXI_CTRL_RVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output [31:0] S_AXI_CTRL_RDATA,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output [1:0]  S_AXI_CTRL_RRESP,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output        S_AXI_CTRL_AWREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input         S_AXI_CTRL_AWVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input  [10:0] S_AXI_CTRL_AWADDR,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input  [2:0]  S_AXI_CTRL_AWPROT,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output        S_AXI_CTRL_WREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input         S_AXI_CTRL_WVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input  [31:0] S_AXI_CTRL_WDATA,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input  [3:0]  S_AXI_CTRL_WSTRB,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  input         S_AXI_CTRL_BREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output        S_AXI_CTRL_BVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output [1:0]  S_AXI_CTRL_BRESP,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:169:22
  output        S_AXI_DESC_ARREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_ARVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [16:0] S_AXI_DESC_ARADDR,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [7:0]  S_AXI_DESC_ARLEN,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [2:0]  S_AXI_DESC_ARSIZE,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [1:0]  S_AXI_DESC_ARBURST,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_ARLOCK,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [3:0]  S_AXI_DESC_ARCACHE,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [2:0]  S_AXI_DESC_ARPROT,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [3:0]  S_AXI_DESC_ARQOS,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
                S_AXI_DESC_ARREGION,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_RREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output        S_AXI_DESC_RVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output [63:0] S_AXI_DESC_RDATA,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output [1:0]  S_AXI_DESC_RRESP,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output        S_AXI_DESC_RLAST,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
                S_AXI_DESC_AWREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_AWVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [16:0] S_AXI_DESC_AWADDR,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [7:0]  S_AXI_DESC_AWLEN,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [2:0]  S_AXI_DESC_AWSIZE,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [1:0]  S_AXI_DESC_AWBURST,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_AWLOCK,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [3:0]  S_AXI_DESC_AWCACHE,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [2:0]  S_AXI_DESC_AWPROT,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [3:0]  S_AXI_DESC_AWQOS,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
                S_AXI_DESC_AWREGION,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output        S_AXI_DESC_WREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_WVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [63:0] S_AXI_DESC_WDATA,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input  [7:0]  S_AXI_DESC_WSTRB,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  input         S_AXI_DESC_WLAST,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
                S_AXI_DESC_BREADY,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output        S_AXI_DESC_BVALID,	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
  output [1:0]  S_AXI_DESC_BRESP	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:170:22
);

  wire        _bridge_3_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_3_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_3_s_axi_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_3_read_req_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_3_read_resp_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _mem_3_read_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _mem_3_read_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _bridge_2_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_2_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_2_s_axi_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_2_read_req_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_2_read_resp_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _mem_2_read_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _mem_2_read_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _bridge_1_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_1_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_1_s_axi_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_1_read_req_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_1_read_resp_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _mem_1_read_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _mem_1_read_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _bridge_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_s_axi_r_bits_last;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_read_req_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _bridge_read_resp_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  wire        _mem_read_req_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _mem_read_resp_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  wire        _readEngineMulti_m_axiN_0_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [9:0]  _readEngineMulti_m_axiN_0_ar_bits_id;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [11:0] _readEngineMulti_m_axiN_0_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [7:0]  _readEngineMulti_m_axiN_0_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_0_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_1_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [9:0]  _readEngineMulti_m_axiN_1_ar_bits_id;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [11:0] _readEngineMulti_m_axiN_1_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [7:0]  _readEngineMulti_m_axiN_1_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_1_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_2_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [9:0]  _readEngineMulti_m_axiN_2_ar_bits_id;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [11:0] _readEngineMulti_m_axiN_2_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [7:0]  _readEngineMulti_m_axiN_2_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_2_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_3_ar_valid;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [9:0]  _readEngineMulti_m_axiN_3_ar_bits_id;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [11:0] _readEngineMulti_m_axiN_3_ar_bits_addr;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire [7:0]  _readEngineMulti_m_axiN_3_ar_bits_len;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  wire        _readEngineMulti_m_axiN_3_r_ready;	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
  ReadEngineMulti readEngineMulti (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .clock                     (clock),
    .reset                     (reset),
    .s_axi_desc_ar_ready       (S_AXI_DESC_ARREADY),
    .s_axi_desc_ar_valid       (S_AXI_DESC_ARVALID),
    .s_axi_desc_ar_bits_addr   (S_AXI_DESC_ARADDR),
    .s_axi_desc_ar_bits_len    (S_AXI_DESC_ARLEN),
    .s_axi_desc_ar_bits_size   (S_AXI_DESC_ARSIZE),
    .s_axi_desc_ar_bits_burst  (S_AXI_DESC_ARBURST),
    .s_axi_desc_ar_bits_lock   (S_AXI_DESC_ARLOCK),
    .s_axi_desc_ar_bits_cache  (S_AXI_DESC_ARCACHE),
    .s_axi_desc_ar_bits_prot   (S_AXI_DESC_ARPROT),
    .s_axi_desc_ar_bits_qos    (S_AXI_DESC_ARQOS),
    .s_axi_desc_ar_bits_region (S_AXI_DESC_ARREGION),
    .s_axi_desc_r_ready        (S_AXI_DESC_RREADY),
    .s_axi_desc_r_valid        (S_AXI_DESC_RVALID),
    .s_axi_desc_r_bits_data    (S_AXI_DESC_RDATA),
    .s_axi_desc_r_bits_resp    (S_AXI_DESC_RRESP),
    .s_axi_desc_r_bits_last    (S_AXI_DESC_RLAST),
    .s_axi_desc_aw_ready       (S_AXI_DESC_AWREADY),
    .s_axi_desc_aw_valid       (S_AXI_DESC_AWVALID),
    .s_axi_desc_aw_bits_addr   (S_AXI_DESC_AWADDR),
    .s_axi_desc_aw_bits_len    (S_AXI_DESC_AWLEN),
    .s_axi_desc_aw_bits_size   (S_AXI_DESC_AWSIZE),
    .s_axi_desc_aw_bits_burst  (S_AXI_DESC_AWBURST),
    .s_axi_desc_aw_bits_lock   (S_AXI_DESC_AWLOCK),
    .s_axi_desc_aw_bits_cache  (S_AXI_DESC_AWCACHE),
    .s_axi_desc_aw_bits_prot   (S_AXI_DESC_AWPROT),
    .s_axi_desc_aw_bits_qos    (S_AXI_DESC_AWQOS),
    .s_axi_desc_aw_bits_region (S_AXI_DESC_AWREGION),
    .s_axi_desc_w_ready        (S_AXI_DESC_WREADY),
    .s_axi_desc_w_valid        (S_AXI_DESC_WVALID),
    .s_axi_desc_w_bits_data    (S_AXI_DESC_WDATA),
    .s_axi_desc_w_bits_strb    (S_AXI_DESC_WSTRB),
    .s_axi_desc_w_bits_last    (S_AXI_DESC_WLAST),
    .s_axi_desc_b_ready        (S_AXI_DESC_BREADY),
    .s_axi_desc_b_valid        (S_AXI_DESC_BVALID),
    .s_axi_desc_b_bits_resp    (S_AXI_DESC_BRESP),
    .s_axi_ctrl_ar_ready       (S_AXI_CTRL_ARREADY),
    .s_axi_ctrl_ar_valid       (S_AXI_CTRL_ARVALID),
    .s_axi_ctrl_ar_bits_addr   (S_AXI_CTRL_ARADDR),
    .s_axi_ctrl_ar_bits_prot   (S_AXI_CTRL_ARPROT),
    .s_axi_ctrl_r_ready        (S_AXI_CTRL_RREADY),
    .s_axi_ctrl_r_valid        (S_AXI_CTRL_RVALID),
    .s_axi_ctrl_r_bits_data    (S_AXI_CTRL_RDATA),
    .s_axi_ctrl_r_bits_resp    (S_AXI_CTRL_RRESP),
    .s_axi_ctrl_aw_ready       (S_AXI_CTRL_AWREADY),
    .s_axi_ctrl_aw_valid       (S_AXI_CTRL_AWVALID),
    .s_axi_ctrl_aw_bits_addr   (S_AXI_CTRL_AWADDR),
    .s_axi_ctrl_aw_bits_prot   (S_AXI_CTRL_AWPROT),
    .s_axi_ctrl_w_ready        (S_AXI_CTRL_WREADY),
    .s_axi_ctrl_w_valid        (S_AXI_CTRL_WVALID),
    .s_axi_ctrl_w_bits_data    (S_AXI_CTRL_WDATA),
    .s_axi_ctrl_w_bits_strb    (S_AXI_CTRL_WSTRB),
    .s_axi_ctrl_b_ready        (S_AXI_CTRL_BREADY),
    .s_axi_ctrl_b_valid        (S_AXI_CTRL_BVALID),
    .s_axi_ctrl_b_bits_resp    (S_AXI_CTRL_BRESP),
    .m_axiN_0_ar_ready         (_bridge_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_0_ar_valid         (_readEngineMulti_m_axiN_0_ar_valid),
    .m_axiN_0_ar_bits_id       (_readEngineMulti_m_axiN_0_ar_bits_id),
    .m_axiN_0_ar_bits_addr     (_readEngineMulti_m_axiN_0_ar_bits_addr),
    .m_axiN_0_ar_bits_len      (_readEngineMulti_m_axiN_0_ar_bits_len),
    .m_axiN_0_r_ready          (_readEngineMulti_m_axiN_0_r_ready),
    .m_axiN_0_r_valid          (_bridge_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_0_r_bits_last      (_bridge_s_axi_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_1_ar_ready         (_bridge_1_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_1_ar_valid         (_readEngineMulti_m_axiN_1_ar_valid),
    .m_axiN_1_ar_bits_id       (_readEngineMulti_m_axiN_1_ar_bits_id),
    .m_axiN_1_ar_bits_addr     (_readEngineMulti_m_axiN_1_ar_bits_addr),
    .m_axiN_1_ar_bits_len      (_readEngineMulti_m_axiN_1_ar_bits_len),
    .m_axiN_1_r_ready          (_readEngineMulti_m_axiN_1_r_ready),
    .m_axiN_1_r_valid          (_bridge_1_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_1_r_bits_last      (_bridge_1_s_axi_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_2_ar_ready         (_bridge_2_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_2_ar_valid         (_readEngineMulti_m_axiN_2_ar_valid),
    .m_axiN_2_ar_bits_id       (_readEngineMulti_m_axiN_2_ar_bits_id),
    .m_axiN_2_ar_bits_addr     (_readEngineMulti_m_axiN_2_ar_bits_addr),
    .m_axiN_2_ar_bits_len      (_readEngineMulti_m_axiN_2_ar_bits_len),
    .m_axiN_2_r_ready          (_readEngineMulti_m_axiN_2_r_ready),
    .m_axiN_2_r_valid          (_bridge_2_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_2_r_bits_last      (_bridge_2_s_axi_r_bits_last),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_3_ar_ready         (_bridge_3_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_3_ar_valid         (_readEngineMulti_m_axiN_3_ar_valid),
    .m_axiN_3_ar_bits_id       (_readEngineMulti_m_axiN_3_ar_bits_id),
    .m_axiN_3_ar_bits_addr     (_readEngineMulti_m_axiN_3_ar_bits_addr),
    .m_axiN_3_ar_bits_len      (_readEngineMulti_m_axiN_3_ar_bits_len),
    .m_axiN_3_r_ready          (_readEngineMulti_m_axiN_3_r_ready),
    .m_axiN_3_r_valid          (_bridge_3_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .m_axiN_3_r_bits_last      (_bridge_3_s_axi_r_bits_last)	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
  );
  ChiselSinglePortRAM mem (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (_mem_read_req_ready),
    .read_req_valid  (_bridge_read_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_ready (_bridge_read_resp_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_valid (_mem_read_resp_valid)
  );
  Axi4FullToReadWriteBridge_4 bridge (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .clock              (clock),
    .reset              (reset),
    .s_axi_ar_ready     (_bridge_s_axi_ar_ready),
    .s_axi_ar_valid     (_readEngineMulti_m_axiN_0_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_id   (_readEngineMulti_m_axiN_0_ar_bits_id),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_addr (_readEngineMulti_m_axiN_0_ar_bits_addr),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_len  (_readEngineMulti_m_axiN_0_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_ready      (_readEngineMulti_m_axiN_0_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_valid      (_bridge_s_axi_r_valid),
    .s_axi_r_bits_last  (_bridge_s_axi_r_bits_last),
    .read_req_ready     (_mem_read_req_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .read_req_valid     (_bridge_read_req_valid),
    .read_resp_ready    (_bridge_read_resp_ready),
    .read_resp_valid    (_mem_read_resp_valid)	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  );
  ChiselSinglePortRAM mem_1 (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (_mem_1_read_req_ready),
    .read_req_valid  (_bridge_1_read_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_ready (_bridge_1_read_resp_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_valid (_mem_1_read_resp_valid)
  );
  Axi4FullToReadWriteBridge_4 bridge_1 (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .clock              (clock),
    .reset              (reset),
    .s_axi_ar_ready     (_bridge_1_s_axi_ar_ready),
    .s_axi_ar_valid     (_readEngineMulti_m_axiN_1_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_id   (_readEngineMulti_m_axiN_1_ar_bits_id),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_addr (_readEngineMulti_m_axiN_1_ar_bits_addr),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_len  (_readEngineMulti_m_axiN_1_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_ready      (_readEngineMulti_m_axiN_1_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_valid      (_bridge_1_s_axi_r_valid),
    .s_axi_r_bits_last  (_bridge_1_s_axi_r_bits_last),
    .read_req_ready     (_mem_1_read_req_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .read_req_valid     (_bridge_1_read_req_valid),
    .read_resp_ready    (_bridge_1_read_resp_ready),
    .read_resp_valid    (_mem_1_read_resp_valid)	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  );
  ChiselSinglePortRAM mem_2 (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (_mem_2_read_req_ready),
    .read_req_valid  (_bridge_2_read_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_ready (_bridge_2_read_resp_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_valid (_mem_2_read_resp_valid)
  );
  Axi4FullToReadWriteBridge_4 bridge_2 (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .clock              (clock),
    .reset              (reset),
    .s_axi_ar_ready     (_bridge_2_s_axi_ar_ready),
    .s_axi_ar_valid     (_readEngineMulti_m_axiN_2_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_id   (_readEngineMulti_m_axiN_2_ar_bits_id),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_addr (_readEngineMulti_m_axiN_2_ar_bits_addr),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_len  (_readEngineMulti_m_axiN_2_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_ready      (_readEngineMulti_m_axiN_2_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_valid      (_bridge_2_s_axi_r_valid),
    .s_axi_r_bits_last  (_bridge_2_s_axi_r_bits_last),
    .read_req_ready     (_mem_2_read_req_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .read_req_valid     (_bridge_2_read_req_valid),
    .read_resp_ready    (_bridge_2_read_resp_ready),
    .read_resp_valid    (_mem_2_read_resp_valid)	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  );
  ChiselSinglePortRAM mem_3 (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (_mem_3_read_req_ready),
    .read_req_valid  (_bridge_3_read_req_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_ready (_bridge_3_read_resp_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .read_resp_valid (_mem_3_read_resp_valid)
  );
  Axi4FullToReadWriteBridge_4 bridge_3 (	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:200:26
    .clock              (clock),
    .reset              (reset),
    .s_axi_ar_ready     (_bridge_3_s_axi_ar_ready),
    .s_axi_ar_valid     (_readEngineMulti_m_axiN_3_ar_valid),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_id   (_readEngineMulti_m_axiN_3_ar_bits_id),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_addr (_readEngineMulti_m_axiN_3_ar_bits_addr),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_ar_bits_len  (_readEngineMulti_m_axiN_3_ar_bits_len),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_ready      (_readEngineMulti_m_axiN_3_r_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:172:39
    .s_axi_r_valid      (_bridge_3_s_axi_r_valid),
    .s_axi_r_bits_last  (_bridge_3_s_axi_r_bits_last),
    .read_req_ready     (_mem_3_read_req_ready),	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
    .read_req_valid     (_bridge_3_read_req_valid),
    .read_resp_ready    (_bridge_3_read_resp_ready),
    .read_resp_valid    (_mem_3_read_resp_valid)	// janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/read_engine/ReadEngine.tb.scala:193:23
  );
endmodule

