[vivado]
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.POST=../clock.tcl 
prop=run.impl_1.STEPS.ROUTE_DESIGN.TCL.POST=../drc_waivers.tcl 

[advanced]
param=compiler.userPostSysLinkOverlayTcl=../bd.tcl

[clock]
freqHz=390625000:mrmac_bd_1.clk_390
freqHz=300000000:mrmac_bd_1.s_axi_aclk

[connectivity]
stream_connect=sender_1.stream_out:mrmac_bd_1.mrmac_tx
stream_connect=mrmac_bd_1.mrmac_rx:receiver_1.stream_in
connect = mrmac_bd_1/CLK_IN_D:qsfp1_161mhz
connect= mrmac_bd_1/GT_Serial:qsfp1_4x



