SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a35t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ftg256
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory g:/Liu Task/ddr3_v2_1/ddr3/s7_ddr3_testMINE/Project/ddr3_test.srcs/sources_1/ip/ddr3_ip/_tmp/
SET_PREFERENCE subworkingdirectory g:/Liu Task/ddr3_v2_1/ddr3/s7_ddr3_testMINE/Project/ddr3_test.srcs/sources_1/ip/ddr3_ip/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3_ip
SET_PARAMETER xml_input_file G:/Liu Task/ddr3_v2_1/ddr3/s7_ddr3_testMINE/Project/ddr3_test.srcs/sources_1/ip/ddr3_ip/mig_a.prj
SET_PARAMETER data_dir_path e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
