// Seed: 2144769310
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4,
    output supply1 id_5
    , id_16,
    output tri1 id_6,
    input wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input wire id_13,
    output wor id_14
);
  assign id_14 = 1;
  assign id_14 = id_0;
  assign id_3  = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output logic id_2,
    input supply1 id_3,
    output wor id_4
);
  assign id_2 = 1;
  always @(id_0) begin
    id_2 <= #id_0 1;
  end
  module_0(
      id_3, id_3, id_3, id_4, id_3, id_1, id_1, id_0, id_1, id_4, id_3, id_0, id_3, id_0, id_1
  );
endmodule
