# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 1537469066 # Weave simulation time
 time: # Simulator time breakdown
  init: 3420220429953
  bound: 83016886419
  weave: 1889541047
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 16531 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 165312856 # Simulated unhalted cycles
   cCycles: 49838442 # Cycles due to contention stalls
   instrs: 100001371 # Simulated instructions
   uops: 142669906 # Retired micro-ops
   bbls: 4785633 # Basic blocks
   approxInstrs: 432 # Instrs with approx uop decoding
   mispredBranches: 23118 # Mispredicted branches
   condBranches: 4718335 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 9400806 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 16123 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 38429 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 38160 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 4754042 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 27573487 # Filtered GETS hits
   fhGETX: 9099532 # Filtered GETX hits
   hGETS: 14280750 # GETS hits
   hGETX: 5925757 # GETX hits
   mGETS: 1219168 # GETS misses
   mGETXIM: 319899 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1323382 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 186620536 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 36114 # GETS hits
   hGETX: 710 # GETX hits
   mGETS: 1221483 # GETS misses
   mGETXIM: 319189 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 151834 # Clean evictions (from lower level)
   PUTX: 63734 # Dirty evictions (from lower level)
   INV: 1524726 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 175599618 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 231 # GETS hits
   hGETX: 180 # GETX hits
   mGETS: 1221252 # GETS misses
   mGETXIM: 319009 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 7158 # Clean evictions (from lower level)
   PUTX: 7006 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 138623490 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 374899 # Read requests
   wr: 83474 # Write requests
   rdlat: 57895652 # Total latency experienced by read requests
   wrlat: 26921706 # Total latency experienced by write requests
   rdhits: 6656 # Read row hits
   wrhits: 3843 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 453
    12: 290
    13: 293413
    14: 15391
    15: 3113
    16: 2014
    17: 1360
    18: 998
    19: 1032
    20: 1466
    21: 2542
    22: 1828
    23: 6769
    24: 23919
    25: 4089
    26: 314
    27: 303
    28: 592
    29: 398
    30: 426
    31: 502
    32: 394
    33: 391
    34: 792
    35: 6737
    36: 2627
    37: 419
    38: 179
    39: 209
    40: 214
    41: 218
    42: 238
    43: 117
    44: 71
    45: 61
    46: 102
    47: 196
    48: 153
    49: 49
    50: 54
    51: 60
    52: 58
    53: 63
    54: 25
    55: 17
    56: 10
    57: 14
    58: 57
    59: 32
    60: 12
    61: 18
    62: 19
    63: 19
    64: 22
    65: 14
    66: 3
    67: 0
    68: 1
    69: 0
    70: 2
    71: 0
    72: 4
    73: 1
    74: 3
    75: 1
    76: 0
    77: 0
    78: 1
    79: 0
    80: 0
    81: 0
    82: 3
    83: 2
    84: 1
    85: 0
    86: 0
    87: 0
    88: 0
    89: 2
    90: 2
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 396025 # Read requests
   wr: 86145 # Write requests
   rdlat: 60840755 # Total latency experienced by read requests
   wrlat: 28923050 # Total latency experienced by write requests
   rdhits: 9552 # Read row hits
   wrhits: 5399 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 947
    12: 660
    13: 310014
    14: 17278
    15: 4091
    16: 2414
    17: 1239
    18: 987
    19: 1274
    20: 1554
    21: 2762
    22: 1483
    23: 6802
    24: 23709
    25: 4105
    26: 348
    27: 384
    28: 616
    29: 357
    30: 423
    31: 608
    32: 439
    33: 403
    34: 839
    35: 6658
    36: 2593
    37: 430
    38: 255
    39: 254
    40: 229
    41: 228
    42: 227
    43: 133
    44: 69
    45: 60
    46: 88
    47: 208
    48: 175
    49: 64
    50: 64
    51: 62
    52: 65
    53: 57
    54: 59
    55: 22
    56: 14
    57: 21
    58: 61
    59: 43
    60: 20
    61: 22
    62: 20
    63: 20
    64: 13
    65: 14
    66: 7
    67: 5
    68: 5
    69: 0
    70: 1
    71: 6
    72: 2
    73: 3
    74: 3
    75: 1
    76: 1
    77: 2
    78: 1
    79: 1
    80: 0
    81: 0
    82: 2
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 1
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 384276 # Read requests
   wr: 82218 # Write requests
   rdlat: 59202495 # Total latency experienced by read requests
   wrlat: 26264071 # Total latency experienced by write requests
   rdhits: 8774 # Read row hits
   wrhits: 3081 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 595
    12: 497
    13: 298663
    14: 17719
    15: 3884
    16: 2312
    17: 1415
    18: 1119
    19: 1429
    20: 1428
    21: 2159
    22: 2053
    23: 6770
    24: 23771
    25: 4123
    26: 468
    27: 308
    28: 627
    29: 404
    30: 478
    31: 489
    32: 347
    33: 344
    34: 875
    35: 6670
    36: 2593
    37: 474
    38: 197
    39: 214
    40: 190
    41: 214
    42: 223
    43: 104
    44: 70
    45: 51
    46: 83
    47: 199
    48: 179
    49: 54
    50: 48
    51: 56
    52: 44
    53: 46
    54: 26
    55: 18
    56: 13
    57: 13
    58: 55
    59: 32
    60: 12
    61: 21
    62: 12
    63: 19
    64: 16
    65: 10
    66: 9
    67: 1
    68: 1
    69: 2
    70: 1
    71: 4
    72: 4
    73: 1
    74: 1
    75: 1
    76: 0
    77: 3
    78: 4
    79: 1
    80: 1
    81: 0
    82: 0
    83: 0
    84: 0
    85: 1
    86: 0
    87: 0
    88: 0
    89: 4
    90: 0
    91: 0
    92: 0
    93: 1
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 3
  mem-3: # Memory controller stats
   rd: 385027 # Read requests
   wr: 88314 # Write requests
   rdlat: 59583541 # Total latency experienced by read requests
   wrlat: 27590834 # Total latency experienced by write requests
   rdhits: 6522 # Read row hits
   wrhits: 2974 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 16
    10: 3
    11: 680
    12: 375
    13: 298687
    14: 16019
    15: 3672
    16: 2064
    17: 1529
    18: 1019
    19: 1255
    20: 1444
    21: 2275
    22: 4783
    23: 6788
    24: 23992
    25: 4180
    26: 353
    27: 264
    28: 593
    29: 331
    30: 445
    31: 483
    32: 376
    33: 415
    34: 891
    35: 6622
    36: 2563
    37: 407
    38: 210
    39: 227
    40: 240
    41: 245
    42: 215
    43: 111
    44: 69
    45: 73
    46: 96
    47: 203
    48: 194
    49: 87
    50: 54
    51: 52
    52: 59
    53: 47
    54: 25
    55: 16
    56: 6
    57: 21
    58: 60
    59: 33
    60: 32
    61: 18
    62: 18
    63: 14
    64: 19
    65: 18
    66: 9
    67: 4
    68: 2
    69: 1
    70: 0
    71: 2
    72: 1
    73: 2
    74: 1
    75: 1
    76: 9
    77: 4
    78: 2
    79: 0
    80: 0
    81: 0
    82: 1
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 2
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 16531
  rqSzHist: # Run queue size histogram
   0: 16531
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 165312856
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001371
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
