Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1cd09b028f76489c9eda08fd8beea29b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipeCPU_behav xil_defaultlib.PipeCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/computing/pipeline/pipeline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PipeCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipeCPU_behav
