library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_arith.ALL;
use IEEE.std_logic_unsigned.ALL;

entity corre is
	port (seg, rap : in std_logic;
			Q: in std_logic_vector (2 downto 0);
			Qr in std_logic_vector (1 downto 0);
			L: out std_logic_vector (6 downto 0)
	);
end corre;

architecture behavioral of corre is
	signal seg, rap: std_logic;
	signal Q: std_logic_vector (2 downto 0);
	signal Qr: std_logic_vector (1 downto 0);
	signal Lp, Lc1, Lc2, Lc3 : std_logic_vector(3 downto 0);
	
	begin
		divi : process (reloj)
		variable cuenta: std_logic_vector(27 downto 0) := X"0000000";
		
		begin
			if rising_edge (reloj) then
				if cuenta =X"48009E0" then
					cuenta := X"0000000";
				else
					cuenta := cuenta+1;
				end if;
			end if;
			seg <= cuenta (24);
			rap <= cuenta (10);
		end process;

		contador: process (seg)
		variable cuenta: std_logic_vector(2 downto 0) := "000";
			
			begin
				if rising_edge (segundo) then
					cuenta := cuenta+1; 
				end if;
			Q <= cuenta;
		end process;

	with U select
		display1 <= "1000000" when "0000", --0
		
	with D select
		display2 <= "1000000" when "0000", --0
		
		
		
end behavioral;