static T_1 int F_1 ( unsigned char V_1 [ 2 ] )\r\n{\r\nconst char * V_2 ;\r\nV_1 [ 0 ] = '\0' ;\r\nV_1 [ 1 ] = '\0' ;\r\nstrncpy ( V_3 , V_4 , V_5 - 1 ) ;\r\nV_2 = strstr ( V_3 , V_6 ) ;\r\nif ( V_2 && ( V_2 != V_3 ) && ( * ( V_2 - 1 ) != ' ' ) )\r\nV_2 = strstr ( V_2 , L_1 V_6 L_2 ) ;\r\nif ( V_2 ) {\r\nV_2 += strlen ( V_6 L_2 ) ;\r\nif ( * V_2 == '\0' || * ( V_2 + 1 ) == '\0' ||\r\n( * ( V_2 + 2 ) != '\0' && * ( V_2 + 2 ) != ' ' ) )\r\nF_2 ( V_6 L_3\r\nL_4 ) ;\r\nelse {\r\nV_1 [ 0 ] = * V_2 ;\r\nV_1 [ 1 ] = * ( V_2 + 1 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 T_2 void F_3 ( void )\r\n{\r\nunsigned char V_1 [ 2 ] ;\r\nunsigned short V_7 ;\r\nif ( F_1 ( V_1 ) == 0 )\r\nV_7 = F_4 ( V_1 [ 0 ] ,\r\nV_1 [ 1 ] ) ;\r\nelse {\r\n#ifdef F_5\r\nV_7 = ( unsigned short ) F_6 () ;\r\n#else\r\n#if F_7 ( V_8 )\r\nV_7 = ( unsigned short ) F_4 (\r\nV_8 [ 0 ] ,\r\nV_8 [ 1 ] ) ;\r\n#else\r\n#error "Unknown Bootloader Family"\r\n#endif\r\n#endif\r\n}\r\nF_8 ( L_5 , V_7 ) ;\r\nswitch ( V_7 ) {\r\ncase F_4 ( 'R' , '1' ) :\r\nV_9 = V_10 ;\r\nbreak;\r\ncase F_4 ( '4' , '4' ) :\r\nV_9 = V_11 ;\r\nbreak;\r\ncase F_4 ( '4' , '6' ) :\r\nV_9 = V_12 ;\r\nbreak;\r\ncase F_4 ( 'A' , '1' ) :\r\nV_9 = V_13 ;\r\nbreak;\r\ncase F_4 ( '8' , '5' ) :\r\nV_9 = V_14 ;\r\nbreak;\r\ncase F_4 ( 'R' , '2' ) :\r\nV_9 = V_15 ;\r\nbreak;\r\ncase F_4 ( '8' , '6' ) :\r\nV_9 = V_16 ;\r\nbreak;\r\ncase F_4 ( 'B' , '1' ) :\r\nV_9 = V_17 ;\r\nbreak;\r\ncase F_4 ( 'E' , '1' ) :\r\nV_9 = V_18 ;\r\nbreak;\r\ncase F_4 ( 'F' , '1' ) :\r\nV_9 = V_19 ;\r\nbreak;\r\ncase F_4 ( '8' , '7' ) :\r\nV_9 = V_20 ;\r\nbreak;\r\ndefault:\r\nV_9 = - 1 ;\r\n}\r\n}\r\nunsigned int F_9 ( void )\r\n{\r\nreturn V_9 ;\r\n}\r\nenum V_21 F_10 ( void )\r\n{\r\nreturn V_22 ;\r\n}\r\nstatic void T_1 F_11 ( unsigned long V_23 ,\r\nconst struct V_24 * V_25 )\r\n{\r\nV_26 = V_23 ;\r\nV_27 = * V_25 ;\r\nF_12 ( & V_27 ) ;\r\nV_28 = ( unsigned long ) F_13 ( V_23 , V_29 ) ;\r\n}\r\nvoid T_1 F_14 ( void )\r\n{\r\nF_3 () ;\r\nswitch ( V_9 ) {\r\ncase V_10 :\r\ncase V_18 :\r\ncase V_19 :\r\nV_30 = V_31 ;\r\nV_22 = V_32 ;\r\nF_11 ( V_33 , & V_34 ) ;\r\nif ( V_9 == V_18 ) {\r\nV_35 = V_36 ;\r\nF_8 ( L_6\r\nL_7 ) ;\r\n} else if ( V_9 == V_19 ) {\r\nV_35 = V_37 ;\r\nF_8 ( L_8\r\nL_7 ) ;\r\n} else {\r\nV_35 = V_38 ;\r\nF_8 ( L_9\r\nL_10 ) ;\r\n}\r\nbreak;\r\ncase V_11 :\r\nV_30 = V_31 | V_39 |\r\nV_40 ;\r\nV_22 = V_41 ;\r\nF_11 ( V_42 , & V_43 ) ;\r\nV_35 = V_44 ;\r\nF_8 ( L_11 ) ;\r\nbreak;\r\ncase V_12 :\r\n{\r\nunsigned int V_45 = 0 ;\r\nV_30 = V_31 | V_40 ;\r\nF_11 ( V_46 , & V_47 ) ;\r\nV_45 = F_15 ( V_48 ) << 24 ;\r\nV_45 |= F_15 ( V_49 ) << 16 ;\r\nV_45 |= F_15 ( V_50 ) << 8 ;\r\nV_45 |= F_15 ( V_51 ) ;\r\nif ( ( V_45 == V_52 ) || ( V_45 == V_53 ) )\r\nV_22 = V_54 ;\r\nelse\r\nV_22 = V_55 ;\r\nV_35 = V_56 ;\r\nF_8 ( L_12\r\nL_13 ,\r\n( V_22 == V_54 ) ? L_14 : L_15 ,\r\nV_45 ) ;\r\nbreak;\r\n}\r\ncase V_13 :\r\nV_30 = V_31 | V_40 ;\r\nV_22 = V_54 ;\r\nF_11 ( V_46 , & V_47 ) ;\r\nV_35 = V_57 ;\r\nF_8 ( L_16 ) ;\r\nbreak;\r\ncase V_14 :\r\ncase V_15 :\r\nV_30 = V_58 | V_39 |\r\nV_40 ;\r\nV_22 = V_41 ;\r\nF_11 ( V_42 , & V_43 ) ;\r\nV_35 = V_59 ;\r\nF_8 ( L_17 ) ;\r\nbreak;\r\ncase V_16 :\r\ncase V_17 :\r\nV_30 = V_58 | V_39 |\r\nV_40 ;\r\nV_22 = V_54 ;\r\nF_11 ( V_46 , & V_47 ) ;\r\nV_35 = V_60 ;\r\nF_8 ( L_18\r\nL_19 ) ;\r\nbreak;\r\ncase V_20 :\r\nV_30 = V_31 | V_39 ;\r\nV_22 = V_61 ;\r\nF_11 ( V_62 , & V_63 ) ;\r\nV_35 = V_64 ;\r\nF_8 ( L_20 ) ;\r\nbreak;\r\ndefault:\r\nF_16 ( L_21 ) ;\r\nbreak;\r\n}\r\nswitch ( V_22 ) {\r\ncase V_41 :\r\nV_65 = 0x30000000 ;\r\nbreak;\r\ncase V_32 :\r\nV_65 = 0x10000000 ;\r\nbreak;\r\ncase V_55 :\r\ncase V_54 :\r\nV_65 = 0x10000000 ;\r\nbreak;\r\ndefault:\r\nV_65 = 0x00000000 ;\r\nbreak;\r\n}\r\n}\r\nvoid T_1 F_17 ( void )\r\n{\r\nint V_66 ;\r\nint V_67 = 0 ;\r\nF_18 () ;\r\nfor ( V_66 = 0 ; V_35 [ V_66 ] . V_68 != 0 ; V_66 ++ ) {\r\nint V_69 = F_19 ( & V_35 [ V_66 ] ) ;\r\nif ( ( V_35 [ V_66 ] . V_70 != 0 ) &&\r\n( ( V_35 [ V_66 ] . V_68 & V_71 ) != 0 ) ) {\r\nF_20 ( F_21 ( V_35 [ V_66 ] . V_70 ) ,\r\nV_69 , 0 ) ;\r\nV_67 += F_19 ( & V_35 [ V_66 ] ) ;\r\nF_8 ( L_22 ,\r\nV_35 [ V_66 ] . V_72 , V_35 [ V_66 ] . V_70 ,\r\nF_19 ( & V_35 [ V_66 ] ) ) ;\r\n}\r\n}\r\nfor ( V_66 = 0 ; V_35 [ V_66 ] . V_68 != 0 ; V_66 ++ ) {\r\nint V_69 = F_19 ( & V_35 [ V_66 ] ) ;\r\nif ( ( V_35 [ V_66 ] . V_70 == 0 ) &&\r\n( ( V_35 [ V_66 ] . V_68 & V_71 ) != 0 ) ) {\r\nvoid * V_73 = F_22 ( V_69 ) ;\r\nif ( V_73 == NULL )\r\nF_2 ( L_23\r\nL_24 , V_35 [ V_66 ] . V_72 ) ;\r\nelse {\r\nV_35 [ V_66 ] . V_70 =\r\nF_23 ( F_24 ( V_73 ) ) ;\r\nV_35 [ V_66 ] . V_74 =\r\nV_35 [ V_66 ] . V_70 + V_69 - 1 ;\r\nV_67 += V_69 ;\r\nF_8 ( L_25\r\nL_26 ,\r\nV_35 [ V_66 ] . V_72 ,\r\nV_35 [ V_66 ] . V_70 , V_69 ) ;\r\n}\r\n}\r\n}\r\nF_8 ( L_27 , V_67 ) ;\r\nfor ( V_66 = 0 ; V_35 [ V_66 ] . V_68 != 0 ; V_66 ++ ) {\r\nif ( ( V_35 [ V_66 ] . V_70 != 0 ) &&\r\n( ( V_35 [ V_66 ] . V_68 & V_75 ) != 0 ) ) {\r\nF_8 ( L_28 ,\r\nV_35 [ V_66 ] . V_72 , V_35 [ V_66 ] . V_70 ) ;\r\n}\r\n}\r\n}\r\nstatic int T_1 F_25 ( char * V_2 )\r\n{\r\nV_76 = ( unsigned long ) F_26 ( V_2 , NULL , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_27 ( char * V_2 )\r\n{\r\n#if 0\r\npmemlen = (unsigned long)simple_strtoul(p, NULL, 0);\r\n#else\r\nV_77 = 0x20000 ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\nstruct V_78 * V_78 ;\r\nV_78 = F_28 ( L_29 ) ;\r\nif ( V_78 && V_76 && V_77 ) {\r\nV_78 -> V_70 = F_23 ( V_76 - 0x80000000 ) ;\r\nV_78 -> V_74 = V_78 -> V_70 + V_77 - 1 ;\r\nF_8 ( L_30 ,\r\nV_78 -> V_70 , V_78 -> V_74 ) ;\r\n}\r\n}\r\nstruct V_78 * F_28 ( const char * V_72 )\r\n{\r\nint V_66 ;\r\nfor ( V_66 = 0 ; V_35 [ V_66 ] . V_68 != 0 ; V_66 ++ ) {\r\nif ( strcmp ( V_35 [ V_66 ] . V_72 , V_72 ) == 0 )\r\nreturn & V_35 [ V_66 ] ;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid F_29 ( void * V_79 , int V_69 )\r\n{\r\nunsigned long V_80 ;\r\nunsigned long V_74 ;\r\nV_80 = ( ( unsigned long ) V_79 + ( V_81 - 1 ) ) & V_82 ;\r\nV_74 = ( ( unsigned long ) V_79 + V_69 ) & V_82 ;\r\nfor (; V_80 < V_74 ; V_80 += V_81 ) {\r\nF_30 ( F_31 ( F_32 ( V_80 ) ) ) ;\r\nF_33 ( F_31 ( F_32 ( V_80 ) ) ) ;\r\nF_34 ( ( unsigned long ) F_32 ( V_80 ) ) ;\r\n}\r\n}\r\nint F_35 ( void )\r\n{\r\nreturn ( V_30 & V_58 ) != 0 ;\r\n}\r\nint F_36 ( void )\r\n{\r\nreturn ( V_30 & V_31 ) != 0 ;\r\n}\r\nint F_37 ( void )\r\n{\r\nreturn ( V_30 & V_39 ) != 0 ;\r\n}\r\nint F_38 ( void )\r\n{\r\nreturn ( V_30 & V_40 ) != 0 ;\r\n}
