{"vcs1":{"timestamp_begin":1739965368.013759212, "rt":4.02, "ut":3.80, "st":0.16}}
{"vcselab":{"timestamp_begin":1739965372.111467887, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739965372.427604576, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739965367.695758580}
{"VCS_COMP_START_TIME": 1739965367.695758580}
{"VCS_COMP_END_TIME": 1739965372.724509972}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287828}}
{"vcselab": {"peak_mem": 150352}}
