<dec f='llvm/polly/include/polly/ScopInfo.h' l='917' type='bool polly::MemoryAccess::isStrideX(isl::map Schedule, int StrideWidth) const'/>
<doc f='llvm/polly/include/polly/ScopInfo.h' l='914'>/// Is the stride of the access equal to a certain width? Schedule is a map
  /// from the statement to a schedule where the innermost dimension is the
  /// dimension of the innermost loop containing the statement.</doc>
<def f='llvm/polly/lib/Analysis/ScopInfo.cpp' l='1042' ll='1055' type='bool polly::MemoryAccess::isStrideX(isl::map Schedule, int StrideWidth) const'/>
<use f='llvm/polly/lib/Analysis/ScopInfo.cpp' l='1058' u='c' c='_ZNK5polly12MemoryAccess12isStrideZeroEN3isl12noexceptions3mapE'/>
<use f='llvm/polly/lib/Analysis/ScopInfo.cpp' l='1062' u='c' c='_ZNK5polly12MemoryAccess11isStrideOneEN3isl12noexceptions3mapE'/>
<use f='llvm/polly/lib/CodeGen/BlockGenerators.cpp' l='1152' u='c' c='_ZN5polly20VectorBlockGenerator12generateLoadERNS_8ScopStmtEPN4llvm8LoadInstERNS3_8DenseMapINS3_11AssertingVHINS3_5ValueEEES9_NS3_12DenseMapInfoIS9_EE10253938'/>
