## [log] - wintact

### 07-22-2022
#### WP222F12 refactoring
:white_check_mark:      ac_signal (done, unit tested)

:white_check_mark: adc - vv, vi, vt (done, not yet fully tested)

:construction: state machine logic and flow

:construction: protection flow

---
### 07-21-2022
#### WP222F12 refactoring
    - refactor
        0. ac_signal (done, un-tested)
        1. adc - vv, vi, vt (done, un-tested)
        1. fsm (skeleton)
        2. logic
