// Seed: 2404318121
module module_0;
  logic id_1;
  wire  id_2;
  logic id_3;
  assign id_1 = 1;
  logic id_4;
  assign id_1 = id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply0 id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always $clog2(18);
  ;
  module_0 modCall_1 ();
  assign id_3 = id_4;
  wire [1 'b0 : -1] id_5;
  assign id_4 = -1;
  parameter  id_6  =  1  ,  id_7  =  id_4  ,  id_8  =  id_6  ,  id_9  =  -1 'd0 -  {  1  ,  1 'b0 ,  id_1  ?  id_3  :  id_3  ,  1 'h0 }  ,  id_10  =  $signed  (
      63
  );
  ;
endmodule
