/// Auto-generated register definitions for SLCHOST
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::slchost {

// ============================================================================
// SLCHOST - SLCHOST Peripheral
// Base Address: 0x3FF55000
// ============================================================================

/// SLCHOST Register Structure
struct SLCHOST_Registers {
    uint8_t RESERVED_0000[16]; ///< Reserved

    /// HOST_SLCHOST_FUNC2_0
    /// Offset: 0x0010
    volatile uint32_t HOST_SLCHOST_FUNC2_0;

    /// HOST_SLCHOST_FUNC2_1
    /// Offset: 0x0014
    volatile uint32_t HOST_SLCHOST_FUNC2_1;
    uint8_t RESERVED_0018[8]; ///< Reserved

    /// HOST_SLCHOST_FUNC2_2
    /// Offset: 0x0020
    /// Reset value: 0x00000001
    volatile uint32_t HOST_SLCHOST_FUNC2_2;
    uint8_t RESERVED_0024[16]; ///< Reserved

    /// HOST_SLCHOST_GPIO_STATUS0
    /// Offset: 0x0034
    volatile uint32_t HOST_SLCHOST_GPIO_STATUS0;

    /// HOST_SLCHOST_GPIO_STATUS1
    /// Offset: 0x0038
    volatile uint32_t HOST_SLCHOST_GPIO_STATUS1;

    /// HOST_SLCHOST_GPIO_IN0
    /// Offset: 0x003C
    volatile uint32_t HOST_SLCHOST_GPIO_IN0;

    /// HOST_SLCHOST_GPIO_IN1
    /// Offset: 0x0040
    volatile uint32_t HOST_SLCHOST_GPIO_IN1;

    /// HOST_SLC0HOST_TOKEN_RDATA
    /// Offset: 0x0044
    volatile uint32_t HOST_SLC0HOST_TOKEN_RDATA;

    /// HOST_SLC0_HOST_PF
    /// Offset: 0x0048
    volatile uint32_t HOST_SLC0_HOST_PF;

    /// HOST_SLC1_HOST_PF
    /// Offset: 0x004C
    volatile uint32_t HOST_SLC1_HOST_PF;

    /// HOST_SLC0HOST_INT_RAW
    /// Offset: 0x0050
    volatile uint32_t HOST_SLC0HOST_INT_RAW;

    /// HOST_SLC1HOST_INT_RAW
    /// Offset: 0x0054
    volatile uint32_t HOST_SLC1HOST_INT_RAW;

    /// HOST_SLC0HOST_INT_ST
    /// Offset: 0x0058
    volatile uint32_t HOST_SLC0HOST_INT_ST;

    /// HOST_SLC1HOST_INT_ST
    /// Offset: 0x005C
    volatile uint32_t HOST_SLC1HOST_INT_ST;

    /// HOST_SLCHOST_PKT_LEN
    /// Offset: 0x0060
    volatile uint32_t HOST_SLCHOST_PKT_LEN;

    /// HOST_SLCHOST_STATE_W0
    /// Offset: 0x0064
    volatile uint32_t HOST_SLCHOST_STATE_W0;

    /// HOST_SLCHOST_STATE_W1
    /// Offset: 0x0068
    volatile uint32_t HOST_SLCHOST_STATE_W1;

    /// HOST_SLCHOST_CONF_W0
    /// Offset: 0x006C
    volatile uint32_t HOST_SLCHOST_CONF_W0;

    /// HOST_SLCHOST_CONF_W1
    /// Offset: 0x0070
    volatile uint32_t HOST_SLCHOST_CONF_W1;

    /// HOST_SLCHOST_CONF_W2
    /// Offset: 0x0074
    volatile uint32_t HOST_SLCHOST_CONF_W2;

    /// HOST_SLCHOST_CONF_W3
    /// Offset: 0x0078
    /// Reset value: 0x000000C0
    volatile uint32_t HOST_SLCHOST_CONF_W3;

    /// HOST_SLCHOST_CONF_W4
    /// Offset: 0x007C
    /// Reset value: 0x000001FF
    volatile uint32_t HOST_SLCHOST_CONF_W4;

    /// HOST_SLCHOST_CONF_W5
    /// Offset: 0x0080
    volatile uint32_t HOST_SLCHOST_CONF_W5;

    /// HOST_SLCHOST_WIN_CMD
    /// Offset: 0x0084
    volatile uint32_t HOST_SLCHOST_WIN_CMD;

    /// HOST_SLCHOST_CONF_W6
    /// Offset: 0x0088
    volatile uint32_t HOST_SLCHOST_CONF_W6;

    /// HOST_SLCHOST_CONF_W7
    /// Offset: 0x008C
    volatile uint32_t HOST_SLCHOST_CONF_W7;

    /// HOST_SLCHOST_PKT_LEN0
    /// Offset: 0x0090
    volatile uint32_t HOST_SLCHOST_PKT_LEN0;

    /// HOST_SLCHOST_PKT_LEN1
    /// Offset: 0x0094
    volatile uint32_t HOST_SLCHOST_PKT_LEN1;

    /// HOST_SLCHOST_PKT_LEN2
    /// Offset: 0x0098
    volatile uint32_t HOST_SLCHOST_PKT_LEN2;

    /// HOST_SLCHOST_CONF_W8
    /// Offset: 0x009C
    volatile uint32_t HOST_SLCHOST_CONF_W8;

    /// HOST_SLCHOST_CONF_W9
    /// Offset: 0x00A0
    volatile uint32_t HOST_SLCHOST_CONF_W9;

    /// HOST_SLCHOST_CONF_W10
    /// Offset: 0x00A4
    volatile uint32_t HOST_SLCHOST_CONF_W10;

    /// HOST_SLCHOST_CONF_W11
    /// Offset: 0x00A8
    volatile uint32_t HOST_SLCHOST_CONF_W11;

    /// HOST_SLCHOST_CONF_W12
    /// Offset: 0x00AC
    volatile uint32_t HOST_SLCHOST_CONF_W12;

    /// HOST_SLCHOST_CONF_W13
    /// Offset: 0x00B0
    volatile uint32_t HOST_SLCHOST_CONF_W13;

    /// HOST_SLCHOST_CONF_W14
    /// Offset: 0x00B4
    volatile uint32_t HOST_SLCHOST_CONF_W14;

    /// HOST_SLCHOST_CONF_W15
    /// Offset: 0x00B8
    volatile uint32_t HOST_SLCHOST_CONF_W15;

    /// HOST_SLCHOST_CHECK_SUM0
    /// Offset: 0x00BC
    volatile uint32_t HOST_SLCHOST_CHECK_SUM0;

    /// HOST_SLCHOST_CHECK_SUM1
    /// Offset: 0x00C0
    volatile uint32_t HOST_SLCHOST_CHECK_SUM1;

    /// HOST_SLC1HOST_TOKEN_RDATA
    /// Offset: 0x00C4
    volatile uint32_t HOST_SLC1HOST_TOKEN_RDATA;

    /// HOST_SLC0HOST_TOKEN_WDATA
    /// Offset: 0x00C8
    volatile uint32_t HOST_SLC0HOST_TOKEN_WDATA;

    /// HOST_SLC1HOST_TOKEN_WDATA
    /// Offset: 0x00CC
    volatile uint32_t HOST_SLC1HOST_TOKEN_WDATA;

    /// HOST_SLCHOST_TOKEN_CON
    /// Offset: 0x00D0
    volatile uint32_t HOST_SLCHOST_TOKEN_CON;

    /// HOST_SLC0HOST_INT_CLR
    /// Offset: 0x00D4
    volatile uint32_t HOST_SLC0HOST_INT_CLR;

    /// HOST_SLC1HOST_INT_CLR
    /// Offset: 0x00D8
    volatile uint32_t HOST_SLC1HOST_INT_CLR;

    /// HOST_SLC0HOST_FUNC1_INT_ENA
    /// Offset: 0x00DC
    volatile uint32_t HOST_SLC0HOST_FUNC1_INT_ENA;

    /// HOST_SLC1HOST_FUNC1_INT_ENA
    /// Offset: 0x00E0
    volatile uint32_t HOST_SLC1HOST_FUNC1_INT_ENA;

    /// HOST_SLC0HOST_FUNC2_INT_ENA
    /// Offset: 0x00E4
    volatile uint32_t HOST_SLC0HOST_FUNC2_INT_ENA;

    /// HOST_SLC1HOST_FUNC2_INT_ENA
    /// Offset: 0x00E8
    volatile uint32_t HOST_SLC1HOST_FUNC2_INT_ENA;

    /// HOST_SLC0HOST_INT_ENA
    /// Offset: 0x00EC
    volatile uint32_t HOST_SLC0HOST_INT_ENA;

    /// HOST_SLC1HOST_INT_ENA
    /// Offset: 0x00F0
    volatile uint32_t HOST_SLC1HOST_INT_ENA;

    /// HOST_SLC0HOST_RX_INFOR
    /// Offset: 0x00F4
    volatile uint32_t HOST_SLC0HOST_RX_INFOR;

    /// HOST_SLC1HOST_RX_INFOR
    /// Offset: 0x00F8
    volatile uint32_t HOST_SLC1HOST_RX_INFOR;

    /// HOST_SLC0HOST_LEN_WD
    /// Offset: 0x00FC
    volatile uint32_t HOST_SLC0HOST_LEN_WD;

    /// HOST_SLC_APBWIN_WDATA
    /// Offset: 0x0100
    volatile uint32_t HOST_SLC_APBWIN_WDATA;

    /// HOST_SLC_APBWIN_CONF
    /// Offset: 0x0104
    volatile uint32_t HOST_SLC_APBWIN_CONF;

    /// HOST_SLC_APBWIN_RDATA
    /// Offset: 0x0108
    volatile uint32_t HOST_SLC_APBWIN_RDATA;

    /// HOST_SLCHOST_RDCLR0
    /// Offset: 0x010C
    /// Reset value: 0x0003C044
    volatile uint32_t HOST_SLCHOST_RDCLR0;

    /// HOST_SLCHOST_RDCLR1
    /// Offset: 0x0110
    /// Reset value: 0x0003C1E0
    volatile uint32_t HOST_SLCHOST_RDCLR1;

    /// HOST_SLC0HOST_INT_ENA1
    /// Offset: 0x0114
    volatile uint32_t HOST_SLC0HOST_INT_ENA1;

    /// HOST_SLC1HOST_INT_ENA1
    /// Offset: 0x0118
    volatile uint32_t HOST_SLC1HOST_INT_ENA1;
    uint8_t RESERVED_011C[92]; ///< Reserved

    /// HOST_SLCHOSTDATE
    /// Offset: 0x0178
    /// Reset value: 0x16022500
    volatile uint32_t HOST_SLCHOSTDATE;

    /// HOST_SLCHOSTID
    /// Offset: 0x017C
    /// Reset value: 0x00000600
    volatile uint32_t HOST_SLCHOSTID;
    uint8_t RESERVED_0180[112]; ///< Reserved

    /// HOST_SLCHOST_CONF
    /// Offset: 0x01F0
    volatile uint32_t HOST_SLCHOST_CONF;

    /// HOST_SLCHOST_INF_ST
    /// Offset: 0x01F4
    volatile uint32_t HOST_SLCHOST_INF_ST;
};

static_assert(sizeof(SLCHOST_Registers) >= 504, "SLCHOST_Registers size mismatch");

/// SLCHOST peripheral instance
inline SLCHOST_Registers* SLCHOST() {
    return reinterpret_cast<SLCHOST_Registers*>(0x3FF55000);
}

}  // namespace alloy::hal::espressif::esp32::slchost
