/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  reg [4:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~_00_;
  assign celloutsig_0_5z = _01_ | celloutsig_0_1z;
  assign celloutsig_0_6z = celloutsig_0_2z | celloutsig_0_3z[1];
  assign celloutsig_0_7z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_1_2z = ~(celloutsig_1_1z[5] ^ celloutsig_1_0z);
  reg [12:0] _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 13'h0000;
    else _09_ <= in_data[17:5];
  assign { _01_, _00_, _02_[10:0] } = _09_;
  reg [13:0] _10_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 14'h0000;
    else _10_ <= { celloutsig_0_6z, _01_, _00_, _02_[10:0] };
  assign out_data[13:0] = _10_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 5'h00;
    else _03_ <= celloutsig_1_1z[18:14];
  assign celloutsig_1_19z = _03_[2:0] == celloutsig_1_5z[2:0];
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z } == { celloutsig_0_4z[5:4], celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z } == { in_data[146:143], celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[50:42], _01_, _00_, _02_[10:0], celloutsig_0_1z } == { _00_, _02_[10:2], _01_, _00_, _02_[10:0] };
  assign celloutsig_1_4z = ~^ { _03_[4:3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_8z[2:1], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_9z = ^ { _00_, _02_[10:4], celloutsig_0_7z };
  assign celloutsig_0_16z = ^ { in_data[19:13], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_0z = ^ in_data[149:125];
  assign celloutsig_0_4z = { _01_, _00_, _02_[10:5], celloutsig_0_1z } >>> { in_data[30:23], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[10:9], celloutsig_1_2z, celloutsig_1_4z } >>> { _03_[2:0], celloutsig_1_2z };
  assign celloutsig_1_14z = in_data[159:156] >>> { celloutsig_1_1z[21:20], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_14z[3:2], celloutsig_1_5z, celloutsig_1_6z } - { celloutsig_1_2z, celloutsig_1_9z, _03_ };
  assign celloutsig_0_3z = { _01_, _00_, _02_[10:1] } - { _01_, _00_, _02_[10:3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[171:149] - { in_data[128:107], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[18:13] - celloutsig_1_1z[14:9];
  assign celloutsig_1_8z = { celloutsig_1_5z[2], _03_, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z } - celloutsig_1_1z[18:5];
  assign _02_[12:11] = { _01_, _00_ };
  assign { out_data[134:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
