v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 360 -1050 410 -1050 {lab=#net1}
N 710 -1030 740 -1030 {lab=#net2}
N 1040 -1010 1090 -1010 {lab=#net3}
N 1390 -990 1420 -990 {lab=#net4}
N 1720 -970 1770 -970 {lab=#net5}
N 2070 -950 2100 -950 {lab=#net6}
N 2400 -930 2450 -930 {lab=#net7}
N 2750 -910 2780 -910 {lab=#net8}
N 3080 -890 3130 -890 {lab=#net9}
N 3430 -870 3460 -870 {lab=#net10}
N 3760 -850 3810 -850 {lab=#net11}
N 4110 -830 4140 -830 {lab=#net12}
N 4440 -810 4490 -810 {lab=#net13}
N 4790 -790 4820 -790 {lab=#net14}
N 5120 -770 5170 -770 {lab=#net15}
N 980 -220 980 -210 {lab=GND}
C {inv1.sym} 210 -1050 0 0 {name=x1}
C {inv1.sym} 560 -1030 0 0 {name=x2}
C {inv1.sym} 890 -1010 0 0 {name=x3}
C {inv1.sym} 1240 -990 0 0 {name=x4}
C {inv1.sym} 1570 -970 0 0 {name=x5}
C {inv1.sym} 1920 -950 0 0 {name=x6}
C {inv1.sym} 2250 -930 0 0 {name=x7}
C {inv1.sym} 2600 -910 0 0 {name=x8}
C {inv1.sym} 2930 -890 0 0 {name=x9}
C {inv1.sym} 3280 -870 0 0 {name=x10}
C {inv1.sym} 3610 -850 0 0 {name=x11}
C {inv1.sym} 3960 -830 0 0 {name=x12}
C {inv1.sym} 4290 -810 0 0 {name=x13}
C {inv1.sym} 4640 -790 0 0 {name=x14}
C {inv1.sym} 4970 -770 0 0 {name=x15}
C {inv1.sym} 5320 -750 0 0 {name=x16}
C {lab_pin.sym} 5470 -750 0 1 {name=p1 sig_type=std_logic lab=OUT}
C {lab_pin.sym} 5470 -770 0 1 {name=p2 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 5470 -730 0 1 {name=p3 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 5120 -790 0 1 {name=p4 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 5120 -750 0 1 {name=p5 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 4790 -810 0 1 {name=p6 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 4790 -770 0 1 {name=p7 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 4440 -830 0 1 {name=p8 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 4440 -790 0 1 {name=p9 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 4110 -850 0 1 {name=p10 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 4110 -810 0 1 {name=p11 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 3760 -870 0 1 {name=p12 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 3760 -830 0 1 {name=p13 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 3430 -890 0 1 {name=p14 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 3430 -850 0 1 {name=p15 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 3080 -910 0 1 {name=p16 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 3080 -870 0 1 {name=p17 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2750 -930 0 1 {name=p18 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2750 -890 0 1 {name=p19 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2400 -950 0 1 {name=p20 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2400 -910 0 1 {name=p21 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2070 -970 0 1 {name=p22 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2070 -930 0 1 {name=p23 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1720 -990 0 1 {name=p24 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1720 -950 0 1 {name=p25 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1390 -1010 0 1 {name=p26 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1390 -970 0 1 {name=p27 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1040 -1030 0 1 {name=p28 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1040 -990 0 1 {name=p29 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 710 -1050 0 1 {name=p30 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 710 -1010 0 1 {name=p31 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 360 -1070 0 1 {name=p32 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 360 -1030 0 1 {name=p33 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 60 -1070 0 0 {name=p34 sig_type=std_logic lab=VIN}
C {devices/code_shown.sym} 90 -290 0 0 {name=MODELS only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/code_shown.sym} 190 -470 0 0 {name=NGSPICE only_toplevel=true
value="
.control
dc V2 0 3.3 0.01
plot OUT VIN
write inv1-tb.raw
.endc
"}
C {vsource.sym} 840 -250 0 0 {name=V1 value=3.3 savecurrent=false}
C {vsource.sym} 910 -250 0 0 {name=V2 value=3.3 savecurrent=false}
C {vsource.sym} 980 -250 0 0 {name=V3 value=0 savecurrent=false}
C {lab_pin.sym} 910 -280 0 1 {name=p35 sig_type=std_logic lab=VIN}
C {lab_pin.sym} 840 -280 0 1 {name=p36 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 910 -220 0 1 {name=p37 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 840 -220 0 1 {name=p38 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 980 -280 0 1 {name=p39 sig_type=std_logic lab=VSS}
C {gnd.sym} 980 -210 0 0 {name=l1 lab=GND}
