# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lvds_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/ip {H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:07 on Aug 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/ip" H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v 
# -- Compiling module lvds_tx
# 
# Top level modules:
# 	lvds_tx
# End time: 18:54:07 on Aug 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/rtl {H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:07 on Aug 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/rtl" H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v 
# -- Compiling module lvds_test
# 
# Top level modules:
# 	lvds_test
# End time: 18:54:07 on Aug 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/ip {H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:07 on Aug 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/ip" H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v 
# -- Compiling module lvds_rx
# 
# Top level modules:
# 	lvds_rx
# End time: 18:54:07 on Aug 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/db {H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:07 on Aug 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/db" H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx1.v 
# -- Compiling module lvds_tx_lvds_tx1_lvds_tx_ddio_out
# -- Compiling module lvds_tx_lvds_tx1_lvds_tx_cmpr
# -- Compiling module lvds_tx_lvds_tx1_lvds_tx_cntr
# -- Compiling module lvds_tx_lvds_tx1_lvds_tx_shift_reg
# -- Compiling module lvds_tx_lvds_tx1_lvds_tx_shift_reg1
# -- Compiling module lvds_tx_lvds_tx1
# 
# Top level modules:
# 	lvds_tx_lvds_tx1
# End time: 18:54:07 on Aug 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/db {H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on Aug 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/db" H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx.v 
# -- Compiling module lvds_rx_lvds_ddio_in
# -- Compiling module lvds_rx_dffpipe
# -- Compiling module lvds_rx_cntr
# -- Compiling module lvds_rx_mux
# -- Compiling module lvds_rx_lvds_rx
# 
# Top level modules:
# 	lvds_rx_lvds_rx
# End time: 18:54:08 on Aug 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/06_lvds_tx/prj/../testbench {H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_test_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on Aug 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench" H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_test_tb.v 
# -- Compiling module lvds_test_tb
# 
# Top level modules:
# 	lvds_test_tb
# End time: 18:54:08 on Aug 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lvds_test_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lvds_test_tb 
# Start time: 18:54:08 on Aug 07,2023
# Loading work.lvds_test_tb
# Loading work.lvds_test
# Loading work.lvds_tx
# Loading altera_mf_ver.altlvds_tx
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.lvds_rx
# Loading altera_mf_ver.altlvds_rx
# Loading altera_mf_ver.stratix_lvds_rx
# Loading altera_mf_ver.stratixgx_dpa_lvds_rx
# Loading altera_mf_ver.flexible_lvds_rx
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.flexible_lvds_tx
# ** Warning: (vsim-3015) H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_test_tb.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'rx_data_align'. The port definition is at: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /lvds_test_tb/lvds_test File: H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 300000  Instance: lvds_test_tb.lvds_test.lvds_tx.ALTLVDS_TX_component.MF_stratixiii_pll.u6
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 918750  Instance: lvds_test_tb.lvds_test.lvds_rx.ALTLVDS_RX_component.MF_stratixiii_pll.u8
# ** Note: $stop    : H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_test_tb.v(48)
#    Time: 2100 ns  Iteration: 0  Instance: /lvds_test_tb
# Break in Module lvds_test_tb at H:/FPGA/cyclone source/06_lvds_tx/prj/../testbench/lvds_test_tb.v line 48
# End time: 18:55:40 on Aug 07,2023, Elapsed time: 0:01:32
# Errors: 0, Warnings: 1
