# RISC-V-Simulator
Simple simulator for RISC-V programs.
So far, has implemented the following instructions:

### R-type instructions
1. `add`     
2. `sub`     
3. `sll`     
4. `slt`     
5. `sltu`    
6. `xor`     
7. `srl`     
8. `sra`     
9. `or`      
10. `and`

### I-type instructions
1. `addi`    
2. `slli`    
3. `slti`    
4. `sltiu`   
5. `xori`    
6. `srli`    
7. `srai`    
8. `ori`     
9. `andi`  

### U-type instructions
1. `lui`

### B-type instructions
1. `beq`     
2. `bne`     
3. `blt`     
4. `bge`     
5. `bltu`    
6. `bgeu`    


### Remaining:

`jalr`    

`jal`     

`auipc`   

`lb`      
`lh`      
`lw`      
`ld`      
`lbu`     
`lhu`     
`lwu`     

`sb`     
`sh`     
`sw`     
`sd`     

Opcodes found here:
https://github.com/riscv/riscv-opcodes/blob/master/opcodes
