<record><leader>05161nam a2200541 i 4500</leader><controlfield tag="001">6790080</controlfield><controlfield tag="005">20150117143909.0</controlfield><controlfield tag="006">m    eo  d        </controlfield><controlfield tag="007">cr cn |||m|||a</controlfield><controlfield tag="008">150117s2015    caua   foab   000 0 eng d</controlfield><datafield ind1=" " ind2=" " tag="020"><subfield code="a">9781627056465</subfield><subfield code="q">ebook</subfield></datafield><datafield ind1=" " ind2=" " tag="020"><subfield code="z">9781627056458</subfield><subfield code="q">print</subfield></datafield><datafield ind1="7" ind2=" " tag="024"><subfield code="a">10.2200/S00611ED1V01Y201411CAC030</subfield><subfield code="2">doi</subfield></datafield><datafield ind1=" " ind2=" " tag="035"><subfield code="a">ocn900166697</subfield></datafield><datafield ind1=" " ind2=" " tag="039"><subfield code="a">exclude</subfield></datafield><datafield ind1=" " ind2=" " tag="040"><subfield code="a">CaBNVSL</subfield><subfield code="b">eng</subfield><subfield code="e">rda</subfield><subfield code="c">CaBNVSL</subfield><subfield code="d">CaBNVSL</subfield><subfield code="d">AEU</subfield></datafield><datafield ind1=" " ind2="4" tag="050"><subfield code="a">QA76.9.A73</subfield><subfield code="b">S526 2015</subfield></datafield><datafield ind1="0" ind2="4" tag="082"><subfield code="a">004.22</subfield><subfield code="2">23</subfield></datafield><datafield ind1=" " ind2=" " tag="090"><subfield code="a">Internet Access</subfield><subfield code="b">AEU</subfield></datafield><datafield ind1="1" ind2=" " tag="100"><subfield code="a">Sj&#228;lander, Magnus,</subfield><subfield code="d">1977-,</subfield><subfield code="e">author.</subfield></datafield><datafield ind1="1" ind2="0" tag="245"><subfield code="a">Power-efficient computer architectures :</subfield><subfield code="b">recent advances /</subfield><subfield code="c">Magnus Sj&#228;lander, Margaret Martonosi, Stefanos Kaxiras.</subfield></datafield><datafield ind1=" " ind2="1" tag="264"><subfield code="a">San Rafael, California (1537 Fourth Street, San Rafael, CA  94901 USA) :</subfield><subfield code="b">Morgan &amp; Claypool,</subfield><subfield code="c">2015.</subfield></datafield><datafield ind1=" " ind2=" " tag="300"><subfield code="a">1 online resource (xi, 84 pages) :</subfield><subfield code="b">illustrations.</subfield></datafield><datafield ind1=" " ind2=" " tag="336"><subfield code="a">text</subfield><subfield code="2">rdacontent</subfield></datafield><datafield ind1=" " ind2=" " tag="337"><subfield code="a">electronic</subfield><subfield code="2">isbdmedia</subfield></datafield><datafield ind1=" " ind2=" " tag="338"><subfield code="a">online resource</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield ind1="1" ind2=" " tag="490"><subfield code="a">Synthesis lectures on computer architecture,</subfield><subfield code="x">1935-3243 ;</subfield><subfield code="v"># 30</subfield></datafield><datafield ind1=" " ind2=" " tag="500"><subfield code="a">Part of: Synthesis digital library of engineering and computer science.</subfield></datafield><datafield ind1=" " ind2=" " tag="504"><subfield code="a">Includes bibliographical references (pages 61-81).</subfield></datafield><datafield ind1="0" ind2=" " tag="505"><subfield code="a">1. Introduction -- 1.1 From the beginning -- 1.2 The end of Dennard scaling and the switch to multicores -- 1.3 Dark silicon, the utilization wall, and the rise of the heterogeneous parallelism -- 1.4 Other issues and future directions -- 1.5 About the book -- 1.5.1 Differences from the prior synthesis lecture [103] -- 1.5.2 Target audience --</subfield></datafield><datafield ind1="8" ind2=" " tag="505"><subfield code="a">2. Voltage and frequency management -- 2.1 Technology background and trends -- 2.1.1 Relation of V and f -- 2.1.2 Technology solutions -- 2.1.3 DVFS latency -- 2.1.4 DVFS granularity -- 2.2 Models of frequency vs. performance and power -- 2.2.1 Analytical models -- 2.2.2 Correlation-based power models -- 2.2.3 A combined power and performance model -- 2.3 OS-managed DVFS techniques -- 2.3.1 Discovering and exploiting deadlines -- 2.3.2 Linux DVFS governors -- 2.4 Parallelism and criticality -- 2.4.1 Thread- and task-level criticality: static scheduling -- 2.4.2 Thread- and task-level criticality: dynamic scheduling -- 2.4.3 Criticality -- 2.5 Chapter summary --</subfield></datafield><datafield ind1="8" ind2=" " tag="505"><subfield code="a">3. Heterogeneity and specialization -- 3.1 Dark silicon -- 3.1.1 Dark silicon analysis and models -- 3.1.2 Designing for dark silicon: brief examples -- 3.1.3 The sentiments against dark silicon -- 3.2 Heterogeneity in on-chip CPUs -- 3.2.1 Current industry approaches -- 3.2.2 Research and future trends -- 3.3 Single-ISA configurable heterogeneity -- 3.4 Mixing GPUs and CPUs -- 3.4.1 CPU-GPU pairs: the power-performance rationale -- 3.4.2 Industry examples -- 3.4.3 Selected research examples -- 3.5 Accelerators -- 3.5.1 Background -- 3.5.2 Selected research -- 3.5.3 Industry examples -- 3.6 Reliability vs. energy tradeoffs -- 3.7 Chapter summary --</subfield></datafield><datafield ind1="8" ind2=" " tag="505"><subfield code="a">4. Communication and memory systems -- 4.1 The energy cost of data motion: a holistic view -- 4.2 Power awareness in on-chip interconnect: techniques and trends -- 4.2.1 Background and industry state -- 4.2.2 Power efficiency of interconnect links -- 4.2.3 Exploiting emerging technologies to improve power efficiency -- 4.3 Power awareness in data storage: caches and scratchpads -- 4.3.1 Cache hierarchies and power efficiency -- 4.3.2 Cache associativity and its implication on power -- 4.3.3 Cache resizing and static power -- 4.3.4 Cache coherence -- 4.3.5 The power implications of scratchpad memories -- 4.4 Chapter summary --</subfield></datafield><datafield ind1="8" ind2=" " tag="505"><subfield code="a">5. Conclusions -- 5.1 Future trends: technology challenges and drivers -- 5.2 Future trends: emerging applications and domains -- 5.3 Final summary -- Bibliography -- Authors' biographies.</subfield></datafield><datafield ind1=" " ind2=" " tag="506"><subfield code="a">Access restricted to authorized users and institutions.</subfield></datafield><datafield ind1="3" ind2=" " tag="520"><subfield code="a">As Moore's Law and Dennard scaling trends have slowed, the challenges of building high-performance computer architectures while maintaining acceptable power efficiency levels have heightened. Over the past ten years, architecture techniques for power efficiency have shifted from primarily focusing on module-level efficiencies, toward more holistic design styles based on parallelism and heterogeneity. This work highlights and synthesizes recent techniques and trends in power-efficient computer architecture.</subfield></datafield><datafield ind1=" " ind2=" " tag="588"><subfield code="a">Title from PDF title page (viewed on January 17, 2015).</subfield></datafield><datafield ind1=" " ind2=" " tag="596"><subfield code="a">44</subfield></datafield><datafield ind1=" " ind2="0" tag="650"><subfield code="a">Computer architecture.</subfield></datafield><datafield ind1=" " ind2="0" tag="650"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Power supply.</subfield></datafield><datafield ind1=" " ind2="0" tag="650"><subfield code="a">Electric power</subfield><subfield code="x">Conservation.</subfield></datafield><datafield ind1="1" ind2=" " tag="700"><subfield code="a">Martonosi, Margaret.,</subfield><subfield code="e">author.</subfield></datafield><datafield ind1="1" ind2=" " tag="700"><subfield code="a">Kaxiras, Stefanos.,</subfield><subfield code="e">author.</subfield></datafield><datafield ind1=" " ind2="0" tag="830"><subfield code="a">Synthesis digital library of engineering and computer science.</subfield></datafield><datafield ind1=" " ind2="0" tag="830"><subfield code="a">Synthesis lectures in computer architecture ;</subfield><subfield code="v"># 30.</subfield><subfield code="x">1935-3243</subfield></datafield><datafield ind1="4" ind2="0" tag="856"><subfield code="3">University of Alberta Access</subfield><subfield code="u">http://dx.doi.org/10.2200/S00611ED1V01Y201411CAC030</subfield></datafield><datafield ind1=" " ind2=" " tag="949"><subfield code="h">UAIN</subfield><subfield code="z">SYNTHDIG</subfield></datafield><datafield ind1=" " ind2=" " tag="926"><subfield code="a">Internet Access</subfield><subfield code="w">LC</subfield><subfield code="c">1</subfield><subfield code="i">6790080-1001</subfield><subfield code="l">INTERNET</subfield><subfield code="m">UAINTERNET</subfield><subfield code="r">Y</subfield><subfield code="s">Y</subfield><subfield code="t">E-RESOURCE</subfield><subfield code="u">1/28/2015</subfield><subfield code="x">E-BOOK</subfield><subfield code="z">SYNTHDIG</subfield></datafield></record>