{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 157, "design__instance__area": 1325.02, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00020684965420514345, "power__switching__total": 8.839299698593095e-05, "power__leakage__total": 1.8369317178468236e-09, "power__total": 0.00029524447745643556, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3133367820562197, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2676465236307092, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5456776296382483, "timing__setup__ws__corner:nom_tt_025C_1v80": 5.396183652653838, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.545678, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.588751, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3595292776366993, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.28066516571910977, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8044236615622682, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.12969148344563, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.354717, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.425855, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2939797932742465, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26253217010082713, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2780960263007401, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.505164036011639, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.278096, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.980984, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.293384408404877, "clock__skew__worst_setup": 0.2620378987962851, "timing__hold__ws": 0.27780814546231297, "timing__setup__ws": 5.110259915429869, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.277808, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.407436, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 52.045 51.885", "design__core__bbox": "5.52 5.44 46.46 46.24", "design__io": 84, "design__die__area": 2700.35, "design__core__area": 1670.35, "design__instance__count__stdcell": 182, "design__instance__area__stdcell": 1356.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.811985, "design__instance__utilization__stdcell": 0.811985, "design__rows": 15, "design__rows:unithd": 15, "design__sites": 1335, "design__sites:unithd": 1335, "design__instance__count__class:buffer": 24, "design__instance__area__class:buffer": 90.0864, "design__instance__count__class:inverter": 8, "design__instance__area__class:inverter": 30.0288, "design__instance__count__class:sequential_cell": 24, "design__instance__area__class:sequential_cell": 520.499, "design__instance__count__class:multi_input_combinational_cell": 16, "design__instance__area__class:multi_input_combinational_cell": 120.115, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 82, "design__io__hpwl": 1401421, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 3463.24, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 81, "design__instance__area__class:timing_repair_buffer": 475.456, "design__instance__count__class:clock_buffer": 4, "design__instance__area__class:clock_buffer": 88.8352, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 16, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 182, "route__net__special": 2, "route__drc_errors__iter:0": 31, "route__wirelength__iter:0": 3483, "route__drc_errors__iter:1": 41, "route__wirelength__iter:1": 3510, "route__drc_errors__iter:2": 38, "route__wirelength__iter:2": 3485, "route__drc_errors__iter:3": 21, "route__wirelength__iter:3": 3467, "route__drc_errors__iter:4": 16, "route__wirelength__iter:4": 3471, "route__drc_errors__iter:5": 2, "route__wirelength__iter:5": 3473, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 3473, "route__drc_errors": 0, "route__wirelength": 3473, "route__vias": 807, "route__vias__singlecut": 807, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 83.28, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3125411129475434, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26701619449065134, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5452181638265126, "timing__setup__ws__corner:min_tt_025C_1v80": 5.403562639173399, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.545218, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.602757, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3582148290495192, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.27959005346723215, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8055816242097016, "timing__setup__ws__corner:min_ss_100C_1v60": 5.14229295922073, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.354455, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.444155, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.293384408404877, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2620378987962851, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.27780814546231297, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.510114298573841, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.277808, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.989944, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3144234128723036, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2685257647799277, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5461165563234475, "timing__setup__ws__corner:max_tt_025C_1v80": 5.384794096366695, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.546117, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.574844, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.36119516733226387, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2820849189631538, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8009937384529864, "timing__setup__ws__corner:max_ss_100C_1v60": 5.110259915429869, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.355532, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.407436, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29504949318872603, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2632583114906199, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2784022258195916, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.497575439379101, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.278402, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.971854, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79988, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79995, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000119217, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000104335, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.03122e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000104335, "design_powergrid__voltage__worst": 0.000104335, "design_powergrid__voltage__worst__net:VPWR": 1.79988, "design_powergrid__drop__worst": 0.000119217, "design_powergrid__drop__worst__net:VPWR": 0.000119217, "design_powergrid__voltage__worst__net:VGND": 0.000104335, "design_powergrid__drop__worst__net:VGND": 0.000104335, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.29e-05, "ir__drop__worst": 0.000119, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}