<p style="margin-left: 0.0px;"><style>[data-colorid=igra6f22gu]{color:#242424} html[data-color-mode=dark] [data-colorid=igra6f22gu]{color:#dbdbdb}[data-colorid=rd9ilzp38b]{color:#333333} html[data-color-mode=dark] [data-colorid=rd9ilzp38b]{color:#cccccc}[data-colorid=ya6hvn58on]{color:#333333} html[data-color-mode=dark] [data-colorid=ya6hvn58on]{color:#cccccc}[data-colorid=w48a2v2gei]{color:#333333} html[data-color-mode=dark] [data-colorid=w48a2v2gei]{color:#cccccc}[data-colorid=ln74kfu8u9]{color:#333333} html[data-color-mode=dark] [data-colorid=ln74kfu8u9]{color:#cccccc}[data-colorid=xbi5ztxaur]{color:#333333} html[data-color-mode=dark] [data-colorid=xbi5ztxaur]{color:#cccccc}[data-colorid=gvmogxc2c0]{color:#2e74b5} html[data-color-mode=dark] [data-colorid=gvmogxc2c0]{color:#4a90d1}[data-colorid=kyw77jjuzf]{color:#333333} html[data-color-mode=dark] [data-colorid=kyw77jjuzf]{color:#cccccc}[data-colorid=uqkb7eh53p]{color:#333333} html[data-color-mode=dark] [data-colorid=uqkb7eh53p]{color:#cccccc}[data-colorid=q8y2fcj9u3]{color:#242424} html[data-color-mode=dark] [data-colorid=q8y2fcj9u3]{color:#dbdbdb}[data-colorid=wjr20wquh2]{color:#242424} html[data-color-mode=dark] [data-colorid=wjr20wquh2]{color:#dbdbdb}[data-colorid=yi0dsgd70e]{color:#2e74b5} html[data-color-mode=dark] [data-colorid=yi0dsgd70e]{color:#4a90d1}[data-colorid=ykmzkoa1xd]{color:#333333} html[data-color-mode=dark] [data-colorid=ykmzkoa1xd]{color:#cccccc}[data-colorid=via83ukjyd]{color:#333333} html[data-color-mode=dark] [data-colorid=via83ukjyd]{color:#cccccc}[data-colorid=wzukme4llx]{color:#444444} html[data-color-mode=dark] [data-colorid=wzukme4llx]{color:#bbbbbb}[data-colorid=nungjd7aj0]{color:#333333} html[data-color-mode=dark] [data-colorid=nungjd7aj0]{color:#cccccc}[data-colorid=y1ytf7rq4s]{color:#333333} html[data-color-mode=dark] [data-colorid=y1ytf7rq4s]{color:#cccccc}[data-colorid=cge5wkprqj]{color:#333333} html[data-color-mode=dark] [data-colorid=cge5wkprqj]{color:#cccccc}[data-colorid=jkwp49ltwe]{color:#333333} html[data-color-mode=dark] [data-colorid=jkwp49ltwe]{color:#cccccc}[data-colorid=twysckwl7p]{color:#333333} html[data-color-mode=dark] [data-colorid=twysckwl7p]{color:#cccccc}</style><strong style="margin-left: 0.0px;"><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724722903 {padding: 0px;}
div.rbtoc1759724722903 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724722903 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></strong></p><div class="toc-macro rbtoc1759724722903">
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-1.Introduction">1. Introduction</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-1.1IOAIUPassDownbyTeamsRecordings:">1.1 IOAIU Pass Down by David Clarino (Deactivated) Teams Recordings:</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-2.Testbenchdescription">2. Testbench description</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-2.1.TBdiagram">2.1. TB diagram</a></li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.ListanddescriptionofTBcomponents">2.2. List and description of TB components</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-2.2.1.Monitors">2.2.1. Monitors</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-2.2.1.1.AXI4Monitor">2.2.1.1. AXI4 Monitor</a></li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.1.2.SMIMonitor">2.2.1.2. SMI Monitor</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.2.BFMs">2.2.2. BFMs</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-2.2.2.1.AXI/ACEBFM">2.2.2.1. AXI/ACE BFM</a></li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.2.2.SystemBFM">2.2.2.2. System BFM</a></li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.2.3.CCPModel">2.2.2.3. CCP Model</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.3.Checkers">2.2.3. Checkers</a></li>
<li><a href="#IOAIU+v3.0+Testplan-2.2.4.Injectors">2.2.4. Injectors</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-3.ConfigurationSpace">3. Configuration Space</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-3.1.AXIConfigurations">3.1. AXI Configurations</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.1.AXICommon">4.1. AXI Common</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.2.ConcertoCommon">4.2. Concerto Common</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-4.2.1.Concerto(all)">4.2.1. Concerto (all)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.2.2.CMDReq">4.2.2. CMDReq</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.2.3.STRReq">4.2.3. STRReq</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.2.4.DTRReq">4.2.4. DTRReq</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.2.5.DTWReq">4.2.5. DTWReq</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.2.6.SNPDTRReq(outgoingDTRReq)">4.2.6. SNPDTRReq (outgoing DTRReq)</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.Writes">4.3. Writes</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-4.3.1.Writes(all)">4.3.1. Writes (all)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.2.WriteNITC">4.3.2. Write NITC</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.3.WriteMissAllocatePartial">4.3.3. Write Miss Allocate Partial</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.4.WriteMissAllocateFull">4.3.4. Write Miss Allocate Full</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.5.WriteHitPartial">4.3.5. Write Hit Partial</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.6.WriteNoSnoop">4.3.6. Write No Snoop</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.7.Atomic">4.3.7. Atomic</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.3.8.Stash">4.3.8. Stash</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-4.4.Reads">4.4. Reads</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-4.4.1.Reads(all)">4.4.1. Reads (all)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.4.2.ReadNoSnoop">4.4.2. Read No Snoop</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-4.5.ProxyCache">4.5. ProxyCache</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-4.5.1.CCPCommon">4.5.1. CCP Common</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.5.2.Writebacks">4.5.2. Writebacks</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-4.6.Snoops">4.6. Snoops</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-4.6.1.Snoop(all)">4.6.1. Snoop (all)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.6.2.SnoopHit">4.6.2. Snoop Hit</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.6.3DVMSnoops">4.6.3 DVM Snoops</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-4.7QoS">4.7 QoS</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.8SysCo">4.8 SysCo</a></li>
<li><a href="#IOAIU+v3.0+Testplan-4.9OrderingChecks">4.9 Ordering Checks</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-GPRAR.ReadID/WriteID/Policy">GPRAR.ReadID/WriteID/Policy</a></li>
<li><a href="#IOAIU+v3.0+Testplan-XAIUTCR.transOrderModeWr/transOrderModeRd">XAIUTCR.transOrderModeWr/transOrderModeRd</a></li>
<li><a href="#IOAIU+v3.0+Testplan-SMICMDreq.Order">SMICMDreq.Order</a></li>
<li><a href="#IOAIU+v3.0+Testplan-AddressHazardChecksonSMICMDreq">Address Hazard Checks on SMI CMDreq</a></li>
<li><a href="#IOAIU+v3.0+Testplan-AXIDOrderingChecksonSMICMDreq">AXID Ordering Checks on SMI CMDreq</a></li>
<li><a href="#IOAIU+v3.0+Testplan-ResponseOrderingChecks">Response Ordering Checks</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-5.Stimulus,Checks,andCoveragebyInterface">5. Stimulus, Checks, and Coverage by Interface</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-5.1.AW(Stimulus)">5.1. AW (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.2.W(Stimulus)">5.2. W (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.3.B(RTL)">5.3. B (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.4.AR(Stimulus)">5.4. AR (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.5.R(RTL)">5.5. R (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.6.AC(RTL)">5.6. AC (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.7.CR">5.7. CR</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.8.CD(RTL)">5.8. CD (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.9.CMDReq(RTL)">5.9. CMDReq (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.10.SNPReq(Stimulus)">5.10. SNPReq (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.11.STRReq(Stimulus)">5.11. STRReq (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.12.DTRReq(Stimulus)">5.12. DTRReq (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.13.SNPDTRReq(RTL)">5.13. SNPDTRReq (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.14.DTWReq(RTL)">5.14. DTWReq (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.15.SNPRsp(RTL)">5.15. SNPRsp (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.16.DTWRsp(Stimulus)">5.16. DTWRsp (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.17.DTRRsp(RTL)">5.17. DTRRsp (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.18.SNPDTRRsp(Stimulus)">5.18. SNPDTRRsp (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.19.UPDReq(RTL)">5.19. UPDReq (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.20.UPDRsp(Stimulus)">5.20. UPDRsp (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.21.C_CMDrsp(Stimulus)">5.21. C_CMDrsp (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.22.NC_CMDrsp(Stimulus)">5.22. NC_CMDrsp (Stimulus)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.23.CCPCtrl(RTL)">5.23. CCPCtrl (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.24.CCPWrData(RTL)">5.24. CCPWrData (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.25.CtrlFillData(RTL)">5.25. CtrlFillData (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.26.CtrlFill(RTL)">5.26. CtrlFill (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.27.CtrlFillDone(RTL)">5.27. CtrlFillDone (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.28.EvictData(RTL)">5.28. EvictData (RTL)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-5.29.CCPReadData(RTL)">5.29. CCPReadData (RTL)</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-6.CSRs">6. CSRs</a></li>
<li><a href="#IOAIU+v3.0+Testplan-7.FunctionalCoverage">7. Functional Coverage</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-7.1AXINativeInterface">7.1 AXI Native Interface</a></li>
<li><a href="#IOAIU+v3.0+Testplan-7.2ACENativeInterface">7.2 ACE Native Interface</a></li>
<li><a href="#IOAIU+v3.0+Testplan-7.3ACE-LiteNativeInterface">7.3 ACE-Lite Native Interface</a></li>
<li><a href="#IOAIU+v3.0+Testplan-7.4ACE-Lite-ENativeInterface">7.4 ACE-Lite-E Native Interface</a></li>
<li><a href="#IOAIU+v3.0+Testplan-7.5CCP(AXI4withProxyCache)">7.5 CCP (AXI4 with Proxy Cache)</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-8.AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">8. Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-9.Clock/Reset">9. Clock/Reset</a>
<ul class="toc-indentation">
<li><a href="#IOAIU+v3.0+Testplan-9.1.ResetClock">9.1. ResetClock</a></li>
</ul>
</li>
<li><a href="#IOAIU+v3.0+Testplan-10.Performance(LatencyandBandwidth)">10. Performance (Latency and Bandwidth)</a></li>
<li><a href="#IOAIU+v3.0+Testplan-11.Errors">11. Errors</a></li>
<li><a href="#IOAIU+v3.0+Testplan-12.PowerManagement">12. Power Management</a></li>
<li><a href="#IOAIU+v3.0+Testplan-13.CSR">13. CSR</a></li>
</ul>
</div><p /><h1 id="IOAIU+v3.0+Testplan-1.Introduction">1. Introduction</h1><p>This is a live document that keeps track of the IOAIU&nbsp;tests, checks, and coverage. Note that the terms CCP and CMC are used interchangeably. This document does not yet comprehensively deal with</p><ol><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Register+testing" rel="nofollow"><span data-colorid="gvmogxc2c0"><span style="text-decoration: underline;">errors</span></span></a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Register+testing" rel="nofollow"><span data-colorid="yi0dsgd70e"><span style="text-decoration: underline;">CSRs</span></span></a></li></ol><h2 id="IOAIU+v3.0+Testplan-1.1IOAIUPassDownbyTeamsRecordings:">1.1 IOAIU Pass Down by <a class="confluence-userlink user-mention" data-account-id="624b3818258562006fa69311" href="https://arterisip.atlassian.net/wiki/people/624b3818258562006fa69311?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Clarino (Deactivated)</a> Teams Recordings:</h2><p><a class="external-link" href="https://arteris-my.sharepoint.com/:v:/p/kavish_shah/EQTcX0iFCwdMkvT1toYyoe0BaVs-ZS0gj9s2gFzzyi9FgQ?e=fwzabk" rel="nofollow">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Session 1</a></p><p><a class="external-link" href="https://arteris-my.sharepoint.com/:v:/p/kavish_shah/ESv21-cIradKgz1LwBAmcs4BOIU3_E5EA1oRr7y7PEPpSg?e=pMG4Iu" rel="nofollow">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Session 2</a></p><h1 id="IOAIU+v3.0+Testplan-2.Testbenchdescription">2. Testbench description</h1><h2 id="IOAIU+v3.0+Testplan-2.1.TBdiagram">2.1. TB diagram</h2><h2 id="IOAIU+v3.0+Testplan-2.2.ListanddescriptionofTBcomponents">2.2. List and description of TB components</h2><p>Note: below labels are WIP and taken from NCore-2.6 but structure is identical.</p><h3 id="IOAIU+v3.0+Testplan-2.2.1.Monitors">2.2.1. Monitors</h3><h4 id="IOAIU+v3.0+Testplan-2.2.1.1.AXI4Monitor">2.2.1.1. AXI4 Monitor</h4><p><span data-colorid="kyw77jjuzf">This monitor looks at the following interfaces between the AXI4 BFM (or one of the AXI4 VIPs) and the IOAIU DUT:</span> <span data-colorid="ln74kfu8u9">-&nbsp; &nbsp; &nbsp; &nbsp;AR</span> <span data-colorid="w48a2v2gei">-&nbsp; &nbsp; &nbsp; &nbsp;R</span> <span data-colorid="ya6hvn58on">-&nbsp; &nbsp; &nbsp; &nbsp;AW</span> <span data-colorid="rd9ilzp38b">-&nbsp; &nbsp; &nbsp; &nbsp;W</span> <span data-colorid="y1ytf7rq4s">-&nbsp; &nbsp; &nbsp; &nbsp;B</span> <span data-colorid="uqkb7eh53p">-&nbsp; &nbsp; &nbsp; &nbsp;AC</span> -&nbsp; &nbsp; &nbsp; &nbsp;CR <span data-colorid="ykmzkoa1xd">-&nbsp; &nbsp; &nbsp; &nbsp;CD</span> <span data-colorid="nungjd7aj0">On the data channels, the monitor will collect all beats of data before sending a complete packet with all the data. There are also beat by beat checks but all data comparison is done on the last</span> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="339" width="468" src="https://arterisip.atlassian.net/wiki/download/attachments/16777728/worddav6e3db0a405ea1f052291cd2023091af6.png?api=v2" /></span></p><h4 id="IOAIU+v3.0+Testplan-2.2.1.2.SMIMonitor">2.2.1.2. SMI Monitor</h4><p>The SMI monitor looks at the SMI master and slave request and response interfaces between the IOAIU and the system BFM.</p><h3 id="IOAIU+v3.0+Testplan-2.2.2.BFMs">2.2.2. BFMs</h3><h4 id="IOAIU+v3.0+Testplan-2.2.2.1.AXI/ACEBFM">2.2.2.1. AXI/ACE BFM</h4><p><span data-colorid="cge5wkprqj">IOAIU will be using the in-house ACE BFM configured in AXI4/ACELITE/ACELITE-E/ACE mode depending on the configuration for generating the traffic from the agent.</span></p><h4 id="IOAIU+v3.0+Testplan-2.2.2.2.SystemBFM">2.2.2.2. System BFM</h4><p>System BFM acts as the NCore System on the Concerto side of IOAIU. It uses the IOAIU SCB to generate SNPs for a higher hit rate</p><h4 id="IOAIU+v3.0+Testplan-2.2.2.3.CCPModel">2.2.2.3. CCP Model</h4><p>Scoreboard implements a model that monitors current contents and state of each cacheline that is written into CCP</p><h3 id="IOAIU+v3.0+Testplan-2.2.3.Checkers">2.2.3. Checkers</h3><h3 id="IOAIU+v3.0+Testplan-2.2.4.Injectors">2.2.4. Injectors</h3><h1 id="IOAIU+v3.0+Testplan-3.ConfigurationSpace">3. Configuration Space</h1><p>Note: every configuration will have AIU of every possible release width to test DTR functionality for all ProxyCache and ACELITE-E</p><p>Note: blank spaces denote Don't Cares</p><h2 id="IOAIU+v3.0+Testplan-3.1.AXIConfigurations">3.1. AXI Configurations</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 147.0px;" /><col style="width: 105.0px;" /><col style="width: 105.0px;" /><col style="width: 105.0px;" /><col style="width: 105.0px;" /><col style="width: 105.0px;" /><col style="width: 140.0px;" /><col style="width: 149.0px;" /><col style="width: 155.0px;" /><col style="width: 161.0px;" /><col style="width: 162.0px;" /><col style="width: 104.0px;" /><col style="width: 132.0px;" /><col style="width: 138.0px;" /><col style="width: 98.0px;" /><col style="width: 116.0px;" /><col style="width: 123.0px;" /><col style="width: 149.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>Parameter</p></td><td class="confluenceTd"><p>config1</p></td><td class="confluenceTd"><p>hw_cfg_2_ioc</p></td><td class="confluenceTd"><p>config3</p></td><td class="confluenceTd"><p>config4</p></td><td class="confluenceTd"><p>hw_cfg_22</p></td><td class="confluenceTd"><p>config_ace_lite_64b</p></td><td class="confluenceTd"><p>config_ace_lite_128b</p></td><td class="confluenceTd"><p>config_ace_lite_e_64b</p></td><td class="confluenceTd"><p>config_ace_lite_e_128b</p></td><td class="confluenceTd"><p>config_ace_lite_e_256b</p></td><td class="confluenceTd"><p>hw_cfg_31</p></td><td class="confluenceTd"><p>hw_cfg_2_ioc_64b</p></td><td class="confluenceTd"><p>hw_cfg_2_ioc_256b</p></td><td class="confluenceTd"><p>config_ace</p></td><td class="confluenceTd"><p>config_ace_64b</p></td><td class="confluenceTd"><p>config_ace_256b</p></td><td class="confluenceTd"><p>config_ace_small_ott</p></td></tr><tr><td class="confluenceTd"><p>Base Config</p></td><td class="confluenceTd"><p>hw_config_07</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>hw_config_07</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>hw_config_22</p></td><td class="confluenceTd"><p>hw_config_07</p></td><td class="confluenceTd"><p>hw_config_10</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>hw_config_02</p></td><td class="confluenceTd"><p>hw_config_31</p></td><td class="confluenceTd"><p>hw_config_41</p></td><td class="confluenceTd"><p>hw_config_11</p></td><td class="confluenceTd"><p>hw_config_3</p></td><td class="confluenceTd"><p>hw_config_3</p></td><td class="confluenceTd"><p>hw_config_3</p></td><td class="confluenceTd"><p>hw_config_43</p></td></tr><tr><td class="confluenceTd"><p>fnNativeInterface</p></td><td class="confluenceTd"><p>AXI</p></td><td class="confluenceTd"><p>AXI</p></td><td class="confluenceTd"><p>ACE-LITE</p></td><td class="confluenceTd"><p>ACE-LITE-E</p></td><td class="confluenceTd"><p>ACE-LITE</p></td><td class="confluenceTd"><p>ACE-LITE</p></td><td class="confluenceTd"><p>ACE-LITE</p></td><td class="confluenceTd"><p>ACELITE-E</p></td><td class="confluenceTd"><p>ACELITE-E</p></td><td class="confluenceTd"><p>ACELITE-E</p></td><td class="confluenceTd"><p>AXI</p></td><td class="confluenceTd"><p>AXI</p></td><td class="confluenceTd"><p>AXI</p></td><td class="confluenceTd"><p>ACE</p></td><td class="confluenceTd"><p>ACE</p></td><td class="confluenceTd"><p>ACE</p></td><td class="confluenceTd"><p>ACE</p></td></tr><tr><td class="confluenceTd"><p>instance</p></td><td class="confluenceTd"><p>ncaiu8</p></td><td class="confluenceTd"><p>ncaiu0</p></td><td class="confluenceTd"><p>ncaiu0</p></td><td class="confluenceTd"><p>ncaiu2</p></td><td class="confluenceTd"><p>ncaiu0</p></td><td class="confluenceTd"><p>ncaiu7</p></td><td class="confluenceTd"><p>ncaiu2</p></td><td class="confluenceTd"><p>ncaiu2</p></td><td class="confluenceTd"><p>ncaiu2</p></td><td class="confluenceTd"><p>ncaiu2</p></td><td class="confluenceTd"><p>ncaiu2</p></td><td class="confluenceTd"><p>ncaiu16</p></td><td class="confluenceTd"><p>ncaiu0</p></td><td class="confluenceTd"><p>caiu1</p></td><td class="confluenceTd"><p>caiu1</p></td><td class="confluenceTd"><p>caiu1</p></td><td class="confluenceTd"><p>caiu0</p></td></tr><tr><td class="confluenceTd"><p>useIOCache</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>nSets</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1024</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1024</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>nWays</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>NcMode</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>wCachelineOffset</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>6</p></td></tr><tr><td class="confluenceTd"><p>eAc</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>wAxID</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>10</p></td></tr><tr><td class="confluenceTd"><p>wAxAddr</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>32</p></td></tr><tr><td class="confluenceTd"><p>wXData</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td></tr><tr><td class="confluenceTd"><p>wAwUser</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>8</p></td></tr><tr><td class="confluenceTd"><p>wWUser</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>wBUser</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>wArUser</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td></tr><tr><td class="confluenceTd"><p>wRUser</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>wQoS</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td></tr><tr><td class="confluenceTd"><p>nOttCtrlEntries</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>nSttCtrlEntries</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>10</p></td></tr><tr><td class="confluenceTd"><p>nOttDataBanks</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>OttErrorType</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>SECDED</p></td><td class="confluenceTd"><p>PARITY</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td></tr><tr><td class="confluenceTd"><p>OttMemoryType</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p>NONE</p></td></tr><tr><td class="confluenceTd"><p>nDvmSnpInFlight</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p>nDvmMsgInFlight</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>nDce</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p>nDmi</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p>nDii</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p>Resiliency</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td></tr><tr><td class="confluenceTd"><p>enUnitDuplication</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>FALSE</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td><td class="confluenceTd"><p>TRUE</p></td></tr><tr><td class="confluenceTd"><p>Checker Unit Delay</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p><span data-colorid="wzukme4llx">fnResiliencyProtType</span></p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>ecc</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>ecc</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>ecc</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>ecc</p></td><td class="confluenceTd"><p>parity</p></td></tr><tr><td class="confluenceTd"><p>MaxCreditPerDCE</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /></colgroup><tbody><tr><th class="confluenceTh"><br /></th></tr></tbody></table></div><p><span style="font-size: 24.0px;letter-spacing: -0.01em;">4. Coverage and Checks By Transaction Type</span></p><p>This is the main reference for checks. They are intended to correspond directly to items in Architecture and Microarchitecture docs and are organized semantically by transaction type. <strong><em><span style="text-decoration: underline;">All Checks/Coverage and their references are described in this section.</span></em></strong> For a different reference for where these checks and coverage collection are performed on packets and what fields they are performed on, please see Section 5. <strong><em><span style="text-decoration: underline;">All stimulus is described in Section 5</span></em></strong> Note: &quot;Run Cmd&quot; specifies the argument to runsim.js</p><h2 id="IOAIU+v3.0+Testplan-4.1.AXICommon">4.1. AXI Common</h2><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check crossing Cacheline Boundary results in Multiline In Weird wrap case, only one access is made for the wrapped cacheline Transaction size is less than full CL or not all f's byte enables result in partial line access</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.AXItoConcertoTranslation&lt;-</p></td><td class="confluenceTd"><p>NCore3SysArch, MicroArchitecture Spec</p></td><td class="confluenceTd"><p>Check DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Multiline TXN write response is not sent until after last transaction finishes access</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.MultiTXNRsp&lt;-</p></td><td class="confluenceTd"><p>AXI4</p></td><td class="confluenceTd"><p>Check DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check Rdata matches with DTRReq/Read Hit Data</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.R.Data&lt;-</p></td><td class="confluenceTd"><p>Microarchitecture Spec</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check RResp matches with DTRReq type/STRResp Cmstatus</p></td><td class="confluenceTd"><p>#Check.IOAIU.ACE.R.RESP</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch CONC-6925</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check WDATA matches DTWReq/Write Hit Data</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.W.Data&lt;-</p></td><td class="confluenceTd"><p>MicroArchitecture Spec</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check backpressure when OTT full/Credits are exhausted</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.BackpressureOTT ?? #Check.IOAIU.AXI.BackpressureCredits ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check for AxID and xADDR ordering satisfied based on the TransOrderMode(CSR configuration)</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.Ordering ??</p></td><td class="confluenceTd"><p>AXI4, IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check ACE Ordering between Read, Write and memory update commands</p></td><td class="confluenceTd"><p>#Check.IOAIU.ACE.Ordering</p></td><td class="confluenceTd"><p>Microarchitecture spec <br class="atl-forced-newline" />CONC-6714</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd">Cover All Burst Types &nbsp; Weird Wrap case is a multiline wrap that wraps back down to the initial cacheline</td><td colspan="1" class="confluenceTd">#Cov.IOAIU.AXI.AccessTypes</td><td colspan="1" class="confluenceTd">NCore3SysArch, MicroArchitecture Spec</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Cover xADDR collisions Cover WADDR/RADDR collisions Cover xID collisions Cover WID/RID collisions Cover OTTEntries full Cover each BE has been set at some point Cross all above with TXN Type (CONC.2) Cover all other AXI Fields &nbsp;</p></td><td class="confluenceTd"><p>#Cov.IOAIU.AXI.IDADDROrdering &nbsp; #Cov.IOAIU.AXI.Fields &nbsp;</p></td><td class="confluenceTd"><p>AXI4</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all AXI/ACELITE/ACE-Lite-E/ACE command types According to NCore3SysArch Table 8 and ConcertoCProtocolArch Table 4-15</p></td><td class="confluenceTd"><p>#Cov.IOAIU.AXI.TXNTypes</p></td><td class="confluenceTd"><p>NCore3SysArch, ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Cover Valid Combos of AWSTASHNIDEN and AWSTASHLPIDEN</p></td><td class="confluenceTd"><p>#Cov.IOAIU.AXI.STASHNIDLPID</p></td><td class="confluenceTd"><p>ACE Update</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all values of ATOP Cover valid Combos of ATOP and AWCACHE(coherent/non-coherent Atomic transaction) Cover valid Combos of AWADDR, AWLEN, AWSIZE and AWBURST for atomic transaction</p></td><td class="confluenceTd"><p>#Cov.IOAIU.AXI.ATOP #Cov.IOAIU.ATOMIC</p></td><td class="confluenceTd"><p>ACE Update ACE Update 3.2.1</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Cover all values of ATOP Cover valid Combos of ATOP and AWCACHE(coherent/non-coherent Atomic transaction) Cover valid Combos of AWADDR, AWLEN, AWSIZE and AWBURST for atomic transaction</p></td><td class="confluenceTd"><p>#Cov.IOAIU.AXI.ATOP #Cov.IOAIU.ATOMIC</p></td><td class="confluenceTd"><p>ACE Update ACE Update 3.2.1</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Cover coherent and non-coherent exclusive access</p></td><td class="confluenceTd"><p>#Cov.IOAIU.ExclusiveAccess</p></td><td class="confluenceTd"><p>ACE Update/ACE CONC-6779</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.2.ConcertoCommon">4.2. Concerto Common</h2><h3 id="IOAIU+v3.0+Testplan-4.2.1.Concerto(all)">4.2.1. Concerto (all)</h3><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>STRRsp or SNPRsp is provided after all transactions are done</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.Completion&lt;-</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check that all responses are provided to any requests received using UniqueId &nbsp;</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.AllRsps&lt;-</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check all Message Transactions are legal according to Protocol Arch Chapter 5</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.LegalConcTXN&lt;-</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check Initiator ID matches this unit's FUnitID + PortID</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.InitiatorID ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>RL set according to CCPA Table 4-15</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.RL ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, CONC-3395</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check IntfSize</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.IntfSize &lt;- #Check.IOAIU.SMI.DTWReq.IntfSize ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>SMI PRI should be set according to QosMap in QosInfo.qosMap</p></td><td class="confluenceTd"><p><strong>&nbsp;</strong>#Check.IOAIU.SMI.CMDReq.SmiPriQos</p></td><td class="confluenceTd"><p>???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>SMI QOS should be set according to AxQos</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.SmiNdpQos</p></td><td class="confluenceTd"><p>???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all SNPReq/STRReq IntfSize Cover all STRReq.IntfSize, AxADDR and native interface data width</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.SNPReq.IntfSize #Cov.IOAIU.SMI.STRReq.IntfSize #Cov.IOAIU.DataRotation</p></td><td class="confluenceTd"><p>CSymLayers.xlsx</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover Stimulus CMStatus ErrorType &nbsp; Check CMStatus for RTL initiated messages according to CCPA Table 4-4 and NCore3SysArch</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.RspCmStatusError #Check.IOAIU.CONC.CmStatus ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, NCore3SysArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.2.2.CMDReq">4.2.2. CMDReq</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check CMDReq MsgIDs aren't reused before the previous transaction is completed <strong>&nbsp;</strong></p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDMsgIDReuse ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check CMDReq Type matches translated AXI/ACELITE/ACE-Lite-E/ACE requests. &nbsp; AXI: NCore3SysArch Table 8 with Appendix 2.3.2 modifications. ST/CA/AC/VZ/CH/OR According to Table 8. NS/PR According to NCore3SysArch 4.2.2.2.1 &nbsp; AXI w/ ProxyCache: MOESI Proxy Cache Tables &nbsp; ConcertoCProtocolArch Table4-15 for ACELITE/ACELITE-E. VZ/AC/CA/Ch/ST/EN/ES/NS/PR/OR/TR ?LK/?RL &nbsp; User Field is translated to AUX</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.Translation&lt;-</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, NCore3SysArch, MOESI Proxy Cache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>smi_size for all transactions is 64B Check all SNPDTRReq are 64B Check all DTWReq are 64B</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.smi_size ?? #Check.IOAIU.SMI.DTRReq.smi_size ?? #Check.IOAIU.SMI.DTWReq.smi_size ??</p></td><td class="confluenceTd"><p>NCore3SysArch, MicroArchitecture Spec, CONC-4756</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check CMDReq TargID matches hash function prediction</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.DCETargID</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check CMDReq TargID to DMI/DII for non-coherent Transaction</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.TargID</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check all CMDReq match to existing AXI/Evict operations</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.MatchTXN &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check MPF1 set according to CCPA Table 4-16</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.MPF1 &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check MPF2 set according to CCPA Table 4-17</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.MPF2 &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>MPF2 for EVICT CMDReq is set according to evicting transaction</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.EvictMPF2</p></td><td class="confluenceTd"><p>???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Set TOF per CCPA 4.5.3.9</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.TOF &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.2.3.STRReq">4.2.3. STRReq</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p>Scenario Description</p></td><td class="confluenceTd"><p>Hash Tag</p></td><td class="confluenceTd"><p>Ref Doc</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Status</p></td><td class="confluenceTd"><p>Priority</p></td><td class="confluenceTd"><p>Run Cmd</p></td></tr><tr><td class="confluenceTd"><p>Check STRReq MPF2 according to CCPA 4.10.3.6 &nbsp;</p></td><td class="confluenceTd"><p><strong>&nbsp;#Check.IOAIU.SMI.STRReq.MPF2</strong></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Cover all Snarf Values &nbsp;</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.STRReq.Snarf</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover valid state values in STRReq.smi_cmstatus_state for ACE Dataless commands</p></td><td class="confluenceTd"><p><strong>#Cov.IOAIU.SMI.STRReq.CmStatusState</strong></p></td><td class="confluenceTd"><p>ConcertoCProtocolArch CONC-6925</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.2.4.DTRReq">4.2.4. DTRReq</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Cover all DTRTypes</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.DTRReq.Types</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.2.5.DTWReq">4.2.5. DTWReq</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>DTWReq Primary Set according to 4.7.3.2.3</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.Primary ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>DTWReq Type Checking</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.MsgType &lt;--</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>DTWReq must match transactions expecting DTW (Evict, SnpHits with DTW, Write No Allocate, AtmStore/AtmCmp/AtmSwap, Stash)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.DTWReq.Expected &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>DTWReqs must match CMDReq/SNPReq response ID and STRReq RBID and DId &nbsp;</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.MatchID &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, NCore3SysArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check DTWReq data and BE matches WDATA/CCP Evict data</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.Data <strong>&lt;--</strong></p></td><td class="confluenceTd"><p>NCore3SysArch, IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>DTWReqs for IOAIU initiated TXNs must go out with same MessageID as CMDReq</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.MessageID &lt;--</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>MPF1 Set according to CCPA Table 4-44</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.MPF1 ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>MPF2 Set according to CCPA Table 4-45</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.MPF2 ??</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.2.6.SNPDTRReq(outgoingDTRReq)">4.2.6. SNPDTRReq (outgoing DTRReq)</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check outgoing SNPDTRReq data matches CCP Evict data or Stash WDATA &nbsp; Check DTR Data is in order and in size according to SNPReq/STRReq IntfSize and Size.</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPDTRReq.Data &lt;--</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>DTR is sent with RMessageID from SNPReq MPF2 and TargID using MPF1 &nbsp; OR &nbsp; DTR is sent with RMessageID STRReq MPF2 and TargID calculated using STRReq MPF1</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPDTRReq.Id &lt;-- #Cov.IOAIU.SMI.SNPDTRReq.MPF1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check DTRReq EO matches SNPReq EO</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPDTRReq.EO</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check DTRType is expected:</p><ul><li>CCPA -MOESI Proxy Cache Tables</li></ul></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPDTRReq.DTRType &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch , MOESI Proxy Cache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.3.Writes">4.3. Writes</h2><h3 id="IOAIU+v3.0+Testplan-4.3.1.Writes(all)">4.3.1. Writes (all)</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Cover Types: Write NITC (with and without cache), Write Hit Partial, Write Hit Full, Write Miss</p></td><td class="confluenceTd"><p>#Cov.IOAIU.WriteTypes</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, Ncore3SysArch, MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check CMDReq DId matches address map prediction</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.DId &lt;--</p></td><td class="confluenceTd"><p>NCore3SysArch, ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.2.WriteNITC">4.3.2. Write NITC</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check RTL sends WriteNITC if way cannot be allocated (nacknoalloc)</p></td><td class="confluenceTd"><p>#Cov.IOAIU.WriteNoAlloc #Check.IOAIU.WriteNoAlloc &lt;--</p></td><td class="confluenceTd"><p>Microarchitecture Spec</p></td><td class="confluenceTd"><p>Check DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.3.WriteMissAllocatePartial">4.3.3. Write Miss Allocate Partial</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check Fill State and Fill Data match merged WrData and DTRReq</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.FillDataMergeWrData &lt;--</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables, IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.4.WriteMissAllocateFull">4.3.4. Write Miss Allocate Full</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check IOAIU does not write to CCP on wr_data before STRReq comes back</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.NoWrDataBeforeSTRReq &lt;--</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.5.WriteHitPartial">4.3.5. Write Hit Partial</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>If SD state, checks TB state when DTR comes back. If still SD, check fill_data is merged wr_data with DTRReq and BEs are full. Else check fill_data is WDATA and WBE</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.SDPartialFillCase&nbsp; &lt;-- #Cov.IOAIU.CCP.SDPartialFillCase</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.6.WriteNoSnoop">4.3.6. Write No Snoop</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Only issued for ACELITE/ACELITE-E and AXI4 in NCMode</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.CmdType &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch NCMode&nbsp;&rarr; ???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>TargID of CMDReq/DTWReq/Rsps go to DMI and DII</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.TargIDWrNoSnoop &lt;-- #Cov.IOAIU.SMI.CMDReq.TargIDWrNoSnoop</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.7.Atomic">4.3.7. Atomic</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>TargID of CMDReq/DTWReq/Rsps go to DMI</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.TargIDAtm &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check AtomicLoad/AtomicCompare/AtomicSwap have RDATA</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.R.AtmRdRsp &lt;--</p></td><td class="confluenceTd"><p>ACE Update</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>AtomicCompare's RDATA should be half of AWLEN</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.R.AtmCmpLen &lt;--</p></td><td class="confluenceTd"><p>ACE Update</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Cover Different Op Codes</p></td><td class="confluenceTd"><p>#Cov.IOAIU.AXI.AWATOP</p></td><td class="confluenceTd"><p>ACE Update</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.3.8.Stash">4.3.8. Stash</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>DTWReq/DTRReq sent according to Transaction Flows Cover all Snarf Values and Valid AIUID CCPA Table 4-53</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.StashDTWDTW #Cov.IOAIU.SMI.STRReq.MPF1</p></td><td class="confluenceTd"><p><span data-colorid="xbi5ztxaur">ConcertoCProtocolArch</span></p></td><td class="confluenceTd"><p>Check DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check DTRReq according to STRReq MPF2 CCPA Table 4-53</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTRReq.StashMPF2ID</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.4.Reads">4.4. Reads</h2><h3 id="IOAIU+v3.0+Testplan-4.4.1.Reads(all)">4.4.1. Reads (all)</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Cover Types of Reads: ReadNITC, Read Hit, Read Miss</p></td><td class="confluenceTd"><p>#Cov.IOAIU.RdTypes</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch, MOESI Proxy Cache</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.4.2.ReadNoSnoop">4.4.2. Read No Snoop</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Only issued for ACELITE/ACELITE-E</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.CmdType &lt;--</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>TargID of CMDReq/DTWReq/Rsps go to DMI</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.TargIDRdNoSnoop &lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.5.ProxyCache">4.5. ProxyCache</h2><h3 id="IOAIU+v3.0+Testplan-4.5.1.CCPCommon">4.5.1. CCP Common</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check pending ways vector. Approximate check flags error only if ways that should be busy are NOT set as busy. Ways busy are transactions that allocate cachelines. Only checked on allocating transactions</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.PendingWays</p></td><td class="confluenceTd"><p>IOAIU MicroArchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check for matching SNP/Agent TXN based on ADDR + security</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.MatchingTxn</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check allocate is accurate</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.Alloc</p></td><td class="confluenceTd"><p>Concerto C ProtocolArch, IOAIU MicroArchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Cover all ways allocated</p><p>Cover Each way has been busy at some point</p><p>Cover all ways hit&nbsp;</p></td><td class="confluenceTd"><p>#Cov.IOAIU.CCP.PendingWays</p><p>#Cov.IOAIU.CCP.AllocWays</p><p>#Cov.IOAIU.CCP.WayHit&nbsp;</p></td><td class="confluenceTd"><p>CCP Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Check fill state is correct</p><p>Cover all fill State</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.FillState</p><p>#Cov.IOAIU.CCP.FillState</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check any Rd/Evict Data is consistent with internal cache model</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.EvictData</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Cover Fill only seen on TXNs expecting fill (Cache Miss, Write Hit Partial)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.FillExpected</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check wr_data only seen for write full (hit/miss)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.WrDataExpected</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check rd_data only seen for read hits</p></td><td class="confluenceTd"><p>#Check.CCP.RdDataExpected</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check evict_data only seen for evict valid/Snp Hits with DTR/DTW</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.EvictExpected</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check wr_data data and BE matches WDATA values</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.WrDataData</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check fill_data matches: -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; DTRReq (Read Miss Allocate) -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; DTRReq merged with wr_data (Write Hit Partial to SC/SD, not invalidated in between) -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WDATA (Write Miss/Write Hit Partial to SD, invalidated)</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.FillDataMatch</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check currstate from internal CCP model except for on misses and cancels &nbsp;</p><p>Check that IOAIU asserts tag_update correctly and for the right state</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.Currstate</p><p>#Check.IOAIU.CCP.TagStateUp</p></td><td class="confluenceTd"><p>MOESI ProxyCache Tables, IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Basic Fill Protocol Checks</p></td><td class="confluenceTd"><p>#Check.IOAIU.CCP.FillProtocolCheck</p></td><td class="confluenceTd"><p>CCP Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.5.2.Writebacks">4.5.2. Writebacks</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>TargID of CMDReq/DTWReq/Rsps go to DMI</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.WritebackTargID???</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop_more_evicts</p></td></tr><tr><td class="confluenceTd"><p>TargID of UPDReq goes to correct DCE</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.UPDReq.WritebackTargID???</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop_more_evicts</p></td></tr><tr><td class="confluenceTd"><p>CMDReq -&gt; STRReq -&gt; CCP Ctrl -&gt; CCP Evict Data -&gt; DTWReq -&gt; DTRRsp -&gt; UPDReq -&gt; UPDRsp -&gt; STRRsp</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.WriteBackOrder???</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop_more_evicts</p></td></tr><tr><td class="confluenceTd"><p>Only writes back for Dirty Data (SD,UD)</p></td><td class="confluenceTd"><p>#Check.IOAIU.WritebackOnlyForDirty???</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop_more_evicts</p></td></tr><tr><td class="confluenceTd"><p>UPDReq for SC,SD,UC,UD</p></td><td class="confluenceTd"><p>#Check.IOAIU.UPDReqForSCSDUCUD</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>UPDReq matches CCP Evict Addr/NS</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.UPDReq.MatchTXN&lt;--</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop_more_evicts</p></td></tr><tr><td class="confluenceTd"><p>If Address gets snooped while writeback is happening, Check that SNPRsp is only issued after</p></td><td class="confluenceTd"><p>#Check.IOAIU.SNPRsp.HoldSNPRspForWriteBack??? #Cov.IOAIU.SNPReq.SNPReqHitsAddressBeingEvicted</p></td><td class="confluenceTd"><p>IOAIU Microarchitecture</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop_more_evicts</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.6.Snoops">4.6. Snoops</h2><h3 id="IOAIU+v3.0+Testplan-4.6.1.Snoop(all)">4.6.1. Snoop (all)</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>DTW is sent with DId from SNPReq, not from Address DTW is sent with RBID from SNPReq</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.DTWReq.SNPId&lt;--</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>DTR is sent with RMessageID from SNPReq MPF2 and TargID using MPF1</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPDTRReq.Id&lt;--&nbsp; #Cov.IOAIU.SMI.SNPDTRReq.MPF1</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>SNPRsp CMStatus is set according to CCPA 4.5.7.2 and 9.4.1</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPRsp.CMStatus&larr;</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>SnpRsp CMStatus crossed with SnpType</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.SNPRsp.CMStatusSnpType</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>SNPRsp MPF1 is MessageID of CMDReq CCPA 4.5.7.4</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SNPRsp.MPF1???</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check AC channel translation according to CCPA Table 4-22</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.AC.Fields???</p></td><td class="confluenceTd"><p>ConcertCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_test</p></td></tr><tr><td class="confluenceTd"><p>Cover Addr hits addr &gt; region of AxADDR and needs &quot;offset&quot;</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.SNP.AddrOffset</p></td><td class="confluenceTd"><p>Email</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>WIP</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check AC transactions match Concerto SNP</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.AC.matchTXN???</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Cover SNP TXN Attributes</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.SNPReq.Attrs</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all SnpTypes hitting all cache States</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SNPReq.SnpTypeState</p></td><td class="confluenceTd"><p>MOESI Proxy Cache Table</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover different combinations of UP ??? IoCache Behavior in response to UP</p></td><td class="confluenceTd"><p>#Cov.IOAIU.SMI.SNPReq.UP</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.6.2.SnoopHit">4.6.2. Snoop Hit</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong> Description</p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check DTW/DTR issued according to MOESI Proxy Cache Table/CHI Translation 4-23</p></td><td class="confluenceTd"><p>#Check.IOAIU.CONC.SNPDTWDTR???</p></td><td class="confluenceTd"><p>MOESI Proxy Cache Table, ConcertCProtocolArch</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-4.6.3DVMSnoops">4.6.3 DVM Snoops&nbsp;</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong> Description</p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>Check DVM Snoop Translation</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.AC.AddrTranslation</p></td><td class="confluenceTd"><p>DVM Msg Map</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>bring_up_snoop</p></td></tr><tr><td class="confluenceTd"><p>Check DVM Snoop Flow according to CCPA7.2 including DVM completions</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.CONC.DvmFlow</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check DVM Single Snoop Flow</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXI.CONC.DvmSingleSnoopFlow</p></td><td class="confluenceTd"><p>DVM Msg Map</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.7QoS">4.7 QoS</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong> Description</p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td class="confluenceTd"><p>SMI PRI should be set according to QosMap in QosInfo.qosMap</p></td><td class="confluenceTd"><p><strong>&nbsp;</strong>#Check.IOAIU.SMI.CMDReq.SmiPriQos</p></td><td class="confluenceTd"><p>???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>SMI QOS should be set according to AxQos</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.CMDReq.SmiNdpQos</p></td><td class="confluenceTd"><p>???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CMDReq with lower priority according to the QoSMap should not go out before a competing CMDReq with higher priority</p></td><td class="confluenceTd"><p>#Check.IOAIU.Concerto.QosOrder</p></td><td class="confluenceTd"><p>???</p></td><td class="confluenceTd"><p>DONE</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd">Check that the global counter in design keeps track of the number of CMDReqs sent out on SMI</td><td colspan="1" class="confluenceTd">#Check.IOAIU.globalCounter</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that the programmed threshold for starvation is behaving as expected</td><td colspan="1" class="confluenceTd">#Check.IOAIU.starvationThreshold</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that the global counter is reset when we reach the programmed threshold value for starvation</td><td colspan="1" class="confluenceTd">#Check.IOAIU.gCounterReset</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that when we reach the threshold for the second time, we enter into starvation mode</td><td colspan="1" class="confluenceTd">#Check.IOAIU.qosStarvation</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that in starvation mode, we send out commands in age order irrespective of priority</td><td colspan="1" class="confluenceTd">#Check.IOAIU.qos.starvationAgeOrder</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that once we come out of starvation, we are able to send the commands normally in priority order</td><td colspan="1" class="confluenceTd">#Check.IOAIU.qosRecycle</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h2 id="IOAIU+v3.0+Testplan-4.8SysCo">4.8 SysCo</h2><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 2.46484%;" /><col style="width: 42.2613%;" /><col style="width: 19.138%;" /><col style="width: 11.9205%;" /><col style="width: 3.40586%;" /><col style="width: 3.76453%;" /><col style="width: 4.25776%;" /><col style="width: 12.7932%;" /></colgroup><tbody><tr><td colspan="1" class="confluenceTd"><strong>No</strong></td><td class="confluenceTd"><p><strong>Scenario Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Done</strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Run Cmd</strong></p></td></tr><tr><td colspan="1" class="confluenceTd"><strong>1</strong></td><td colspan="1" class="confluenceTd"><p>Directed Tests for each of the SysCoFSM State Transitions</p><p><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attached&nbsp;&rarr; Detach&nbsp;&rarr; Idle</strong></p><ul><li>Out of reset, (Idle state)</li></ul><p style="margin-left: 30.0px;">CSR read XAIUTCR.SysCoDisable and check that it is 0. (implies SysCo feature is enabled)</p><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 0.</p><p style="margin-left: 30.0px;">CSR read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 0. (implies SysCo is detached)</span></p><p style="margin-left: 30.0px;"><span class="legacy-color-text-blue3">CSR read&nbsp;XAIUTAR.SysCoConnecting and check that it is 0.&nbsp;</span></p><p style="margin-left: 30.0px;"><span class="legacy-color-text-blue3">CSR read&nbsp;XAIUTAR.SysCoError and check that it is 0.&nbsp;</span></p><ul><li><span class="legacy-color-text-blue3">axi_seq issues some random number of non-coherent transactions. </span></li><li>Issue CSR write to XAIUTCR.SysCoAttach = 1 (<strong>Idle&nbsp;&rarr; Connect</strong> state transition)</li></ul><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 1.</p><p style="margin-left: 30.0px;">CSR Read XAIUTAR.SysCoConnecting, and check that it is 1</p><p style="margin-left: 30.0px;">CSR read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 0.</span></p><p style="margin-left: 30.0px;"><span class="legacy-color-text-blue3">CSR read&nbsp;XAIUTAR.SysCoError and check that it is 0.&nbsp;</span></p><ul><li>Check that&nbsp; SysReq.Attach is sent to all interleaved DCEs and DVE(if IOAIU is DVM capable) on SMI interface</li><li>Wait for SysRsp.Ok is received from all DCEs and DVE (if IOAIU is DVM capable) on SMI interface. Once all Rsps are received,&nbsp;with CMStatus.Ok &nbsp;(<strong>Connect &rarr; Attached</strong> state transition).</li></ul><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 1.</p><p style="margin-left: 30.0px;">CSR Read&nbsp;XAIUTAR.SysCoConnecting, and check that it is 0,</p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 1.</span></p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.ESysCoError and check that it is 0</span></p><ul><li><span class="legacy-color-text-blue3">axi_seq issues some random number of coherent and non-coherent traffic.</span></li><li><span class="legacy-color-text-blue3">flush the caches in ACE processor or proxyCache (in case of AXI)</span></li><li>Issue CSR write to XAIUTCR.SysCoAttach = 0&nbsp;(<strong>Attached &rarr;Detach</strong> state transition).</li></ul><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 0.</p><p style="margin-left: 30.0px;">CSR Read&nbsp;XAIUTAR.SysCoConnecting, and check that it is 0,</p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 1.</span></p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoError and check that it is 0</span></p><ul><li>Check that&nbsp; SysReq.Detach is sent to all interleaved DCEs and DVE(if IOAIU is DVM capable) on SMI interface, only after there are no outstanding coherent transactions in OTT queue</li><li>Wait for SysRsp.Ok is received from all DCEs and DVE (if IOAIU is DVM capable)&nbsp; on SMI interface. Once all Rsps are received, with CMStatus.Ok (<strong>Detach &rarr; Idle</strong>&nbsp;state transition).</li></ul><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 0.</p><p style="margin-left: 30.0px;">CSR Read&nbsp;XAIUTAR.SysCoConnecting, and check that it is 0,</p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 0.</span></p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoError and check that it is 0</span></p><ul><li><span class="legacy-color-text-blue3">axi_seq issues some random number of non-coherent traffic.</span></li></ul></td><td colspan="1" class="confluenceTd">#Check.IOAIU.SMI.SysCoFSM</td><td colspan="1" style="margin-left: 30.0px;" class="confluenceTd"><p>ACE&nbsp;&ndash; DVM capable</p><p>AXI - not DVM capable</p><p>ACE-LITE/ACE-LITE-E are DVM slaves</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p>Done</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">testname: attach_detach_seq</td></tr><tr><td colspan="1" class="confluenceTd"><strong>2</strong></td><td colspan="1" class="confluenceTd"><p><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attached&nbsp;&rarr; Detach&nbsp;&rarr; Idle &rarr; Connect &rarr; Attached<br /></strong></p><ul><li>Follow the same sequence as in Scenario #1 :&nbsp;Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attached&nbsp;&rarr; Detach&nbsp;&rarr; Idle</li><li>Follow the same sequence as in Scenario #1 :&nbsp;Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attached</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>Done</p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">testname: attach_detach_rettach_seq</td></tr><tr><td colspan="1" class="confluenceTd"><strong>3</strong></td><td colspan="1" class="confluenceTd"><p style="text-align: left;"><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attach-Error &rarr; Detach&nbsp;&rarr; Idle</strong></p><ul style="text-align: left;"><li>Follow the same sequence as in Scenario #1 :&nbsp;Idle&nbsp;&rarr; Connect&nbsp;</li><li>Check that&nbsp; SysReq.Attach is sent to all interleaved DCEs and DVE(if IOAIU is DVM capable) on SMI interface</li><li>Wait for SysRsp to be received from all DCEs and DVE (if IOAIU is DVM capable) on SMI interface. If a SysRsp with CMStatus.Err is received&nbsp; (<strong>Connect &rarr; Attach-Err</strong>&nbsp;&rarr; <strong>Detach &rarr; Idle</strong> state transition).</li></ul></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p>testname : attach_error_timeout_seq<br />(Timeout of 4k cycle)<br />testname : attach_error_sysrsp_seq<br />(All SysRsp with error)</p></td></tr><tr><td colspan="1" class="confluenceTd"><strong>4</strong></td><td colspan="1" class="confluenceTd"><p><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attached&nbsp;&rarr; Detach&nbsp;&rarr; Detach-Error &rarr;&nbsp;&nbsp;Idle</strong></p><ul><li>Follow the same sequence as in Scenario #1 :&nbsp;Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attached&nbsp;&rarr; Detach</li><li>Wait for SysRsp.Ok is received from all DCEs and DVE (if IOAIU is DVM capable)&nbsp; on SMI interface. If any SysRsp.Err or time-out (<span class="legacy-color-text-red2">how to model time-out?</span>)&nbsp; (<strong>Detach &rarr; Detach-Err &rarr; Idle</strong>&nbsp;state transition).</li></ul><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 0.</p><p style="margin-left: 30.0px;">CSR Read&nbsp;XAIUTAR.SysCoConnecting and check that it is 0.</p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 0.<span class="legacy-color-text-red2">&nbsp;</span></span></p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoError and check that it is 1.</span></p><ul><li><span class="legacy-color-text-blue3">axi_seq issues some random number of non-coherent traffic.</span></li></ul></td><td colspan="1" class="confluenceTd"><p>Program timeout register&nbsp;</p><p>0- no timeout&nbsp;</p><p>1 - 4K cycles&nbsp;</p><p>2 - 8K cycles</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">testname : detach_error_timeout_seq<br />(Timeout of 4k cycles) <br />testname : detach_error_sysrsp_seq<br />(All SysRsp with error)</td></tr><tr><td colspan="1" class="confluenceTd"><strong>5</strong></td><td colspan="1" class="confluenceTd"><p><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Detach&nbsp;&rarr; Idle</strong></p><ul><li>Follow the same sequence as in Scenario #1 :&nbsp;Idle&nbsp;&rarr; Connect&nbsp;</li><li>When&nbsp;XAIUTAR.SysCoConnecting=1, issue a CSR write&nbsp;XAIUTCR.SysCoAttach = 0 (<strong>Connect&nbsp;&rarr;Detach &rarr; Idle</strong>&nbsp;state transition).</li></ul><p style="margin-left: 30.0px;">CSR Read to XAIUTCR.SysCoAttach and check that it is 0.</p><p style="margin-left: 30.0px;">CSR Read&nbsp;XAIUTAR.SysCoConnecting, and check that it is 0,</p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoAttached and check that it is 0.</span></p><p style="margin-left: 30.0px;">CSR Read&nbsp;<span class="legacy-color-text-blue3">XAIUTAR.SysCoError and check that it is 0.&nbsp;</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Do not test</td><td colspan="1" class="confluenceTd">CONC-8533</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>6</strong></td><td colspan="1" class="confluenceTd"><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Attach-Error &rarr; Detach&nbsp;&rarr; Detach-Error &rarr; Idle</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">testname : attach_error_detach_error_timeout_seq <br />(Timeout of 4k cycles) <br />testname : attach_error_detach_error_sysrsp_error_seq <br />(All SysRsp with error)</td></tr><tr><td colspan="1" class="confluenceTd"><strong>7</strong></td><td colspan="1" class="confluenceTd"><strong>Idle&nbsp;&rarr; Connect&nbsp;&rarr; Detach&nbsp;&rarr; Detach-Error &rarr; Idle</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Do not test</td><td colspan="1" class="confluenceTd">CONC-8533</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>Check correct operation of detach according to table Figure 2.&nbsp;Check that the number of SysReq.Detach messages on SMI interface from IOAIU should be equal to the number of DCEs</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SysReq.Detach</p></td><td class="confluenceTd"><p>SysCo 1.2.2</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Directed Test for&nbsp;#Check.IOAIU.SMI.SysReq.Detach including ProxyCache flush. Check that when Detach is seen on SMI interface, proxy-cache is empty</td><td colspan="1" class="confluenceTd">#Cov.IOAIU.SMI.SysReq.DetachProxyCacheFlush</td><td colspan="1" class="confluenceTd">SysCo 1.2.2</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>Check correct operation of attach according to table Figure 2. Check that the number of SysReq.Attach messages on SMI interface from IOAIU should be equal to the number of DCEs</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>SysCo 1.2.2</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>Check that CAIU is detached at reset: CSR value and send coherent transactions and get error responses</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>SysCo 1.2.2</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>Check that CAIU only sends Coherent after all attach SysRsp are received. Fire an error on coherent request received on IOAIU native interface, if there was&nbsp;</p></td><td class="confluenceTd"><p>#Check.IOAIU.SMI.SysReq.AttachSysRspCoh</p><p>#Cov.IOAIU.SMI.SysReq.AttachPlusCoh</p></td><td class="confluenceTd"><p>SysCo 1.2.2</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">Cover sysco_fsm_state x snoop_type: Cover that all snoops are received be IOAIU in all possible SyscoStates (IDLE, CONNECT, ATTACHED, DETACH)</td><td colspan="1" class="confluenceTd">#Cov.IOAIU.Sysco_Coh_State_SnpType</td><td colspan="1" class="confluenceTd">SysCo 1.2.2</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-4.9OrderingChecks">4.9 Ordering Checks</h2><p><span class="legacy-color-text-blue3">Rev. 4.20:&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_06082022.pdf?version=1&amp;modificationDate=1654723323011&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.4</a></span></p><p>Reference: $WORK_TOP/cpr/csr/ioaiu.csr.cpr (branch:Ncore_3.2.0)</p><h3 id="IOAIU+v3.0+Testplan-GPRAR.ReadID/WriteID/Policy"><strong>GPRAR.ReadID/WriteID/Policy</strong></h3><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16777728/image2022-6-16_14-11-26.png?api=v2" /></span></p><h3 id="IOAIU+v3.0+Testplan-XAIUTCR.transOrderModeWr/transOrderModeRd"><strong>XAIUTCR.transOrderModeWr/transOrderModeRd</strong></h3><p>According to CPR for IOAIU, below are only possible values for XAIUTCR.TransOrderModeRd/XAIUTCR.TransOrderModeWr</p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 81.898%;"><colgroup><col style="width: 12.7346%;" /><col style="width: 9.85255%;" /><col style="width: 24.5979%;" /><col style="width: 18.9678%;" /><col style="width: 33.8472%;" /></colgroup><tbody><tr><th class="confluenceTh">nativeInterface</th><th class="confluenceTh">default</th><th class="confluenceTh"><p>dv stimulus</p><p>randomize&nbsp;TransOrderModeRd/TransOrderModeRd</p></th><th colspan="1" class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td class="confluenceTd">ACE</td><td class="confluenceTd">strictReqMode (0x3)</td><td class="confluenceTd">strictReqMode:100%</td><td colspan="1" class="confluenceTd">#Stimulus.IOAIU.transOrderMode_ACE</td><td class="confluenceTd"><div class="content-wrapper"><p>Reviewed with uArch (Khaleel), <a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a> to check fsys settings.</p></div></td></tr><tr><td colspan="1" class="confluenceTd">AXI4/ACE-LITE/ACE-LITE-E</td><td colspan="1" class="confluenceTd">pcieOrderMode(0x2)</td><td colspan="1" class="confluenceTd">strictReqMode:10% pcieOrderMode:90%</td><td colspan="1" class="confluenceTd">#Stimulus.IOAIU.transOrderMode_nonACE</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>Reviewed with uArch (Khaleel), <a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a> to check fsys settings.</p></div></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-SMICMDreq.Order"><strong>SMICMDreq.Order</strong></h3><p><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16777728/image2022-6-16_14-13-26.png?api=v2" /></span></strong></p><p><br /></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 98.1324%;"><colgroup><col style="width: 10.5546%;" /><col style="width: 9.43709%;" /><col style="width: 21.8543%;" /><col style="width: 10.6374%;" /><col style="width: 7.03642%;" /><col style="width: 3.18709%;" /><col style="width: 37.293%;" /></colgroup><tbody><tr><th colspan="7" style="text-align: center;" class="confluenceTh"><p>transOrderMode = pcieOrderMode</p><p>Hash-Tag: #Check.IOAIU.CMDReq.OR_pcieOrderMode</p></th></tr><tr><th class="confluenceTh">SMICMDReq.Target_Type</th><th class="confluenceTh"><p>SMICMDReq.Txn_Type</p></th><th colspan="1" class="confluenceTh">Txn.Memory_Attribute (AXCACHE)</th><th class="confluenceTh">GPRA.Policy</th><th colspan="1" class="confluenceTh">GPRA.ReadID/WriteID</th><th class="confluenceTh">Value</th><th colspan="1" class="confluenceTh">Reference Document</th></tr><tr><td class="confluenceTd">DCE/DMI/DVE</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">don't care</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs" data-linked-resource-id="16169712" data-linked-resource-version="34" data-linked-resource-type="page">Arch Ncore 3.X Docs</a>&nbsp; <a class="external-link" href="https://confluence.arteris.com/download/attachments/13438142/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601218351314&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p><p>4.5.3.3.4.2.1 OR[] settings for CMD Requests</p><p>CMD request going to DCE will have OR[] bits set as &lsquo;b00. This is a DCE assumes normal cacheable and bufferable memory.</p><p>PCIe Ordering Spec Rev4.20 page 15: Transaction Issue</p></td></tr><tr><td rowspan="14" class="confluenceTd">DII</td><td rowspan="6" class="confluenceTd"><p>Read </p></td><td colspan="1" class="confluenceTd">Device/Non-Modifiable Transactions (axcache[3:1]='b000)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd"><p>AMBA&reg; AXI and ACE Protocol Specification: Issue H</p><p>Table A4-5 Memory type encoding</p><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 7: Device Transactions (AxCACHE[3:0] = 4b000x)</p></td></tr><tr><td rowspan="5" class="confluenceTd">Normal/Modifiable Transactions(axcache[1]=1)</td><td colspan="1" class="confluenceTd">'b00 (reset/reserved value)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>CAIU GPRARx: General Purpose Region Attribute Register [Offset: 0x0400]</p><p>Policy='b00: Reserved, shall be treated as Endpoint/Request Order</p></td></tr><tr><td colspan="1" class="confluenceTd">'b01(write-ordered)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><span class="legacy-color-text-blue3">Rev. 4.20:&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_06082022.pdf?version=1&amp;modificationDate=1654723323011&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.4</a></span></p></div></td></tr><tr><td rowspan="2" class="confluenceTd">'b10(relaxed-order)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">'b10</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 8: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 8: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd">'b11(Endpoint/Request-Order)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 8: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd">All other Reads unless in above list</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs" data-linked-resource-id="16169712" data-linked-resource-version="34" data-linked-resource-type="page">Arch Ncore 3.X Docs</a>&nbsp; <a class="external-link" href="https://confluence.arteris.com/download/attachments/13438142/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601218351314&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p><p>4.5.3.3.4.2.1 OR[] settings for CMD Requests</p><p>OR[] field is set to non-zero value only for the following CMD requests:</p><p>RdNC, RdNITC, RdNITCCI, RdNITCMI,</p></td></tr><tr><td rowspan="6" class="confluenceTd">Write (<p>WrNCPtl, WrNCFull, WrUnqPtl, WrUnqFull,</p><p>WrStshPtl, WrStshFull,</p><p>RdAtm, WrAtm, CompAtm, and SwapAtm)</p></td><td colspan="1" class="confluenceTd">Device/Non-Modifiable Transactions (axcache[3:1]='b000)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd"><p>AMBA&reg; AXI and ACE Protocol Specification: Issue H</p><p>Table A4-5 Memory type encoding</p><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 9: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd">Normal/Modifiable Transactions(axcache[1]=1)</td><td colspan="1" class="confluenceTd">'b00 (reset/reserved value)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>CAIU GPRARx: General Purpose Region Attribute Register [Offset: 0x0400]</p><p>Policy='b00: Reserved, shall be treated as Endpoint/Request Order</p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">'b01(write-ordered)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">Rev. 4.20:&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_06082022.pdf?version=1&amp;modificationDate=1654723323011&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.4</a></span></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">'b10(relaxed-order)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">'b10</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 9: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 9: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">'b11(Endpoint/Request-Order)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd"><p>Rev. 4.19:&nbsp;<a class="external-link" href="https://confluence.arteris.com/download/attachments/30507376/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_12132021.pdf?version=1&amp;modificationDate=1639438042442&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3.2</a> (NXP Version)</p><p>Table 9: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td></tr><tr><td colspan="1" class="confluenceTd">All other Writes unless in above list</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs" data-linked-resource-id="16169712" data-linked-resource-version="34" data-linked-resource-type="page">Arch Ncore 3.X Docs</a>&nbsp; <a class="external-link" href="https://confluence.arteris.com/download/attachments/13438142/ConcertoCProtocolArch_0_90_NoCB.pdf?version=1&amp;modificationDate=1601218351314&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_0_90_NoCB.pdf</a></p><p>4.5.3.3.4.2.1 OR[] settings for CMD Requests</p><p>OR[] field is set to non-zero value only for the following CMD requests:</p><p>WrNCPtl, WrNCFull,</p><p>WrUnqPtl, WrUnqFull,</p><p>WrStshPtl, WrStshFull,</p><p>RdAtm, WrAtm, CompAtm, and SwapAtm.</p></td></tr></tbody></table></div><p><br /></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 10.5379%;" /><col style="width: 16.6301%;" /><col style="width: 18.7706%;" /><col style="width: 5.7629%;" /><col style="width: 3.34797%;" /><col style="width: 44.9506%;" /></colgroup><tbody><tr><th colspan="6" class="confluenceTh"><p style="text-align: center;">transOrderMode = strictReqOrderMode</p><p style="text-align: center;">Hash-Tag: #Check.IOAIU.CMDReq.OR_strictReqMode</p><p style="text-align: center;">[GPRA.Policy/ReadID/WriteID is don't care]</p></th></tr><tr><td colspan="1" class="confluenceTd">SMICMDReq.Target_Type</td><td colspan="1" class="confluenceTd">SMICMDReq.Txn_Type</td><td colspan="1" class="confluenceTd">Txn.Memory_Attribute (AXCACHE)</td><td colspan="1" class="confluenceTd">Value</td><td colspan="1" class="confluenceTd">Status</td><td colspan="1" class="confluenceTd">Reference Document</td></tr><tr><td colspan="1" class="confluenceTd">DCE/DMI/DVE</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">don't care</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">PCIe Ordering Spec Rev4.20 page 15: Transaction Issue</td></tr><tr><td rowspan="5" class="confluenceTd">DII</td><td colspan="1" class="confluenceTd">CMOs (CLNSHRD, CLNINVL, MKINVL, CLNSHRDPERSIST)</td><td colspan="1" class="confluenceTd">x (any value)</td><td colspan="1" class="confluenceTd">'b00</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><p><span data-colorid="igra6f22gu">Khaleel says : Note that in general we do not expect CMOs in these cases but AMBA spec supports them so we have to support them and SW may do things that may cause CMOs to appear on the interface. <br /></span></p><p><span data-colorid="wjr20wquh2">RTL drives OR=00 </span></p><p><span data-colorid="q8y2fcj9u3">But no spec reference to support this. Filed 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9846" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777728_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-9846" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-9846</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</span></p></td></tr><tr><td rowspan="2" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd">Device/Non-Modifiable Transactions (axcache[1]=0)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>Ncore3SysArch_0_80_NoCB</p><p>TABLE 4-8. AXI-4 AxCACHE[3:0] to Concerto C attribute translation</p></div></td></tr><tr><td colspan="1" class="confluenceTd">Normal/Modifiable Transactions(axcache[1]=1)</td><td colspan="1" class="confluenceTd">'b10</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><p>Ncore3SysArch_0_80_NoCB</p><p>TABLE 4-8. AXI-4 AxCACHE[3:0] to Concerto C attribute translation</p></td></tr><tr><td rowspan="2" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">Device/Non-Modifiable Transactions (axcache[3:1]='b000)</td><td colspan="1" class="confluenceTd">'b11</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><p>Ncore3SysArch_0_80_NoCB</p><p>TABLE 4-8. AXI-4 AxCACHE[3:0] to Concerto C attribute translation</p></td></tr><tr><td colspan="1" class="confluenceTd">Normal/Modifiable Transactions(axcache[1]=1)</td><td colspan="1" class="confluenceTd">'b10</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><p>Ncore3SysArch_0_80_NoCB</p><p>TABLE 4-8. AXI-4 AxCACHE[3:0] to Concerto C attribute translation</p></td></tr></tbody></table></div><p><br /></p><p>Address Hazard Checks on SMI CMDreq when transOrderMode = pcieOrderMode</p><p>Remove the Check for RDNOSNP against an outstanding Update Request.</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 83.9276%;"><colgroup><col style="width: 8.10988%;" /><col style="width: 9.87574%;" /><col style="width: 7.52126%;" /><col style="width: 20.4709%;" /></colgroup><tbody><tr><th colspan="4" class="confluenceTh"><p>If ottq has another transaction with the following conditions</p><ul><li>SMICMDReqSent &amp;&amp; addr_match</li></ul></th></tr><tr><td colspan="1" class="confluenceTd">Transaction_Type</td><td colspan="1" class="confluenceTd">Memory Attribute</td><td colspan="1" class="confluenceTd"><p>Address Attribute</p><p>gpra_order[4:0]</p></td><td colspan="1" class="confluenceTd"><p>Qualifying Event</p><p>if (condition==true) pass</p><p>else fail</p></td></tr><tr><td class="confluenceTd">Read</td><td class="confluenceTd">Device (axcache[3:1]=0)</td><td class="confluenceTd">don't care</td><td class="confluenceTd">SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</td></tr><tr><td colspan="1" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd">Normal (axcache[1]=1)</td><td colspan="1" class="confluenceTd"><p>policy=Endpoint ('b11,'b01,'b00)</p><p>readID/writeID=don't care</p></td><td colspan="1" class="confluenceTd">SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</td></tr><tr><td colspan="1" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd">Normal (axcache[1]=1)</td><td colspan="1" class="confluenceTd"><p>policy=Relaxed ('b10)</p><p>ReadID=dont'care</p><p>WriteID=dont'care</p></td><td colspan="1" class="confluenceTd">SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</td></tr><tr><td class="confluenceTd">Write</td><td class="confluenceTd">Device (axcache[3:1]=0)</td><td class="confluenceTd">don't care</td><td class="confluenceTd">SMISTRReqRecd</td></tr><tr><td class="confluenceTd">Write</td><td class="confluenceTd">Normal (axcache[1]=1)</td><td class="confluenceTd"><p>policy=Endpoint ('b11,'b01,'b00)</p><p>readID/writeID=don't care</p></td><td class="confluenceTd">SMISTRReqRecd</td></tr><tr><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">Normal (axcache[1]=1)</td><td colspan="1" class="confluenceTd"><p>policy=Relaxed ('b10)</p>ReadID/writeID=dont'care</td><td colspan="1" class="confluenceTd">SMISTRReqRecd</td></tr><tr><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">Normal (axcache[1]=1)</td><td colspan="1" class="confluenceTd">policy=Relaxed ('b10)</td><td colspan="1" class="confluenceTd">SMISTRReqRecd</td></tr></tbody></table></div><p>Seems like the gpra_order value is really a don't care? Check with <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a>&nbsp;</p><h3 id="IOAIU+v3.0+Testplan-AddressHazardChecksonSMICMDreq"><strong>Address Hazard Checks on SMI CMDreq</strong></h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 74.0966%;"><colgroup><col style="width: 14.3092%;" /><col style="width: 16.2829%;" /><col style="width: 35.636%;" /><col style="width: 7.83991%;" /><col style="width: 3.3443%;" /><col style="width: 22.5877%;" /></colgroup><tbody><tr><th colspan="6" style="text-align: center;" class="confluenceTh"><p>transOrderMode = pcieOrderMode/strictReqOrderMode</p></th></tr><tr><th class="confluenceTh">Current SMICMDReq txn_type</th><th class="confluenceTh"><p>Outstanding txn_type</p><p>SMICMDReqSent &amp;&amp; addr_match</p></th><th class="confluenceTh"><p>Qualifying Event of the Outstanding txn</p><p>if (condition==true) pass else fail</p></th><th colspan="1" class="confluenceTh">Hash-Tag</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">Read</td><td class="confluenceTd">Update</td><td class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">Write</td><td class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd</p><p>else pass</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</p><p>else pass</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">CacheEvict</td><td colspan="1" class="confluenceTd">SMISTRReqRecd&nbsp;(applicable for only proxyCache) / wait for UPDrsp</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">wait for UPDrsp / reference?? assign Jira to Akarsh for microarch spec update.</td></tr><tr><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">Update</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd</p><p>else pass</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</p><p>else pass</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">CacheEvict</td><td colspan="1" class="confluenceTd"><s>SMISTRReqRecd&nbsp;(applicable for only proxyCache)&nbsp; &nbsp;&nbsp; UPDrsp</s></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Update</td><td colspan="1" class="confluenceTd">Update</td><td colspan="1" class="confluenceTd">not possible (add a check to assert that)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">none, hence always pass, since updates always need to make forward progress</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd">none, hence always pass, since updates always need to make forward progress</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">CacheEvict</td><td colspan="1" class="confluenceTd">n/a since updates are in ACE and CacheEvict is in AXI4</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">CacheEvict (proxyCache)</td><td colspan="1" class="confluenceTd">Update</td><td colspan="1" class="confluenceTd">n/a since updates are in ACE and CacheEvict is in AXI4</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">not possible (add a check to assert that)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Read</td><td colspan="1" class="confluenceTd">not possible (add a check to assert that)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">CacheEvict</td><td colspan="1" class="confluenceTd">not possible (add a check to assert that)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-AXIDOrderingChecksonSMICMDreq"><strong>AXID Ordering Checks on SMI CMDreq</strong></h3><div class="table-wrap"><table class="relative-table confluenceTable"><colgroup><col style="width: 565.0px;" /><col style="width: 295.0px;" /><col /><col style="width: 59.0px;" /><col style="width: 57.0px;" /></colgroup><tbody><tr><th colspan="5" style="text-align: center;" class="confluenceTh">transOrderMode<strong> = strictReqOrderMode (GPRAR=ReadID/WriteID/Policy is ignored)</strong></th></tr><tr><th colspan="1" class="confluenceTh">Check</th><th colspan="1" class="confluenceTh">Hash-Tag</th><th colspan="1" class="confluenceTh">Reference Document</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">Read txn SMI CMDreq is issued, check there are no prior Read txns with same ARID, that have not issued a SMI CMDreq</td><td class="confluenceTd"><p>#Check.IOAIU.AXID.Ordering_StrictReqMode</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a></p><p>6.6 Ordering</p><p>StrictOrderMode</p></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 96.4563%;"><colgroup><col style="width: 11.66%;" /><col style="width: 12.981%;" /><col style="width: 15.1063%;" /><col style="width: 4.59506%;" /><col style="width: 14.7042%;" /><col style="width: 3.50373%;" /><col style="width: 37.4497%;" /></colgroup><tbody><tr><th colspan="7" style="text-align: center;" class="confluenceTh"><p>transOrderMode<strong> = strictReqOrderMode (GPRAR=ReadID/WriteID/Policy is ignored)</strong></p></th></tr><tr><th class="confluenceTh">Current SMICMDReq txn_type</th><th class="confluenceTh"><p>Outstanding txn_type</p><p>SMICMDReqSent &amp;&amp; axid_match</p></th><th class="confluenceTh"><p>Qualifying Event of the Outstanding txn</p><p>if (condition==true) pass else fail</p></th><th class="confluenceTh">Hash-Tag</th><th colspan="1" class="confluenceTh">Reference Document</th><th class="confluenceTh">Status</th><th class="confluenceTh">Notes</th></tr><tr><td rowspan="2" class="confluenceTd">Read</td><td class="confluenceTd">Read</td><td class="confluenceTd">SMISTRReqRecd || SMIDTRReqRecd</td><td class="confluenceTd"><p>#Check.IOAIU.AXID.OrderingQualification_StrictReqMode</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a></p><p>6.6 Ordering</p><p>StrictOrderMode</p></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Write/Update/IOCacheEvict</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="2" class="confluenceTd">Write</td><td class="confluenceTd">Write</td><td class="confluenceTd">SMISTRReqRecd</td><td class="confluenceTd"><p>#Check.IOAIU.AXID.OrderingQualification_StrictReqMode</p></td><td colspan="1" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a></p><p>6.6 Ordering</p><p>StrictOrderMode</p></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Read/Update/IOCacheEvict</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="2" class="confluenceTd">Updates</td><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">SMISTRReqRecd</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">In current microarch implemention, writes block updates, that is ok since updates should use different AWIDs than Writes</td></tr><tr><td colspan="1" class="confluenceTd">Read/Write/Update/IOCacheEvict</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">IOCacheEvict</td><td colspan="1" class="confluenceTd">Read/Write/Update/IOCacheEvict</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 87.7674%;"><colgroup><col style="width: 13.6961%;" /><col style="width: 15.0719%;" /><col style="width: 9.56848%;" /><col style="width: 17.6986%;" /><col style="width: 40.3377%;" /><col style="width: 1.81363%;" /><col style="width: 1.81363%;" /></colgroup><tbody><tr><th colspan="7" style="text-align: center;" class="confluenceTh"><strong>transOrderMode = pcieOrderMode <br /></strong></th></tr><tr><th class="confluenceTh">Current SMICMDReq txn_type</th><th class="confluenceTh"><p>Outstanding txn_type</p><p>SMICMDReqSent &amp;&amp; axid_match</p></th><th colspan="1" class="confluenceTh"><p>GPRAR</p><p>Is policy don't care?</p></th><th class="confluenceTh"><p>Qualifying Event of the Outstanding txn</p><p>if (condition==true) pass else fail</p></th><th class="confluenceTh"><br /></th><th class="confluenceTh"><br /></th><th class="confluenceTh"><br /></th></tr><tr><td class="confluenceTd">Read</td><td class="confluenceTd">Read</td><td colspan="1" class="confluenceTd">ReadID=0</td><td class="confluenceTd">SMISTRReqRecd || SMIDTRReqRecd</td><td class="confluenceTd">PCIE spec mentions either of STRreq or DTRreq whichever arrives earlier. Not clear what current IOAIU RTL does. Details missing in IOAIU microarch spec. CONC-9718</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">ReadID=1</td><td class="confluenceTd">none, hence always pass</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">Write/Update/IOCacheEvict</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">none, hence always pass</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">WriteID=0</td><td colspan="1" class="confluenceTd">SMISTRReqRecd</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WriteID=1</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Read/Update/IOCacheEvict</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">none, hence always pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="IOAIU+v3.0+Testplan-ResponseOrderingChecks"><strong>Response Ordering Checks</strong></h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col style="width: 607.0px;" /><col style="width: 299.0px;" /><col style="width: 320.0px;" /><col style="width: 29.0px;" /><col style="width: 60.0px;" /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">Check</th><th colspan="1" class="confluenceTh">Hash-Tag</th><th colspan="1" class="confluenceTh">Reference Document</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">For a Write to send back a BRESP all previous writes with the same AXI ID have to be completed</td><td class="confluenceTd">#Check.IOAIU.WriteResponse_OrderingCheck</td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a></p><p>Response Ordering</p></td><td colspan="1" class="confluenceTd">DONE</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">For a Read to send back a RRESP all previous reads with the same AXI ID have to be completed</td><td class="confluenceTd">#Check.IOAIU.ReadResponse_OrderingCheck</td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a></p><p>Response Ordering</p></td><td colspan="1" class="confluenceTd">DONE</td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-5.Stimulus,Checks,andCoveragebyInterface">5. Stimulus, Checks, and Coverage by Interface</h1><p>This section is intended to be an exhaustive list of stimulus inputs, as well as an alternative viewpoint of where checks and coverage collection are performed and not performed on the interfaces, arranged semantically by packet type. They are indicated by their hashtags. Hashtags associated with a field may not be checked at that interface. Please refer to the hashtag description as to where it is checked. Some checks/coverage are represented across multiple fields. &nbsp; Packets below are labeled &quot;Stimulus&quot; for packets that come from Stimulus and &quot;RTL&quot; for packets that come from RTL &nbsp; RTL fields with no &quot;#Check&quot; hashtags indicate no checking. &nbsp; Stimulus Fields with &quot;Cov&quot; hashtags are constrained random according to the hashtag. Likewise, Stimulus fields with no &quot;#Cov&quot; hashtags indicate fully random stimulus with no coverage or only toggles coverage. &nbsp; Non hashtag values indicate stimulus values &ndash; they should be accompanied by reference to document. &nbsp; &quot;TODO&quot; Fields are functionally the same as blanks, but may not be blank in the future. &nbsp; &nbsp;<strong><em><span style="text-decoration: underline;">There will be no new checks and coverage in this section, all of them are covered in Section 4 and not all checks in Section 4 are represented in this section.</span></em></strong> &nbsp;</p><h2 id="IOAIU+v3.0+Testplan-5.1.AW(Stimulus)">5.1. AW (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>AWID</strong></p></td><td class="confluenceTd"><p><span data-colorid="jkwp49ltwe">Cov<strong>.IOAIU</strong>.AXI.IDADDROrdering</span></p></td></tr><tr><td class="confluenceTd"><p><strong>AWADDR</strong></p></td><td class="confluenceTd"><p><span data-colorid="via83ukjyd">Cov.IOAIU.AXI.IDADDROrdering</span> <strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWLEN</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWSIZE</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.ATOMIC</strong> <strong>Cov.IOAIU.NarrowTransfer</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWBURST</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWLOCK</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.Fields</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWCACHE</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIUer.AXI.TXNTypes</strong> <strong>Cov.IOAIU.SMI.CMDReq.TargID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWPROT</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWQOS</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.SmiNdpQos</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWREGION</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWUSER</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>AWUNIQUE</strong></p></td><td class="confluenceTd"><p>&nbsp;Cov.IOAIU.AXI.Fields &nbsp;Cov.IOAIU.ExclusiveAccess</p></td></tr><tr><td class="confluenceTd"><p><strong>AWDOMAIN</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWBAR</strong></p></td><td class="confluenceTd"><p>AWBAR = 0 per CCPA Table 2</p></td></tr><tr><td class="confluenceTd"><p><strong>AWSNOOP</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWSTASNIDEN</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.STASHNIDLPID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWSTASHNID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MPF1</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWSTASHLPIDEN</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.STASHNIDLPID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWSTASHLPID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MPF2</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AWATOP</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MPF1</strong> <strong>Cov.IOAIU.AXI.ATOP</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.2.W(Stimulus)">5.2. W (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>WID</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.Fields</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>WDATA</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.W.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>WSTRB</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.W.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>WUSER</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.Fields</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.3.B(RTL)">5.3. B (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>BID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.Ordering</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>BUSER</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.4.AR(Stimulus)">5.4. AR (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>ARID</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.IDADDROrdering</strong> <strong>Cov.IOAIU.AXI.Fields</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARADDR</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.IDADDROrdering</strong> <strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong> <span data-colorid="twysckwl7p">Random (AXI4)</span></p></td></tr><tr><td class="confluenceTd"><p><strong>ARLEN</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARSIZE</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARBURST</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.AccessTypes</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARLOCK</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.AXI.Fields</strong> <strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARCACHE</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIUer.AXI.TXNTypes</strong> CONC-6965</p></td></tr><tr><td class="confluenceTd"><p><strong>ARPROT</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARQOS</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.SmiNdpQos</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARREGION</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARUSER</strong></p></td><td class="confluenceTd"><p>TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>ARUNIQUE</strong></p></td><td class="confluenceTd"><p>Cov.IOAIU.ExclusiveAccess Cov.IOAIU.AXI.Fields</p></td></tr><tr><td class="confluenceTd"><p><strong>ARDOMAIN</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ARBAR</strong></p></td><td class="confluenceTd"><p>ARBAR = 0 per CCPA Table 2</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.5.R(RTL)">5.5. R (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>RID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.Ordering</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RDATA</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.R.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RRESP</strong></p></td><td class="confluenceTd"><p>Check.IOAIU.ACE.R.RESP</p></td></tr><tr><td class="confluenceTd"><p><strong>RUSER</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.6.AC(RTL)">5.6. AC (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ACADDR</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.AC.Fields</strong> <strong>Check.IOAIU.AXI.AC.matcusePhTXN</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ACSNOOP</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.AC.Fields</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ACPROT</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.AC.Fields</strong> <strong>Check.IOAIU.AXI.AC.matchTXN</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.7.CR">5.7. CR</h2><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CRRESP</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPRsp.Fields</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.8.CD(RTL)">5.8. CD (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CDDATA</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Data</strong> <strong>Check.IOAIU.SMI.DTWReq.Data</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.9.CMDReq(RTL)">5.9. CMDReq (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.CMDReq.DCETargID</strong> <strong>Check.IOAIU.SMI.CMDReq.TargIDWrNoSnoop</strong> <strong>Check.IOAIU.SMI.CMDReq.TargIDRdNoSnoop</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.InitiatorID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>CMType</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong> <strong>Check.IOAIU.AXI.AXItoConcertoTranslation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDMsgIDReuse</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>Hprotection</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>TTier</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>Steering</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>Priority</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.SmiPriQos</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>QL</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CONC.CmStatus</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>Addr</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MatchTXN</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>VZ</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AC</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>CA</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>CH</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ST</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>EN</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ES</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NS</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>PR</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>OR</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>LK</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RL</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.RL</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>TM</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MPF1</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MPF2</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>Size</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMD.smi_size</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>IntfSize</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.CMDReq.IntfSize</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>DId</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.DId</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>TOF</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.TOF</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>QoS</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.SmiNdpQos</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.Translation</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p><strong>TODO</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.10.SNPReq(Stimulus)">5.10. SNPReq (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SNP.SnpTypeState</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>Addr</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SNPReq.SnpTypeState</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>VZ</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.Attrs</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>CA</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.Attrs</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AC</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.Attrs</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NS</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.Attrs</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>PR</strong></p></td><td class="confluenceTd"><p><strong>#Cov.SMI.SNPReq.Attrs</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>UP</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.UP</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RL</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPReq.RL</strong> Check RL set to 4.5.5.5</p></td></tr><tr><td class="confluenceTd"><p><strong>EO</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.Attrs</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>TM</strong></p></td><td class="confluenceTd"><p>TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Id</strong> <strong>Cov.IOAIU.SMI.SNPDTRReq.MPF1</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Id</strong> <strong>Cov.IOAIU.SMI.SNPDTRReq.MPF1</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-3</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>IntfSize</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.SNPReq.IntfSize</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>DId</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA) <strong>Check.IOAIU.SMI.DTWReq.SNPId</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>TOF</strong></p></td><td class="confluenceTd"><p>Randomize</p></td></tr><tr><td class="confluenceTd"><p><strong>QoS</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RBID</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p><strong>TODO</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.11.STRReq(Stimulus)">5.11. STRReq (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p>STRReq (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>RMessageID matches CMD (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.RspCmStatusError</strong> <strong>&nbsp;Cov.IOAIU.SMI.CmStatusState</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RBID</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.STRReq.MPF1</strong> <span class="legacy-color-text-blue3"><strong>Cov.IOAIU.SMI.STRReq.Snarf</strong></span></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-2</strong></p></td><td class="confluenceTd"><p>&nbsp;Randomize (CCPA 4.10.3.6)</p></td></tr><tr><td class="confluenceTd"><p><strong>IntfSize</strong></p></td><td class="confluenceTd"><p><strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.12.DTRReq(Stimulus)">5.12. DTRReq (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.DTRReq.Types</strong> <strong>Check.IOAIU.CCP.FillState</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>Match to existing CMDReq with DTR (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RL</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.RL</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>EO</strong></p></td><td class="confluenceTd"><p>Randomize (CCPA Table 4-39)</p></td></tr><tr><td class="confluenceTd"><p><strong>TM</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p>DCTODO</p></td></tr><tr><td class="confluenceTd"><p><strong>MPROT</strong></p></td><td class="confluenceTd"><p>TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Proection)</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>DP:</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillDataMatch</strong> <strong>Check.IOAIU.AXI.R.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>BE</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillDataMatch</strong> <strong>Check.IOAIU.AXI.R.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>DWId</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>DBad</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>] x nDWs</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>] x n</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMD.smi_size</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.13.SNPDTRReq(RTL)">5.13. SNPDTRReq (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Id</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.SNPDTWDTR</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Id</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>MessageID matches with MPF2 from SNP</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CONC.CmStatus</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RL</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.RL</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>EO</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.EO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>TM</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Proection)</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>DP:</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>BE</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.SNPDTRReq.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>DWId</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>DBad</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>] x nDWs</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>] x n</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.Data</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.14.DTWReq(RTL)">5.14. DTWReq (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MatchID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.InitiatorID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MsgType</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MessageID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RBID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MatchID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CONC.CmStatus</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>RL</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.RL</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>TM</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Primary</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.Primary</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MPF1</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-2</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.DTWReq.MPF2</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p><strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>DP:</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>BE</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.DTWReq.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>DWId</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>DBad</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>AUX</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>] x nDW</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>] x n</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.smi_size</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.15.SNPRsp(RTL)">5.15. SNPRsp (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.AllRsps</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.InitiatorID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MsgType</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.AllRsps</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPRsp.CMStatus</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MPF-1</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPRsp.MPF1</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>IntfSize</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPReq.IntfSize</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>{Pad}</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.16.DTWRsp(Stimulus)">5.16. DTWRsp (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p>DTWRsp (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>RMessageID matches outstanding DTWReq (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.17.DTRRsp(RTL)">5.17. DTRRsp (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.AllRsps</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.InitiatorID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.MsgType</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>Rmessage ID matches outstanding DTRReq (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CONC.CmStatus</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;&nbsp;TODO</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.18.SNPDTRRsp(Stimulus)">5.18. SNPDTRRsp (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p>DTRRsp (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>Rmessage ID matches outstanding SNPDTRReq</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;TODO</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.19.UPDReq(RTL)">5.19. UPDReq (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.UPDReq.WritebackTargID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.InitiatorID</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.WriteBackOrder</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.CmStatus</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>Addr</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CONC.WriteBackOrder</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>NS</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.UPDReq.NS</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;&nbsp;TODO</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.20.UPDRsp(Stimulus)">5.20. UPDRsp (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p>UPDRsp (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>Matches outstanding UPDReq (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>{Pad}</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;&nbsp;TODO</p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.21.C_CMDrsp(Stimulus)">5.21. C_CMDrsp (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>From DCE with CMDReq (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p>C_CMDRsp (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>matches outstanding Coherent CMDReq</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>{Pad}</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.22.NC_CMDrsp(Stimulus)">5.22. NC_CMDrsp (Stimulus)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>TargetID</strong></p></td><td class="confluenceTd"><p>This Unit ID (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>InitiatorID</strong></p></td><td class="confluenceTd"><p>From DMI/DII with CMDReq (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MsgType</strong></p></td><td class="confluenceTd"><p>NC_CMDRsp (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>MessageID</strong></p></td><td class="confluenceTd"><p>Random (CCPA)</p></td></tr><tr><td class="confluenceTd"><p><strong>RMessageID</strong></p></td><td class="confluenceTd"><p>matches outstanding NonCoherent CMDReq</p></td></tr><tr><td class="confluenceTd"><p><strong>CMStatus</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Cov.IOAIU.SMI.RspCmStatusError</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>{Pad}</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>(NDP Protection)</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>TODO</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.23.CCPCtrl(RTL)">5.23. CCPCtrl (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>ctrl_op_address_p0</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.MatchingTxn</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_security_p0</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.MatchingTxn</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_allocate_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.Alloc</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_read_data_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_write_data_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_port_sel_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_bypass_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_rp_update_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_tag_state_update_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.TagStateUp</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_state_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.TagStateUp</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_burst_len_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_setway_debug_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_ways_busy_vec_p2</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.CCP.PendingWays</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_op_ways_stale_vec_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_current_state_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.Currstate</strong> <strong>Cov.IOAIU.SNPReq.SnpTypeState</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_alloc_way_vec_p2</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.CCP.AllocWays</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_hit_way_vec_p2</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.CCP.WayHit</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_valid_p2</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.CCP.EvictVldWay</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_address_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MatchTXN</strong> <strong>Check.IOAIU.SMI.UPDReq.MatchTXN</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_security_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.CMDReq.MatchTXN</strong> <strong>Check.IOAIU.SMI.UPDReq.MatchTXN</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_state_p2</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.SNPDTRReq.DTRType</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_nack_uce_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_nack_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_nack_ce_p2</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_nack_no_allocate_p2</strong></p></td><td class="confluenceTd"><p><strong>Cov.IOAIU.WriteNoAlloc</strong> <strong>Check.IOAIU.WriteNoAlloc</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.24.CCPWrData(RTL)">5.24. CCPWrData (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>ctrl_wr_valid</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.WrDataExpected</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_wr_ready</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.NoWrDataBeforeSTRReq</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_wr_data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.WrDataData</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_wr_byte_en</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.WrDataData</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_wr_beat_num</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CCP.WrDataData</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.25.CtrlFillData(RTL)">5.25. CtrlFillData (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>ctrl_fill_data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillDataMatch</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_data_id</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillProtocolCheck</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_data_address</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillExpected</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_data_way_num</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_data_beat_num</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_data_last</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CCP.FillProtocolCheck</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_data_byte_en</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillDataMatch</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_fill_data_ready</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.26.CtrlFill(RTL)">5.26. CtrlFill (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>ctrl_fill_valid</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_address</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillExpected</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_security</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillExpected</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_way_num</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>ctrl_fill_state</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillState</strong> <strong>Cov.IOAIU.CCP.FillState</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.27.CtrlFillDone(RTL)">5.27. CtrlFillDone (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>cache_fil_done_id</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.FillProtocolCheck</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.28.EvictData(RTL)">5.28. EvictData (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>cache_evict_valid</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.EvictExpected</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.SMI.DTWReq.Data</strong> <strong>Check.IOAIU.CCP.EvictData</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_byte_en</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.SMI.DTWReq.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_last</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_cancel</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_evict_ready</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.CONC.SNPDTWDTR</strong></p></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-5.29.CCPReadData(RTL)">5.29. CCPReadData (RTL)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>cache_rdrsp_valid</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.CCP.RdDataExpected</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_rdrsp_data</strong></p></td><td class="confluenceTd"><p><strong>Check.IOAIU.AXI.R.Data</strong> <strong>Check.IOAIU.CCP.EvictData</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_rdrsp_byteen</strong></p></td><td class="confluenceTd"><p>&nbsp;<strong>Check.IOAIU.AXI.R.Data</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_rdrsp_last</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_rdrsp_cancel</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>cache_rdrsp_ready</strong></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-6.CSRs">6. CSRs</h1><h1 id="IOAIU+v3.0+Testplan-7.FunctionalCoverage">7. Functional Coverage</h1><h2 id="IOAIU+v3.0+Testplan-7.1AXINativeInterface">7.1 AXI Native Interface</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">ID</th><th class="confluenceTh">Name</th><th class="confluenceTh">Coverpoint</th><th colspan="1" class="confluenceTh">Description</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">Comments</th></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="IOAIU+v3.0+Testplan-7.2ACENativeInterface">7.2 ACE Native Interface</h2><p>ACE Functional Coverage is defined <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=30514741" rel="nofollow">here</a></p><h2 id="IOAIU+v3.0+Testplan-7.3ACE-LiteNativeInterface">7.3 ACE-Lite Native Interface</h2><p>ACE-Lite Functional Coverage is defined <a class="external-link" href="https://confluence.arteris.com/display/OP/IOAIU+ACE-Lite+Native+Interface+Coverpoints" rel="nofollow">here</a></p><h2 id="IOAIU+v3.0+Testplan-7.4ACE-Lite-ENativeInterface">7.4 ACE-Lite-E Native Interface</h2><p>ACE-Lite-E Functional Coverage is defined <a class="external-link" href="https://confluence.arteris.com/display/OP/IOAIU+ACE-Lite-E+Native+Interface+Cover+Points" rel="nofollow">here</a></p><h2 id="IOAIU+v3.0+Testplan-7.5CCP(AXI4withProxyCache)">7.5 CCP (AXI4 with Proxy Cache)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th colspan="1" class="confluenceTh">ID</th><th class="confluenceTh">Name</th><th class="confluenceTh">Coverpoint</th><th colspan="1" class="confluenceTh">Description</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">Comments</th></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-8.AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">8. Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-9.Clock/Reset">9.&nbsp;&nbsp; Clock/Reset</h1><h2 id="IOAIU+v3.0+Testplan-9.1.ResetClock">9.1. ResetClock</h2><h1 id="IOAIU+v3.0+Testplan-10.Performance(LatencyandBandwidth)">10. Performance (Latency and Bandwidth)</h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Final performance number</strong></p></td><td class="confluenceTd"><p><strong>Implemented</strong></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-11.Errors">11. Errors</h1><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-12.PowerManagement">12. Power Management</h1><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h1 id="IOAIU+v3.0+Testplan-13.CSR">13. CSR&nbsp;</h1><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div>