#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-R' '-top' 'top_tb' '-debug_access+all' 'TAP.v' 'top_tb.v' 'boundary_cell.v' 'instruction_decode.v' 'instruction_register.v' 'library.v' 's9234_scan.v' 'Top.v' 2>&1
