OpenROAD 6f9b2bb8b808b1bb5831d4525d868212ae50517a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/i2c_interface_component/runs/test3/tmp/routing/18-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/viniguima/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 6 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   i2c_interface_component
Die area:                 ( 0 0 ) ( 620000 620000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     43808
Number of terminals:      17
Number of snets:          2
Number of nets:           12509

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 370.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 577625.
[INFO DRT-0033] mcon shape region query size = 620420.
[INFO DRT-0033] met1 shape region query size = 122174.
[INFO DRT-0033] via shape region query size = 4480.
[INFO DRT-0033] met2 shape region query size = 2695.
[INFO DRT-0033] via2 shape region query size = 3584.
[INFO DRT-0033] met3 shape region query size = 2696.
[INFO DRT-0033] via3 shape region query size = 3584.
[INFO DRT-0033] met4 shape region query size = 992.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1355 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 352 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8906 groups.
#scanned instances     = 43808
#unique  instances     = 370
#stdCellGenAp          = 10648
#stdCellValidPlanarAp  = 141
#stdCellValidViaAp     = 8035
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 41517
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:06, elapsed time = 00:00:21, memory = 266.81 (MB), peak = 275.99 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     101713

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 89 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 89 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 32567.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 28045.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 15840.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1350.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 524.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48931 vertical wires in 2 frboxes and 29399 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4823 vertical wires in 2 frboxes and 8750 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 355.26 (MB), peak = 490.77 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 355.34 (MB), peak = 490.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 688.60 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 936.39 (MB).
    Completing 30% with 1626 violations.
    elapsed time = 00:00:13, memory = 595.94 (MB).
    Completing 40% with 1626 violations.
    elapsed time = 00:00:20, memory = 868.77 (MB).
    Completing 50% with 1626 violations.
    elapsed time = 00:00:26, memory = 1059.99 (MB).
    Completing 60% with 3307 violations.
    elapsed time = 00:00:31, memory = 749.77 (MB).
    Completing 70% with 3307 violations.
    elapsed time = 00:00:38, memory = 972.73 (MB).
    Completing 80% with 4975 violations.
    elapsed time = 00:00:44, memory = 680.98 (MB).
    Completing 90% with 4975 violations.
    elapsed time = 00:00:52, memory = 922.71 (MB).
    Completing 100% with 6530 violations.
    elapsed time = 00:00:59, memory = 490.43 (MB).
[INFO DRT-0199]   Number of violations = 9103.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     16      0      0      0      0      0
Metal Spacing       53      0   1081      0    196      6      0
Min Hole             0      0     89      0      0      0      0
NS Metal             0      0      1      0      0      0      0
Recheck              0      0   1741      0    771     28     33
Short                0      0   4399      4    682      3      0
[INFO DRT-0267] cpu time = 00:05:35, elapsed time = 00:00:59, memory = 761.27 (MB), peak = 1064.11 (MB)
Total wire length = 727811 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 300722 um.
Total wire length on LAYER met2 = 305445 um.
Total wire length on LAYER met3 = 67004 um.
Total wire length on LAYER met4 = 53851 um.
Total wire length on LAYER met5 = 788 um.
Total number of vias = 90956.
Up-via summary (total 90956):.

------------------------
 FR_MASTERSLICE        0
            li1    39581
           met1    48409
           met2     2002
           met3      956
           met4        8
------------------------
                   90956


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9103 violations.
    elapsed time = 00:00:04, memory = 1008.96 (MB).
    Completing 20% with 9103 violations.
    elapsed time = 00:00:08, memory = 1224.05 (MB).
    Completing 30% with 7856 violations.
    elapsed time = 00:00:13, memory = 793.97 (MB).
    Completing 40% with 7856 violations.
    elapsed time = 00:00:18, memory = 1073.41 (MB).
    Completing 50% with 7856 violations.
    elapsed time = 00:00:24, memory = 1299.66 (MB).
    Completing 60% with 6578 violations.
    elapsed time = 00:00:29, memory = 968.65 (MB).
    Completing 70% with 6578 violations.
    elapsed time = 00:00:36, memory = 1183.85 (MB).
    Completing 80% with 5055 violations.
    elapsed time = 00:00:42, memory = 874.38 (MB).
    Completing 90% with 5055 violations.
    elapsed time = 00:00:48, memory = 1122.53 (MB).
    Completing 100% with 3662 violations.
    elapsed time = 00:00:56, memory = 707.53 (MB).
[INFO DRT-0199]   Number of violations = 3705.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0    462     64      2      0
Min Hole             0     45      0      0      0
Recheck              0     36      7      0      0
Short                0   2813    271      1      1
[INFO DRT-0267] cpu time = 00:05:04, elapsed time = 00:00:57, memory = 763.39 (MB), peak = 1315.69 (MB)
Total wire length = 724917 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 299454 um.
Total wire length on LAYER met2 = 303834 um.
Total wire length on LAYER met3 = 67025 um.
Total wire length on LAYER met4 = 53794 um.
Total wire length on LAYER met5 = 808 um.
Total number of vias = 90822.
Up-via summary (total 90822):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    48281
           met2     2020
           met3      941
           met4        8
------------------------
                   90822


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3705 violations.
    elapsed time = 00:00:04, memory = 989.55 (MB).
    Completing 20% with 3705 violations.
    elapsed time = 00:00:09, memory = 1219.50 (MB).
    Completing 30% with 3704 violations.
    elapsed time = 00:00:13, memory = 863.11 (MB).
    Completing 40% with 3704 violations.
    elapsed time = 00:00:19, memory = 1136.97 (MB).
    Completing 50% with 3704 violations.
    elapsed time = 00:00:24, memory = 1307.02 (MB).
    Completing 60% with 3638 violations.
    elapsed time = 00:00:30, memory = 1037.97 (MB).
    Completing 70% with 3638 violations.
    elapsed time = 00:00:36, memory = 1273.30 (MB).
    Completing 80% with 3633 violations.
    elapsed time = 00:00:41, memory = 949.96 (MB).
    Completing 90% with 3633 violations.
    elapsed time = 00:00:47, memory = 1200.34 (MB).
    Completing 100% with 3479 violations.
    elapsed time = 00:00:51, memory = 699.51 (MB).
[INFO DRT-0199]   Number of violations = 3528.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0    473     63      1      0
Min Hole             0     46      0      0      0
Recheck              0     39     10      0      0
Short                0   2636    253      2      2
[INFO DRT-0267] cpu time = 00:04:54, elapsed time = 00:00:52, memory = 766.33 (MB), peak = 1315.69 (MB)
Total wire length = 723378 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 298948 um.
Total wire length on LAYER met2 = 302906 um.
Total wire length on LAYER met3 = 67032 um.
Total wire length on LAYER met4 = 53678 um.
Total wire length on LAYER met5 = 813 um.
Total number of vias = 90679.
Up-via summary (total 90679):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    48133
           met2     2034
           met3      932
           met4        8
------------------------
                   90679


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3528 violations.
    elapsed time = 00:00:02, memory = 1007.46 (MB).
    Completing 20% with 3528 violations.
    elapsed time = 00:00:05, memory = 1269.18 (MB).
    Completing 30% with 2761 violations.
    elapsed time = 00:00:08, memory = 837.45 (MB).
    Completing 40% with 2761 violations.
    elapsed time = 00:00:12, memory = 1100.38 (MB).
    Completing 50% with 2761 violations.
    elapsed time = 00:00:16, memory = 1262.35 (MB).
    Completing 60% with 1951 violations.
    elapsed time = 00:00:21, memory = 986.43 (MB).
    Completing 70% with 1951 violations.
    elapsed time = 00:00:27, memory = 1180.93 (MB).
    Completing 80% with 1118 violations.
    elapsed time = 00:00:31, memory = 892.80 (MB).
    Completing 90% with 1118 violations.
    elapsed time = 00:00:36, memory = 1096.03 (MB).
    Completing 100% with 271 violations.
    elapsed time = 00:00:40, memory = 702.77 (MB).
[INFO DRT-0199]   Number of violations = 274.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     62     30
Min Hole             0      3      0
Recheck              0      3      0
Short                0    159     16
[INFO DRT-0267] cpu time = 00:03:28, elapsed time = 00:00:41, memory = 730.21 (MB), peak = 1328.32 (MB)
Total wire length = 723310 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288965 um.
Total wire length on LAYER met2 = 303513 um.
Total wire length on LAYER met3 = 76350 um.
Total wire length on LAYER met4 = 53667 um.
Total wire length on LAYER met5 = 813 um.
Total number of vias = 92612.
Up-via summary (total 92612):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    49046
           met2     3038
           met3      948
           met4        8
------------------------
                   92612


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 274 violations.
    elapsed time = 00:00:00, memory = 730.45 (MB).
    Completing 20% with 274 violations.
    elapsed time = 00:00:00, memory = 730.45 (MB).
    Completing 30% with 227 violations.
    elapsed time = 00:00:01, memory = 887.57 (MB).
    Completing 40% with 227 violations.
    elapsed time = 00:00:01, memory = 887.62 (MB).
    Completing 50% with 227 violations.
    elapsed time = 00:00:01, memory = 901.21 (MB).
    Completing 60% with 154 violations.
    elapsed time = 00:00:03, memory = 872.82 (MB).
    Completing 70% with 154 violations.
    elapsed time = 00:00:04, memory = 911.82 (MB).
    Completing 80% with 115 violations.
    elapsed time = 00:00:05, memory = 835.94 (MB).
    Completing 90% with 115 violations.
    elapsed time = 00:00:06, memory = 932.08 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:10, memory = 747.83 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1   met2
Metal Spacing        4      8
Short               17     22
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:10, memory = 749.63 (MB), peak = 1328.32 (MB)
Total wire length = 723268 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288597 um.
Total wire length on LAYER met2 = 303526 um.
Total wire length on LAYER met3 = 76661 um.
Total wire length on LAYER met4 = 53668 um.
Total wire length on LAYER met5 = 813 um.
Total number of vias = 92672.
Up-via summary (total 92672):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    49080
           met2     3064
           met3      948
           met4        8
------------------------
                   92672


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 749.63 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 749.76 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 749.76 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:00, memory = 749.76 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:00, memory = 749.76 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:00, memory = 783.09 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:00, memory = 783.09 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:02, memory = 783.99 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:02, memory = 783.99 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 820.07 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 820.07 (MB), peak = 1328.32 (MB)
Total wire length = 723281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288502 um.
Total wire length on LAYER met2 = 303556 um.
Total wire length on LAYER met3 = 76744 um.
Total wire length on LAYER met4 = 53663 um.
Total wire length on LAYER met5 = 813 um.
Total number of vias = 92681.
Up-via summary (total 92681):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    49091
           met2     3064
           met3      946
           met4        8
------------------------
                   92681


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 820.07 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 820.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 820.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 820.16 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 820.16 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 820.18 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 820.18 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 819.14 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 819.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 819.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 819.39 (MB), peak = 1328.32 (MB)
Total wire length = 723287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288505 um.
Total wire length on LAYER met2 = 303557 um.
Total wire length on LAYER met3 = 76748 um.
Total wire length on LAYER met4 = 53663 um.
Total wire length on LAYER met5 = 813 um.
Total number of vias = 92683.
Up-via summary (total 92683):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    49093
           met2     3064
           met3      946
           met4        8
------------------------
                   92683


[INFO DRT-0198] Complete detail routing.
Total wire length = 723287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288505 um.
Total wire length on LAYER met2 = 303557 um.
Total wire length on LAYER met3 = 76748 um.
Total wire length on LAYER met4 = 53663 um.
Total wire length on LAYER met5 = 813 um.
Total number of vias = 92683.
Up-via summary (total 92683):.

------------------------
 FR_MASTERSLICE        0
            li1    39572
           met1    49093
           met2     3064
           met3      946
           met4        8
------------------------
                   92683


[INFO DRT-0267] cpu time = 00:19:42, elapsed time = 00:03:45, memory = 819.39 (MB), peak = 1328.32 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/i2c_interface_component/runs/test3/results/routing/i2c_interface_component.odb'…
Writing netlist to '/openlane/designs/i2c_interface_component/runs/test3/results/routing/i2c_interface_component.nl.v'…
Writing powered netlist to '/openlane/designs/i2c_interface_component/runs/test3/results/routing/i2c_interface_component.pnl.v'…
Writing layout to '/openlane/designs/i2c_interface_component/runs/test3/results/routing/i2c_interface_component.def'…
