INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/lab1/lab1.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/lab1/lab1.srcs/sources_1/new/fls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2458] undeclared symbol btn_clean, assumed default net type wire [C:/Users/wangc/lab1/lab1.srcs/sources_1/new/fls.v:56]
INFO: [VRFC 10-2458] undeclared symbol btn_edge, assumed default net type wire [C:/Users/wangc/lab1/lab1.srcs/sources_1/new/fls.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/lab1/lab1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32test
INFO: [VRFC 10-311] analyzing module flstest
