Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/17.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AOC_AllanPortes -c AOC_AllanPortes --vector_source="/home-local/aluno/Downloads/AOC_AllanPortes/Waveform1.vwf" --testbench_file="/home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/Waveform1.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sun Jun 23 21:49:01 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off AOC_AllanPortes -c AOC_AllanPortes --vector_source=/home-local/aluno/Downloads/AOC_AllanPortes/Waveform1.vwf --testbench_file=/home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/Waveform1.vwf.vtInfo (119006): Selected device EP4CE115F29C7 for design "AOC_AllanPortes"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 writing test bench files
ench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/" AOC_AllanPortes -c AOC_AllanPortes

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sun Jun 23 21:49:02 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/ AOC_AllanPortes -c AOC_AllanPortesInfo (119006): Selected device EP4CE115F29C7 for design "AOC_AllanPortes"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file AOC_AllanPortes.vo in folder "/home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1084 megabytes    Info: Processing ended: Sun Jun 23 21:49:05 2019    Info: Elapsed time: 00:00:03    Info: Total CPU time (on all processors): 00:00:02
Completed successfully. 

**** Generating the ModelSim .do script ****

/home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/AOC_AllanPortes.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/17.1/modelsim_ase/linuxaloem/vsim -c -do AOC_AllanPortes.do

Reading pref.tcl
# 10.5b
# do AOC_AllanPortes.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:05 on Jun 23,2019# vlog -work work AOC_AllanPortes.vo 
# -- Compiling module Processador
# 
# Top level modules:# 	Processador# End time: 21:49:06 on Jun 23,2019, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:06 on Jun 23,2019# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Processador_vlg_vec_tst
# 
# Top level modules:# 	Processador_vlg_vec_tst
# End time: 21:49:07 on Jun 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Processador_vlg_vec_tst # Start time: 21:49:07 on Jun 23,2019# Loading work.Processador_vlg_vec_tst# Loading work.Processador# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading cycloneive_ver.cycloneive_mac_mult# Loading cycloneive_ver.cycloneive_mac_data_reg# Loading cycloneive_ver.cycloneive_mac_sign_reg# Loading cycloneive_ver.cycloneive_mac_mult_internal# Loading cycloneive_ver.cycloneive_mac_out# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: Design size of 20717 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 170000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# Simulation time: 338000 ps
# ** Note: $finish    : Waveform1.vwf.vt(64)#    Time: 1 us  Iteration: 0  Instance: /Processador_vlg_vec_tst
# End time: 21:50:08 on Jun 23,2019, Elapsed time: 0:01:01# Errors: 0, Warnings: 2
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home-local/aluno/Downloads/AOC_AllanPortes/Waveform1.vwf...

Reading /home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/AOC_AllanPortes.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home-local/aluno/Downloads/AOC_AllanPortes/simulation/qsim/AOC_AllanPortes_20190623215008.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.