property a4;
@(posedge clk) (StartIdle == 1) |=> (StateIdle == 1);
endproperty
assert_a4: assert property(a4);

property a0;
@(posedge clk) (StartDrop == 1) |=> (StateIdle == 0);
endproperty
assert_a0: assert property(a0);

property a1;
@(posedge clk) (StartSFD == 1) |=> (StateIdle == 0);
endproperty
assert_a1: assert property(a1);

property a2;
@(posedge clk) (StartPreamble == 1) |=> (StateIdle == 0);
endproperty
assert_a2: assert property(a2);

property a3;
@(posedge clk) (MRxDV == 1) |=> (StateIdle == 0);
endproperty
assert_a3: assert property(a3);

property a5;
@(posedge clk) (MRxDV == 0) |=> (StateIdle == 1);
endproperty
assert_a5: assert property(a5);

