# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master" \
"../../../../simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v" \
"../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master/key_expansion.v" \
"../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master/round.v" \
"../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master/simon.v" \
"../../../../simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/tdc_top.v" \
"../../../../simon.srcs/sources_1/new/top.v" \
"../../../../simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v" \
"../../../../simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v" \
"../../../../simon.srcs/sources_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
