{"vcs1":{"timestamp_begin":1682460558.309646154, "rt":0.41, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1682460558.755900968, "rt":0.35, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1682460559.129638647, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682460557.979643574}
{"VCS_COMP_START_TIME": 1682460557.979643574}
{"VCS_COMP_END_TIME": 1682460559.359242366}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 338848}}
{"stitch_vcselab": {"peak_mem": 238976}}
