<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/component/dsu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_02754a7d39a85d31b84a30b2c1ec4a8f.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dsu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="saml21_2include_2component_2dsu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_DSU_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_DSU_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga8aec87ba15ad5773fa8672a0b7ac1167">   53</a></span>&#160;<span class="preprocessor">#define DSU_U2209</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf465c179d3af87802176de84057eaf96">   54</a></span>&#160;<span class="preprocessor">#define REV_DSU                     0x240</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- DSU_CTRL : (DSU Offset: 0x0000) ( /W  8) Control -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    uint8_t  SWRST:1;          </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint8_t  <a class="code" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>:1;            </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint8_t  MBIST:1;          </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint8_t  CE:1;             </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a349e6a10c70830681148f31bdb3811a0">   66</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a349e6a10c70830681148f31bdb3811a0">ARR</a>:1;            </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a8817f9f8107eb42e355497e9fffd355e">   67</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a8817f9f8107eb42e355497e9fffd355e">SMSA</a>:1;           </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  } bit;                       </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga16d35bf197958eb309724f1d0fd8e842">   73</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_OFFSET             0x0000       </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2d27ac9a8ec8798ed407281b387c2fd0">   74</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_RESETVALUE         0x00ul       </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2d08bbc3f34f53bc95415ac1c3d2ae72">   76</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST_Pos          0            </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga271a775cfa8f562f64ab3a6f0e328a51">   77</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST              (0x1ul &lt;&lt; DSU_CTRL_SWRST_Pos)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga3f42a18f629eccf5698c46d591b827bc">   78</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC_Pos            2            </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa949503f8848f8d688497ed13a2e29b1">   79</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC                (0x1ul &lt;&lt; DSU_CTRL_CRC_Pos)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae2f8bb8c8fde9739e8e15e76b5a052fc">   80</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST_Pos          3            </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga29a4889c6f02e7f58d390da5cb809eab">   81</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST              (0x1ul &lt;&lt; DSU_CTRL_MBIST_Pos)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaef5ca1fd2f78e579bae1661fb54ccae7">   82</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CE_Pos             4            </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5e11b643b12c8d48be1e324bc42008b6">   83</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CE                 (0x1ul &lt;&lt; DSU_CTRL_CE_Pos)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga73ceacd04bd9669ed1853da944fa0c4a">   84</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_ARR_Pos            6            </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5f2577836c76675ccc10c18819e11f39">   85</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_ARR                (0x1ul &lt;&lt; DSU_CTRL_ARR_Pos)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae5bcaa4f2c2619c8cedb1672a23bb902">   86</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SMSA_Pos           7            </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga83eade410db4dba9e0ae9930b67e1d4c">   87</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SMSA               (0x1ul &lt;&lt; DSU_CTRL_SMSA_Pos)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad7cc167d8a8791942e3149bd93278134">   88</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MASK               0xDDul       </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSA : (DSU Offset: 0x0001) (R/W  8) Status A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    uint8_t  DONE:1;           </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    uint8_t  CRSTEXT:1;        </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    uint8_t  BERR:1;           </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    uint8_t  <a class="code" href="cbcmode_8h.html#abb508ea8227673f419e9fe3a86c30d8e">FAIL</a>:1;           </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    uint8_t  PERR:1;           </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  } bit;                       </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;} <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5bbcb19f47173c3bdee8ce58b612eac0">  105</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_OFFSET          0x0001       </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga39ce3f6cadacf2ea11a0e8ab5d6bcd4b">  106</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga608007c6aa3ae0221483e370d9ca999b">  108</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE_Pos        0            </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga824b2ff5600830ebc7971da3eeea0b7b">  109</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE            (0x1ul &lt;&lt; DSU_STATUSA_DONE_Pos)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab5c6d644e1ec7f67cf2a9ad97a5262a2">  110</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT_Pos     1            </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga4ce5d24ab18ad2bf2cc5925d30432907">  111</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT         (0x1ul &lt;&lt; DSU_STATUSA_CRSTEXT_Pos)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gafa02b78e838184c6f5a895f0f16c213a">  112</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR_Pos        2            </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga74dbd3779decac8f909b6f2fde2df451">  113</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR            (0x1ul &lt;&lt; DSU_STATUSA_BERR_Pos)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga379cd81ca596d64fff4cdf4cd0642e9d">  114</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL_Pos        3            </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gacfa2c317afc818826c5ee60f7fd5b06a">  115</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL            (0x1ul &lt;&lt; DSU_STATUSA_FAIL_Pos)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2d5f7f64db290d822709d358b9d8baf6">  116</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR_Pos        4            </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0d09a64d9359e44b57ebd1734163e059">  117</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR            (0x1ul &lt;&lt; DSU_STATUSA_PERR_Pos)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga054a84324fddaaecb1b58f35c2314bc7">  118</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_MASK            0x1Ful       </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSB : (DSU Offset: 0x0002) (R/   8) Status B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    uint8_t  PROT:1;           </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    uint8_t  DBGPRES:1;        </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    uint8_t  DCCD0:1;          </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint8_t  DCCD1:1;          </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint8_t  HPE:1;            </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  } bit;                       </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint8_t  :2;               </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    uint8_t  DCCD:2;           </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    uint8_t  :4;               </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  } vec;                       </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;} <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga6633a1098b38470e1cefd46795f0cf93">  140</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_OFFSET          0x0002       </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaef2faaac59541260b63b58569da04dee">  141</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gacd0a6b404b8ba52afe784b653e1b4ee7">  143</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT_Pos        0            </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0ba62e190f2b944deffdbfc40a7ce33a">  144</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT            (0x1ul &lt;&lt; DSU_STATUSB_PROT_Pos)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga36bd47009661963b8c71c9dc4cb62ecb">  145</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES_Pos     1            </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga9eae843ddddb99bef3d7358ccb5e8dc9">  146</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES         (0x1ul &lt;&lt; DSU_STATUSB_DBGPRES_Pos)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gadc27fc361eacd9fdd30cad6459bdc7c4">  147</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0_Pos       2            </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac68c39af9734e2a6e6db0dc67bf12507">  148</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0           (1 &lt;&lt; DSU_STATUSB_DCCD0_Pos)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga43c23fdfaa496f809db2e9b7d0bea8a9">  149</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1_Pos       3            </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad229e036a6ca3ec924ca37250b6ea81c">  150</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1           (1 &lt;&lt; DSU_STATUSB_DCCD1_Pos)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga93a180646ddd3ecc99793ef1b5bde5aa">  151</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Pos        2            </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga044e55aae67a53e47ac714df1cfda6da">  152</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Msk        (0x3ul &lt;&lt; DSU_STATUSB_DCCD_Pos)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaef2128822b4dc82be7e1c4971676c6ad">  153</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD(value)     (DSU_STATUSB_DCCD_Msk &amp; ((value) &lt;&lt; DSU_STATUSB_DCCD_Pos))</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga99433528b614cd9294b33c828a1a5003">  154</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE_Pos         4            </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab622c042fd6dd7d2d8b619ab875d2cda">  155</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE             (0x1ul &lt;&lt; DSU_STATUSB_HPE_Pos)</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga81d42e65d6d856087a32f89cd8ebcc23">  156</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_MASK            0x1Ful       </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_ADDR : (DSU Offset: 0x0004) (R/W 32) Address -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#a018fbd7b425c0bc211f71251e4e8aefb">  162</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___a_d_d_r___type.html#a018fbd7b425c0bc211f71251e4e8aefb">AMOD</a>:2;           </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    uint32_t <a class="code" href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a>:30;          </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  } bit;                       </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;} <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gabf4bde31f974267a5be16e838fb4c385">  169</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_OFFSET             0x0004       </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga20348917b1dead19b4cf118c7470c2e4">  170</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad4121595b48dfe29aaec9b674634bc57">  172</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_AMOD_Pos           0            </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga977bea859b9813e830d1993d5cd0ff86">  173</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_AMOD_Msk           (0x3ul &lt;&lt; DSU_ADDR_AMOD_Pos)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac53e3c3b1ad8d530a190d066ae1396e3">  174</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_AMOD(value)        (DSU_ADDR_AMOD_Msk &amp; ((value) &lt;&lt; DSU_ADDR_AMOD_Pos))</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga028619d29a30f3abc4ff67ce0797952c">  175</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Pos           2            </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gabd32d0522daddb84bbf02228c190fc49">  176</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Msk           (0x3FFFFFFFul &lt;&lt; DSU_ADDR_ADDR_Pos)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga87f4d8a3d868be1f3d8cc880a0b67b65">  177</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR(value)        (DSU_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; DSU_ADDR_ADDR_Pos))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gadfb5c4d624bfbe3736315ad712fc3238">  178</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_MASK               0xFFFFFFFFul </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_LENGTH : (DSU Offset: 0x0008) (R/W 32) Length -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    uint32_t LENGTH:30;        </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  } bit;                       </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;} <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa51326ede30d0596a90a8758846527b9">  191</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_OFFSET           0x0008       </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga055ab4dd190617fd309ed8db03c185ac">  192</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga6aa7babac0719eb769c08ca1a945aa57">  194</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Pos       2            </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf8420428fca225dd9b92fb53c4498124">  195</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Msk       (0x3FFFFFFFul &lt;&lt; DSU_LENGTH_LENGTH_Pos)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga89bbb4abfbd477e9791957d57d5baf5f">  196</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH(value)    (DSU_LENGTH_LENGTH_Msk &amp; ((value) &lt;&lt; DSU_LENGTH_LENGTH_Pos))</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga1bdb22215616287bf9f8ee6b97e7f803">  197</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_MASK             0xFFFFFFFCul </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DATA : (DSU Offset: 0x000C) (R/W 32) Data -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    uint32_t DATA:32;          </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  } bit;                       </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga723e04c18648c402a75cce7e93de351a">  209</a></span>&#160;<span class="preprocessor">#define DSU_DATA_OFFSET             0x000C       </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga3a9b805b6870ba197f179b0c6cc366ab">  210</a></span>&#160;<span class="preprocessor">#define DSU_DATA_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga035409bf73a654618f87c65e2742bc35">  212</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Pos           0            </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga23b8e4cde6cb91cf05bb65a48c1250c2">  213</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Msk           (0xFFFFFFFFul &lt;&lt; DSU_DATA_DATA_Pos)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaeb9ece8dc9d2857876bb710844551cda">  214</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA(value)        (DSU_DATA_DATA_Msk &amp; ((value) &lt;&lt; DSU_DATA_DATA_Pos))</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga8ef0cc4d206f8b748482d8f40d4743e5">  215</a></span>&#160;<span class="preprocessor">#define DSU_DATA_MASK               0xFFFFFFFFul </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DCC : (DSU Offset: 0x0010) (R/W 32) Debug Communication Channel n -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    uint32_t DATA:32;          </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  } bit;                       </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;} <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga79bf45c7c66b3d6ce28c7c9f9e6b3b89">  227</a></span>&#160;<span class="preprocessor">#define DSU_DCC_OFFSET              0x0010       </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf005efb1f6ed05574d398463365093b8">  228</a></span>&#160;<span class="preprocessor">#define DSU_DCC_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5d96d9ba36151557c8211afc631280c6">  230</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Pos            0            </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga10a910bf866c48cce4bafb987cdbe360">  231</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Msk            (0xFFFFFFFFul &lt;&lt; DSU_DCC_DATA_Pos)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga64c66dc7faaa799d1f4f852504d8e65c">  232</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA(value)         (DSU_DCC_DATA_Msk &amp; ((value) &lt;&lt; DSU_DCC_DATA_Pos))</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga68f123ca6976eeb7b1320d0075b315d2">  233</a></span>&#160;<span class="preprocessor">#define DSU_DCC_MASK                0xFFFFFFFFul </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DID : (DSU Offset: 0x0018) (R/  32) Device Identification -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    uint32_t DEVSEL:8;         </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint32_t REVISION:4;       </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t DIE:4;            </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint32_t SERIES:6;         </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    uint32_t FAMILY:5;         </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    uint32_t PROCESSOR:4;      </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  } bit;                       </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;} <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga1f8a682ec241602def0bb6f06481e4ed">  251</a></span>&#160;<span class="preprocessor">#define DSU_DID_OFFSET              0x0018       </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf7877874825444352e8c546a2e1a2595">  253</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Pos          0            </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga00a89f3dabb49fc218fa169f510affb1">  254</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Msk          (0xFFul &lt;&lt; DSU_DID_DEVSEL_Pos)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae7f77a8a06e459bf42b0bb130c1a1e58">  255</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL(value)       (DSU_DID_DEVSEL_Msk &amp; ((value) &lt;&lt; DSU_DID_DEVSEL_Pos))</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gadf8c7ee986cf2cceec0a4d82efb513a2">  256</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Pos        8            </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab5dba5b8a06073b6c8a2cdffe5b4fc20">  257</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Msk        (0xFul &lt;&lt; DSU_DID_REVISION_Pos)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga1c662b22d53f1e09610c2c4df24e26d8">  258</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION(value)     (DSU_DID_REVISION_Msk &amp; ((value) &lt;&lt; DSU_DID_REVISION_Pos))</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gacd344f630eefc7e02ceb5f8210017b8b">  259</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Pos             12           </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga41443f7e74fd63e24f7990557d9ebb28">  260</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Msk             (0xFul &lt;&lt; DSU_DID_DIE_Pos)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gadcbee73ae2aeed99b44050be79c41b6d">  261</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE(value)          (DSU_DID_DIE_Msk &amp; ((value) &lt;&lt; DSU_DID_DIE_Pos))</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7f9f64f65c0ec3d507ba5bc03b1a9b68">  262</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Pos          16           </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf0a694364add4f49a3d7ad19af011e0b">  263</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Msk          (0x3Ful &lt;&lt; DSU_DID_SERIES_Pos)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa8e2293c54c5435c7b90cc4ab8b0c91b">  264</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES(value)       (DSU_DID_SERIES_Msk &amp; ((value) &lt;&lt; DSU_DID_SERIES_Pos))</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa55d2175bbc40ac9d81bd297a4241916">  265</a></span>&#160;<span class="preprocessor">#define   DSU_DID_SERIES_0_Val            0x0ul  </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5b1ab97381d29e6d852f6ef0aec8f479">  266</a></span>&#160;<span class="preprocessor">#define   DSU_DID_SERIES_1_Val            0x1ul  </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad25a0fe0a4a9ee82609243db4147eaeb">  267</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_0            (DSU_DID_SERIES_0_Val          &lt;&lt; DSU_DID_SERIES_Pos)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0393d52bdee9a481f611e749fad390ec">  268</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_1            (DSU_DID_SERIES_1_Val          &lt;&lt; DSU_DID_SERIES_Pos)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga738ead915cfef1cb2261b900bc2125e7">  269</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Pos          23           </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gafadbeccaa25afb79e44bfa3e1585c116">  270</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Msk          (0x1Ful &lt;&lt; DSU_DID_FAMILY_Pos)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga60b98d79fd8846339905b75d8df68abb">  271</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY(value)       (DSU_DID_FAMILY_Msk &amp; ((value) &lt;&lt; DSU_DID_FAMILY_Pos))</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa68390a3dd287f0f36e30d40994bcb1e">  272</a></span>&#160;<span class="preprocessor">#define   DSU_DID_FAMILY_0_Val            0x0ul  </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gade6548ba38e36d9bd1487d02b2825f1c">  273</a></span>&#160;<span class="preprocessor">#define   DSU_DID_FAMILY_1_Val            0x1ul  </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab7d711b0df12398741eb2ff32acb54f6">  274</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_0            (DSU_DID_FAMILY_0_Val          &lt;&lt; DSU_DID_FAMILY_Pos)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga275b17cc8a72d0075cb1d867c8a253aa">  275</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_1            (DSU_DID_FAMILY_1_Val          &lt;&lt; DSU_DID_FAMILY_Pos)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf39e8c9b37c218a74228db9507493fa2">  276</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Pos       28           </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad4accb27c5fd296512c1ed43dd84c93d">  277</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Msk       (0xFul &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7631b295029e2c4f2068fb1aeef05634">  278</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR(value)    (DSU_DID_PROCESSOR_Msk &amp; ((value) &lt;&lt; DSU_DID_PROCESSOR_Pos))</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf459a9041b7290a8779e95ae31a0ac91">  279</a></span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_0_Val         0x0ul  </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac2f32025209af56842bfe0f9fc892b56">  280</a></span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_1_Val         0x1ul  </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga723c965c65022c1bf4315e59dfe3591c">  281</a></span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_2_Val         0x2ul  </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf13d713f6369fd6ddf23f9cc03e307c5">  282</a></span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_3_Val         0x3ul  </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gadb76fb8bd329f769d6a412eaba90d344">  283</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_0         (DSU_DID_PROCESSOR_0_Val       &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga54d8a4c5a16fd004138fc90b8c42a6ae">  284</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_1         (DSU_DID_PROCESSOR_1_Val       &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0a0e686c8a1e814ede8a99e934800732">  285</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_2         (DSU_DID_PROCESSOR_2_Val       &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad454ff64fa3c806d3498956f879f1cea">  286</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_3         (DSU_DID_PROCESSOR_3_Val       &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac1403dba443577379c24df9d1bff8cb1">  287</a></span>&#160;<span class="preprocessor">#define DSU_DID_MASK                0xFFBFFFFFul </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DCFG : (DSU Offset: 0x00F0) (R/W 32) Device Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_f_g___type.html">  291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_f_g___type.html#a581d7a00bd50f52ffef593f709a338e1">  293</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_c_f_g___type.html#a581d7a00bd50f52ffef593f709a338e1">DCFG</a>:32;          </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  } bit;                       </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_f_g___type.html#a6b91636401516a477989a336376d7b40">  295</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_c_f_g___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;} <a class="code" href="union_d_s_u___d_c_f_g___type.html">DSU_DCFG_Type</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga9a4b5cb0b0da6a2c4a085b5f7b2a69e8">  299</a></span>&#160;<span class="preprocessor">#define DSU_DCFG_OFFSET             0x00F0       </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0aa811e0e4f8e89e24c99f75474fe970">  300</a></span>&#160;<span class="preprocessor">#define DSU_DCFG_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga348297fbddb02f9feae2e71d890f447a">  302</a></span>&#160;<span class="preprocessor">#define DSU_DCFG_DCFG_Pos           0            </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga3e4e3f317b6651412351a130375cfab5">  303</a></span>&#160;<span class="preprocessor">#define DSU_DCFG_DCFG_Msk           (0xFFFFFFFFul &lt;&lt; DSU_DCFG_DCFG_Pos)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaddf763024200abb98a7b07f6a46b841f">  304</a></span>&#160;<span class="preprocessor">#define DSU_DCFG_DCFG(value)        (DSU_DCFG_DCFG_Msk &amp; ((value) &lt;&lt; DSU_DCFG_DCFG_Pos))</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga65a54aa6066842546bda78f1b9d8abaa">  305</a></span>&#160;<span class="preprocessor">#define DSU_DCFG_MASK               0xFFFFFFFFul </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_ENTRY : (DSU Offset: 0x1000) (R/  32) Coresight ROM Table Entry n -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    uint32_t EPRES:1;          </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    uint32_t FMT:1;            </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    uint32_t :10;              </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    uint32_t ADDOFF:20;        </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  } bit;                       </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gabf579a43c4cd13d6c94af6656ad564fd">  320</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_OFFSET            0x1000       </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga17db89e8a7cdd4950fb0f754cdf91c9e">  322</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_EPRES_Pos         0            </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf9d14d3c1085ee9a8ddc2e7c0f4e2c1d">  323</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_EPRES             (0x1ul &lt;&lt; DSU_ENTRY_EPRES_Pos)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga64b5a6e8e4e1cb7c47f263c9ec0c0eb0">  324</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_FMT_Pos           1            </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga4cd9b410d66436af77429ab7c66fe798">  325</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_FMT               (0x1ul &lt;&lt; DSU_ENTRY_FMT_Pos)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab71d31f158a348f32e1a357991d598e4">  326</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF_Pos        12           </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5aed4c8d11cb4035eb6e903e323f1bd2">  327</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF_Msk        (0xFFFFFul &lt;&lt; DSU_ENTRY_ADDOFF_Pos)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2b06caa1302db199b3b62849e2b5200f">  328</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF(value)     (DSU_ENTRY_ADDOFF_Msk &amp; ((value) &lt;&lt; DSU_ENTRY_ADDOFF_Pos))</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf0cc765a53fad8ea6a66d738de6e1613">  329</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_MASK              0xFFFFF003ul </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_END : (DSU Offset: 0x1008) (R/  32) Coresight ROM Table End -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    uint32_t END:32;           </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  } bit;                       </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;} <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae6ea9aca4f5434a9e01445fc08782f59">  341</a></span>&#160;<span class="preprocessor">#define DSU_END_OFFSET              0x1008       </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa4380f101e160fd70e41789f57871f63">  342</a></span>&#160;<span class="preprocessor">#define DSU_END_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga490d2f02762f42681fc4dcaa0db570bb">  344</a></span>&#160;<span class="preprocessor">#define DSU_END_END_Pos             0            </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaaf87e985a2898109e146e505e1bc603e">  345</a></span>&#160;<span class="preprocessor">#define DSU_END_END_Msk             (0xFFFFFFFFul &lt;&lt; DSU_END_END_Pos)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7f75f47734b0964eae647d11b91f7748">  346</a></span>&#160;<span class="preprocessor">#define DSU_END_END(value)          (DSU_END_END_Msk &amp; ((value) &lt;&lt; DSU_END_END_Pos))</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac1fdb41335952f536cc506c75a0f2e5f">  347</a></span>&#160;<span class="preprocessor">#define DSU_END_MASK                0xFFFFFFFFul </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_MEMTYPE : (DSU Offset: 0x1FCC) (R/  32) Coresight ROM Table Memory Type -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    uint32_t SMEMP:1;          </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    uint32_t :31;              </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  } bit;                       </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;} <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga9cfb1a386c96d79aa14d0556e89a9847">  360</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_OFFSET          0x1FCC       </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae696aac50623781af5c363bb4819a651">  361</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf9e3cd3a0a5383eb7790554b6b26b2d3">  363</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP_Pos       0            </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaab193425e2e460aea861c9c2ef10fd42">  364</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP           (0x1ul &lt;&lt; DSU_MEMTYPE_SMEMP_Pos)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga1452bd6135db23612661a14aba71c287">  365</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_MASK            0x00000001ul </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID4 : (DSU Offset: 0x1FD0) (R/  32) Peripheral Identification 4 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    uint32_t JEPCC:4;          </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    uint32_t FKBC:4;           </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  } bit;                       </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;} <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga9b2486d7ffbc473daa210a53c58ae205">  379</a></span>&#160;<span class="preprocessor">#define DSU_PID4_OFFSET             0x1FD0       </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gabff45dc09472f6ef982d193afd7841cc">  380</a></span>&#160;<span class="preprocessor">#define DSU_PID4_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga09592aca2e0907f95a7a1b7898f77734">  382</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Pos          0            </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2a82152e8d4b608bac249b7a20648725">  383</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Msk          (0xFul &lt;&lt; DSU_PID4_JEPCC_Pos)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5fd67c05238d1180cab16bd3363d12e3">  384</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC(value)       (DSU_PID4_JEPCC_Msk &amp; ((value) &lt;&lt; DSU_PID4_JEPCC_Pos))</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa75dd4a5e3f39a78aacfe256a1db4df9">  385</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Pos           4            </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gacf7090567b13986ca1ee4903dfbc1157">  386</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Msk           (0xFul &lt;&lt; DSU_PID4_FKBC_Pos)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac37ce079f68b9fd6e3fc8b02bc876590">  387</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC(value)        (DSU_PID4_FKBC_Msk &amp; ((value) &lt;&lt; DSU_PID4_FKBC_Pos))</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga4d757ce3a91f809a48fe7fbe9a72724e">  388</a></span>&#160;<span class="preprocessor">#define DSU_PID4_MASK               0x000000FFul </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID5 : (DSU Offset: 0x1FD4) (R/  32) Peripheral Identification 5 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d5___type.html">  392</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d5___type.html#a6b91636401516a477989a336376d7b40">  393</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d5___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} <a class="code" href="union_d_s_u___p_i_d5___type.html">DSU_PID5_Type</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga55456b82aa4473e1294da9cddff8dc7f">  397</a></span>&#160;<span class="preprocessor">#define DSU_PID5_OFFSET             0x1FD4       </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga5859f5a5ab794ef6639607ee21c9bfb0">  398</a></span>&#160;<span class="preprocessor">#define DSU_PID5_MASK               0x00000000ul </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID6 : (DSU Offset: 0x1FD8) (R/  32) Peripheral Identification 6 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d6___type.html">  402</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d6___type.html#a6b91636401516a477989a336376d7b40">  403</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d6___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;} <a class="code" href="union_d_s_u___p_i_d6___type.html">DSU_PID6_Type</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaef7906d7c83735893dad365a6292f4c2">  407</a></span>&#160;<span class="preprocessor">#define DSU_PID6_OFFSET             0x1FD8       </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac1a214954faa7cfd1597c2f5dc50b61e">  408</a></span>&#160;<span class="preprocessor">#define DSU_PID6_MASK               0x00000000ul </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID7 : (DSU Offset: 0x1FDC) (R/  32) Peripheral Identification 7 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d7___type.html">  412</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d7___type.html#a6b91636401516a477989a336376d7b40">  413</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d7___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;} <a class="code" href="union_d_s_u___p_i_d7___type.html">DSU_PID7_Type</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga177551481d873cd49c5348a580bb583d">  417</a></span>&#160;<span class="preprocessor">#define DSU_PID7_OFFSET             0x1FDC       </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga16cbaf00d0e9956cdbf2f3f627576ecc">  418</a></span>&#160;<span class="preprocessor">#define DSU_PID7_MASK               0x00000000ul </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID0 : (DSU Offset: 0x1FE0) (R/  32) Peripheral Identification 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    uint32_t PARTNBL:8;        </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  } bit;                       </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;} <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaea9d171f0922c1d3459cd94571421b57">  431</a></span>&#160;<span class="preprocessor">#define DSU_PID0_OFFSET             0x1FE0       </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gafbf547350eaa735fb153d3b6dcc09408">  432</a></span>&#160;<span class="preprocessor">#define DSU_PID0_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf2273a145c71eec0de2c40ddd80e4283">  434</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Pos        0            </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga54a82c896045decd005d66a532015c5f">  435</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Msk        (0xFFul &lt;&lt; DSU_PID0_PARTNBL_Pos)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7ae8e82452e6c2e7bafadf3233ca549b">  436</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL(value)     (DSU_PID0_PARTNBL_Msk &amp; ((value) &lt;&lt; DSU_PID0_PARTNBL_Pos))</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae813809af590e3ba3aa212704b194593">  437</a></span>&#160;<span class="preprocessor">#define DSU_PID0_MASK               0x000000FFul </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID1 : (DSU Offset: 0x1FE4) (R/  32) Peripheral Identification 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    uint32_t PARTNBH:4;        </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    uint32_t JEPIDCL:4;        </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  } bit;                       </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;} <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga1114e2adaab2fe61ed027acf899418de">  451</a></span>&#160;<span class="preprocessor">#define DSU_PID1_OFFSET             0x1FE4       </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga257a59dab5e1bef2c233b637968f2786">  452</a></span>&#160;<span class="preprocessor">#define DSU_PID1_RESETVALUE         0x000000FCul </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga6dff7e586efe49ba2aa268119a27218d">  454</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Pos        0            </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga03bce9efd137e37e8c749cdb2bdfe890">  455</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Msk        (0xFul &lt;&lt; DSU_PID1_PARTNBH_Pos)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga61b0efd1cd16141a3808d1bad644a5aa">  456</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH(value)     (DSU_PID1_PARTNBH_Msk &amp; ((value) &lt;&lt; DSU_PID1_PARTNBH_Pos))</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga64528557ce517ad0117a1416e03e0be9">  457</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Pos        4            </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf45a07f7bcaedb965d705f1575f1438f">  458</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Msk        (0xFul &lt;&lt; DSU_PID1_JEPIDCL_Pos)</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaea602fc378fd5fb10111e3d8e9022cf3">  459</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL(value)     (DSU_PID1_JEPIDCL_Msk &amp; ((value) &lt;&lt; DSU_PID1_JEPIDCL_Pos))</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2398899995a62f2a20b4390051c5d269">  460</a></span>&#160;<span class="preprocessor">#define DSU_PID1_MASK               0x000000FFul </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID2 : (DSU Offset: 0x1FE8) (R/  32) Peripheral Identification 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    uint32_t JEPIDCH:3;        </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    uint32_t JEPU:1;           </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    uint32_t REVISION:4;       </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  } bit;                       </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;} <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gae848d742529a04e4fc64065f2bfde2d7">  475</a></span>&#160;<span class="preprocessor">#define DSU_PID2_OFFSET             0x1FE8       </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga34f08ebf29928fc5c95f018abbc6d3a3">  476</a></span>&#160;<span class="preprocessor">#define DSU_PID2_RESETVALUE         0x00000009ul </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga4b2aa922b81ecb07b672d813558306fc">  478</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Pos        0            </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga9aa269300c59a1466dd1e04f8bfbd7a1">  479</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Msk        (0x7ul &lt;&lt; DSU_PID2_JEPIDCH_Pos)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga37fa971dc278d5f39db2207b421c5dc3">  480</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH(value)     (DSU_PID2_JEPIDCH_Msk &amp; ((value) &lt;&lt; DSU_PID2_JEPIDCH_Pos))</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga88346fef117d36aa2dba1ffabc5e908a">  481</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU_Pos           3            </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga967771691bc8307f873ebe12770a9b46">  482</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU               (0x1ul &lt;&lt; DSU_PID2_JEPU_Pos)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gacb24de7b25b93dd1c040ed75899fd545">  483</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Pos       4            </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga82145131b9b62c23c97969def2900d5d">  484</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Msk       (0xFul &lt;&lt; DSU_PID2_REVISION_Pos)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga2aded9774af773c83f88843254b3921b">  485</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION(value)    (DSU_PID2_REVISION_Msk &amp; ((value) &lt;&lt; DSU_PID2_REVISION_Pos))</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga4166d965b2c546c98a12d698fd27aa37">  486</a></span>&#160;<span class="preprocessor">#define DSU_PID2_MASK               0x000000FFul </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID3 : (DSU Offset: 0x1FEC) (R/  32) Peripheral Identification 3 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    uint32_t CUSMOD:4;         </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    uint32_t REVAND:4;         </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  } bit;                       </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;} <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0dadf53ca912be72cc37e2eddedbacfa">  500</a></span>&#160;<span class="preprocessor">#define DSU_PID3_OFFSET             0x1FEC       </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaaf4259207024e68a7734aa815f281bb2">  501</a></span>&#160;<span class="preprocessor">#define DSU_PID3_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab4e2a84699bcb677236554a721bbe8f4">  503</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Pos         0            </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga42edeb1d05942c2e02601a8e1abebdaa">  504</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Msk         (0xFul &lt;&lt; DSU_PID3_CUSMOD_Pos)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaffea388f2f5da700b0e9143232f45d37">  505</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD(value)      (DSU_PID3_CUSMOD_Msk &amp; ((value) &lt;&lt; DSU_PID3_CUSMOD_Pos))</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga10e1892be1ad4ad3d2eb63267999efb9">  506</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Pos         4            </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga8aa490a6598622e9f161af9ec209d893">  507</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Msk         (0xFul &lt;&lt; DSU_PID3_REVAND_Pos)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaf2028d73f3440267982dc85909f7eecc">  508</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND(value)      (DSU_PID3_REVAND_Msk &amp; ((value) &lt;&lt; DSU_PID3_REVAND_Pos))</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaeaed416954ecb7d99c60af8c7b68b8bb">  509</a></span>&#160;<span class="preprocessor">#define DSU_PID3_MASK               0x000000FFul </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID0 : (DSU Offset: 0x1FF0) (R/  32) Component Identification 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    uint32_t PREAMBLEB0:8;     </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  } bit;                       </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga04d4b050a6adad9da4caf0993e010d8f">  522</a></span>&#160;<span class="preprocessor">#define DSU_CID0_OFFSET             0x1FF0       </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga614c4aa7339cc2b804cd773e20ca7bf5">  523</a></span>&#160;<span class="preprocessor">#define DSU_CID0_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga684c02c36c7acb7066c55e248c85c44e">  525</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Pos     0            </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaccaacf599c31ea471efbdf7838d26de6">  526</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Msk     (0xFFul &lt;&lt; DSU_CID0_PREAMBLEB0_Pos)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga38870d39881d4e6cbacc18de7a44529c">  527</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0(value)  (DSU_CID0_PREAMBLEB0_Msk &amp; ((value) &lt;&lt; DSU_CID0_PREAMBLEB0_Pos))</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7c41f1841c69429dc59c6466b4fc0742">  528</a></span>&#160;<span class="preprocessor">#define DSU_CID0_MASK               0x000000FFul </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID1 : (DSU Offset: 0x1FF4) (R/  32) Component Identification 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    uint32_t PREAMBLE:4;       </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    uint32_t CCLASS:4;         </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  } bit;                       </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;} <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga1000fee5818fa48da89833ca079a3a5c">  542</a></span>&#160;<span class="preprocessor">#define DSU_CID1_OFFSET             0x1FF4       </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0ddd2062d17bc1957afe23b2f02a46bd">  543</a></span>&#160;<span class="preprocessor">#define DSU_CID1_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7496e12eabba3a78eaef45bd496a9c89">  545</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Pos       0            </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga10a983b3963ff405e03427c16369b0be">  546</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Msk       (0xFul &lt;&lt; DSU_CID1_PREAMBLE_Pos)</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac5f44f703f59fd2e482381626a483701">  547</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE(value)    (DSU_CID1_PREAMBLE_Msk &amp; ((value) &lt;&lt; DSU_CID1_PREAMBLE_Pos))</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa505d5dbcb38fd84adf608eaaa7948a6">  548</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Pos         4            </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga4266168966ac857f7f418fa53692dc42">  549</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Msk         (0xFul &lt;&lt; DSU_CID1_CCLASS_Pos)</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab1b3d33d5908526ca1032a0ac8d792a1">  550</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS(value)      (DSU_CID1_CCLASS_Msk &amp; ((value) &lt;&lt; DSU_CID1_CCLASS_Pos))</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab3c48e6716c2288f0cbecf4a4991dcff">  551</a></span>&#160;<span class="preprocessor">#define DSU_CID1_MASK               0x000000FFul </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID2 : (DSU Offset: 0x1FF8) (R/  32) Component Identification 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    uint32_t PREAMBLEB2:8;     </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  } bit;                       </div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;} <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gab07b638d6710bb917955217815dcd84e">  564</a></span>&#160;<span class="preprocessor">#define DSU_CID2_OFFSET             0x1FF8       </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga0276c33d43081b5c8cd478b611723f36">  565</a></span>&#160;<span class="preprocessor">#define DSU_CID2_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga755afb0dc289f0eeaaf805636836da72">  567</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Pos     0            </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gac588c40c7349a7b9803a8e38bfe9118a">  568</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Msk     (0xFFul &lt;&lt; DSU_CID2_PREAMBLEB2_Pos)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga826f45b240e84f67a102fd541f6184f1">  569</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2(value)  (DSU_CID2_PREAMBLEB2_Msk &amp; ((value) &lt;&lt; DSU_CID2_PREAMBLEB2_Pos))</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaedee750a7bad4de75131402ddea84c91">  570</a></span>&#160;<span class="preprocessor">#define DSU_CID2_MASK               0x000000FFul </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID3 : (DSU Offset: 0x1FFC) (R/  32) Component Identification 3 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    uint32_t PREAMBLEB3:8;     </div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  } bit;                       </div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;} <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga9863199733ba4498f102f28fc2c40021">  583</a></span>&#160;<span class="preprocessor">#define DSU_CID3_OFFSET             0x1FFC       </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga8cfe3b4da150c87da70eccd4c07280f4">  584</a></span>&#160;<span class="preprocessor">#define DSU_CID3_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gad11a14455b5f888c07616d9c56808b09">  586</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Pos     0            </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga371986d5abba79b7e4389d750150cad1">  587</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Msk     (0xFFul &lt;&lt; DSU_CID3_PREAMBLEB3_Pos)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#gaa750f726cef165ba74dd6469057fa7d9">  588</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3(value)  (DSU_CID3_PREAMBLEB3_Msk &amp; ((value) &lt;&lt; DSU_CID3_PREAMBLEB3_Pos))</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___d_s_u.html#ga7b551efb4b690585f91a21e36b24215f">  589</a></span>&#160;<span class="preprocessor">#define DSU_CID3_MASK               0x000000FFul </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>             CTRL;        </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>          STATUSA;     </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>          STATUSB;     </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>             <a class="code" href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a>;        </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>           LENGTH;      </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>             DATA;        </div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>              DCC[2];      </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>              DID;         </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0xD4];</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_dsu.html#a13e6ad3d2156f3ce6345d170f153767d">  604</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_c_f_g___type.html">DSU_DCFG_Type</a>             DCFG[2];     </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0xF08];</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>            ENTRY[2];    </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>              END;         </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0xFC0];</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>          MEMTYPE;     </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>             PID4;        </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_dsu.html#ad3f0ede6a5c55d5fa5da2c037ae2efaa">  611</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d5___type.html">DSU_PID5_Type</a>             <a class="code" href="struct_dsu.html#ad3f0ede6a5c55d5fa5da2c037ae2efaa">PID5</a>;        </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_dsu.html#a0ae5dfcfefb0e78de9e27a5fb467c7f0">  612</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d6___type.html">DSU_PID6_Type</a>             <a class="code" href="struct_dsu.html#a0ae5dfcfefb0e78de9e27a5fb467c7f0">PID6</a>;        </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_dsu.html#a040f1db9a6ad59b40aede396340f2684">  613</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d7___type.html">DSU_PID7_Type</a>             <a class="code" href="struct_dsu.html#a040f1db9a6ad59b40aede396340f2684">PID7</a>;        </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>             PID0;        </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>             PID1;        </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>             PID2;        </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>             PID3;        </div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>             CID0;        </div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>             CID1;        </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>             CID2;        </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>             CID3;        </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;} <a class="code" href="struct_dsu.html">Dsu</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_DSU_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_d_s_u___p_i_d0___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00353">dsu.h:353</a></div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00157">dsu.h:157</a></div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00089">dsu.h:89</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d6___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d6___type.html">DSU_PID6_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00402">dsu.h:402</a></div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html_a018fbd7b425c0bc211f71251e4e8aefb"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html#a018fbd7b425c0bc211f71251e4e8aefb">DSU_ADDR_Type::AMOD</a></div><div class="ttdeci">uint32_t AMOD</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00162">dsu.h:162</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d6___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d6___type.html#a6b91636401516a477989a336376d7b40">DSU_PID6_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00403">dsu.h:403</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00330">dsu.h:330</a></div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00463">dsu.h:463</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00372">dsu.h:372</a></div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00213">dsu.h:213</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00505">dsu.h:505</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="cbcmode_8h_html_abb508ea8227673f419e9fe3a86c30d8e"><div class="ttname"><a href="cbcmode_8h.html#abb508ea8227673f419e9fe3a86c30d8e">FAIL</a></div><div class="ttdeci">#define FAIL</div><div class="ttdef"><b>Definition:</b> <a href="cbcmode_8h_source.html#l00069">cbcmode.h:69</a></div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00269">dsu.h:269</a></div></div>
<div class="ttc" id="mma8x5x_8c_html_ac9f31f726d2933782e2efda7136a25fd"><div class="ttname"><a href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a></div><div class="ttdeci">#define ADDR</div><div class="ttdef"><b>Definition:</b> <a href="mma8x5x_8c_source.html#l00040">mma8x5x.c:40</a></div></div>
<div class="ttc" id="union_d_s_u___d_c_f_g___type_html_a581d7a00bd50f52ffef593f709a338e1"><div class="ttname"><a href="union_d_s_u___d_c_f_g___type.html#a581d7a00bd50f52ffef593f709a338e1">DSU_DCFG_Type::DCFG</a></div><div class="ttdeci">uint32_t DCFG</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00293">dsu.h:293</a></div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00119">dsu.h:119</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d5___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d5___type.html">DSU_PID5_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00392">dsu.h:392</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a8817f9f8107eb42e355497e9fffd355e"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a8817f9f8107eb42e355497e9fffd355e">DSU_CTRL_Type::SMSA</a></div><div class="ttdeci">uint8_t SMSA</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00067">dsu.h:67</a></div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00444">dsu.h:444</a></div></div>
<div class="ttc" id="struct_dsu_html_a0ae5dfcfefb0e78de9e27a5fb467c7f0"><div class="ttname"><a href="struct_dsu.html#a0ae5dfcfefb0e78de9e27a5fb467c7f0">Dsu::PID6</a></div><div class="ttdeci">__I DSU_PID6_Type PID6</div><div class="ttdoc">Offset: 0x1FD8 (R/ 32) Peripheral Identification 6. </div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00612">dsu.h:612</a></div></div>
<div class="ttc" id="union_d_s_u___d_c_f_g___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___d_c_f_g___type.html#a6b91636401516a477989a336376d7b40">DSU_DCFG_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00295">dsu.h:295</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00421">dsu.h:421</a></div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00231">dsu.h:231</a></div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00486">dsu.h:486</a></div></div>
<div class="ttc" id="union_d_s_u___d_c_f_g___type_html"><div class="ttname"><a href="union_d_s_u___d_c_f_g___type.html">DSU_DCFG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00291">dsu.h:291</a></div></div>
<div class="ttc" id="struct_dsu_html"><div class="ttname"><a href="struct_dsu.html">Dsu</a></div><div class="ttdoc">DSU hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00524">dsu.h:524</a></div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a349e6a10c70830681148f31bdb3811a0"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a349e6a10c70830681148f31bdb3811a0">DSU_CTRL_Type::ARR</a></div><div class="ttdeci">uint8_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00066">dsu.h:66</a></div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00294">dsu.h:294</a></div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00312">dsu.h:312</a></div></div>
<div class="ttc" id="struct_dsu_html_ad3f0ede6a5c55d5fa5da2c037ae2efaa"><div class="ttname"><a href="struct_dsu.html#ad3f0ede6a5c55d5fa5da2c037ae2efaa">Dsu::PID5</a></div><div class="ttdeci">__I DSU_PID5_Type PID5</div><div class="ttdoc">Offset: 0x1FD4 (R/ 32) Peripheral Identification 5. </div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00611">dsu.h:611</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d7___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d7___type.html">DSU_PID7_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00412">dsu.h:412</a></div></div>
<div class="ttc" id="struct_dsu_html_a040f1db9a6ad59b40aede396340f2684"><div class="ttname"><a href="struct_dsu.html#a040f1db9a6ad59b40aede396340f2684">Dsu::PID7</a></div><div class="ttdeci">__I DSU_PID7_Type PID7</div><div class="ttdoc">Offset: 0x1FDC (R/ 32) Peripheral Identification 7. </div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00613">dsu.h:613</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d7___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d7___type.html#a6b91636401516a477989a336376d7b40">DSU_PID7_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00413">dsu.h:413</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga4381bb54c2dbc34500521165aa7b89b1"><div class="ttname"><a href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a></div><div class="ttdeci">#define CRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00544">stm32f030x8.h:544</a></div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00195">dsu.h:195</a></div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00176">dsu.h:176</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00212">core_cm0.h:212</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00395">dsu.h:395</a></div></div>
<div class="ttc" id="union_d_s_u___p_i_d5___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d5___type.html#a6b91636401516a477989a336376d7b40">DSU_PID5_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2component_2dsu_8h_source.html#l00393">dsu.h:393</a></div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2dsu_8h_source.html#l00061">dsu.h:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
