// Seed: 3677173103
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    input uwire id_4
);
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input wire id_15,
    output tri id_16,
    output tri id_17,
    output uwire id_18,
    input tri0 id_19,
    output wor id_20,
    input tri0 id_21,
    input wire id_22,
    output wire id_23,
    input wire id_24,
    input wire id_25
);
  wire id_27, id_28;
  xor (
      id_11,
      id_5,
      id_10,
      id_12,
      id_19,
      id_15,
      id_7,
      id_8,
      id_25,
      id_14,
      id_22,
      id_13,
      id_27,
      id_21,
      id_2,
      id_24,
      id_28
  );
  module_0(
      id_3, id_20, id_16, id_13, id_6
  );
endmodule
