# UART_Verification
UVM-based Verification for UART 16550 with Wihsbone Interface IP

### Project Overview
This project implements a Universal Verification Methodology (UVM) environment to verify the functionality of the UART 16550 core with a Wishbone interface.
The UART 16550 core is widely used in embedded systems for serial communication, and this environment provides a reusable and scalable testbench for functional verification.

The DUT (Design Under Test) is the **[UART 16550 IP core][(https://opencores.org/projects/uart16550](https://github.com/freecores/uart16550/tree/master))** developed and maintained by **OpenCores**. 
.

### Environment Architecture
Below is a high-level diagram of the UVM environment (replace with your actual architecture diagram):  

ðŸ“· *[ENV_ARCH.png]* 

 ### Environemnt Features 
- Register Abstraction Layer (RAL) support for **backdoor and frontdoor accesses**  
- Constrained-random stimulus generation  
- Coverage-driven verification  
- Configurable **baud rate, parity, stop bits, and word length**  
- Support for **Wishbone protocol transactions**  
- Reset and **basic smoke tests** included  
- Easily extendable for **regression suites**  

### Repository Structure
â”œâ”€â”€ rtl/                # RTL sources (DUT and interface files)
â”‚   â”œâ”€â”€ uart_top.v
â”‚   â”œâ”€â”€ uart_wb.v
â”‚   â””â”€â”€ ...
â”œâ”€â”€ uvm_env/            # UVM environment sources
â”‚   â”œâ”€â”€ tb_top.sv
â”‚   â”œâ”€â”€ uart_if.sv
â”‚   â”œâ”€â”€ uart_agent.sv
â”‚   â”œâ”€â”€ uart_driver.sv
â”‚   â”œâ”€â”€ uart_monitor.sv
â”‚   â”œâ”€â”€ uart_seq_item.sv
â”‚   â”œâ”€â”€ uart_sequencer.sv
â”‚   â”œâ”€â”€ uart_sequences.sv
â”‚   â”œâ”€â”€ uart_scoreboard.sv
â”‚   â”œâ”€â”€ uart_env.sv
â”‚   â””â”€â”€ uart_test.sv
â”œâ”€â”€ ral/                # UVM Register Model
â”‚   â”œâ”€â”€ uart_reg_block.sv
â”‚   â”œâ”€â”€ uart_reg_model.sv
â”‚   â””â”€â”€ ...
â”œâ”€â”€ sim/                # Simulation scripts
â”‚   â”œâ”€â”€ run.f
â”‚   â”œâ”€â”€ run.do
â”‚   â”œâ”€â”€ Makefile
â”‚   â””â”€â”€ ...
â””â”€â”€ README.md

### Getting Started

1. Prerequisites
SystemVerilog simulator with UVM support (e.g., Mentor Questa)
UVM library (IEEE 1800.2-2020 compliant)

2. Clone the Repository
git clone https://github.com/MoMoUsama/UART_Verification
UART_Verification

3. Compile & Run Simulation
With Makefile:
with a simulator-specific command (example for Questa):
do run.do

### Tests
The environment provides several tests:
Smoke Test â€“ Sanity check after reset and register reads.
Configuration Test â€“ Randomized configurations (baud rate, stop bits, parity).
Data Transmission Test â€“ TX/RX data path verification.
Interrupt Test â€“ Interrupt enable/disable functionality.
Wishbone Protocol Test â€“ Validates DUT Wishbone compliance.
You can create new tests by extending uart_base_test.


### Acknowledgements
UART 16550 Core: Developed and maintained by OpenCores
Thanks to the open-source hardware community for providing reusable cores and verification resources.

