module compare (
    input alufn[6],
    input a[16],
    input b[16],
    output c[16]
  ) {
  sig cmp;
  always{
  case(alufn[2:1]){
       b01:
       cmp = a==b; //equal to
       b10:
       cmp = a<b; //less than
       b11:
       cmp = a<=b; //less than equal
       default:
       cmp = b0;
    }
    c[0]=cmp;
    c[15:1] = 15b0; // Other 15 bits will be initialized to zero
  }
}
