
/*
 * sdrv,scr.h
 *
 * Copyright(c) 2020 Semidrive
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __DT_BINDINGS_SDRV_SCR_H
#define __DT_BINDINGS_SDRV_SCR_H

/*
 * AUTO GENERATED SCR SIGNAL HEADER. DO NOT MODIFY!
 */

#define SCR_SAFETY  0
#define SCR_SEC     1
#define SCR_HPI     2

/* Bits [31:0] are RW. */
#define RW          0

/* Bits [31:0] are RO. */
#define RO          1

/* Two types of L16 registers:
 *
 * 1) When L16 register bits are [15:0], bits [15:0] are RW, while
 *    [31:16] are lock bits. Write 1 to [31:16] wil lock the
 *    corresponding RW bits.
 *
 * 2) When L16 register bits are [31:16], these are sticky bits.
 *    Write 1 to [31:16] to change bit value, meanwhlie lock the
 *    same bit.
 *
 * In both cases, lock bits cannot be modified without chipset
 * reboot.
 */
#define L16         2

/* Bits [30:0] are RW. Write 1 to [31] to lock all RW bits. The
 * lock bit cannot be modified without chipset reboot.
 */
#define L31         3

/* Bits are [15:0] RW. Bits [31:16] are RO. */
#define R16W16      4

/*---------------------------------------------------
 * SCR_SEC
 *---------------------------------------------------*/
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_15_0 0x0
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_31_16 0x1
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_47_32 0x2
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_63_48 0x3
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_79_64 0x4
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_95_80 0x5
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_111_96 0x6
#define SCR_SEC__ce2_key_perctrl_scr_key_enable_127_112 0x7
#define SCR_SEC__gpio_mux_sec_gpio_sel_15_0 0x8
#define SCR_SEC__gpio_mux_sec_gpio_sel_31_16 0x9
#define SCR_SEC__gpio_mux_sec_gpio_sel_47_32 0xa
#define SCR_SEC__gpio_mux_sec_gpio_sel_63_48 0xb
#define SCR_SEC__gpio_mux_sec_gpio_sel_79_64 0xc
#define SCR_SEC__gpio_mux_sec_gpio_sel_95_80 0xd
#define SCR_SEC__gpio_mux_sec_gpio_sel_111_96 0xe
#define SCR_SEC__gpio_mux_sec_gpio_sel_127_112 0xf
#define SCR_SEC__gpio_mux_sec_gpio_sel_143_128 0x10
#define SCR_SEC__gpio_mux_sec_gpio_sel_159_144 0x11
#define SCR_SEC__gpio_mux_sec_gpio_sel_175_160 0x12
#define SCR_SEC__gpio_mux_sec_gpio_sel_191_176 0x13
#define SCR_SEC__gpio_mux_sec_gpio_sel_207_192 0x14
#define SCR_SEC__gpio_mux_sec_gpio_sel_215_208 0x15
#define SCR_SEC__gpio_mux2_gpio_sel_15_0 0x16
#define SCR_SEC__gpio_mux2_gpio_sel_31_16 0x17
#define SCR_SEC__gpio_mux2_gpio_sel_47_32 0x18
#define SCR_SEC__gpio_mux2_gpio_sel_63_48 0x19
#define SCR_SEC__gpio_mux2_gpio_sel_79_64 0x1a
#define SCR_SEC__gpio_mux2_gpio_sel_95_80 0x1b
#define SCR_SEC__gpio_mux2_gpio_sel_107_96 0x1c
#define SCR_SEC__tbu0_byp_mux_bypass 0x1d
#define SCR_SEC__tbu1_byp_mux_bypass 0x1e
#define SCR_SEC__tbu2_byp_mux_bypass 0x1f
#define SCR_SEC__tbu3_byp_mux_bypass 0x20
#define SCR_SEC__tbu4_byp_mux_bypass 0x21
#define SCR_SEC__tbu5_byp_mux_bypass 0x22
#define SCR_SEC__tbu6_byp_mux_bypass 0x23
#define SCR_SEC__tbu8_byp_mux_bypass 0x24
#define SCR_SEC__tbu9_byp_mux_bypass 0x25
#define SCR_SEC__tbu10_byp_mux_bypass 0x26
#define SCR_SEC__tbu14_byp_mux_bypass 0x27
#define SCR_SEC__tbu15_byp_mux_bypass 0x28
#define SCR_SEC__fsrefclk_sec_src_sel_1_0 0x29
#define SCR_SEC__fsrefclk_sec_xtal_cg_en 0x2a
#define SCR_SEC__fsrefclk_sec_fs_rc_en 0x2b
#define SCR_SEC__fsrefclk_sec_fs_xtal_en 0x2c
#define SCR_SEC__fsrefclk_hpi_src_sel_1_0 0x2d
#define SCR_SEC__fsrefclk_hpi_xtal_cg_en 0x2e
#define SCR_SEC__fsrefclk_hpi_fs_rc_en 0x2f
#define SCR_SEC__fsrefclk_hpi_fs_xtal_en 0x30
#define SCR_SEC__fsrefclk_cpu1_src_sel_1_0 0x31
#define SCR_SEC__fsrefclk_cpu1_xtal_cg_en 0x32
#define SCR_SEC__fsrefclk_cpu1_fs_rc_en 0x33
#define SCR_SEC__fsrefclk_cpu1_fs_xtal_en 0x34
#define SCR_SEC__fsrefclk_cpu2_src_sel_1_0 0x35
#define SCR_SEC__fsrefclk_cpu2_xtal_cg_en 0x36
#define SCR_SEC__fsrefclk_cpu2_fs_rc_en 0x37
#define SCR_SEC__fsrefclk_cpu2_fs_xtal_en 0x38
#define SCR_SEC__fsrefclk_gpu1_src_sel_1_0 0x39
#define SCR_SEC__fsrefclk_gpu1_xtal_cg_en 0x3a
#define SCR_SEC__fsrefclk_gpu1_fs_rc_en 0x3b
#define SCR_SEC__fsrefclk_gpu1_fs_xtal_en 0x3c
#define SCR_SEC__fsrefclk_gpu2_src_sel_1_0 0x3d
#define SCR_SEC__fsrefclk_gpu2_xtal_cg_en 0x3e
#define SCR_SEC__fsrefclk_gpu2_fs_rc_en 0x3f
#define SCR_SEC__fsrefclk_gpu2_fs_xtal_en 0x40
#define SCR_SEC__fsrefclk_his_src_sel_1_0 0x41
#define SCR_SEC__fsrefclk_his_xtal_cg_en 0x42
#define SCR_SEC__fsrefclk_his_fs_rc_en 0x43
#define SCR_SEC__fsrefclk_his_fs_xtal_en 0x44
#define SCR_SEC__fsrefclk_vpu_src_sel_1_0 0x45
#define SCR_SEC__fsrefclk_vpu_xtal_cg_en 0x46
#define SCR_SEC__fsrefclk_vpu_fs_rc_en 0x47
#define SCR_SEC__fsrefclk_vpu_fs_xtal_en 0x48
#define SCR_SEC__fsrefclk_vsn_src_sel_1_0 0x49
#define SCR_SEC__fsrefclk_vsn_xtal_cg_en 0x4a
#define SCR_SEC__fsrefclk_vsn_fs_rc_en 0x4b
#define SCR_SEC__fsrefclk_vsn_fs_xtal_en 0x4c
#define SCR_SEC__fsrefclk_disp_src_sel_1_0 0x4d
#define SCR_SEC__fsrefclk_disp_xtal_cg_en 0x4e
#define SCR_SEC__fsrefclk_disp_fs_rc_en 0x4f
#define SCR_SEC__fsrefclk_disp_fs_xtal_en 0x50
#define SCR_SEC__ddr_ss_fsrefclk_src_sel_1_0 0x51
#define SCR_SEC__ddr_ss_fsrefclk_xtal_cg_en 0x52
#define SCR_SEC__ddr_ss_fsrefclk_fs_rc_en 0x53
#define SCR_SEC__ddr_ss_fsrefclk_fs_xtal_en 0x54
#define SCR_SEC__mac_resp_err_dis 0x55
#define SCR_SEC__mpc_ce2_resp_err_dis 0x56
#define SCR_SEC__mpc_iram2_resp_err_dis 0x57
#define SCR_SEC__mpc_iram3_resp_err_dis 0x58
#define SCR_SEC__mpc_iram4_resp_err_dis 0x59
#define SCR_SEC__mpc_sec_platform_resp_err_dis 0x5a
#define SCR_SEC__mpc_mp_platform_resp_err_dis 0x5b
#define SCR_SEC__mpc_romc2_resp_err_dis 0x5c
#define SCR_SEC__mpc_ospi2_resp_err_dis 0x5d
#define SCR_SEC__mpc_gic2_resp_err_dis 0x5e
#define SCR_SEC__mpc_gic3_resp_err_dis 0x5f
#define SCR_SEC__mpc_mu_resp_err_dis 0x60
#define SCR_SEC__ppc_apbdecmux2_resp_err_dis 0x61
#define SCR_SEC__ppc_apbdecmux3_resp_err_dis 0x62
#define SCR_SEC__ppc_ce2_resp_err_dis 0x63
#define SCR_SEC__ppc_apbdecmux4_resp_err_dis 0x64
#define SCR_SEC__ppc_apbdecmux5_resp_err_dis 0x65
#define SCR_SEC__ppc_apbdecmux6_resp_err_dis 0x66
#define SCR_SEC__ppc_apbdecmux7b_resp_err_dis 0x67
#define SCR_SEC__ppc_apbdecmux8_resp_err_dis 0x68
#define SCR_SEC__ppc_ddr_cfg_resp_err_dis 0x69
#define SCR_SEC__ppc_tcu_resp_err_dis 0x6a
#define SCR_SEC__ppc_cssys_resp_err_dis 0x6b
#define SCR_SEC__ppc_scr4k_sid_resp_err_dis 0x6c
#define SCR_SEC__ppc_scr4k_ssid_resp_err_dis 0x6d
#define SCR_SEC__mpc_pciex1_resp_err_dis 0x6e
#define SCR_SEC__mpc_pciex2_resp_err_dis 0x6f
#define SCR_SEC__mpc_ddr_resp_err_dis 0x70
#define SCR_SEC__mpc_vdsp_resp_err_dis 0x71
#define SCR_SEC__mpc_gic4_resp_err_dis 0x72
#define SCR_SEC__mpc_gic5_resp_err_dis 0x73
#define SCR_SEC__mpc_gpu1_resp_err_dis 0x74
#define SCR_SEC__mpc_gpu2_resp_err_dis 0x75
#define SCR_SEC__rpc_sec_resp_err_dis 0x76
#define SCR_SEC__rpc_soc_resp_err_dis 0x77
#define SCR_SEC__mpc_iram5_resp_err_dis 0x78
#define SCR_SEC__cr5_sec_dccminp_0 0x79
#define SCR_SEC__cr5_sec_dccminp2_0 0x7a
#define SCR_SEC__cr5_mp_dccminp_0 0x7b
#define SCR_SEC__cr5_mp_dccminp2_0 0x7c
#define SCR_SEC__cpu1_dbgen 0x7d
#define SCR_SEC__cpu1_niden 0x7e
#define SCR_SEC__cpu1_spiden 0x7f
#define SCR_SEC__cpu1_spniden 0x80
#define SCR_SEC__cpu2_rvbaraddr0_29_2 0x81
#define SCR_SEC__cpu2_rvbaraddr0_39_30 0x82
#define SCR_SEC__cpu1_rvbaraddr0_29_2 0x83
#define SCR_SEC__cpu1_rvbaraddr0_39_30 0x84
#define SCR_SEC__cpu1_rvbaraddr1_29_2 0x85
#define SCR_SEC__cpu1_rvbaraddr1_39_30 0x86
#define SCR_SEC__cpu1_rvbaraddr2_29_2 0x87
#define SCR_SEC__cpu1_rvbaraddr2_39_30 0x88
#define SCR_SEC__cpu1_rvbaraddr3_29_2 0x89
#define SCR_SEC__cpu1_rvbaraddr3_39_30 0x8a
#define SCR_SEC__pvt_sns_sec_fuse_pvt_11_0 0x8b
#define SCR_SEC__remap_cr5_sec_aw_addr_offset_19_0 0x8c
#define SCR_SEC__remap_cr5_sec_aw_remap_ovrd_en 0x8d
#define SCR_SEC__remap_cr5_sec_ar_addr_offset_19_0 0x8e
#define SCR_SEC__remap_cr5_sec_ar_remap_ovrd_en 0x8f
#define SCR_SEC__cr5_sec_dbgen 0x90
#define SCR_SEC__cr5_sec_niden 0x91
#define SCR_SEC__remap_cr5_mp_aw_addr_offset_19_0 0x92
#define SCR_SEC__remap_cr5_mp_aw_remap_en 0x93
#define SCR_SEC__remap_cr5_mp_ar_addr_offset_19_0 0x94
#define SCR_SEC__remap_cr5_mp_ar_remap_en 0x95
#define SCR_SEC__cr5_mp_dbgen 0x96
#define SCR_SEC__cr5_mp_niden 0x97
#define SCR_SEC__cssys_dbgen 0x98
#define SCR_SEC__cssys_niden 0x99
#define SCR_SEC__cssys_spiden 0x9a
#define SCR_SEC__cssys_spniden 0x9b
#define SCR_SEC__remap_ospi2_imagd_2nd_offset_19_0 0x9c
#define SCR_SEC__remap_ospi2_remap_en 0x9d
#define SCR_SEC__remap_ospi2_imagd_2nd_low_limit_19_0 0x9e
#define SCR_SEC__remap_ospi2_imagd_2nd_up_limit_19_0 0x9f
#define SCR_SEC__vdsp_altresetvec_31_4 0xa0
#define SCR_SEC__cmdtag_i_nocsheduler_bypss 0xa1
#define SCR_SEC__noc2ddr_fifo_wrap_bypass 0xa2
#define SCR_SEC__cpu1_rvbaraddr4_29_2 0xa3
#define SCR_SEC__cpu1_rvbaraddr4_39_30 0xa4
#define SCR_SEC__cpu1_rvbaraddr5_29_2 0xa5
#define SCR_SEC__cpu1_rvbaraddr5_39_30 0xa6
#define SCR_SEC__cssys_tp_maxdatasize_3_0 0xa7
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data1__oe 0xa8
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data3__oe 0xa9
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data5__oe 0xaa
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data7__oe 0xab
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data9__oe 0xac
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data11__oe 0xad
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data13__oe 0xae
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data15__oe 0xaf
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data17__oe 0xb0
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data19__oe 0xb1
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data21__oe 0xb2
#define SCR_SEC__iomux_wrap_ap_pio_disp_mux__data23__oe 0xb3
#define SCR_SEC__cpu2_dbgen 0xb4
#define SCR_SEC__cpu2_niden 0xb5
#define SCR_SEC__cpu2_spiden 0xb6
#define SCR_SEC__cpu2_spniden 0xb7
#define SCR_SEC__ce1_security_violation_7 0xb8
#define SCR_SEC__ce2_security_violation_7 0xb9
#define SCR_SEC__sec_storage1_secure_violation_7 0xba
#define SCR_SEC__sec_storage2_secure_violation_7 0xbb
#define SCR_SEC__dbg_mux_pu_sel1_1_0 0xbc
#define SCR_SEC__dbg_mux_pu_sel2_1_0 0xbd
#define SCR_SEC__pio_i2s_sc_sdo_sdi_ctrl_5_0 0xbe
#define SCR_SEC__mshc1_ddr_mode 0xbf
#define SCR_SEC__mshc1_phy_resetb_scr 0xc0
#define SCR_SEC__mshc2_ddr_mode 0xc1
#define SCR_SEC__mshc2_phy_resetb_scr 0xc2
#define SCR_SEC__mshc3_ddr_mode 0xc3
#define SCR_SEC__mshc4_ddr_mode 0xc4
#define SCR_SEC__remap_cr5_sec_aw_irq_en 0xc5
#define SCR_SEC__remap_cr5_sec_aw_irq_w1c 0xc6
#define SCR_SEC__remap_cr5_sec_ar_irq_en 0xc7
#define SCR_SEC__remap_cr5_sec_ar_irq_w1c 0xc8
#define SCR_SEC__remap_cr5_mp_aw_irq_en 0xc9
#define SCR_SEC__remap_cr5_mp_aw_irq_w1c 0xca
#define SCR_SEC__remap_cr5_mp_ar_irq_en 0xcb
#define SCR_SEC__remap_cr5_mp_ar_irq_w1c 0xcc
#define SCR_SEC__spi5_i_opmode 0xcd
#define SCR_SEC__spi6_i_opmode 0xce
#define SCR_SEC__spi7_i_opmode 0xcf
#define SCR_SEC__spi8_i_opmode 0xd0
#define SCR_SEC__timer3_lp_mode 0xd1
#define SCR_SEC__timer4_lp_mode 0xd2
#define SCR_SEC__timer5_lp_mode 0xd3
#define SCR_SEC__timer6_lp_mode 0xd4
#define SCR_SEC__timer7_lp_mode 0xd5
#define SCR_SEC__timer8_lp_mode 0xd6
#define SCR_SEC__vpu2_i_linebuffer_cfg_1_0 0xd7
#define SCR_SEC__sec_debug_mode 0xd8
#define SCR_SEC__eth2_pps_stretch_cfg_i_31_0 0xd9
#define SCR_SEC__io_ap_prefgen_vddio_gpio_c_lpm 0xda
#define SCR_SEC__io_ap_prefgen_vddio_gpio_d_lpm 0xdb
#define SCR_SEC__io_ap_prefgen_vddio_qspi2_lpm 0xdc
#define SCR_SEC__io_ap_prefgen_vddio_rgmii2_lpm 0xdd
#define SCR_SEC__io_ap_prefgen_vddio_i2s_sc_lpm 0xde
#define SCR_SEC__io_ap_prefgen_vddio_i2s_mc_lpm 0xdf
#define SCR_SEC__ddr_ss_pwrokin_aon 0xe0
#define SCR_SEC__noc_main_disp_press_hurry_en 0xe1
#define SCR_SEC__noc_main_nondisp_press_hurry_en 0xe2
#define SCR_SEC___spare4spi_3_0 0xe3
#define SCR_SEC__canfd5_canfd_debounce_time_3_0 0xe4
#define SCR_SEC__canfd5_ipg_stop 0xe5
#define SCR_SEC__canfd5_ipg_doze 0xe6
#define SCR_SEC__canfd6_canfd_debounce_time_3_0 0xe7
#define SCR_SEC__canfd6_ipg_stop 0xe8
#define SCR_SEC__canfd6_ipg_doze 0xe9
#define SCR_SEC__canfd7_canfd_debounce_time_3_0 0xea
#define SCR_SEC__canfd7_ipg_stop 0xeb
#define SCR_SEC__canfd7_ipg_doze 0xec
#define SCR_SEC__canfd8_canfd_debounce_time_3_0 0xed
#define SCR_SEC__canfd8_ipg_stop 0xee
#define SCR_SEC__canfd8_ipg_doze 0xef
#define SCR_SEC__ddr_ss_csysreq_ddrc 0xf0
#define SCR_SEC__cmdtag_i_cmftag_cfg_aful_th_2_0 0xf1
#define SCR_SEC__eth2_csysreq_i 0xf2
#define SCR_SEC__eth2_cmp_sel 0xf3
#define SCR_SEC__eth2_cpt_sel 0xf4
#define SCR_SEC__eth2_phy_intf_sel_i_2_0 0xf5
#define SCR_SEC__eth2_sbd_flowctrl_i_4_0 0xf6
#define SCR_SEC__eth2_rmii_clk_oe 0xf7
#define SCR_SEC__eth2_cap_comp_0_oe 0xf8
#define SCR_SEC__eth2_cap_comp_1_oe 0xf9
#define SCR_SEC__eth2_cap_comp_2_oe 0xfa
#define SCR_SEC__gpu1_core_clk_dis 0xfb
#define SCR_SEC__gpu1_sys_clk_dis 0xfc
#define SCR_SEC__gpu1_mem_clk_dis 0xfd
#define SCR_SEC__gpu1_debug_enable 0xfe
#define SCR_SEC__gpu2_core_clk_dis 0xff
#define SCR_SEC__gpu2_sys_clk_dis 0x100
#define SCR_SEC__gpu2_mem_clk_dis 0x101
#define SCR_SEC__gpu2_debug_enable 0x102
#define SCR_SEC__pcie_ss_i_pciex1_mstr_csysreq 0x103
#define SCR_SEC__pcie_ss_i_pciex1_slv_csysreq 0x104
#define SCR_SEC__pcie_ss_i_pciex2_mstr_csysreq 0x105
#define SCR_SEC__pcie_ss_i_pciex2_slv_csysreq 0x106
#define SCR_SEC__tbu0_pmusnapshot_req 0x107
#define SCR_SEC__tbu0_qreqn_cg 0x108
#define SCR_SEC__tbu1_pmusnapshot_req 0x109
#define SCR_SEC__tbu1_qreqn_cg 0x10a
#define SCR_SEC__tbu2_pmusnapshot_req 0x10b
#define SCR_SEC__tbu2_qreqn_cg 0x10c
#define SCR_SEC__tbu3_pmusnapshot_req 0x10d
#define SCR_SEC__tbu3_qreqn_cg 0x10e
#define SCR_SEC__tbu4_pmusnapshot_req 0x10f
#define SCR_SEC__tbu4_qreqn_cg 0x110
#define SCR_SEC__tbu5_pmusnapshot_req 0x111
#define SCR_SEC__tbu5_qreqn_cg 0x112
#define SCR_SEC__tbu6_pmusnapshot_req 0x113
#define SCR_SEC__tbu6_qreqn_cg 0x114
#define SCR_SEC__tbu8_pmusnapshot_req 0x115
#define SCR_SEC__tbu8_qreqn_cg 0x116
#define SCR_SEC__tbu9_pmusnapshot_req 0x117
#define SCR_SEC__tbu9_qreqn_cg 0x118
#define SCR_SEC__tbu10_pmusnapshot_req 0x119
#define SCR_SEC__tbu10_qreqn_cg 0x11a
#define SCR_SEC__tbu14_pmusnapshot_req 0x11b
#define SCR_SEC__tbu14_qreqn_cg 0x11c
#define SCR_SEC__tbu15_pmusnapshot_req 0x11d
#define SCR_SEC__tbu15_qreqn_cg 0x11e
#define SCR_SEC__tcu_pmusnapshot_req 0x11f
#define SCR_SEC__tcu_qreqn_cg 0x120
#define SCR_SEC__usb_ss_i_usb1_xm_csysreq 0x121
#define SCR_SEC__usb_ss_i_usb2_xm_csysreq 0x122
#define SCR_SEC__vdsp_statvectorsel 0x123
#define SCR_SEC__vdsp_runstall 0x124
#define SCR_SEC__vdsp_debug_enable 0x125
#define SCR_SEC__noc_sec_m_0_mainsgleccerr_siglat_scr_clr 0x126
#define SCR_SEC__noc_sec_m_1_mainsgleccerr_siglat_scr_clr 0x127
#define SCR_SEC__noc_sec_m_2_mainsgleccerr_siglat_scr_clr 0x128
#define SCR_SEC__noc_sec_m_3_mainsgleccerr_siglat_scr_clr 0x129
#define SCR_SEC__noc_sec_m_5_mainsglaraddreccerr_siglat_scr_clr 0x12a
#define SCR_SEC__noc_sec_m_5_mainsglawaddreccerr_siglat_scr_clr 0x12b
#define SCR_SEC__noc_sec_m_5_mainsgldataeccerr_siglat_scr_clr 0x12c
#define SCR_SEC__noc_sec_s_0_mainsgleccerr_siglat_scr_clr 0x12d
#define SCR_SEC__noc_sec_s_1_mainsgleccerr_siglat_scr_clr 0x12e
#define SCR_SEC__noc_sec_s_2_mainsgldataeccerr_siglat_scr_clr 0x12f
#define SCR_SEC__noc_sec_s_3_mainsgldataeccerr_siglat_scr_clr 0x130
#define SCR_SEC__noc_sec_s_13_mainsgldataeccerr_siglat_scr_clr 0x131
#define SCR_SEC__noc_sec_s_14_mainsgldataeccerr_siglat_scr_clr 0x132
#define SCR_SEC__noc_sec_s_17_mainsgldataeccerr_siglat_scr_clr 0x133
#define SCR_SEC__noc_main_m_11_mainsglaraddreccerr_siglat_scr_clr 0x134
#define SCR_SEC__noc_main_m_11_mainsglawaddreccerr_siglat_scr_clr 0x135
#define SCR_SEC__noc_main_m_11_mainsgldataeccerr_siglat_scr_clr 0x136
#define SCR_SEC__noc_main_m_12_mainsglaraddreccerr_siglat_scr_clr 0x137
#define SCR_SEC__noc_main_m_12_mainsglawaddreccerr_siglat_scr_clr 0x138
#define SCR_SEC__noc_main_m_12_mainsgldataeccerr_siglat_scr_clr 0x139
#define SCR_SEC__noc_main_m_24_mainsglaraddreccerr_siglat_scr_clr 0x13a
#define SCR_SEC__noc_main_m_24_mainsglawaddreccerr_siglat_scr_clr 0x13b
#define SCR_SEC__noc_main_m_24_mainsgldataeccerr_siglat_scr_clr 0x13c
#define SCR_SEC__noc_main_s_0_sbp_mainsgldataeccerr_siglat_scr_clr 0x13d
#define SCR_SEC__noc_main_s_3_mainsgldataeccerr_siglat_scr_clr 0x13e
#define SCR_SEC__noc_main_s_4_mainsgldataeccerr_siglat_scr_clr 0x13f
#define SCR_SEC__noc_main_s_11_mainsgldataeccerr_siglat_scr_clr 0x140
#define SCR_SEC__noc_vsn_m_0_mainsglaraddreccerr_siglat_scr_clr 0x141
#define SCR_SEC__noc_vsn_m_0_mainsglawaddreccerr_siglat_scr_clr 0x142
#define SCR_SEC__noc_vsn_m_0_mainsgldataeccerr_siglat_scr_clr 0x143
#define SCR_SEC__noc_vsn_m_1_mainsglaraddreccerr_siglat_scr_clr 0x144
#define SCR_SEC__noc_vsn_m_1_mainsglawaddreccerr_siglat_scr_clr 0x145
#define SCR_SEC__noc_vsn_m_1_mainsgldataeccerr_siglat_scr_clr 0x146
#define SCR_SEC__noc_vsn_m_2_mainsglaraddreccerr_siglat_scr_clr 0x147
#define SCR_SEC__noc_vsn_m_2_mainsglawaddreccerr_siglat_scr_clr 0x148
#define SCR_SEC__noc_vsn_m_2_mainsgldataeccerr_siglat_scr_clr 0x149
#define SCR_SEC__noc_vsn_s_0_mainsgldataeccerr_siglat_scr_clr 0x14a
#define SCR_SEC__noc_vsn_s_3_mainsgldataeccerr_siglat_scr_clr 0x14b
#define SCR_SEC__vdsp_doubleexceptionerror_siglat_scr_clr 0x14c
#define SCR_SEC__cr5_sec_aximcorr0_siglat_scr_clr 0x14d
#define SCR_SEC__cr5_sec_axiscorr0_siglat_scr_clr 0x14e
#define SCR_SEC__cr5_sec_ppxcorr0_siglat_scr_clr 0x14f
#define SCR_SEC__cr5_sec_pphcorr0_siglat_scr_clr 0x150
#define SCR_SEC__cr5_sec_aximfatal0_0_siglat_scr_clr 0x151
#define SCR_SEC__cr5_sec_aximfatal0_1_siglat_scr_clr 0x152
#define SCR_SEC__cr5_sec_aximfatal0_2_siglat_scr_clr 0x153
#define SCR_SEC__cr5_sec_aximfatal0_3_siglat_scr_clr 0x154
#define SCR_SEC__cr5_sec_aximfatal0_4_siglat_scr_clr 0x155
#define SCR_SEC__cr5_sec_axisfatal0_0_siglat_scr_clr 0x156
#define SCR_SEC__cr5_sec_axisfatal0_1_siglat_scr_clr 0x157
#define SCR_SEC__cr5_sec_axisfatal0_2_siglat_scr_clr 0x158
#define SCR_SEC__cr5_sec_axisfatal0_3_siglat_scr_clr 0x159
#define SCR_SEC__cr5_sec_axisfatal0_4_siglat_scr_clr 0x15a
#define SCR_SEC__cr5_sec_ppxfatal0_0_siglat_scr_clr 0x15b
#define SCR_SEC__cr5_sec_ppxfatal0_1_siglat_scr_clr 0x15c
#define SCR_SEC__cr5_sec_ppxfatal0_2_siglat_scr_clr 0x15d
#define SCR_SEC__cr5_sec_ppxfatal0_3_siglat_scr_clr 0x15e
#define SCR_SEC__cr5_sec_ppxfatal0_4_siglat_scr_clr 0x15f
#define SCR_SEC__cr5_sec_dccmout_0_siglat_scr_clr 0x160
#define SCR_SEC__cr5_sec_dccmout2_0_siglat_scr_clr 0x161
#define SCR_SEC__cr5_mp_aximcorr0_siglat_scr_clr 0x162
#define SCR_SEC__cr5_mp_axiscorr0_siglat_scr_clr 0x163
#define SCR_SEC__cr5_mp_ppxcorr0_siglat_scr_clr 0x164
#define SCR_SEC__cr5_mp_pphcorr0_siglat_scr_clr 0x165
#define SCR_SEC__cr5_mp_aximfatal0_0_siglat_scr_clr 0x166
#define SCR_SEC__cr5_mp_aximfatal0_1_siglat_scr_clr 0x167
#define SCR_SEC__cr5_mp_aximfatal0_2_siglat_scr_clr 0x168
#define SCR_SEC__cr5_mp_aximfatal0_3_siglat_scr_clr 0x169
#define SCR_SEC__cr5_mp_aximfatal0_4_siglat_scr_clr 0x16a
#define SCR_SEC__cr5_mp_axisfatal0_0_siglat_scr_clr 0x16b
#define SCR_SEC__cr5_mp_axisfatal0_1_siglat_scr_clr 0x16c
#define SCR_SEC__cr5_mp_axisfatal0_2_siglat_scr_clr 0x16d
#define SCR_SEC__cr5_mp_axisfatal0_3_siglat_scr_clr 0x16e
#define SCR_SEC__cr5_mp_axisfatal0_4_siglat_scr_clr 0x16f
#define SCR_SEC__cr5_mp_ppxfatal0_0_siglat_scr_clr 0x170
#define SCR_SEC__cr5_mp_ppxfatal0_1_siglat_scr_clr 0x171
#define SCR_SEC__cr5_mp_ppxfatal0_2_siglat_scr_clr 0x172
#define SCR_SEC__cr5_mp_ppxfatal0_3_siglat_scr_clr 0x173
#define SCR_SEC__cr5_mp_ppxfatal0_4_siglat_scr_clr 0x174
#define SCR_SEC__cr5_mp_dccmout_0_siglat_scr_clr 0x175
#define SCR_SEC__cr5_mp_dccmout2_0_siglat_scr_clr 0x176
#define SCR_SEC__can9_canfd_debounce_time_3_0 0x177
#define SCR_SEC__can9_ipg_stop 0x178
#define SCR_SEC__can9_ipg_doze 0x179
#define SCR_SEC__can10_canfd_debounce_time_3_0 0x17a
#define SCR_SEC__can10_ipg_stop 0x17b
#define SCR_SEC__can10_ipg_doze 0x17c
#define SCR_SEC__can11_canfd_debounce_time_3_0 0x17d
#define SCR_SEC__can11_ipg_stop 0x17e
#define SCR_SEC__can11_ipg_doze 0x17f
#define SCR_SEC__can12_canfd_debounce_time_3_0 0x180
#define SCR_SEC__can12_ipg_stop 0x181
#define SCR_SEC__can12_ipg_doze 0x182
#define SCR_SEC__can13_canfd_debounce_time_3_0 0x183
#define SCR_SEC__can13_ipg_stop 0x184
#define SCR_SEC__can13_ipg_doze 0x185
#define SCR_SEC__can14_canfd_debounce_time_3_0 0x186
#define SCR_SEC__can14_ipg_stop 0x187
#define SCR_SEC__can14_ipg_doze 0x188
#define SCR_SEC__can15_canfd_debounce_time_3_0 0x189
#define SCR_SEC__can15_ipg_stop 0x18a
#define SCR_SEC__can15_ipg_doze 0x18b
#define SCR_SEC__can16_canfd_debounce_time_3_0 0x18c
#define SCR_SEC__can16_ipg_stop 0x18d
#define SCR_SEC__can16_ipg_doze 0x18e
#define SCR_SEC__can17_canfd_debounce_time_3_0 0x18f
#define SCR_SEC__can17_ipg_stop 0x190
#define SCR_SEC__can17_ipg_doze 0x191
#define SCR_SEC__can18_canfd_debounce_time_3_0 0x192
#define SCR_SEC__can18_ipg_stop 0x193
#define SCR_SEC__can18_ipg_doze 0x194
#define SCR_SEC__can19_canfd_debounce_time_3_0 0x195
#define SCR_SEC__can19_ipg_stop 0x196
#define SCR_SEC__can19_ipg_doze 0x197
#define SCR_SEC__can20_canfd_debounce_time_3_0 0x198
#define SCR_SEC__can20_ipg_stop 0x199
#define SCR_SEC__can20_ipg_doze 0x19a
#define SCR_SEC__canfd5_ipg_stop_ack 0x19b
#define SCR_SEC__canfd5_can_lpm_ack 0x19c
#define SCR_SEC__canfd6_ipg_stop_ack 0x19d
#define SCR_SEC__canfd6_can_lpm_ack 0x19e
#define SCR_SEC__canfd7_ipg_stop_ack 0x19f
#define SCR_SEC__canfd7_can_lpm_ack 0x1a0
#define SCR_SEC__canfd8_ipg_stop_ack 0x1a1
#define SCR_SEC__canfd8_can_lpm_ack 0x1a2
#define SCR_SEC__ddr_ss_csysack_ddrc 0x1a3
#define SCR_SEC__ddr_ss_cactive_ddrc 0x1a4
#define SCR_SEC__cmdtag_o_cmdtag_fifo_ovf 0x1a5
#define SCR_SEC__eth2_csysack_o 0x1a6
#define SCR_SEC__eth2_cactive_o 0x1a7
#define SCR_SEC__gpu1_idle 0x1a8
#define SCR_SEC__gpu2_idle 0x1a9
#define SCR_SEC__pcie_ss_o_pciex1_mstr_csysack 0x1aa
#define SCR_SEC__pcie_ss_o_pciex1_mstr_cactive 0x1ab
#define SCR_SEC__pcie_ss_o_pciex1_slv_csysack 0x1ac
#define SCR_SEC__pcie_ss_o_pciex1_slv_cactive 0x1ad
#define SCR_SEC__pcie_ss_o_pciex2_mstr_csysack 0x1ae
#define SCR_SEC__pcie_ss_o_pciex2_mstr_cactive 0x1af
#define SCR_SEC__pcie_ss_o_pciex2_slv_csysack 0x1b0
#define SCR_SEC__pcie_ss_o_pciex2_slv_cactive 0x1b1
#define SCR_SEC__tbu0_pmusnapshot_ack 0x1b2
#define SCR_SEC__tbu0_qacceptn_cg 0x1b3
#define SCR_SEC__tbu0_qactive_cg 0x1b4
#define SCR_SEC__tbu0_qdeny_cg 0x1b5
#define SCR_SEC__tbu1_pmusnapshot_ack 0x1b6
#define SCR_SEC__tbu1_qacceptn_cg 0x1b7
#define SCR_SEC__tbu1_qactive_cg 0x1b8
#define SCR_SEC__tbu1_qdeny_cg 0x1b9
#define SCR_SEC__tbu2_pmusnapshot_ack 0x1ba
#define SCR_SEC__tbu2_qacceptn_cg 0x1bb
#define SCR_SEC__tbu2_qactive_cg 0x1bc
#define SCR_SEC__tbu2_qdeny_cg 0x1bd
#define SCR_SEC__tbu3_pmusnapshot_ack 0x1be
#define SCR_SEC__tbu3_qacceptn_cg 0x1bf
#define SCR_SEC__tbu3_qactive_cg 0x1c0
#define SCR_SEC__tbu3_qdeny_cg 0x1c1
#define SCR_SEC__tbu4_pmusnapshot_ack 0x1c2
#define SCR_SEC__tbu4_qacceptn_cg 0x1c3
#define SCR_SEC__tbu4_qactive_cg 0x1c4
#define SCR_SEC__tbu4_qdeny_cg 0x1c5
#define SCR_SEC__tbu5_pmusnapshot_ack 0x1c6
#define SCR_SEC__tbu5_qacceptn_cg 0x1c7
#define SCR_SEC__tbu5_qactive_cg 0x1c8
#define SCR_SEC__tbu5_qdeny_cg 0x1c9
#define SCR_SEC__tbu6_pmusnapshot_ack 0x1ca
#define SCR_SEC__tbu6_qacceptn_cg 0x1cb
#define SCR_SEC__tbu6_qactive_cg 0x1cc
#define SCR_SEC__tbu6_qdeny_cg 0x1cd
#define SCR_SEC__tbu8_pmusnapshot_ack 0x1ce
#define SCR_SEC__tbu8_qacceptn_cg 0x1cf
#define SCR_SEC__tbu8_qactive_cg 0x1d0
#define SCR_SEC__tbu8_qdeny_cg 0x1d1
#define SCR_SEC__tbu9_pmusnapshot_ack 0x1d2
#define SCR_SEC__tbu9_qacceptn_cg 0x1d3
#define SCR_SEC__tbu9_qactive_cg 0x1d4
#define SCR_SEC__tbu9_qdeny_cg 0x1d5
#define SCR_SEC__tbu10_pmusnapshot_ack 0x1d6
#define SCR_SEC__tbu10_qacceptn_cg 0x1d7
#define SCR_SEC__tbu10_qactive_cg 0x1d8
#define SCR_SEC__tbu10_qdeny_cg 0x1d9
#define SCR_SEC__tbu14_pmusnapshot_ack 0x1da
#define SCR_SEC__tbu14_qacceptn_cg 0x1db
#define SCR_SEC__tbu14_qactive_cg 0x1dc
#define SCR_SEC__tbu14_qdeny_cg 0x1dd
#define SCR_SEC__tbu15_pmusnapshot_ack 0x1de
#define SCR_SEC__tbu15_qacceptn_cg 0x1df
#define SCR_SEC__tbu15_qactive_cg 0x1e0
#define SCR_SEC__tbu15_qdeny_cg 0x1e1
#define SCR_SEC__tcu_pmusnapshot_ack 0x1e2
#define SCR_SEC__tcu_qacceptn_cg 0x1e3
#define SCR_SEC__tcu_qactive_cg 0x1e4
#define SCR_SEC__tcu_qdeny_cg 0x1e5
#define SCR_SEC__usb_ss_o_usb1_xm_csysack 0x1e6
#define SCR_SEC__usb_ss_o_usb1_xm_cactive 0x1e7
#define SCR_SEC__usb_ss_o_usb2_xm_csysack 0x1e8
#define SCR_SEC__usb_ss_o_usb2_xm_cactive 0x1e9
#define SCR_SEC__vdsp_parithmeticexception 0x1ea
#define SCR_SEC__noc_sec_m_0_mainsgleccerr_siglat_scr_clr_ack 0x1eb
#define SCR_SEC__noc_sec_m_1_mainsgleccerr_siglat_scr_clr_ack 0x1ec
#define SCR_SEC__noc_sec_m_2_mainsgleccerr_siglat_scr_clr_ack 0x1ed
#define SCR_SEC__noc_sec_m_3_mainsgleccerr_siglat_scr_clr_ack 0x1ee
#define SCR_SEC__noc_sec_m_5_mainsglaraddreccerr_siglat_scr_clr_ack 0x1ef
#define SCR_SEC__noc_sec_m_5_mainsglawaddreccerr_siglat_scr_clr_ack 0x1f0
#define SCR_SEC__noc_sec_m_5_mainsgldataeccerr_siglat_scr_clr_ack 0x1f1
#define SCR_SEC__noc_sec_s_0_mainsgleccerr_siglat_scr_clr_ack 0x1f2
#define SCR_SEC__noc_sec_s_1_mainsgleccerr_siglat_scr_clr_ack 0x1f3
#define SCR_SEC__noc_sec_s_2_mainsgldataeccerr_siglat_scr_clr_ack 0x1f4
#define SCR_SEC__noc_sec_s_3_mainsgldataeccerr_siglat_scr_clr_ack 0x1f5
#define SCR_SEC__noc_sec_s_13_mainsgldataeccerr_siglat_scr_clr_ack 0x1f6
#define SCR_SEC__noc_sec_s_14_mainsgldataeccerr_siglat_scr_clr_ack 0x1f7
#define SCR_SEC__noc_sec_s_17_mainsgldataeccerr_siglat_scr_clr_ack 0x1f8
#define SCR_SEC__noc_main_m_11_mainsglaraddreccerr_siglat_scr_clr_ack 0x1f9
#define SCR_SEC__noc_main_m_11_mainsglawaddreccerr_siglat_scr_clr_ack 0x1fa
#define SCR_SEC__noc_main_m_11_mainsgldataeccerr_siglat_scr_clr_ack 0x1fb
#define SCR_SEC__noc_main_m_12_mainsglaraddreccerr_siglat_scr_clr_ack 0x1fc
#define SCR_SEC__noc_main_m_12_mainsglawaddreccerr_siglat_scr_clr_ack 0x1fd
#define SCR_SEC__noc_main_m_12_mainsgldataeccerr_siglat_scr_clr_ack 0x1fe
#define SCR_SEC__noc_main_m_24_mainsglaraddreccerr_siglat_scr_clr_ack 0x1ff
#define SCR_SEC__noc_main_m_24_mainsglawaddreccerr_siglat_scr_clr_ack 0x200
#define SCR_SEC__noc_main_m_24_mainsgldataeccerr_siglat_scr_clr_ack 0x201
#define SCR_SEC__noc_main_s_0_sbp_mainsgldataeccerr_siglat_scr_clr_ack 0x202
#define SCR_SEC__noc_main_s_3_mainsgldataeccerr_siglat_scr_clr_ack 0x203
#define SCR_SEC__noc_main_s_4_mainsgldataeccerr_siglat_scr_clr_ack 0x204
#define SCR_SEC__noc_main_s_11_mainsgldataeccerr_siglat_scr_clr_ack 0x205
#define SCR_SEC__noc_vsn_m_0_mainsglaraddreccerr_siglat_scr_clr_ack 0x206
#define SCR_SEC__noc_vsn_m_0_mainsglawaddreccerr_siglat_scr_clr_ack 0x207
#define SCR_SEC__noc_vsn_m_0_mainsgldataeccerr_siglat_scr_clr_ack 0x208
#define SCR_SEC__noc_vsn_m_1_mainsglaraddreccerr_siglat_scr_clr_ack 0x209
#define SCR_SEC__noc_vsn_m_1_mainsglawaddreccerr_siglat_scr_clr_ack 0x20a
#define SCR_SEC__noc_vsn_m_1_mainsgldataeccerr_siglat_scr_clr_ack 0x20b
#define SCR_SEC__noc_vsn_m_2_mainsglaraddreccerr_siglat_scr_clr_ack 0x20c
#define SCR_SEC__noc_vsn_m_2_mainsglawaddreccerr_siglat_scr_clr_ack 0x20d
#define SCR_SEC__noc_vsn_m_2_mainsgldataeccerr_siglat_scr_clr_ack 0x20e
#define SCR_SEC__noc_vsn_s_0_mainsgldataeccerr_siglat_scr_clr_ack 0x20f
#define SCR_SEC__noc_vsn_s_3_mainsgldataeccerr_siglat_scr_clr_ack 0x210
#define SCR_SEC__vdsp_doubleexceptionerror_siglat_scr_clr_ack 0x211
#define SCR_SEC__cr5_sec_aximcorr0_siglat_scr_clr_ack 0x212
#define SCR_SEC__cr5_sec_axiscorr0_siglat_scr_clr_ack 0x213
#define SCR_SEC__cr5_sec_ppxcorr0_siglat_scr_clr_ack 0x214
#define SCR_SEC__cr5_sec_pphcorr0_siglat_scr_clr_ack 0x215
#define SCR_SEC__cr5_sec_aximfatal0_0_siglat_scr_clr_ack 0x216
#define SCR_SEC__cr5_sec_aximfatal0_1_siglat_scr_clr_ack 0x217
#define SCR_SEC__cr5_sec_aximfatal0_2_siglat_scr_clr_ack 0x218
#define SCR_SEC__cr5_sec_aximfatal0_3_siglat_scr_clr_ack 0x219
#define SCR_SEC__cr5_sec_aximfatal0_4_siglat_scr_clr_ack 0x21a
#define SCR_SEC__cr5_sec_axisfatal0_0_siglat_scr_clr_ack 0x21b
#define SCR_SEC__cr5_sec_axisfatal0_1_siglat_scr_clr_ack 0x21c
#define SCR_SEC__cr5_sec_axisfatal0_2_siglat_scr_clr_ack 0x21d
#define SCR_SEC__cr5_sec_axisfatal0_3_siglat_scr_clr_ack 0x21e
#define SCR_SEC__cr5_sec_axisfatal0_4_siglat_scr_clr_ack 0x21f
#define SCR_SEC__cr5_sec_ppxfatal0_0_siglat_scr_clr_ack 0x220
#define SCR_SEC__cr5_sec_ppxfatal0_1_siglat_scr_clr_ack 0x221
#define SCR_SEC__cr5_sec_ppxfatal0_2_siglat_scr_clr_ack 0x222
#define SCR_SEC__cr5_sec_ppxfatal0_3_siglat_scr_clr_ack 0x223
#define SCR_SEC__cr5_sec_ppxfatal0_4_siglat_scr_clr_ack 0x224
#define SCR_SEC__cr5_sec_dccmout_0_siglat_scr_clr_ack 0x225
#define SCR_SEC__cr5_sec_dccmout2_0_siglat_scr_clr_ack 0x226
#define SCR_SEC__cr5_mp_aximcorr0_siglat_scr_clr_ack 0x227
#define SCR_SEC__cr5_mp_axiscorr0_siglat_scr_clr_ack 0x228
#define SCR_SEC__cr5_mp_ppxcorr0_siglat_scr_clr_ack 0x229
#define SCR_SEC__cr5_mp_pphcorr0_siglat_scr_clr_ack 0x22a
#define SCR_SEC__cr5_mp_aximfatal0_0_siglat_scr_clr_ack 0x22b
#define SCR_SEC__cr5_mp_aximfatal0_1_siglat_scr_clr_ack 0x22c
#define SCR_SEC__cr5_mp_aximfatal0_2_siglat_scr_clr_ack 0x22d
#define SCR_SEC__cr5_mp_aximfatal0_3_siglat_scr_clr_ack 0x22e
#define SCR_SEC__cr5_mp_aximfatal0_4_siglat_scr_clr_ack 0x22f
#define SCR_SEC__cr5_mp_axisfatal0_0_siglat_scr_clr_ack 0x230
#define SCR_SEC__cr5_mp_axisfatal0_1_siglat_scr_clr_ack 0x231
#define SCR_SEC__cr5_mp_axisfatal0_2_siglat_scr_clr_ack 0x232
#define SCR_SEC__cr5_mp_axisfatal0_3_siglat_scr_clr_ack 0x233
#define SCR_SEC__cr5_mp_axisfatal0_4_siglat_scr_clr_ack 0x234
#define SCR_SEC__cr5_mp_ppxfatal0_0_siglat_scr_clr_ack 0x235
#define SCR_SEC__cr5_mp_ppxfatal0_1_siglat_scr_clr_ack 0x236
#define SCR_SEC__cr5_mp_ppxfatal0_2_siglat_scr_clr_ack 0x237
#define SCR_SEC__cr5_mp_ppxfatal0_3_siglat_scr_clr_ack 0x238
#define SCR_SEC__cr5_mp_ppxfatal0_4_siglat_scr_clr_ack 0x239
#define SCR_SEC__cr5_mp_dccmout_0_siglat_scr_clr_ack 0x23a
#define SCR_SEC__cr5_mp_dccmout2_0_siglat_scr_clr_ack 0x23b
#define SCR_SEC__can9_ipg_stop_ack 0x23c
#define SCR_SEC__can9_can_lpm_ack 0x23d
#define SCR_SEC__can10_ipg_stop_ack 0x23e
#define SCR_SEC__can10_can_lpm_ack 0x23f
#define SCR_SEC__can11_ipg_stop_ack 0x240
#define SCR_SEC__can11_can_lpm_ack 0x241
#define SCR_SEC__can12_ipg_stop_ack 0x242
#define SCR_SEC__can12_can_lpm_ack 0x243
#define SCR_SEC__can13_ipg_stop_ack 0x244
#define SCR_SEC__can13_can_lpm_ack 0x245
#define SCR_SEC__can14_ipg_stop_ack 0x246
#define SCR_SEC__can14_can_lpm_ack 0x247
#define SCR_SEC__can15_ipg_stop_ack 0x248
#define SCR_SEC__can15_can_lpm_ack 0x249
#define SCR_SEC__can16_ipg_stop_ack 0x24a
#define SCR_SEC__can16_can_lpm_ack 0x24b
#define SCR_SEC__can17_ipg_stop_ack 0x24c
#define SCR_SEC__can17_can_lpm_ack 0x24d
#define SCR_SEC__can18_ipg_stop_ack 0x24e
#define SCR_SEC__can18_can_lpm_ack 0x24f
#define SCR_SEC__can19_ipg_stop_ack 0x250
#define SCR_SEC__can19_can_lpm_ack 0x251
#define SCR_SEC__can20_ipg_stop_ack 0x252
#define SCR_SEC__can20_can_lpm_ack 0x253
#define SCR_SEC__rstgen_saf_boot_mode_scr_3_0 0x254
#define SCR_SEC__efusec_manu_cfg_87_64 0x255
#define SCR_SEC__efusec_misc_cfg_7 0x256
#define SCR_SEC__efusec_manu_cfg_88 0x257
#define SCR_SEC__efusec_fa_cfg_0 0x258
#define SCR_SEC__rstgen_sec_main_rst_b_and_main_gating_en 0x259
#define SCR_SEC__noc_sec_m_0_i_mainnopendingtrans 0x25a
#define SCR_SEC__noc_sec_m_1_i_mainnopendingtrans 0x25b
#define SCR_SEC__noc_sec_m_2_i_mainnopendingtrans 0x25c
#define SCR_SEC__noc_sec_m_3_i_mainnopendingtrans 0x25d
#define SCR_SEC__noc_sec_m_5_i_mainnopendingtrans 0x25e
#define SCR_SEC__noc_sec_m_6_i_mainnopendingtrans 0x25f
#define SCR_SEC__noc_sec_m_7_i_mainnopendingtrans 0x260
#define SCR_SEC__noc_sec_m_8_i_mainnopendingtrans 0x261
#define SCR_SEC__noc_sec_m_9_i_mainnopendingtrans 0x262
#define SCR_SEC__noc_sec_s_0_t_mainnopendingtrans 0x263
#define SCR_SEC__noc_sec_s_1_t_mainnopendingtrans 0x264
#define SCR_SEC__noc_sec_s_2_t_mainnopendingtrans 0x265
#define SCR_SEC__noc_sec_s_3_t_mainnopendingtrans 0x266
#define SCR_SEC__noc_sec_s_4_t_mainnopendingtrans 0x267
#define SCR_SEC__noc_sec_s_5_t_mainnopendingtrans 0x268
#define SCR_SEC__noc_sec_s_6_t_mainnopendingtrans 0x269
#define SCR_SEC__noc_sec_s_9_t_mainnopendingtrans 0x26a
#define SCR_SEC__noc_sec_s_10_t_mainnopendingtrans 0x26b
#define SCR_SEC__noc_sec_s_11_t_mainnopendingtrans 0x26c
#define SCR_SEC__noc_sec_s_12_t_mainnopendingtrans 0x26d
#define SCR_SEC__noc_sec_s_13_t_mainnopendingtrans 0x26e
#define SCR_SEC__noc_sec_s_14_t_mainnopendingtrans 0x26f
#define SCR_SEC__noc_sec_s_15_t_mainnopendingtrans 0x270
#define SCR_SEC__noc_sec_s_16_t_mainnopendingtrans 0x271
#define SCR_SEC__noc_sec_s_17_t_mainnopendingtrans 0x272
#define SCR_SEC__noc_sec_s_18_t_mainnopendingtrans 0x273
#define SCR_SEC__noc_sec_s_19_t_mainnopendingtrans 0x274
#define SCR_SEC__noc_sec_s_20_t_mainnopendingtrans 0x275
#define SCR_SEC__noc_sec_s_21_t_mainnopendingtrans 0x276
#define SCR_SEC__noc_sec_s_22_t_mainnopendingtrans 0x277
#define SCR_SEC__noc_sec_s_23_t_mainnopendingtrans 0x278
#define SCR_SEC__noc_sec_s_24_t_mainnopendingtrans 0x279
#define SCR_SEC__noc_sec_s_25_t_mainnopendingtrans 0x27a
#define SCR_SEC__noc_sec_s_26_t_mainnopendingtrans 0x27b
#define SCR_SEC__noc_sec_s_27_t_mainnopendingtrans 0x27c
#define SCR_SEC__noc_sec_s_28_t_mainnopendingtrans 0x27d
#define SCR_SEC__noc_sec_s_29_t_mainnopendingtrans 0x27e
#define SCR_SEC__noc_sec_s_30_t_mainnopendingtrans 0x27f
#define SCR_SEC__noc_sec_svreg_mainnopendingtrans 0x280
#define SCR_SEC__noc_sec_svreg_t_mainnopendingtrans 0x281
#define SCR_SEC__noc_sec_m_m_0_i_mainnopendingtrans 0x282
#define SCR_SEC__noc_sec_m_m_8_i_mainnopendingtrans 0x283
#define SCR_SEC__noc_sec_m_m_9_i_mainnopendingtrans 0x284
#define SCR_SEC__noc_sec_m_m_10_i_mainnopendingtrans 0x285
#define SCR_SEC__noc_sec_m_m_11_i_mainnopendingtrans 0x286
#define SCR_SEC__noc_sec_m_m_12_i_mainnopendingtrans 0x287
#define SCR_SEC__noc_sec_m_m_13_i_mainnopendingtrans 0x288
#define SCR_SEC__noc_sec_m_m_14_i_mainnopendingtrans 0x289
#define SCR_SEC__noc_sec_m_m_15_i_mainnopendingtrans 0x28a
#define SCR_SEC__noc_sec_m_m_16_i_mainnopendingtrans 0x28b
#define SCR_SEC__noc_sec_m_m_17_i_mainnopendingtrans 0x28c
#define SCR_SEC__noc_sec_m_m_18_i_mainnopendingtrans 0x28d
#define SCR_SEC__noc_sec_m_m_19_i_mainnopendingtrans 0x28e
#define SCR_SEC__noc_sec_m_m_20_i_mainnopendingtrans 0x28f
#define SCR_SEC__noc_sec_m_s_0_t_mainnopendingtrans 0x290
#define SCR_SEC__noc_sec_m_s_1_t_mainnopendingtrans 0x291
#define SCR_SEC__noc_sec_m_s_2_t_mainnopendingtrans 0x292
#define SCR_SEC__noc_sec_m_s_3_t_mainnopendingtrans 0x293
#define SCR_SEC__noc_sec_m_svreg_t_mainnopendingtrans 0x294
#define SCR_SEC__noc_sec_m_svreg_mainnopendingtrans 0x295
#define SCR_SEC__noc_main_m_0_i_mainnopendingtrans 0x296
#define SCR_SEC__noc_main_m_1_i_mainnopendingtrans 0x297
#define SCR_SEC__noc_main_m_2_i_mainnopendingtrans 0x298
#define SCR_SEC__noc_main_m_3_i_mainnopendingtrans 0x299
#define SCR_SEC__noc_main_m_4_i_mainnopendingtrans 0x29a
#define SCR_SEC__noc_main_m_5_i_mainnopendingtrans 0x29b
#define SCR_SEC__noc_main_m_6_i_mainnopendingtrans 0x29c
#define SCR_SEC__noc_main_m_7_i_mainnopendingtrans 0x29d
#define SCR_SEC__noc_main_m_8_i_mainnopendingtrans 0x29e
#define SCR_SEC__noc_main_m_9_i_mainnopendingtrans 0x29f
#define SCR_SEC__noc_main_m_10_i_mainnopendingtrans 0x2a0
#define SCR_SEC__noc_main_m_11_i_mainnopendingtrans 0x2a1
#define SCR_SEC__noc_main_m_12_i_mainnopendingtrans 0x2a2
#define SCR_SEC__noc_main_m_13_i_mainnopendingtrans 0x2a3
#define SCR_SEC__noc_main_m_14_i_mainnopendingtrans 0x2a4
#define SCR_SEC__noc_main_m_16_i_mainnopendingtrans 0x2a5
#define SCR_SEC__noc_main_m_17_i_mainnopendingtrans 0x2a6
#define SCR_SEC__noc_main_m_18_i_mainnopendingtrans 0x2a7
#define SCR_SEC__noc_main_m_19_i_mainnopendingtrans 0x2a8
#define SCR_SEC__noc_main_m_20_i_mainnopendingtrans 0x2a9
#define SCR_SEC__noc_main_m_21_i_mainnopendingtrans 0x2aa
#define SCR_SEC__noc_main_m_22_i_mainnopendingtrans 0x2ab
#define SCR_SEC__noc_main_m_23_i_mainnopendingtrans 0x2ac
#define SCR_SEC__noc_main_m_24_i_mainnopendingtrans 0x2ad
#define SCR_SEC__noc_main_s_0_sbp_t_mainnopendingtrans 0x2ae
#define SCR_SEC__noc_main_s_1_t_mainnopendingtrans 0x2af
#define SCR_SEC__noc_main_s_2_t_mainnopendingtrans 0x2b0
#define SCR_SEC__noc_main_s_3_t_mainnopendingtrans 0x2b1
#define SCR_SEC__noc_main_s_4_t_mainnopendingtrans 0x2b2
#define SCR_SEC__noc_main_s_5_t_mainnopendingtrans 0x2b3
#define SCR_SEC__noc_main_s_6_t_mainnopendingtrans 0x2b4
#define SCR_SEC__noc_main_s_7_t_mainnopendingtrans 0x2b5
#define SCR_SEC__noc_main_s_8_t_mainnopendingtrans 0x2b6
#define SCR_SEC__noc_main_s_9_t_mainnopendingtrans 0x2b7
#define SCR_SEC__noc_main_s_10_t_mainnopendingtrans 0x2b8
#define SCR_SEC__noc_main_s_11_t_mainnopendingtrans 0x2b9
#define SCR_SEC__noc_main_s_15_t_mainnopendingtrans 0x2ba
#define SCR_SEC__noc_main_s_16_t_mainnopendingtrans 0x2bb
#define SCR_SEC__noc_main_s_17_t_mainnopendingtrans 0x2bc
#define SCR_SEC__noc_main_s_18_t_mainnopendingtrans 0x2bd
#define SCR_SEC__noc_main_s_19_t_mainnopendingtrans 0x2be
#define SCR_SEC__noc_main_s_20_t_mainnopendingtrans 0x2bf
#define SCR_SEC__noc_main_s_21_t_mainnopendingtrans 0x2c0
#define SCR_SEC__noc_main_noc_reg_mainnopendingtrans 0x2c1
#define SCR_SEC__noc_main_noc_reg_t_mainnopendingtrans 0x2c2
#define SCR_SEC__u_info_cmp_o_faultinfo_13_0 0x2c3
#define SCR_SEC__xtal_saf_xtal_rdy 0x2c4

/*---------------------------------------------------
 * SCR_HPI
 *---------------------------------------------------*/
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data1__oe 0x0
#define SCR_HPI__canfd9_canfd_debounce_time_3_0 0x1
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data3__oe 0x2
#define SCR_HPI__canfd10_canfd_debounce_time_3_0 0x3
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data5__oe 0x4
#define SCR_HPI__canfd11_canfd_debounce_time_3_0 0x5
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data7__oe 0x6
#define SCR_HPI__canfd12_canfd_debounce_time_3_0 0x7
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data9__oe 0x8
#define SCR_HPI__canfd13_canfd_debounce_time_3_0 0x9
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data11__oe 0xa
#define SCR_HPI__canfd14_canfd_debounce_time_3_0 0xb
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data13__oe 0xc
#define SCR_HPI__canfd15_canfd_debounce_time_3_0 0xd
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data15__oe 0xe
#define SCR_HPI__canfd16_canfd_debounce_time_3_0 0xf
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data17__oe 0x10
#define SCR_HPI__canfd17_canfd_debounce_time_3_0 0x11
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data19__oe 0x12
#define SCR_HPI__canfd18_canfd_debounce_time_3_0 0x13
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data21__oe 0x14
#define SCR_HPI__canfd19_canfd_debounce_time_3_0 0x15
#define SCR_HPI__iomux_wrap_ap_pio_disp_mux__data23__oe 0x16
#define SCR_HPI__canfd20_canfd_debounce_time_3_0 0x17
#define SCR_HPI__canfd9_ipg_stop 0x18
#define SCR_HPI__canfd9_ipg_doze 0x19
#define SCR_HPI__canfd9_sw_gating_en 0x1a
#define SCR_HPI__canfd9_sw_gating_dis 0x1b
#define SCR_HPI__canfd9_ipg_soft_reset_b 0x1c
#define SCR_HPI__canfd10_ipg_stop 0x1d
#define SCR_HPI__canfd10_ipg_doze 0x1e
#define SCR_HPI__canfd10_sw_gating_en 0x1f
#define SCR_HPI__canfd10_sw_gating_dis 0x20
#define SCR_HPI__canfd10_ipg_soft_reset_b 0x21
#define SCR_HPI__canfd11_ipg_stop 0x22
#define SCR_HPI__canfd11_ipg_doze 0x23
#define SCR_HPI__canfd11_sw_gating_en 0x24
#define SCR_HPI__canfd11_sw_gating_dis 0x25
#define SCR_HPI__canfd11_ipg_soft_reset_b 0x26
#define SCR_HPI__canfd12_ipg_stop 0x27
#define SCR_HPI__canfd12_ipg_doze 0x28
#define SCR_HPI__canfd12_sw_gating_en 0x29
#define SCR_HPI__canfd12_sw_gating_dis 0x2a
#define SCR_HPI__canfd12_ipg_soft_reset_b 0x2b
#define SCR_HPI__canfd13_ipg_stop 0x2c
#define SCR_HPI__canfd13_ipg_doze 0x2d
#define SCR_HPI__canfd13_sw_gating_en 0x2e
#define SCR_HPI__canfd13_sw_gating_dis 0x2f
#define SCR_HPI__canfd13_ipg_soft_reset_b 0x30
#define SCR_HPI__canfd14_ipg_stop 0x31
#define SCR_HPI__canfd14_ipg_doze 0x32
#define SCR_HPI__canfd14_sw_gating_en 0x33
#define SCR_HPI__canfd14_sw_gating_dis 0x34
#define SCR_HPI__canfd14_ipg_soft_reset_b 0x35
#define SCR_HPI__canfd15_ipg_stop 0x36
#define SCR_HPI__canfd15_ipg_doze 0x37
#define SCR_HPI__canfd15_sw_gating_en 0x38
#define SCR_HPI__canfd15_sw_gating_dis 0x39
#define SCR_HPI__canfd15_ipg_soft_reset_b 0x3a
#define SCR_HPI__canfd16_ipg_stop 0x3b
#define SCR_HPI__canfd16_ipg_doze 0x3c
#define SCR_HPI__canfd16_sw_gating_en 0x3d
#define SCR_HPI__canfd16_sw_gating_dis 0x3e
#define SCR_HPI__canfd16_ipg_soft_reset_b 0x3f
#define SCR_HPI__canfd17_ipg_stop 0x40
#define SCR_HPI__canfd17_ipg_doze 0x41
#define SCR_HPI__canfd17_sw_gating_en 0x42
#define SCR_HPI__canfd17_sw_gating_dis 0x43
#define SCR_HPI__canfd17_ipg_soft_reset_b 0x44
#define SCR_HPI__canfd18_ipg_stop 0x45
#define SCR_HPI__canfd18_ipg_doze 0x46
#define SCR_HPI__canfd18_sw_gating_en 0x47
#define SCR_HPI__canfd18_sw_gating_dis 0x48
#define SCR_HPI__canfd18_ipg_soft_reset_b 0x49
#define SCR_HPI__canfd19_ipg_stop 0x4a
#define SCR_HPI__canfd19_ipg_doze 0x4b
#define SCR_HPI__canfd19_sw_gating_en 0x4c
#define SCR_HPI__canfd19_sw_gating_dis 0x4d
#define SCR_HPI__canfd19_ipg_soft_reset_b 0x4e
#define SCR_HPI__canfd20_ipg_stop 0x4f
#define SCR_HPI__canfd20_ipg_doze 0x50
#define SCR_HPI__canfd20_sw_gating_en 0x51
#define SCR_HPI__canfd20_sw_gating_dis 0x52
#define SCR_HPI__canfd20_ipg_soft_reset_b 0x53
#define SCR_HPI__canfd9_ipg_stop_ack 0x54
#define SCR_HPI__canfd9_can_lpm_ack 0x55
#define SCR_HPI__canfd10_ipg_stop_ack 0x56
#define SCR_HPI__canfd10_can_lpm_ack 0x57
#define SCR_HPI__canfd11_ipg_stop_ack 0x58
#define SCR_HPI__canfd11_can_lpm_ack 0x59
#define SCR_HPI__canfd12_ipg_stop_ack 0x5a
#define SCR_HPI__canfd12_can_lpm_ack 0x5b
#define SCR_HPI__canfd13_ipg_stop_ack 0x5c
#define SCR_HPI__canfd13_can_lpm_ack 0x5d
#define SCR_HPI__canfd14_ipg_stop_ack 0x5e
#define SCR_HPI__canfd14_can_lpm_ack 0x5f
#define SCR_HPI__canfd15_ipg_stop_ack 0x60
#define SCR_HPI__canfd15_can_lpm_ack 0x61
#define SCR_HPI__canfd16_ipg_stop_ack 0x62
#define SCR_HPI__canfd16_can_lpm_ack 0x63
#define SCR_HPI__canfd17_ipg_stop_ack 0x64
#define SCR_HPI__canfd17_can_lpm_ack 0x65
#define SCR_HPI__canfd18_ipg_stop_ack 0x66
#define SCR_HPI__canfd18_can_lpm_ack 0x67
#define SCR_HPI__canfd19_ipg_stop_ack 0x68
#define SCR_HPI__canfd19_can_lpm_ack 0x69
#define SCR_HPI__canfd20_ipg_stop_ack 0x6a
#define SCR_HPI__canfd20_can_lpm_ack 0x6b

#endif /* __DT_BINDINGS_SDRV_SCR_H */
