/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  reg [33:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~celloutsig_0_7z;
  assign celloutsig_1_0z = in_data[178] | ~(in_data[160]);
  assign celloutsig_0_18z = celloutsig_0_7z | ~(celloutsig_0_12z);
  assign celloutsig_0_8z = celloutsig_0_7z | celloutsig_0_6z;
  assign celloutsig_0_20z = celloutsig_0_7z | celloutsig_0_2z;
  assign celloutsig_0_24z = celloutsig_0_4z | celloutsig_0_15z;
  assign celloutsig_0_34z = celloutsig_0_16z | celloutsig_0_20z;
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } == celloutsig_1_2z[13:3];
  assign celloutsig_1_1z = in_data[135:132] <= { in_data[139:137], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_5z[16:7] <= { celloutsig_1_5z[19:11], celloutsig_1_6z };
  assign celloutsig_1_19z = { in_data[182:173], celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_16z } <= celloutsig_1_5z[14:0];
  assign celloutsig_0_1z = celloutsig_0_0z[4:1] <= in_data[72:69];
  assign celloutsig_0_6z = celloutsig_0_3z[18:11] || { celloutsig_0_3z[14:12], celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[130] & ~(celloutsig_1_4z);
  assign celloutsig_1_9z = celloutsig_1_8z & ~(celloutsig_1_1z);
  assign celloutsig_1_13z = celloutsig_1_9z & ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_15z[3] & ~(celloutsig_1_12z[3]);
  assign celloutsig_0_15z = celloutsig_0_4z & ~(celloutsig_0_1z);
  assign celloutsig_0_48z = celloutsig_0_8z ? { in_data[56:53], celloutsig_0_5z } : { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_3z[0] ? { in_data[176:159], celloutsig_1_3z[2:1], 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } : celloutsig_1_2z;
  assign celloutsig_0_5z = - { celloutsig_0_3z[15:13], celloutsig_0_1z };
  assign celloutsig_0_50z = - { celloutsig_0_14z[12:7], celloutsig_0_39z };
  assign celloutsig_1_2z = - in_data[172:146];
  assign celloutsig_1_3z = - { celloutsig_1_2z[26:25], celloutsig_1_1z };
  assign celloutsig_1_12z = - { celloutsig_1_5z[19:2], celloutsig_1_7z };
  assign celloutsig_0_3z = - { celloutsig_0_0z[3:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_49z = & { celloutsig_0_48z[6:4], celloutsig_0_12z };
  assign celloutsig_1_14z = | { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_0z, in_data[187:176] };
  assign celloutsig_0_7z = | { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = | { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_0_4z = ~^ in_data[6:3];
  assign celloutsig_1_16z = ~^ { celloutsig_1_12z[10], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_2z = ~^ in_data[69:56];
  assign celloutsig_0_0z = in_data[78:74] ~^ in_data[52:48];
  assign celloutsig_1_7z = celloutsig_1_2z[7:3] ~^ { celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_15z = { in_data[162:161], celloutsig_1_4z, celloutsig_1_14z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 34'h000000000;
    else if (!clkin_data[0]) celloutsig_0_14z = { in_data[39:28], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
