<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>AD9081/AD9082/AD9986/AD9988 HDL project &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/style.min.css?v=a3ba2641" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=b3ba4146"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    <script defer="" src="../../_static/app.umd.js?v=7e1fdd13"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="AD9434-FMC HDL project" href="../ad9434_fmc/index.html" />
    <link rel="prev" title="AD7768-EVB HDL project" href="../ad7768evb/index.html" />
   
  
    <meta name="robots" content="noindex">
  
  <meta name="repo" content="hdl">
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <div class="banner"></div>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button value="search" class="icon"></button>
      <span id="search-progress"></span>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../../documentation/eval/index.html">Evaluation Boards</a>
  <a href="../../../documentation/university/index.html">University Program</a>
  <a href="../../index.html" class="current">HDL</a>
  <a href="../../../no-OS/index.html">no-OS</a>
  <a href="../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../doctools/index.html">Doctools</a>
  <a href="../../../PrecisionToolbox/index.html">Precision Toolbox</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header">On this page</div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">AD9081/AD9082/AD9986/AD9988 HDL project</a><ul>
<li><a class="reference internal" href="#overview">Overview</a></li>
<li><a class="reference internal" href="#supported-boards">Supported boards</a></li>
<li><a class="reference internal" href="#supported-devices">Supported devices</a></li>
<li><a class="reference internal" href="#supported-carriers">Supported carriers</a></li>
<li><a class="reference internal" href="#block-design">Block design</a><ul>
<li><a class="reference internal" href="#block-diagram">Block diagram</a><ul>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-8-l-4">Example block design for Single link; M=8; L=4</a></li>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-4-l-8">Example block design for Single link; M=4; L=8</a></li>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-2-l-8-jesd204c">Example block design for Single link; M=2; L=8; JESD204C</a></li>
</ul>
</li>
<li><a class="reference internal" href="#configuration-modes">Configuration modes</a></li>
<li><a class="reference internal" href="#clock-scheme">Clock scheme</a><ul>
<li><a class="reference internal" href="#zcu102">ZCU102</a></li>
<li><a class="reference internal" href="#vcu118">VCU118</a></li>
<li><a class="reference internal" href="#limitations">Limitations</a></li>
</ul>
</li>
<li><a class="reference internal" href="#cpu-memory-interconnects-addresses">CPU/Memory interconnects addresses</a></li>
<li><a class="reference internal" href="#spi-connections">SPI connections</a></li>
<li><a class="reference internal" href="#gpios">GPIOs</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a></li>
<li><a class="reference internal" href="#software-considerations">Software considerations</a><ul>
<li><a class="reference internal" href="#adc-crossbar-config">ADC - crossbar config</a></li>
<li><a class="reference internal" href="#dac-crossbar-config">DAC - crossbar config</a></li>
</ul>
</li>
<li><a class="reference internal" href="#resources">Resources</a><ul>
<li><a class="reference internal" href="#systems-related">Systems related</a></li>
<li><a class="reference internal" href="#hardware-related">Hardware related</a></li>
<li><a class="reference internal" href="#hdl-related">HDL related</a></li>
<li><a class="reference internal" href="#software-related">Software related</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More information</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../index.html">
      <img class="only-light" src="../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../../documentation/eval/index.html">Evaluation Boards</a>
  <a href="../../../documentation/university/index.html">University Program</a>
  <a href="../../index.html" class="current">HDL</a>
  <a href="../../../no-OS/index.html">no-OS</a>
  <a href="../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../doctools/index.html">Doctools</a>
  <a href="../../../PrecisionToolbox/index.html">Precision Toolbox</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build a HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="../../library/index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../../library/i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../../library/jesd204/index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../../library/spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../library/spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad3552r/index.html">AXI AD3552R</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9671/index.html">AXI AD9671</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../../library/xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4630_fmc/index.html">AD4630-FMC/AD4030-FMC/ADAQ4224-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad469x_fmc/index.html">AD469X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">AD9081/AD9082/AD9986/AD9988</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_lvds/index.html">PULSAR-LVDS</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body" role="main">
            
  <section id="ad9081-ad9082-ad9986-ad9988-hdl-project">
<span id="ad9081-fmca-ebz"></span><h1>AD9081/AD9082/AD9986/AD9988 HDL project<a class="headerlink" href="#ad9081-ad9082-ad9986-ad9988-hdl-project" title="Permalink to this heading">#</a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this heading">#</a></h2>
<p>The <a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9081">AD9081-FMCA-EBZ</a> / <a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9082">AD9082-FMCA-EBZ</a>
reference design (also known as Single MxFE) is a processor based
(e.g. Microblaze) embedded system.
This reference design works with <a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9986">EVAL-AD9986</a> and
<a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9988">EVAL-AD9988</a> as well.
The design consists from a receive and a transmit chain.</p>
<p>The receive chain transports the captured samples from ADC to the system
memory (DDR). Before transferring the data to DDR the samples are stored
in a buffer implemented on block rams from the FPGA fabric
(<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/util_adcfifo">util_adcfifo</a>).
The space allocated in the buffer for each channel
depends on the number of currently active channels. It goes up to M x
64k samples if a single channel is selected or 64k samples per channel
if all channels are selected.</p>
<p>The transmit chain transports samples from the system memory to the DAC
devices. Before streaming out the data to the DAC through the JESD link
the samples first are loaded into a buffer
(<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/util_dacfifo">util_dacfifo</a>) which will
cyclically stream the samples at the tx_device_clk data rate. The space
allocated in the transmit buffer for each channel depends on the number
of currently active channels. It goes up to M x 64k samples if a single
channel is selected or 64k samples per channel if all channels are
selected.</p>
<p>All cores from the receive and transmit chains are programmable through
an AXI-Lite interface.</p>
<p>The transmit and receive chains can operate at different data rates
having separate rx_device_clk/tx_device_clk and corresponding lane rates
but must share the same reference clock.</p>
</section>
<section id="supported-boards">
<h2>Supported boards<a class="headerlink" href="#supported-boards" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9081">AD9081-FMCA-EBZ</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9082">AD9082-FMCA-EBZ</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9988">EVAL-AD9988</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9986">EVAL-AD9986</a></p></li>
</ul>
</section>
<section id="supported-devices">
<h2>Supported devices<a class="headerlink" href="#supported-devices" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9081">AD9081</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9082">AD9082</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9177">AD9177</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9207">AD9207</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9209">AD9209</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9986">AD9986</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9988">AD9988</a></p></li>
</ul>
</section>
<section id="supported-carriers">
<h2>Supported carriers<a class="headerlink" href="#supported-carriers" title="Permalink to this heading">#</a></h2>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9988">EVAL-AD9988</a> can be an alternative to
<a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9081">AD9081-FMCA-EBZ</a> and <a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9986">EVAL-AD9986</a>
can be an alternative to <a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9082">AD9082-FMCA-EBZ</a>.</p>
<p>Both <a class="icon adi reference external" href="https://www.analog.com/AD9081">AD9081</a> and <a class="icon adi reference external" href="https://www.analog.com/AD9988">AD9988</a> have MxFE Quad, 16-bit, 12 GSPS RF DAC
&amp; Quad, 12-bit, 4 GSPS RF ADC,</p>
<p>The same goes for <a class="icon adi reference external" href="https://www.analog.com/AD9082">AD9082</a> and <a class="icon adi reference external" href="https://www.analog.com/AD9986">AD9986</a>, both have MxFE Quad,
16-bit, 12 GSPS RF DAC &amp; Dual, 12-bit, 6 GSPS RF ADC.</p>
</div>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9081">AD9081-FMCA-EBZ</a></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/arria/10-sx.html">A10SoC</a></p></td>
<td><p>FMCA</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCK190">VCK190</a></p></td>
<td><p>FMC0</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU128">VCU128</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a></p></td>
<td><p>FMC HPC</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="icon adi reference external" href="https://www.analog.com/EVAL-AD9082">AD9082-FMCA-EBZ</a></p></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCK190">VCK190</a></p></td>
<td><p>FMC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a></p></td>
<td><p>FMC HPC</p></td>
</tr>
</tbody>
</table>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>For <a class="reference external" href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/arria/10-sx.html">A10SoC</a> setups, the following reworks are required on the evaluation
board:</p>
<ul class="simple">
<li><p>To avoid using an external clock source and fully rely on the HMC7044
clock chip, rotate the C6D/C4D caps in C5D/C3D position
(Please note: In the latest version of the board, this is now the
default configuration, so this configuration step <strong>might not
be needed anymore</strong>).</p></li>
<li><p>If LEDS V1P0_LED and VINT_LED are not on, please <strong>depopulate R22M
and populate R2M</strong></p></li>
</ul>
<p>For the carrier, <a class="reference external" href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/arria/10-sx.html">A10SoC</a>, the following reworks are mandatory:
<a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081/quickstart/a10soc#fmc_pin_connection_configuration_change">[Wiki] FMC Pin Connection Configuration</a></p>
</div>
</section>
<section id="block-design">
<h2>Block design<a class="headerlink" href="#block-design" title="Permalink to this heading">#</a></h2>
<section id="block-diagram">
<h3>Block diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading">#</a></h3>
<p>The data path and clock domains are depicted in the below diagrams:</p>
<section id="example-block-design-for-single-link-m-8-l-4">
<h4>Example block design for Single link; M=8; L=4<a class="headerlink" href="#example-block-design-for-single-link-m-8-l-4" title="Permalink to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_204b_M8L4.svg"><img alt="AD9081-FMCA-EBZ JESD204B M=8 L=4 block diagram" class="align-center" src="../../_images/ad9081_204b_M8L4.svg" width="800" /></a>
<p>The Rx links (ADC Path) operate with the following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=4, M=8, F=4, S=1, NP=16, N=16 (Quick
Config 0x0A)</p></li>
<li><p>Sample Rate: 250 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 250 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 500MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 10Gbps</p></li>
<li><p>QPLL0 or CPLL</p></li>
</ul>
<p>The Tx links (DAC Path) operate with the following parameters:</p>
<ul class="simple">
<li><p>Tx Framer parameters: L=4, M=8, F=4, S=1, NP=16, N=16 (Quick Config
0x09)</p></li>
<li><p>Sample Rate: 250 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 250 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 500MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 10Gbps</p></li>
<li><p>QPLL0 or CPLL</p></li>
</ul>
</section>
<section id="example-block-design-for-single-link-m-4-l-8">
<h4>Example block design for Single link; M=4; L=8<a class="headerlink" href="#example-block-design-for-single-link-m-4-l-8" title="Permalink to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_204b_M4L8.svg"><img alt="AD9081-FMCA-EBZ JESD204B M=4 L=8 block diagram" class="align-center" src="../../_images/ad9081_204b_M4L8.svg" width="800" /></a>
<p>The Rx links are set for full bandwidth mode and operate with the
following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=8, M=4, F=1, S=1, NP=16, N=16 (Quick
Config 0x12)</p></li>
<li><p>Sample Rate: 1550 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 387.5 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 775MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 15.5Gbps</p></li>
<li><p>QPLL0</p></li>
</ul>
<p>The Tx links are set for full bandwidth mode and operate with the
following parameters:</p>
<ul class="simple">
<li><p>Tx Framer parameters: L=8, M=4, F=1, S=1, NP=16, N=16 (Quick Config
0x11)</p></li>
<li><p>Sample Rate: 1550 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 387.5 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 775MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 15.5Gbps</p></li>
<li><p>QPLL0</p></li>
</ul>
</section>
<section id="example-block-design-for-single-link-m-2-l-8-jesd204c">
<h4>Example block design for Single link; M=2; L=8; JESD204C<a class="headerlink" href="#example-block-design-for-single-link-m-2-l-8-jesd204c" title="Permalink to this heading">#</a></h4>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In 2019_R2 release, the AMD JESD Physical layer IP Core is used,
however in newer versions it is replaced with ADI’s util_adxcvr IP core.</p>
</div>
<a class="reference internal image-reference" href="../../_images/ad9081_204c_M2L8.svg"><img alt="AD9081-FMCA-EBZ JESD204C M=2 L=8 block diagram" class="align-center" src="../../_images/ad9081_204c_M2L8.svg" width="800" /></a>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><strong>Build instructions:</strong></p>
<p>The project must be built with the following parameters:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span><span class="nv">JESD_MODE</span><span class="o">=</span>64B66B<span class="w"> </span><span class="se">\</span>
<span class="nv">RX_RATE</span><span class="o">=</span><span class="m">16</span>.5<span class="w"> </span><span class="se">\</span>
<span class="nv">TX_RATE</span><span class="o">=</span><span class="m">16</span>.5<span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_M</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_L</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_S</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_NP</span><span class="o">=</span><span class="m">16</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_M</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_L</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_S</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_NP</span><span class="o">=</span><span class="m">8</span>
</pre></div>
</div>
</div>
<p>The Rx link is operating with the following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=8, M=2, F=1, S=2, NP=16, N=16 (Quick Config
0x13)</p></li>
<li><p>Sample Rate: 4000 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 250 MHz (Lane Rate/66)</p></li>
<li><p>REF_CLK: 500 MHz (Lane Rate/33)</p></li>
<li><p>JESD204C Lane Rate: 16.5Gbps</p></li>
<li><p>QPLL1</p></li>
</ul>
<p>The Tx link is operating with the following parameters:</p>
<ul class="simple">
<li><p>Tx Framer parameters: L=8, M=2, F=1, S=4, NP=8, N=8 (Quick Config
0x13)</p></li>
<li><p>Sample Rate: 8000 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 250 MHz (Lane Rate/66)</p></li>
<li><p>REF_CLK: 500 MHz (Lane Rate/33)</p></li>
<li><p>JESD204C Lane Rate: 16.5Gbps</p></li>
<li><p>QPLL1</p></li>
</ul>
</section>
</section>
<section id="configuration-modes">
<h3>Configuration modes<a class="headerlink" href="#configuration-modes" title="Permalink to this heading">#</a></h3>
<p>The block design supports configuration of parameters and scales.</p>
<p>We have listed a couple of examples at section
<a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a> and the default modes
for each project.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The parameters for Rx or Tx links can be changed from the
<strong>system_project.tcl</strong> file, located in
hdl/projects/ad9081_fmca_ebz/$CARRIER/system_project.tcl</p>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><code class="docutils literal notranslate"><span class="pre">Lane</span> <span class="pre">Rate</span> <span class="pre">=</span> <span class="pre">I/Q</span> <span class="pre">Sample</span> <span class="pre">Rate</span> <span class="pre">x</span> <span class="pre">M</span> <span class="pre">x</span> <span class="pre">N'</span> <span class="pre">x</span> <span class="pre">(10</span> <span class="pre">\</span> <span class="pre">8)</span> <span class="pre">\</span> <span class="pre">L</span></code></p>
</div>
<p>The following are the parameters of this project that can be configured:</p>
<ul class="simple">
<li><p>JESD_MODE: used link layer encoder mode</p>
<ul>
<li><p>64B66B - 64b66b link layer defined in JESD204C, uses AMD IP as Physical
Layer</p></li>
<li><p>8B10B  - 8b10b link layer defined in JESD204B, uses ADI IP as Physical
Layer</p></li>
</ul>
</li>
<li><p>RX_LANE_RATE: lane rate of the Rx link (MxFE to FPGA)</p></li>
<li><p>TX_LANE_RATE: lane rate of the Tx link (FPGA to MxFE)</p></li>
<li><p>REF_CLK_RATE: the rate of the reference clock</p></li>
<li><p>[RX/TX]_JESD_M: number of converters per link</p></li>
<li><p>[RX/TX]_JESD_L: number of lanes per link</p></li>
<li><p>[RX/TX]_JESD_S: number of samples per frame</p></li>
<li><p>[RX/TX]_JESD_NP: number of bits per sample</p></li>
<li><p>[RX/TX]_NUM_LINKS: number of links</p></li>
<li><p>[RX/TX]_TPL_WIDTH</p></li>
<li><p>TDD_SUPPORT: set to 1, adds the TDD; enables external synchronization through TDD. Must be set to 1 when SHARED_DEVCLK=1</p></li>
<li><p>SHARED_DEVCLK</p></li>
<li><p>TDD_CHANNEL_CNT</p></li>
<li><p>TDD_SYNC_WIDTH</p></li>
<li><p>TDD_SYNC_INT</p></li>
<li><p>TDD_SYNC_EXT</p></li>
<li><p>TDD_SYNC_EXT_CDC: if enabled, the CDC circuitry for the external sync signal is added</p></li>
<li><p>[RX/TX]_KS_PER_CHANNEL: Number of samples stored in internal buffers in
kilosamples per converter (M)</p></li>
<li><p>[ADC/DAC]_DO_MEM_TYPE</p></li>
<li><p>Check out this guide on more details regarding these parameters:
<a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_tdd">axi_tdd</a></p></li>
</ul>
</section>
<section id="clock-scheme">
<h3>Clock scheme<a class="headerlink" href="#clock-scheme" title="Permalink to this heading">#</a></h3>
<p>The clock sources depend on the carrier that is used:</p>
<section id="zcu102">
<h4><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a><a class="headerlink" href="#zcu102" title="Permalink to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_clock_scheme_zcu102.svg"><img alt="AD9081-FMCA-EBZ ZCU102 clock scheme" class="align-center" src="../../_images/ad9081_clock_scheme_zcu102.svg" width="800" /></a>
</section>
<section id="vcu118">
<h4><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a><a class="headerlink" href="#vcu118" title="Permalink to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_clock_scheme_vcu118.svg"><img alt="AD9081-FMCA-EBZ VCU118 clock scheme" class="align-center" src="../../_images/ad9081_clock_scheme_vcu118.svg" width="800" /></a>
</section>
<section id="limitations">
<h4>Limitations<a class="headerlink" href="#limitations" title="Permalink to this heading">#</a></h4>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>For the parameter selection, the following restrictions apply:</p>
<ul class="simple">
<li><p>NP = 8, 12, 16</p></li>
<li><p>F = 1, 2, 3, 4, 6, 8</p></li>
<li><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx-restrictions"><span class="std std-ref">JESD204B/C Link Rx peripheral &gt; restrictions</span></a></p></li>
<li><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx-restrictions"><span class="std std-ref">JESD204B/C Link Tx peripheral &gt; restrictions</span></a></p></li>
</ul>
</div>
</section>
</section>
<section id="cpu-memory-interconnects-addresses">
<h3>CPU/Memory interconnects addresses<a class="headerlink" href="#cpu-memory-interconnects-addresses" title="Permalink to this heading">#</a></h3>
<p>The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL (see more at <a class="reference internal" href="../../user_guide/architecture.html#architecture"><span class="std std-ref">HDL Architecture</span></a>).</p>
<p>Depending on the values of parameters $INTF_CFG, $ADI_PHY_SEL and $TDD_SUPPORT,
some IPs are instatiated and some are not.</p>
<p>Check-out the table below to find out the conditions.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance</p></th>
<th class="head"><p>Depends on parameter</p></th>
<th class="head"><p>Zynq/Microblaze</p></th>
<th class="head"><p>ZynqMP</p></th>
<th class="head"><p>Versal</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_rx_xcvr</p></td>
<td><p>$INTF_CFG!=”TX” &amp; $ADI_PHY_SEL==1</p></td>
<td><p>0x44A6_0000</p></td>
<td><p>0x84A6_0000</p></td>
<td><p>0xA4A6_00000</p></td>
</tr>
<tr class="row-odd"><td><p>rx_mxfe_tpl_core</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x44A1_0000</p></td>
<td><p>0x84A1_0000</p></td>
<td><p>0xA4A1_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_rx_jesd</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x44A9_0000</p></td>
<td><p>0x84A9_0000</p></td>
<td><p>0xA4A9_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_rx_dma</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x7C42_0000</p></td>
<td><p>0x9C42_0000</p></td>
<td><p>0xBC42_00000</p></td>
</tr>
<tr class="row-even"><td><p>mxfe_rx_data_offload</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x7C45_0000</p></td>
<td><p>0x9C45_0000</p></td>
<td><p>0xBC45_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_xcvr</p></td>
<td><p>$INTF_CFG!=”RX” &amp; $ADI_PHY_SEL==1</p></td>
<td><p>0x44B6_0000</p></td>
<td><p>0x84B6_0000</p></td>
<td><p>0xA4B6_00000</p></td>
</tr>
<tr class="row-even"><td><p>tx_mxfe_tpl_core</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x44B1_0000</p></td>
<td><p>0x84B1_0000</p></td>
<td><p>0xA4B1_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_jesd</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x44B9_0000</p></td>
<td><p>0x84B9_0000</p></td>
<td><p>0xA4B9_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_tx_dma</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x7C43_0000</p></td>
<td><p>0x9C43_0000</p></td>
<td><p>0xBC43_00000</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe_tx_data_offload</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x7C44_0000</p></td>
<td><p>0x9C44_0000</p></td>
<td><p>0xBC44_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_tdd_0</p></td>
<td><p>$TDD_SUPPORT==1</p></td>
<td><p>0x7C46_0000</p></td>
<td><p>0x9C46_0000</p></td>
<td><p>0xBC46_00000</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="spi-connections">
<h3>SPI connections<a class="headerlink" href="#spi-connections" title="Permalink to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>SPI type</p></th>
<th class="head"><p>SPI manager instance</p></th>
<th class="head"><p>SPI subordinate</p></th>
<th class="head"><p>CS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS</p></td>
<td><p>spi0</p></td>
<td><p>AD9081</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>spi1</p></td>
<td><p>HMC7044</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="gpios">
<h3>GPIOs<a class="headerlink" href="#gpios" title="Permalink to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 15.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>GPIO signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>HDL GPIO EMIO</p></th>
<th class="head"><p>Software GPIO</p></th>
<th class="head"><p>Software GPIO</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"><p>(from FPGA view)</p></th>
<th class="head"></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq MP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>txen[1:0]</p></td>
<td><p>OUT</p></td>
<td><p>59:58</p></td>
<td><p>113:112</p></td>
<td><p>137:136</p></td>
</tr>
<tr class="row-even"><td><p>rxen[1:0]</p></td>
<td><p>OUT</p></td>
<td><p>57:56</p></td>
<td><p>111:110</p></td>
<td><p>135:134</p></td>
</tr>
<tr class="row-odd"><td><p>rstb</p></td>
<td><p>OUT</p></td>
<td><p>55</p></td>
<td><p>109</p></td>
<td><p>133</p></td>
</tr>
<tr class="row-even"><td><p>hmc_sync</p></td>
<td><p>OUT</p></td>
<td><p>54</p></td>
<td><p>108</p></td>
<td><p>132</p></td>
</tr>
<tr class="row-odd"><td><p>irqb[1:0]</p></td>
<td><p>IN</p></td>
<td><p>53:52</p></td>
<td><p>107:106</p></td>
<td><p>131:130</p></td>
</tr>
<tr class="row-even"><td><p>agc3[1:0]</p></td>
<td><p>IN</p></td>
<td><p>51:50</p></td>
<td><p>105:104</p></td>
<td><p>129:128</p></td>
</tr>
<tr class="row-odd"><td><p>agc2[1:0]</p></td>
<td><p>IN</p></td>
<td><p>49:48</p></td>
<td><p>103:102</p></td>
<td><p>127:126</p></td>
</tr>
<tr class="row-even"><td><p>agc1[1:0]</p></td>
<td><p>IN</p></td>
<td><p>47:46</p></td>
<td><p>101:100</p></td>
<td><p>125:124</p></td>
</tr>
<tr class="row-odd"><td><p>agc0[1:0]</p></td>
<td><p>IN</p></td>
<td><p>45:44</p></td>
<td><p>99:98</p></td>
<td><p>123:122</p></td>
</tr>
<tr class="row-even"><td><p>hmc_gpio1</p></td>
<td><p>INOUT</p></td>
<td><p>43</p></td>
<td><p>97</p></td>
<td><p>121</p></td>
</tr>
<tr class="row-odd"><td><p>gpio[10:0]</p></td>
<td><p>INOUT</p></td>
<td><p>42:32</p></td>
<td><p>96:86</p></td>
<td><p>120:110</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading">#</a></h3>
<p>Below are the Programmable Logic interrupts used in this project.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux Zynq</p></th>
<th class="head"><p>Actual Zynq</p></th>
<th class="head"><p>Linux ZynqMP</p></th>
<th class="head"><p>Actual ZynqMP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_rx_dma</p></td>
<td><p>13</p></td>
<td><p>57</p></td>
<td><p>89</p></td>
<td><p>109</p></td>
<td><p>141</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_dma</p></td>
<td><p>12</p></td>
<td><p>56</p></td>
<td><p>88</p></td>
<td><p>108</p></td>
<td><p>140</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_rx_jesd</p></td>
<td><p>11</p></td>
<td><p>55</p></td>
<td><p>87</p></td>
<td><p>107</p></td>
<td><p>139</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_jesd</p></td>
<td><p>10</p></td>
<td><p>54</p></td>
<td><p>86</p></td>
<td><p>106</p></td>
<td><p>138</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="building-the-hdl-project">
<h2>Building the HDL project<a class="headerlink" href="#building-the-hdl-project" title="Permalink to this heading">#</a></h2>
<p>The design is built upon ADI’s generic HDL reference design framework.
ADI does not distribute the bit/elf files of these projects so they
must be built from the sources available <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/">here</a>. To get
the source you must
<a class="reference external" href="https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository">clone</a>
the HDL repository.</p>
<p>Then go to the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/projects/ad9081_fmca_ebz">projects/ad9081_fmca_ebz</a>
location and run the make command by typing in your command prompt:</p>
<p><strong>Linux/Cygwin/WSL</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span>user@analog:~$ cd hdl/projects/ad9081_fmca_ebz/zcu102
<span class="hll"><span class="linenos">2</span>// these are just examples of how to write the *make* command with parameters
</span><span class="linenos">3</span>user@analog:~/hdl/projects/ad9081_fmca_ebz/zcu102$ make parameter1=value parameter2=value
<span class="linenos">4</span>
<span class="linenos">5</span>user@analog:~$ cd hdl/projects/ad9081_fmca_ebz/a10soc
<span class="hll"><span class="linenos">6</span>// these are just examples of how to write the *make* command with parameters
</span><span class="linenos">7</span>user@analog:~/hdl/projects/ad9081_fmca_ebz/a10soc$ make RX_LANE_RATE=2.5 TX_LANE_RATE=2.5 RX_JESD_L=8 RX_JESD_M=4 RX_JESD_S=1 RX_JESD_NP=16 TX_JESD_L=8 TX_JESD_M=4 TX_JESD_S=1 TX_JESD_NP=16
</pre></div>
</div>
<p>The following dropdowns contain tables with the parameters that can be used to
configure this project, depending on the carrier used.
Where a cell contains a — (dash) it means that the parameter doesn’t exist
for that project (ad9081_fmca_ebz/carrier or ad9082_fmca_ebz/carrier).</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>For the parameter selection, the following restrictions apply:</p>
<ul class="simple">
<li><p>NP = 8, 12, 16</p></li>
<li><p>F = 1, 2, 3, 4, 6, 8</p></li>
<li><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx-restrictions"><span class="std std-ref">JESD204B/C Link Rx peripheral &gt; restrictions</span></a></p></li>
<li><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx-restrictions"><span class="std std-ref">JESD204B/C Link Tx peripheral &gt; restrictions</span></a></p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">NP</span></code> notation is equivalent with <code class="docutils literal notranslate"><span class="pre">N'</span></code></p>
</div>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="81efae4387bfcc9722530908f834ca39b93e1edb" name="81efae4387bfcc9722530908f834ca39b93e1edb" type="checkbox"></input><label for="81efae4387bfcc9722530908f834ca39b93e1edb"><p>Default values of the ``make`` parameters for AD9081-FMCA-EBZ</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" rowspan="2"><p>Parameter</p></th>
<th class="head" colspan="6"><p>Default value of the parameters depending on carrier</p></th>
</tr>
<tr class="row-even"><th class="head"><p>A10SoC</p></th>
<th class="head"><p>VCK190</p></th>
<th class="head"><p>VCU118</p></th>
<th class="head"><p>VCU128</p></th>
<th class="head"><p>ZC706</p></th>
<th class="head"><p>ZCU102</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>JESD_MODE</p></td>
<td><p>—</p></td>
<td><p>64B66B</p></td>
<td><p>8B10B</p></td>
<td><p>8B10B</p></td>
<td><p>8B10B</p></td>
<td><p>8B10B</p></td>
</tr>
<tr class="row-even"><td><p>RX_LANE_RATE</p></td>
<td><p>10</p></td>
<td><p>24.75</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-odd"><td><p>TX_LANE_RATE</p></td>
<td><p>10</p></td>
<td><p>24.75</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-even"><td><p>REF_CLK_RATE</p></td>
<td><p>—</p></td>
<td><p>375</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_M</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_L</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_S</p></td>
<td><p>1</p></td>
<td><p>2</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_NP</p></td>
<td><p>16</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>RX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td><p>1</p></td>
<td><p>2</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_NP</p></td>
<td><p>16</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>TX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_SUPPORT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>SHARED_DEVCLK</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_CHANNEL_CNT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>TDD_SYNC_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>32</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_SYNC_INT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TDD_SYNC_EXT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_SYNC_EXT_CDC</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>RX_KS_PER_CHANNEL</p></td>
<td><p>32</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>16384</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>TX_KS_PER_CHANNEL</p></td>
<td><p>32</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>16384</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>ADC_DO_MEM_TYPE</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>2</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>DAC_DO_MEM_TYPE</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>2</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="0b5ec0a3cb3ba13a3fc8f5cfecc5194e86999cf3" name="0b5ec0a3cb3ba13a3fc8f5cfecc5194e86999cf3" type="checkbox"></input><label for="0b5ec0a3cb3ba13a3fc8f5cfecc5194e86999cf3"><p>Default values of the ``make`` parameters for AD9082-FMCA-EBZ</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" rowspan="2"><p>Parameter</p></th>
<th class="head" colspan="4"><dl class="simple">
<dt>Default value of the parameters</dt><dd><p>depending on carrier</p>
</dd>
</dl>
</th>
</tr>
<tr class="row-even"><th class="head"><p>VCK190</p></th>
<th class="head"><p>VCU118</p></th>
<th class="head"><p>ZC706</p></th>
<th class="head"><p>ZCU102</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>JESD_MODE</p></td>
<td><p>64B66B</p></td>
<td><p>8B10B</p></td>
<td><p><span class="red">8B10B*</span></p></td>
<td><p><span class="red">8B10B*</span></p></td>
</tr>
<tr class="row-even"><td><p>RX_LANE_RATE</p></td>
<td><p>24.75</p></td>
<td><p>15</p></td>
<td><p>10</p></td>
<td><p>15</p></td>
</tr>
<tr class="row-odd"><td><p>TX_LANE_RATE</p></td>
<td><p>24.75</p></td>
<td><p>15</p></td>
<td><p>10</p></td>
<td><p>15</p></td>
</tr>
<tr class="row-even"><td><p>REF_CLK_RATE</p></td>
<td><p>375</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_M</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_L</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_S</p></td>
<td><p>4</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_NP</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>RX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td><p>8</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_NP</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>TX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>RX_KS_PER_CHANNEL</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>TX_KS_PER_CHANNEL</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><code class="docutils literal notranslate"><span class="pre">*</span></code> — for this carrier only the 8B10B mode is supported</p>
</div>
</div>
</div>
</div><p>The result of the build, if parameters were used, will be in a folder named
by the configuration used:</p>
<p>if the following command was run</p>
<p><code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">RX_LANE_RATE=2.5</span> <span class="pre">TX_LANE_RATE=2.5</span> <span class="pre">RX_JESD_L=8</span> <span class="pre">RX_JESD_M=4</span> <span class="pre">RX_JESD_S=1</span> <span class="pre">RX_JESD_NP=16</span> <span class="pre">TX_JESD_L=8</span> <span class="pre">TX_JESD_M=4</span> <span class="pre">TX_JESD_S=1</span> <span class="pre">TX_JESD_NP=16</span></code></p>
<p>then the folder name will be:</p>
<p><code class="docutils literal notranslate"><span class="pre">RXRATE2_5_TXRATE2_5_RXL8_RXM4_RXS1_RXNP16_TXL8_TXM4_TXS1_TXNP16</span></code>
because of truncation of some keywords so the name will not exceed the limits
of the Operating System (<code class="docutils literal notranslate"><span class="pre">JESD</span></code>, <code class="docutils literal notranslate"><span class="pre">LANE</span></code>, etc. are removed) of 260
characters.</p>
<p>A more comprehensive build guide can be found in the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">Build a HDL project</span></a> user guide.</p>
</section>
<section id="software-considerations">
<h2>Software considerations<a class="headerlink" href="#software-considerations" title="Permalink to this heading">#</a></h2>
<section id="adc-crossbar-config">
<h3>ADC - crossbar config<a class="headerlink" href="#adc-crossbar-config" title="Permalink to this heading">#</a></h3>
<p>Due to physical constraints, Rx lanes are reordered as described in the
following table.</p>
<p>e.g physical lane 2 from ADC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ADC phy Lane</p></th>
<th class="head"><p>FPGA Rx lane / Logical Lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="dac-crossbar-config">
<h3>DAC - crossbar config<a class="headerlink" href="#dac-crossbar-config" title="Permalink to this heading">#</a></h3>
<p>Due to physical constraints, Tx lanes are reordered as described in the
following table.</p>
<p>e.g physical lane 2 from DAC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DAC phy lane</p></th>
<th class="head"><p>FPGA Tx lane / Logical lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>3</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="resources">
<h2>Resources<a class="headerlink" href="#resources" title="Permalink to this heading">#</a></h2>
<section id="systems-related">
<h3>Systems related<a class="headerlink" href="#systems-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz">[Wiki] AD9081 &amp; AD9082 &amp; AD9988 &amp; AD9986 Prototyping Platform User Guide</a></p></li>
<li><p>Here you can find all the quick start guides on wiki documentation
<a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart">[Wiki] AD9081/AD9082/AD9986/AD9988 Quick Start Guides</a></p></li>
</ul>
<p>Here you can find the quick start guides available for these evaluation boards:</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq UltraScale+ MP</p></th>
<th class="head"><p>Microblaze</p></th>
<th class="head"><p>Versal</p></th>
<th class="head"><p>Arria 10</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AD9081/AD9082/AD9986/AD9988</p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/zynq">ZC706</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/zynqmp">ZCU102</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/microblaze">VCU118</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/versal">VCK190/VMK180</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081/quickstart/a10soc">A10SoC</a></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="hardware-related">
<h3>Hardware related<a class="headerlink" href="#hardware-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p>Product datasheets:</p>
<ul>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9081">AD9081</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9082">AD9082</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9988">AD9988</a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/AD9986">AD9986</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-ad9082-ug-1578.pdf">UG-1578, Device User Guide</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-fmca-ebz-9082-fmca-ebz-ug-1829.pdf">UG-1829, Evaluation Board User Guide</a></p></li>
</ul>
</section>
<section id="hdl-related">
<h3>HDL related<a class="headerlink" href="#hdl-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/projects/ad9081_fmca_ebz">AD9081_FMCA_EBZ HDL project source code</a></p></li>
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/projects/ad9082_fmca_ebz">AD9082_FMCA_EBZ HDL project source code</a></p></li>
</ul>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 30.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>IP name</p></th>
<th class="head"><p>Source code link</p></th>
<th class="head"><p>Documentation link</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/axi_dmac">library/axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_SYSID</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/axi_sysid">library/axi_sysid</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_sysid">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>SYSID_ROM</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/sysid_rom">library/sysid_rom</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_sysid">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_CPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/util_pack/util_cpack2">library/util_pack/util_cpack2</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_cpack">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_UPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/util_pack/util_upack2">library/util_pack/util_upack2</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_upack">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_ADXCVR for AMD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/xilinx/util_adxcvr">library/xilinx/util_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">UTIL_ADXCVR core for AMD Xilinx devices</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_ADXCVR for Intel</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/intel/axi_adxcvr">library/intel/axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr-intel"><span class="std std-ref">AXI_ADXCVR for Intel devices</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_ADXCVR for AMD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/xilinx/axi_adxcvr">library/xilinx/axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr-amd"><span class="std std-ref">AXI_ADXCVR for AMD devices</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_JESD204_RX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/axi_jesd204_rx">library/jesd204/axi_jesd204_rx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_JESD204_TX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/axi_jesd204_tx">library/jesd204/axi_jesd204_tx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">JESD204B/C Link Transmit Peripheral</span></a></p></td>
</tr>
<tr class="row-even"><td><p>JESD204_TPL_ADC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/ad_ip_jesd204_tpl_adc">library/jesd204/ad_ip_jesd204_tpl_adc</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html#ad-ip-jesd204-tpl-adc"><span class="std std-ref">ADC JESD204B/C Transport Peripheral</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>JESD204_TPL_DAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/ad_ip_jesd204_tpl_dac">library/jesd204/ad_ip_jesd204_tpl_dac</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">DAC JESD204B/C Transport Peripheral</span></a></p></td>
</tr>
</tbody>
</table>
</div>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/hdl/generic_jesd_bds">[Wiki] Generic JESD204B block designs</a></p></li>
<li><p><a class="reference internal" href="../../library/jesd204/index.html#jesd204"><span class="std std-ref">JESD204 Interface Framework</span></a></p></li>
</ul>
</section>
<section id="software-related">
<h3>Software related<a class="headerlink" href="#software-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081">[Wiki] AD9081-FMCA-EBZ Linux driver wiki page</a></p></li>
<li><p>Python support:</p>
<ul>
<li><p><a class="reference external" href="https://analogdevicesinc.github.io/pyadi-iio/devices/adi.ad9081.html">AD9081 class documentation</a></p></li>
<li><p><a class="reference external" href="https://analogdevicesinc.github.io/pyadi-iio/">PyADI-IIO documentation</a></p></li>
</ul>
</li>
</ul>
</section>
</section>
<section id="more-information">
<h2>More information<a class="headerlink" href="#more-information" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../user_guide/index.html#user-guide"><span class="std std-ref">ADI HDL User guide</span></a></p></li>
</ul>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Permalink to this heading">#</a></h2>
<p><a class="reference external" href="https://www.analog.com/en/index.html">Analog Devices, Inc.</a> will provide <strong>limited</strong> online support for anyone
using the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/">reference design</a> with <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> components via the
<a class="icon ez reference external" href="https://ez.analog.com/fpga">EngineerZone</a> FPGA reference designs forum.</p>
<p>For questions regarding the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> Linux device drivers, device trees, etc.
from our <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/blob/main/">Linux GitHub repository</a>, the team will offer support
on the <a class="icon ez reference external" href="https://ez.analog.com/linux-software-drivers">EngineerZone</a> Linux software drivers forum.</p>
<p>For questions concerning the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> No-OS drivers, from our
<a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/blob/main/">No-OS GitHub repository</a>, the team will offer support on the
<a class="icon ez reference external" href="https://ez.analog.com/microcontroller-no-os-drivers">EngineerZone</a> microcontroller No-OS drivers forum.</p>
<p>It should be noted, that the older the tools’ versions and release branches
are, the lower the chances to receive support from <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> engineers.</p>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

          </div>
              <div class="related">
                &nbsp;
    <a href="../ad7768evb/index.html" title="Previous document (Ctrl+LeftArrow)" class="prev">AD7768-EVB HDL project</a>
    <a href="../ad9434_fmc/index.html" title="Next document (Ctrl+RightArrow)" class="next">AD9434-FMC HDL project</a>
              </div>
          
        </div>
      </div>
  </div>

  <div id="vertical-border"></div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>