#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 21 09:14:39 2021
# Process ID: 7500
# Current directory: D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1
# Command line: vivado.exe -log UPzynq20_test_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source UPzynq20_test_design_wrapper.tcl -notrace
# Log file: D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper.vdi
# Journal file: D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source UPzynq20_test_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top UPzynq20_test_design_wrapper -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 1442 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc] for cell 'UPzynq20_test_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc] for cell 'UPzynq20_test_design_i/processing_system7_0/inst'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0_board.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0_board.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Parsing XDC File [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 866.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.465 ; gain = 461.027
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 879.457 ; gain = 8.992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 121821a0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1430.496 ; gain = 551.039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca6058e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1584.867 ; gain = 0.086
INFO: [Opt 31-389] Phase Retarget created 292 cells and removed 411 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 163f5c454

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1584.867 ; gain = 0.086
INFO: [Opt 31-389] Phase Constant propagation created 71 cells and removed 181 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15069937e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1584.867 ; gain = 0.086
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 635 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15069937e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1584.867 ; gain = 0.086
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15069937e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.867 ; gain = 0.086
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c1131834

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.867 ; gain = 0.086
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             292  |             411  |                                             24  |
|  Constant propagation         |              71  |             181  |                                              0  |
|  Sweep                        |              17  |             635  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1584.867 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2748f57ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.867 ; gain = 0.086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2748f57ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1584.867 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2748f57ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.867 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1584.867 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2748f57ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1584.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1584.867 ; gain = 714.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1584.867 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1584.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UPzynq20_test_design_wrapper_drc_opted.rpt -pb UPzynq20_test_design_wrapper_drc_opted.pb -rpx UPzynq20_test_design_wrapper_drc_opted.rpx
Command: report_drc -file UPzynq20_test_design_wrapper_drc_opted.rpt -pb UPzynq20_test_design_wrapper_drc_opted.pb -rpx UPzynq20_test_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1584.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a34b03f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1584.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1584.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f643dd10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.867 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21502b858

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21502b858

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.473 ; gain = 42.605
Phase 1 Placer Initialization | Checksum: 21502b858

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 189a7b0fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1627.473 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 200d2e46c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.473 ; gain = 42.605
Phase 2.2 Global Placement Core | Checksum: 14dfb1286

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.473 ; gain = 42.605
Phase 2 Global Placement | Checksum: 14dfb1286

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ee5f10b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cfc1e91b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c774bcc9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14a8a4fb9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1717e7afb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ce3bc918

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14ee55588

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1627.473 ; gain = 42.605
Phase 3 Detail Placement | Checksum: 14ee55588

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1627.473 ; gain = 42.605

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17cd705b7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net UPzynq20_test_design_i/IP_AXI_PWM_0/U0/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17cd705b7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.550. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 160bdc4a5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352
Phase 4.1 Post Commit Optimization | Checksum: 160bdc4a5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 160bdc4a5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 160bdc4a5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1664.219 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 15ab47e53

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ab47e53

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352
Ending Placer Task | Checksum: 1558ade58

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.219 ; gain = 79.352
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1664.219 ; gain = 79.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1664.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1664.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file UPzynq20_test_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1664.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file UPzynq20_test_design_wrapper_utilization_placed.rpt -pb UPzynq20_test_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UPzynq20_test_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 1664.219 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9ecebdb5 ConstDB: 0 ShapeSum: b6bc20a3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10005ce03

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1750.754 ; gain = 77.434
Post Restoration Checksum: NetGraph: ef07ab9f NumContArr: 10fe2264 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10005ce03

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1781.152 ; gain = 107.832

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10005ce03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.750 ; gain = 114.430

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10005ce03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.750 ; gain = 114.430
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 162173770

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1820.949 ; gain = 147.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.588 | TNS=0.000  | WHS=-0.198 | THS=-443.127|

Phase 2 Router Initialization | Checksum: 121916fa1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1840.344 ; gain = 167.023

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000569535 %
  Global Horizontal Routing Utilization  = 0.0025355 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16278
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16275
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 4


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e7b4cdc7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1095
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.641  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b9d68b60

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1841.070 ; gain = 167.750
Phase 4 Rip-up And Reroute | Checksum: 1b9d68b60

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b9d68b60

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b9d68b60

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1841.070 ; gain = 167.750
Phase 5 Delay and Skew Optimization | Checksum: 1b9d68b60

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c2441ced

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1841.070 ; gain = 167.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.652  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c2441ced

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1841.070 ; gain = 167.750
Phase 6 Post Hold Fix | Checksum: 1c2441ced

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.44041 %
  Global Horizontal Routing Utilization  = 3.99011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28c1015e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28c1015e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20014e7ce

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1841.070 ; gain = 167.750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.652  | TNS=0.000  | WHS=0.069  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20014e7ce

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1841.070 ; gain = 167.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1841.070 ; gain = 167.750

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1841.070 ; gain = 176.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1841.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1843.328 ; gain = 2.258
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UPzynq20_test_design_wrapper_drc_routed.rpt -pb UPzynq20_test_design_wrapper_drc_routed.pb -rpx UPzynq20_test_design_wrapper_drc_routed.rpx
Command: report_drc -file UPzynq20_test_design_wrapper_drc_routed.rpt -pb UPzynq20_test_design_wrapper_drc_routed.pb -rpx UPzynq20_test_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file UPzynq20_test_design_wrapper_methodology_drc_routed.rpt -pb UPzynq20_test_design_wrapper_methodology_drc_routed.pb -rpx UPzynq20_test_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file UPzynq20_test_design_wrapper_methodology_drc_routed.rpt -pb UPzynq20_test_design_wrapper_methodology_drc_routed.pb -rpx UPzynq20_test_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1905.938 ; gain = 47.590
INFO: [runtcl-4] Executing : report_power -file UPzynq20_test_design_wrapper_power_routed.rpt -pb UPzynq20_test_design_wrapper_power_summary_routed.pb -rpx UPzynq20_test_design_wrapper_power_routed.rpx
Command: report_power -file UPzynq20_test_design_wrapper_power_routed.rpt -pb UPzynq20_test_design_wrapper_power_summary_routed.pb -rpx UPzynq20_test_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file UPzynq20_test_design_wrapper_route_status.rpt -pb UPzynq20_test_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file UPzynq20_test_design_wrapper_timing_summary_routed.rpt -pb UPzynq20_test_design_wrapper_timing_summary_routed.pb -rpx UPzynq20_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file UPzynq20_test_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file UPzynq20_test_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file UPzynq20_test_design_wrapper_bus_skew_routed.rpt -pb UPzynq20_test_design_wrapper_bus_skew_routed.pb -rpx UPzynq20_test_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 21 09:16:58 2021...
