

================================================================
== Vitis HLS Report for 'conv1_Pipeline_CLEAR_BH_BW'
================================================================
* Date:           Thu Nov  2 23:32:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.530 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30602|    30602|  0.306 ms|  0.306 ms|  30602|  30602|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- CLEAR_BH_BW  |    30600|    30600|         1|          1|          1|  30600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 5 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten314 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o_2 = alloca i32 1"   --->   Operation 7 'alloca' 'o_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten327 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten327"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten314"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %h_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten314_load = load i12 %indvar_flatten314" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 15 'load' 'indvar_flatten314_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten327_load = load i15 %indvar_flatten327" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 16 'load' 'indvar_flatten327_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.84ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten327_load, i15 30600" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 18 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln71_3 = add i15 %indvar_flatten327_load, i15 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 19 'add' 'add_ln71_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc16.i.i, void %_Z23export_output_buffer_c1PA15_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit.exitStub" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 20 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 21 'load' 'w_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h_2_load = load i4 %h_2" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 22 'load' 'h_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%o_2_load = load i4 %o_2" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 23 'load' 'o_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %o_2_load, i4 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 24 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_BW_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%icmp_ln72 = icmp_eq  i12 %indvar_flatten314_load, i12 3825" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 27 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i4 0, i4 %h_2_load" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 28 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i4 %add_ln71, i4 %o_2_load" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 29 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i4 %select_ln71_1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 30 'zext' 'select_ln71_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %select_ln71_1" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 31 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_232_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln76, i4 0" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 32 'bitconcatenate' 'tmp_232_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln76 = sub i7 %tmp_232_cast, i7 %select_ln71_1_cast" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 33 'sub' 'sub_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln72, i1 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 35 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%icmp_ln74 = icmp_eq  i8 %w_load, i8 255" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 36 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln74, i1 %xor_ln71" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 37 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln72 = add i4 %select_ln71, i4 1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 38 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BH_BW_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln72)   --->   "%or_ln72 = or i1 %and_ln71, i1 %icmp_ln72" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 40 'or' 'or_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln72 = select i1 %or_ln72, i8 0, i8 %w_load" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 41 'select' 'select_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln72_1 = select i1 %and_ln71, i4 %add_ln72, i4 %select_ln71" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 42 'select' 'select_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%select_ln72_1_cast = zext i4 %select_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 43 'zext' 'select_ln72_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln76 = add i7 %sub_ln76, i7 %select_ln72_1_cast" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 44 'add' 'add_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln72" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 46 'trunc' 'empty' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 47 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln76, i7 %empty" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 48 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i14 %tmp_234" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 50 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 51 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln72, i32 7" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %arrayidx1225.i.i.case.0, void %arrayidx1225.i.i.case.1" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 53 'br' 'br_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 54 'store' 'store_ln76' <Predicate = (!icmp_ln71 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1225.i.i.exit" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 55 'br' 'br_ln76' <Predicate = (!icmp_ln71 & !tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 56 'store' 'store_ln76' <Predicate = (!icmp_ln71 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1225.i.i.exit" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 57 'br' 'br_ln76' <Predicate = (!icmp_ln71 & tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.76ns)   --->   "%add_ln74 = add i8 %select_ln72, i8 1" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 58 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.80ns)   --->   "%add_ln72_1 = add i12 %indvar_flatten314_load, i12 1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 59 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.37ns)   --->   "%select_ln72_2 = select i1 %icmp_ln72, i12 1, i12 %add_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 60 'select' 'select_ln72_2' <Predicate = (!icmp_ln71)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln74 = store i15 %add_ln71_3, i15 %indvar_flatten327" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 61 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %select_ln71_1, i4 %o_2" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 62 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln74 = store i12 %select_ln72_2, i12 %indvar_flatten314" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 63 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %select_ln72_1, i4 %h_2" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 64 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %w" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 65 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i.i" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 66 'br' 'br_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                                                                (alloca           ) [ 011]
h_2                                                              (alloca           ) [ 011]
indvar_flatten314                                                (alloca           ) [ 011]
o_2                                                              (alloca           ) [ 011]
indvar_flatten327                                                (alloca           ) [ 011]
store_ln0                                                        (store            ) [ 000]
store_ln0                                                        (store            ) [ 000]
store_ln0                                                        (store            ) [ 000]
store_ln0                                                        (store            ) [ 000]
store_ln0                                                        (store            ) [ 000]
br_ln0                                                           (br               ) [ 000]
indvar_flatten314_load                                           (load             ) [ 000]
indvar_flatten327_load                                           (load             ) [ 000]
specpipeline_ln0                                                 (specpipeline     ) [ 000]
icmp_ln71                                                        (icmp             ) [ 011]
add_ln71_3                                                       (add              ) [ 000]
br_ln71                                                          (br               ) [ 000]
w_load                                                           (load             ) [ 000]
h_2_load                                                         (load             ) [ 000]
o_2_load                                                         (load             ) [ 000]
add_ln71                                                         (add              ) [ 000]
specloopname_ln0                                                 (specloopname     ) [ 000]
speclooptripcount_ln0                                            (speclooptripcount) [ 000]
icmp_ln72                                                        (icmp             ) [ 000]
select_ln71                                                      (select           ) [ 000]
select_ln71_1                                                    (select           ) [ 000]
select_ln71_1_cast                                               (zext             ) [ 000]
trunc_ln76                                                       (trunc            ) [ 000]
tmp_232_cast                                                     (bitconcatenate   ) [ 000]
sub_ln76                                                         (sub              ) [ 000]
specpipeline_ln0                                                 (specpipeline     ) [ 000]
xor_ln71                                                         (xor              ) [ 000]
icmp_ln74                                                        (icmp             ) [ 000]
and_ln71                                                         (and              ) [ 000]
add_ln72                                                         (add              ) [ 000]
specloopname_ln0                                                 (specloopname     ) [ 000]
or_ln72                                                          (or               ) [ 000]
select_ln72                                                      (select           ) [ 000]
select_ln72_1                                                    (select           ) [ 000]
select_ln72_1_cast                                               (zext             ) [ 000]
add_ln76                                                         (add              ) [ 000]
specpipeline_ln0                                                 (specpipeline     ) [ 000]
empty                                                            (trunc            ) [ 000]
specloopname_ln74                                                (specloopname     ) [ 000]
tmp_234                                                          (bitconcatenate   ) [ 000]
zext_ln76                                                        (zext             ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 (getelementptr    ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 (getelementptr    ) [ 000]
tmp                                                              (bitselect        ) [ 011]
br_ln76                                                          (br               ) [ 000]
store_ln76                                                       (store            ) [ 000]
br_ln76                                                          (br               ) [ 000]
store_ln76                                                       (store            ) [ 000]
br_ln76                                                          (br               ) [ 000]
add_ln74                                                         (add              ) [ 000]
add_ln72_1                                                       (add              ) [ 000]
select_ln72_2                                                    (select           ) [ 000]
store_ln74                                                       (store            ) [ 000]
store_ln74                                                       (store            ) [ 000]
store_ln74                                                       (store            ) [ 000]
store_ln74                                                       (store            ) [ 000]
store_ln74                                                       (store            ) [ 000]
br_ln74                                                          (br               ) [ 000]
ret_ln0                                                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CLEAR_BH_BW_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="BH_BW_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="w_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="h_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten314_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten314/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="o_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten327_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten327/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln76_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln76_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="15" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="12" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten314_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="1"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten314_load/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten327_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="1"/>
<pin id="138" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten327_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln71_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="0"/>
<pin id="141" dir="0" index="1" bw="13" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln71_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="w_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="h_2_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="o_2_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_2_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln71_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln72_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln71_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln71_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln71_1_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln71_1_cast/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln76_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_232_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_232_cast/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln76_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln71_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln74_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln71_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln72_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln72_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln72_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln72_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln72_1_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln72_1_cast/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln76_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_234_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_234/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln76_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln74_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln72_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln72_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="12" slack="0"/>
<pin id="308" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln74_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln74_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="1"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln74_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="12" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln74_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln74_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="w_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="344" class="1005" name="h_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten314_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten314 "/>
</bind>
</comp>

<comp id="358" class="1005" name="o_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="indvar_flatten327_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="15" slack="0"/>
<pin id="367" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten327 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="87" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="133" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="166" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="160" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="157" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="180" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="166" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="151" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="210" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="172" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="222" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="166" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="151" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="222" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="228" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="172" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="240" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="260" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="240" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="240" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="133" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="166" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="145" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="180" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="304" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="248" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="292" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="60" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="347"><net_src comp="64" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="354"><net_src comp="68" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="361"><net_src comp="72" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="368"><net_src comp="76" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="312" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln71 : 1
		add_ln71_3 : 1
		br_ln71 : 2
		add_ln71 : 1
		icmp_ln72 : 1
		select_ln71 : 2
		select_ln71_1 : 2
		select_ln71_1_cast : 3
		trunc_ln76 : 3
		tmp_232_cast : 4
		sub_ln76 : 5
		xor_ln71 : 2
		icmp_ln74 : 1
		and_ln71 : 2
		add_ln72 : 3
		or_ln72 : 2
		select_ln72 : 2
		select_ln72_1 : 2
		select_ln72_1_cast : 3
		add_ln76 : 6
		empty : 3
		tmp_234 : 7
		zext_ln76 : 8
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 : 9
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 : 9
		tmp : 3
		br_ln76 : 4
		store_ln76 : 10
		store_ln76 : 10
		add_ln74 : 3
		add_ln72_1 : 1
		select_ln72_2 : 2
		store_ln74 : 2
		store_ln74 : 3
		store_ln74 : 3
		store_ln74 : 3
		store_ln74 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln71_3_fu_145     |    0    |    22   |
|          |      add_ln71_fu_160      |    0    |    12   |
|    add   |      add_ln72_fu_228      |    0    |    12   |
|          |      add_ln76_fu_260      |    0    |    16   |
|          |      add_ln74_fu_292      |    0    |    15   |
|          |     add_ln72_1_fu_298     |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln71_fu_139     |    0    |    22   |
|   icmp   |      icmp_ln72_fu_166     |    0    |    19   |
|          |      icmp_ln74_fu_216     |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |     select_ln71_fu_172    |    0    |    4    |
|          |    select_ln71_1_fu_180   |    0    |    4    |
|  select  |     select_ln72_fu_240    |    0    |    8    |
|          |    select_ln72_1_fu_248   |    0    |    4    |
|          |    select_ln72_2_fu_304   |    0    |    11   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln76_fu_204      |    0    |    16   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln71_fu_210      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln71_fu_222      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln72_fu_234      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          | select_ln71_1_cast_fu_188 |    0    |    0    |
|   zext   | select_ln72_1_cast_fu_256 |    0    |    0    |
|          |      zext_ln76_fu_278     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln76_fu_192     |    0    |    0    |
|          |        empty_fu_266       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|    tmp_232_cast_fu_196    |    0    |    0    |
|          |       tmp_234_fu_270      |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_284        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   205   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       h_2_reg_344       |    4   |
|indvar_flatten314_reg_351|   12   |
|indvar_flatten327_reg_365|   15   |
|       o_2_reg_358       |    4   |
|        w_reg_337        |    8   |
+-------------------------+--------+
|          Total          |   43   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   205  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   43   |    -   |
+-----------+--------+--------+
|   Total   |   43   |   205  |
+-----------+--------+--------+
