Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 105455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 109535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 109558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 109600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 111455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 111600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 113554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 113558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[2]/TChk170_2508 at time 113600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 113635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk168_2506 at time 113635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 115455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 115600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk170_2508 at time 115635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 117529 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 117593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 119455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 119455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 119535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 119593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 121558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk168_2506 at time 121635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 123455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 123598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 123610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 123610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 123715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 125455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 125529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk168_2506 at time 127635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 129558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 131570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 133558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 133593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 133635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 135593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 137455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 137635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 139455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 139593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 139640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 139713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 141529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 141558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 141593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 141593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 143455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 145558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 145600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 147600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 149558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 149635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 151455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 151455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 151600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 153593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 155455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 155535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 155593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 155640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 157529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 157558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 159455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 159598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 159610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 159610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 159715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 161558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 165558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 167570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 169593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 169635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 171455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 171593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 171640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 173455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 173529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 173558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 173635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 175455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 175593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 175713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 177558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 177593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 177593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 181558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 181600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 183600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 185635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 187455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 187455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 187455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 187600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 187640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 189529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 189558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 189593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 191455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 191535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 191593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 193558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 195598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 195610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 195610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 195715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 197558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 203455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 203570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 203640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 205529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 205558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 205593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 205635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 207455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 207593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 209455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 209558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 209635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 211593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 211713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 213558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 213593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 213593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 217600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 219455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 219600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 219640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 221529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 221558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 221635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 223455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 223455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 223455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 223600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 225558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 225593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 227535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 227593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 229455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 229558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 231598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 231610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 231610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 231715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 235455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 235640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 237529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 237558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 239455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 239570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 241558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 241593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 241635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 243593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 245455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 245558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 245635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 247593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 247713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 249593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 249593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 251455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 251640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 253529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 253558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 253600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 255455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 255600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 257558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 257635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 259455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 259455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 259600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 261558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 261593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 263535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 263593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 265455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 267455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 267598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 267610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 267610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 267640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 267715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 269529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 269558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 271455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 273558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 275570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 277558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 277593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 277635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 279593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 281455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 281635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 283455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 283593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 283640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 283713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 285529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 285558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 285593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 285593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 287455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 289558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 289600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 291600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 293558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 293635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 295455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 295455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 295600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 297593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 299455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 299535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 299593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 299640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 301455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 301529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 301558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 303455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 303598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 303610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 303610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 303715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 305558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 309558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 311570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 313593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 313635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 315455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 315593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 315640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 317455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 317529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 317558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 317635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 319455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 319593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 319713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 321558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 321593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 321593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 325558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 325600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 327600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 329635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 331455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 331455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 331455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 331600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 331640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 333529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 333558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 333593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 335455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 335535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 335593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 337455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 337558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 339598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 339610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 339610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 339715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 341558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 347455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 347570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 347640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 349529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 349558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 349593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 349635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 351455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 351593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 353455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 353558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 353635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 355593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 355713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 357558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 357593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 357593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 361600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 363455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 363600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 363640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 365529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 365558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 365635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 367455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 367455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 367455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 367600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 369558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 369593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 371535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 371593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 373455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 373558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 375598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 375610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 375610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 375715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 379455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 379640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 381529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 381558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 383455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 383570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 385558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 385593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 385635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 387593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 389455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 389558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 389635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 391593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 391713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 393593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 393593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 395455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 395640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 397529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 397558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 397600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 399455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 399600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 401558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 401635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 403455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 403455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 403600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 405558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 405593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 407535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 407593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 409455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 411455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 411598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 411610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 411610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 411640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 411715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 413529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 413558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 415455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 417558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 419570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 421558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 421593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 421635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 423593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 425455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 425635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 427455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 427593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 427640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 427713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 429529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 429558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 429593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 429593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 431455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 433558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 433600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 435600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 437558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 437635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 439455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 439455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 439600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 441593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 443455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 443535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 443593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 443640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 445455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 445529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 445558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 447455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 447598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 447610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 447610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 447715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 449558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 453558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 455570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 457593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 457635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 459455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 459593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 459640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 461455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 461529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 461558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 461635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 463455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 463593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 463713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 465558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 465593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 465593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 469558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 469600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 471600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 473635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 475455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 475455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 475455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 475600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 475640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 477529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 477558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 477593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 479455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 479535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 479593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 481455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 481558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 483598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 483610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 483610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 483715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 485558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 491455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 491570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 491640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 493529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 493558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 493593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 493635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 495455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 495593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 497455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 497558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 497635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 499593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 499713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 501558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 501593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 501593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 505600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 507455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 507600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 507640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 509529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 509558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 509635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 511455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 511455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 511455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 511600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 513558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 513593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 515535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 515593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 517455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 517558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 519598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 519610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 519610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 519715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 523455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 523640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 525529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 525558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 527455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 527570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 529558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 529593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 529635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 531593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 533455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 533558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 533635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 535593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 535713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 537593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 537593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 539455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 539640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 541529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 541558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 541600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 543455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 543600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 545558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 545635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 547455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 547455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 547600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 549558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 549593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 551535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 551593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 553455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 555455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 555598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 555610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 555610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 555640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 555715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 557529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 557558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 559455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 561558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 563570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 565558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 565593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 565635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 567593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 569455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 569635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 571455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 571593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 571640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 571713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 573529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 573558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 573593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 573593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 575455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 577558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 577600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 579600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 581558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 581635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 583455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 583455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 583600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 585593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 587455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 587535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 587593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 587640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 589455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 589529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 589558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 591455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 591598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 591610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 591610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 591715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 593558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 597558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 599570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 601593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 601635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 603455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 603593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 603640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 605455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 605529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 605558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 605635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 607455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 607593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 607713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 609558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 609593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 609593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 613558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 613600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 615600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 617635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 619455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 619455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 619455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 619600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 619640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 621529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 621558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 621593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 623455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 623535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 623593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 625455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 625558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 627598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 627610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 627610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 627715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 629558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 635455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 635570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 635640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 637529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 637558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 637593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 637635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 639455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 639593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 641455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 641558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 641635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 643593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 643713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 645558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 645593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 645593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 649600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 651455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 651600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 651640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 653529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 653558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 653635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 655455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 655455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 655455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 655600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 657558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 657593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 659535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 659593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 661455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 661558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 663598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 663610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 663610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 663715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 667455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 667640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 669529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 669558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 671455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 671570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 673558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 673593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 673635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 675593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 677455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 677558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 677635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 679593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 679713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 681593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 681593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 683455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 683640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 685529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 685558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 685600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 687455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 687600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 689558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 689635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 691455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 691455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 691600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 693558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 693593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 695535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 695593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 697455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 699455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 699598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 699610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 699610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 699640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 699715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 701529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 701558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 703455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 705558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 707570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 709558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 709593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 709635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 711593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 713455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 713635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 715455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 715593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 715640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 715713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 717529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 717558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 717593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 717593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 719455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 721558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 721600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 723600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 725558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 725635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 727455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 727455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 727600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 729593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 731455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 731535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 731593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 731640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 733455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 733529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 733558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 735455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 735598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 735610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 735610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 735715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 737558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 741558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 743570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 745593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 745635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 747455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 747593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 747640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 749455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 749529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 749558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 749635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 751455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 751593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 751713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 753558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 753593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 753593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 757558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 757600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 759600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 761635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 763455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 763455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 763455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 763600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 763640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 765529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 765558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 765593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 767455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 767535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 767593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 769455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 769558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 771598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 771610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 771610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 771715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 773558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 779455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 779570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 779640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 781529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 781558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 781593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 781635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 783455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 783593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 785455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 785558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 785635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 787593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 787713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 789558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 789593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 789593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 793600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 795455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 795600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 795640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 797529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 797558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 797635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 799455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 799455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 799455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 799600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 801558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 801593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 803535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 803593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 805455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 805558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 807598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 807610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 807610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 807715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 811455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 811640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 813529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 813558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 815455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 815570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 817558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 817593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 817635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 819593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 821455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 821558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 821635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 823593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 823713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 825593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 825593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 827455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 827640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 829529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 829558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 829600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 831455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 831600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 833558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 833635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 835455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 835455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 835600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 837558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 837593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 839535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 839593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 841455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 843455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 843598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 843610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 843610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 843640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 843715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 845529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 845558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 847455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 849558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 851570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 853558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 853593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 853635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 855593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 857455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 857635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 859455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 859593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 859640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 859713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 861529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 861558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 861593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 861593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 863455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 865558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 865600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 867600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 869558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 869635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 871455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 871455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 871600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 873593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 875455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 875535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 875593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 875640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 877455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 877529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 877558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 879455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 879598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 879610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 879610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 879715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 881558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 885558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 887570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 889593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 889635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 891455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 891593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 891640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 893455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 893529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 893558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 893635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 895455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 895593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 895713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 897558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 897593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 897593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 901558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 901600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 903600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 905635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 907455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 907455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 907455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 907600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 907640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 909529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 909558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 909593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 911455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 911535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 911593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 913455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 913558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 915598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 915610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 915610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 915715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 917558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 923455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 923570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 923640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 925529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 925558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 925593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 925635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 927455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 927593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 929455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 929558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 929635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 931593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 931713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 933558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 933593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 933593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 937600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 939455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 939600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 939640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 941529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 941558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 941635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 943455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 943455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 943455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 943600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 945558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 945593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 947535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 947593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 949455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 949558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 951598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 951610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 951610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 951715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 955455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 955640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 957529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 957558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 959455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 959570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 961558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 961593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 961635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 963593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 965455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 965558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 965635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 967593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 967713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 969593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 969593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 971455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 971640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 973529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 973558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 973600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 975455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 975600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 977558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 977635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 979455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 979455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 979600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 981558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 981593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 983535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 983593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 985455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 987455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 987598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 987610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 987610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 987640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 987715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 989529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 989558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 991455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 993558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 995570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 997558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 997593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 997635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 999593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 105455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 109535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 109558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 109600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 111455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 111600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 113554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 113558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[2]/TChk170_2508 at time 113600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 113635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk168_2506 at time 113635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 115455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 115600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk170_2508 at time 115635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 117529 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 117593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 119455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 119455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 119535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 119593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 121558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk168_2506 at time 121635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 123455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 123598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 123610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 123610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 123715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 125455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 125529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk168_2506 at time 127635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 129558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 131570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 133558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 133593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 133635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 135593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 137455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 137635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 139455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 139593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 139640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 139713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 141529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 141558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 141593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 141593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 143455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 145558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 145600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 147600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 149558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 149635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 151455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 151455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 151600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 153593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 155455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 155535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 155593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 155640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 157529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 157558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 159455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 159598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 159610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 159610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 159715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 161558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 165558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 167570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 169593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 169635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 171455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 171593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 171640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 173455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 173529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 173558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 173635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 175455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 175593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 175713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 177558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 177593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 177593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 181558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 181600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 183600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 185635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 187455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 187455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 187455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 187600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 187640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 189529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 189558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 189593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 191455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 191535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 191593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 193558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 195598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 195610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 195610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 195715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 197558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 105455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 109535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 109558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 109600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 111455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 111600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 113554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 113558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[2]/TChk170_2508 at time 113600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 113635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk168_2506 at time 113635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 115455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_12679 at time 115455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk154_12682 at time 115455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 115600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk170_2508 at time 115635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 117529 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 117593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 119455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 119455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 119535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 119593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 121455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 121558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[1]/TChk168_2506 at time 121635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[0]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[1]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[2]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[3]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[4]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[5]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[6]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk151_12679 at time 123455 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /tb/dut/multiplier_vhdl/exp_reg[7]/TChk154_12682 at time 123455 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2111_16189 at time 123455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 123598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 123610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 123610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 123715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 125455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 125529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[0]/TChk168_2506 at time 127635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 129558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 131570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 133558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 133593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 133635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 135593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 137455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 137635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 139455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 139593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 139640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 139713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 141529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 141558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 141593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 141593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 143455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 145558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 145600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 147600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 149558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 149635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 151455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 151455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 151600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 153593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 155455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 155535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 155593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 155640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 157455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 157529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 157558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 159455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 159598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 159610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 159610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 159715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 161558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 165558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/m2_reg[23]/TChk168_2506 at time 167570 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 169593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 169635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 171455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 171593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 171640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 167: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk167_2505 at time 173455 ps $setuphold (posedge C,negedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 173529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 173558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk170_2508 at time 173635 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 175455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 175593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[0]/TChk170_2508 at time 175713 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 177558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/resrdy_reg/TChk170_2508 at time 177593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 177593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 181558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 181600 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 183600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[1]/TChk168_2506 at time 185635 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[22]/TChk169_2507 at time 187455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpm_reg[46]/TChk169_2507 at time 187455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 187455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk168_2506 at time 187600 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 187640 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 189529 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 189558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk170_2508 at time 189593 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /tb/dut/multiplier_vhdl/multOp/TChk2074_16152 at time 191455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[3]/TChk170_2508 at time 191535 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_verilog/state_reg[4]/TChk168_2506 at time 191593 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[0]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[3]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[4]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk169_2507 at time 193455 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk168_2506 at time 193558 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[5]/TChk170_2508 at time 195598 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[2]/TChk170_2508 at time 195610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[6]/TChk170_2508 at time 195610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_verilog/tmpexp_reg[1]/TChk170_2508 at time 195715 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/tools/Xilinx/Vivado/2019.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb/dut/multiplier_vhdl/state_reg[4]/TChk170_2508 at time 197558 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
