$date
	Wed Jul  3 17:11:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_register_tb $end
$var wire 8 ! o_q [7:0] $end
$var reg 1 " i_clk $end
$var reg 8 # i_d [7:0] $end
$var reg 1 $ i_load $end
$var reg 1 % i_s $end
$var reg 128 & taskState [127:0] $end
$var reg 256 ' vcd_file [255:0] $end
$var integer 32 ( i [31:0] $end
$scope module u_shift_register $end
$var wire 1 " i_clk $end
$var wire 8 ) i_d [7:0] $end
$var wire 1 $ i_load $end
$var wire 1 % i_s $end
$var reg 8 * o_q [7:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task p_load $end
$var reg 8 + ti_data [7:0] $end
$upscope $end
$scope task shift $end
$var reg 1 , ti_data $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
b100100 +
bx *
b0 )
bx (
b1011100010111101110110011000110110010000101111011100110110100001101001011001100111010001011111011100100110010101100111011010010111001101110100011001010111001000101110011101100110001101100100 '
b1001001011011100110100101110100 &
0%
0$
b0 #
0"
bx !
$end
#5
bx0 !
bx0 *
1"
#10
1$
b100100 #
b100100 )
b1001100011011110110000101100100 &
0"
#15
b100100 !
b100100 *
1"
#20
1%
0$
b101001101101000011010010110011001110100 &
0"
1,
b1 (
#25
b1001001 !
b1001001 *
1"
#30
b10 (
0"
#35
b10010011 !
b10010011 *
1"
#40
b11 (
0"
#45
b100111 !
b100111 *
1"
#50
b100 (
0"
#55
b1001111 !
b1001111 *
1"
#60
b101 (
0"
#65
b10011111 !
b10011111 *
1"
#70
0,
b110 (
0"
#75
b111111 !
b111111 *
1"
#80
1,
b111 (
0%
0"
#85
b1111110 !
b1111110 *
1"
#90
b1000 (
1%
0"
#95
b11111101 !
b11111101 *
1"
#100
0,
b1001 (
0"
#105
b11111011 !
b11111011 *
1"
#110
1,
b1010 (
0%
0"
#115
b11110110 !
b11110110 *
1"
#120
b1011 (
1%
0"
#125
b11101101 !
b11101101 *
1"
#130
0,
b1100 (
0"
#135
b11011011 !
b11011011 *
1"
#140
1,
b1101 (
0%
0"
#145
b10110110 !
b10110110 *
1"
#150
0,
b1110 (
1%
0"
#155
b1101101 !
b1101101 *
1"
#160
1,
b1111 (
0%
0"
#165
b11011010 !
b11011010 *
1"
#170
0,
b10000 (
1%
0"
#175
b10110101 !
b10110101 *
1"
#180
1,
b10001 (
0%
0"
#185
b1101010 !
b1101010 *
1"
#190
b10010 (
1%
0"
#195
b11010101 !
b11010101 *
1"
#200
0,
b10011 (
0"
#205
b10101011 !
b10101011 *
1"
#210
b10100 (
0%
0"
