=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002518 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000396/0 sec (9.9e-05/0 sec, 0.000297/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.000276/0 sec (3.4e-05/3.4e-05 sec, 7.2e-05/7.2e-05 sec, 7.1e-05/7.1e-05 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause minimization time: 0.000565/0 sec (3.9e-05/3.9e-05 sec, 0.000149/0.000149 sec, 9.3e-05/9.3e-05 sec, 0.000284/0.000284 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.003318 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000374/0 sec (9.2e-05/0 sec, 0.000282/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.000274/0 sec (3.4e-05/3.4e-05 sec, 8.2e-05/8.2e-05 sec, 5.6e-05/5.6e-05 sec, 0.000102/0.000102 sec )
[LOG] Total clause minimization time: 0.00047/0 sec (3.4e-05/3.4e-05 sec, 0.000125/0.000125 sec, 7.5e-05/7.5e-05 sec, 0.000236/0.000236 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.002909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.029822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007859/0 sec (0.000167/0 sec, 0.000561/0 sec, 0.001851/0 sec, 0.00528/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.00648/0 sec (6e-05/6e-05 sec, 0.000136/0.000136 sec, 0.000422/0.000422 sec, 0.000996/0.000996 sec, 0.001106/0.001106 sec, 0.000859/0.000859 sec, 0.00114/0.00114 sec, 0.001761/0.001761 sec )
[LOG] Total clause minimization time: 0.019457/0 sec (8.5e-05/8.5e-05 sec, 0.000346/0.000346 sec, 0.001226/0.001226 sec, 0.003783/0.003783 sec, 0.001084/0.001084 sec, 0.001285/0.001285 sec, 0.00342/0.00342 sec, 0.008228/0.008228 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.030717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 173 8 2 1 161
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.026017 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006346/0 sec (0.000122/0 sec, 0.000382/0 sec, 0.001355/0 sec, 0.004487/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.005697/0 sec (4.6e-05/4.6e-05 sec, 9.7e-05/9.7e-05 sec, 0.00032/0.00032 sec, 0.001066/0.001066 sec, 0.000895/0.000895 sec, 0.000599/0.000599 sec, 0.001024/0.001024 sec, 0.00165/0.00165 sec )
[LOG] Total clause minimization time: 0.016695/0 sec (5.7e-05/5.7e-05 sec, 0.000224/0.000224 sec, 0.000852/0.000852 sec, 0.002912/0.002912 sec, 0.001013/0.001013 sec, 0.001288/0.001288 sec, 0.002977/0.002977 sec, 0.007372/0.007372 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.026827 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 142 8 2 1 130
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.43455 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 705 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 703 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086929/1 sec (0.000225/0 sec, 0.000766/0 sec, 0.002473/0 sec, 0.007408/0 sec, 0.019376/0 sec, 0.056681/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.082976/0 sec (8e-05/8e-05 sec, 0.00018/0.00018 sec, 0.000528/0.000528 sec, 0.00138/0.00138 sec, 0.00332/0.00332 sec, 0.00983/0.00983 sec, 0.012313/0.012313 sec, 0.008222/0.008222 sec, 0.004968/0.004968 sec, 0.006547/0.006547 sec, 0.010912/0.010912 sec, 0.024696/0.024696 sec )
[LOG] Total clause minimization time: 0.339216/0 sec (0.000121/0.000121 sec, 0.000502/0.000502 sec, 0.001731/0.001731 sec, 0.00556/0.00556 sec, 0.015028/0.015028 sec, 0.044587/0.044587 sec, 0.011651/0.011651 sec, 0.008563/0.008563 sec, 0.011586/0.011586 sec, 0.024343/0.024343 sec, 0.059936/0.059936 sec, 0.155608/0.155608 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.435726 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 822 12 2 1 804
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.42107 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 640 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07994/1 sec (0.000168/0 sec, 0.000537/0 sec, 0.001867/0 sec, 0.00596/0 sec, 0.018029/1 sec, 0.053379/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.095189/0 sec (6.7e-05/6.7e-05 sec, 0.000131/0.000131 sec, 0.000439/0.000439 sec, 0.001037/0.001037 sec, 0.002957/0.002957 sec, 0.011552/0.011552 sec, 0.015473/0.015473 sec, 0.010749/0.010749 sec, 0.008079/0.008079 sec, 0.008566/0.008566 sec, 0.01339/0.01339 sec, 0.022749/0.022749 sec )
[LOG] Total clause minimization time: 0.314078/1 sec (7.8e-05/7.8e-05 sec, 0.000345/0.000345 sec, 0.001252/0.001252 sec, 0.004421/0.004421 sec, 0.014052/0.014052 sec, 0.039648/0.039648 sec, 0.010386/0.010386 sec, 0.008114/0.008114 sec, 0.011306/0.011306 sec, 0.022546/0.022546 sec, 0.055158/0.055158 sec, 0.146772/0.146772 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.422084 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 733 12 2 1 715
=====================  add8n.aag =====================
[LOG] Relation determinization time: 7.92404 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3418 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3416 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.994303/1 sec (0.000244/0 sec, 0.000925/0 sec, 0.003142/0 sec, 0.00921/0 sec, 0.022497/0 sec, 0.064991/1 sec, 0.201056/0 sec, 0.692238/0 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.29378/1 sec (8.8e-05/8.8e-05 sec, 0.000213/0.000213 sec, 0.00066/0.00066 sec, 0.001702/0.001702 sec, 0.003905/0.003905 sec, 0.011452/0.011452 sec, 0.033757/0.033757 sec, 0.11122/0.11122 sec, 0.170159/0.170159 sec, 0.10703/0.10703 sec, 0.080653/0.080653 sec, 0.057012/0.057012 sec, 0.070602/0.070602 sec, 0.098725/0.098725 sec, 0.1833/0.1833 sec, 0.363297/0.363297 sec )
[LOG] Total clause minimization time: 6.57035/7 sec (0.000136/0.000136 sec, 0.000644/0.000644 sec, 0.002291/0.002291 sec, 0.007067/0.007067 sec, 0.017595/0.017595 sec, 0.051274/0.051274 sec, 0.162321/0.162321 sec, 0.569957/0.569957 sec, 0.198161/0.198161 sec, 0.1376/0.1376 sec, 0.115256/0.115256 sec, 0.12785/0.12785 sec, 0.217013/0.217013 sec, 0.496717/0.496717 sec, 1.23288/1.23288 sec, 3.23359/3.23359 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.92539 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.57 sec (Real time) / 8.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.07 sec (Real time) / 4.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3579 16 2 1 3555
=====================  add8y.aag =====================
[LOG] Relation determinization time: 7.95895 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3508 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3506 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.940072/1 sec (0.000194/0 sec, 0.000701/0 sec, 0.0024/0 sec, 0.00674/0 sec, 0.019172/0 sec, 0.060142/0 sec, 0.185893/0 sec, 0.66483/1 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.29325/1 sec (6.9e-05/6.9e-05 sec, 0.000155/0.000155 sec, 0.000523/0.000523 sec, 0.001139/0.001139 sec, 0.003145/0.003145 sec, 0.009594/0.009594 sec, 0.029262/0.029262 sec, 0.120253/0.120253 sec, 0.211689/0.211689 sec, 0.127258/0.127258 sec, 0.059988/0.059988 sec, 0.046525/0.046525 sec, 0.060051/0.060051 sec, 0.08332/0.08332 sec, 0.179211/0.179211 sec, 0.361065/0.361065 sec )
[LOG] Total clause minimization time: 6.60246/7 sec (0.000102/0.000102 sec, 0.00048/0.00048 sec, 0.0017/0.0017 sec, 0.005133/0.005133 sec, 0.015007/0.015007 sec, 0.048284/0.048284 sec, 0.151515/0.151515 sec, 0.533186/0.533186 sec, 0.234875/0.234875 sec, 0.238874/0.238874 sec, 0.190827/0.190827 sec, 0.188055/0.188055 sec, 0.268862/0.268862 sec, 0.502079/0.502079 sec, 1.1739/1.1739 sec, 3.04958/3.04958 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.96011 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.62 sec (Real time) / 8.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.99 sec (Real time) / 3.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3633 16 2 1 3609
=====================  add10n.aag =====================
[LOG] Relation determinization time: 203.975 sec CPU time.
[LOG] Relation determinization time: 207 sec real time.
[LOG] Final circuit size: 15141 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15139 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 14.4895/14 sec (0.000294/0 sec, 0.001028/0 sec, 0.003413/0 sec, 0.009413/0 sec, 0.025983/0 sec, 0.073177/0 sec, 0.2282/0 sec, 0.753185/1 sec, 2.7212/3 sec, 10.6736/10 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 39.5769/39 sec (0.000105/0.000105 sec, 0.000255/0.000255 sec, 0.000657/0.000657 sec, 0.001632/0.001632 sec, 0.00444/0.00444 sec, 0.011805/0.011805 sec, 0.03662/0.03662 sec, 0.116855/0.116855 sec, 0.426059/0.426059 sec, 1.54177/1.54177 sec, 6.87527/6.87527 sec, 4.84102/4.84102 sec, 3.36371/3.36371 sec, 2.43212/2.43212 sec, 1.40527/1.40527 sec, 1.10592/1.10592 sec, 1.29039/1.29039 sec, 2.24433/2.24433 sec, 4.12853/4.12853 sec, 9.75017/9.75017 sec )
[LOG] Total clause minimization time: 163.643/165 sec (0.000167/0.000167 sec, 0.000714/0.000714 sec, 0.002568/0.002568 sec, 0.007359/0.007359 sec, 0.020512/0.020512 sec, 0.059017/0.059017 sec, 0.186239/0.186239 sec, 0.624988/0.624988 sec, 2.26835/2.26835 sec, 9.07021/9.07021 sec, 7.28412/7.28412 sec, 5.03635/5.03635 sec, 3.38362/3.38362 sec, 2.63659/2.63659 sec, 2.34795/2.34795 sec, 2.71685/2.71685 sec, 5.82064/5.82064 sec, 12.9804/12.9804 sec, 28.9269/28.9269 sec, 80.2691/80.2691 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 203.977 sec CPU time.
[LOG] Overall execution time: 207 sec real time.
Synthesis time: 207.23 sec (Real time) / 205.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.69 sec (Real time) / 8.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.81 sec (Real time) / 7.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15346 20 2 1 15316
=====================  add10y.aag =====================
[LOG] Relation determinization time: 271.69 sec CPU time.
[LOG] Relation determinization time: 275 sec real time.
[LOG] Final circuit size: 15117 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15116 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 15.7294/15 sec (0.000266/0 sec, 0.000933/0 sec, 0.003001/0 sec, 0.008542/0 sec, 0.023387/0 sec, 0.06854/0 sec, 0.21235/0 sec, 0.722702/1 sec, 2.74851/2 sec, 11.9412/12 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 32.4214/30 sec (0.00011/0.00011 sec, 0.000218/0.000218 sec, 0.000569/0.000569 sec, 0.001455/0.001455 sec, 0.003898/0.003898 sec, 0.011/0.011 sec, 0.034016/0.034016 sec, 0.11992/0.11992 sec, 0.468127/0.468127 sec, 2.26848/2.26848 sec, 3.61569/3.61569 sec, 2.73517/2.73517 sec, 1.90189/1.90189 sec, 0.92726/0.92726 sec, 0.73067/0.73067 sec, 0.974981/0.974981 sec, 1.43065/1.43065 sec, 2.36558/2.36558 sec, 4.63428/4.63428 sec, 10.1974/10.1974 sec )
[LOG] Total clause minimization time: 238.374/239 sec (0.000132/0.000132 sec, 0.000653/0.000653 sec, 0.002244/0.002244 sec, 0.006602/0.006602 sec, 0.018362/0.018362 sec, 0.055088/0.055088 sec, 0.172829/0.172829 sec, 0.590307/0.590307 sec, 2.25024/2.25024 sec, 9.5985/9.5985 sec, 4.95491/4.95491 sec, 4.83715/4.83715 sec, 3.22594/3.22594 sec, 3.37312/3.37312 sec, 2.54249/2.54249 sec, 3.76673/3.76673 sec, 7.03012/7.03012 sec, 15.5782/15.5782 sec, 35.0192/35.0192 sec, 145.351/145.351 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 271.691 sec CPU time.
[LOG] Overall execution time: 275 sec real time.
Synthesis time: 275.13 sec (Real time) / 273.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.29 sec (Real time) / 9.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.32 sec (Real time) / 7.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15277 20 2 1 15246
=====================  add12n.aag =====================
[LOG] Relation determinization time: 7097.24 sec CPU time.
[LOG] Relation determinization time: 7121 sec real time.
[LOG] Final circuit size: 68059 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68057 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 531.992/532 sec (0.000465/0 sec, 0.001268/0 sec, 0.004195/0 sec, 0.011442/0 sec, 0.03155/0 sec, 0.086369/0 sec, 0.260174/0 sec, 0.830065/1 sec, 3.02389/3 sec, 12.9761/13 sec, 64.9998/65 sec, 449.767/450 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 935.292/932 sec (0.000203/0.000203 sec, 0.000302/0.000302 sec, 0.000834/0.000834 sec, 0.001957/0.001957 sec, 0.005129/0.005129 sec, 0.013487/0.013487 sec, 0.040717/0.040717 sec, 0.133485/0.133485 sec, 0.483166/0.483166 sec, 2.40002/2.40002 sec, 11.1371/11.1371 sec, 45.3041/45.3041 sec, 137.851/137.851 sec, 104.56/104.56 sec, 55.7256/55.7256 sec, 31.281/31.281 sec, 24.7313/24.7313 sec, 21.4755/21.4755 sec, 20.6685/20.6685 sec, 25.3791/25.3791 sec, 32.431/32.431 sec, 49.4917/49.4917 sec, 101.472/101.472 sec, 270.705/270.705 sec )
[LOG] Total clause minimization time: 6148.34/6164 sec (0.000241/0.000241 sec, 0.000908/0.000908 sec, 0.003145/0.003145 sec, 0.008996/0.008996 sec, 0.025335/0.025335 sec, 0.070359/0.070359 sec, 0.213743/0.213743 sec, 0.683942/0.683942 sec, 2.5096/2.5096 sec, 10.4993/10.4993 sec, 53.6827/53.6827 sec, 404.048/404.048 sec, 189.922/189.922 sec, 127.469/127.469 sec, 64.731/64.731 sec, 48.9715/48.9715 sec, 40.4138/40.4138 sec, 33.335/33.335 sec, 51.2393/51.2393 sec, 73.0043/73.0043 sec, 161.884/161.884 sec, 386.14/386.14 sec, 1153.86/1153.86 sec, 3345.63/3345.63 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 7097.24 sec CPU time.
[LOG] Overall execution time: 7121 sec real time.
Synthesis time: 7121.80 sec (Real time) / 7100.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 30.39 sec (Real time) / 30.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 286.92 sec (Real time) / 285.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 68308 24 2 1 68272
=====================  add12y.aag =====================
[LOG] Relation determinization time: 7271.29 sec CPU time.
[LOG] Relation determinization time: 7298 sec real time.
[LOG] Final circuit size: 66747 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66747 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 803.612/806 sec (0.000327/0 sec, 0.001135/0 sec, 0.003816/0 sec, 0.009965/0 sec, 0.028757/0 sec, 0.080572/0 sec, 0.247283/0 sec, 0.860987/1 sec, 3.43642/4 sec, 15.3996/15 sec, 103.207/104 sec, 680.335/682 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 1136.32/1140 sec (0.00013/0.00013 sec, 0.000276/0.000276 sec, 0.000814/0.000814 sec, 0.001838/0.001838 sec, 0.004768/0.004768 sec, 0.013096/0.013096 sec, 0.03811/0.03811 sec, 0.145764/0.145764 sec, 0.645206/0.645206 sec, 3.25865/3.25865 sec, 14.3757/14.3757 sec, 58.2328/58.2328 sec, 209.743/209.743 sec, 127.556/127.556 sec, 76.7334/76.7334 sec, 48.9461/48.9461 sec, 34.1575/34.1575 sec, 22.0985/22.0985 sec, 22.4163/22.4163 sec, 32.6594/32.6594 sec, 47.8842/47.8842 sec, 62.0316/62.0316 sec, 116.507/116.507 sec, 258.869/258.869 sec )
[LOG] Total clause minimization time: 6121.13/6136 sec (0.000171/0.000171 sec, 0.00079/0.00079 sec, 0.00266/0.00266 sec, 0.007627/0.007627 sec, 0.022652/0.022652 sec, 0.064704/0.064704 sec, 0.201698/0.201698 sec, 0.698746/0.698746 sec, 2.74924/2.74924 sec, 12.033/12.033 sec, 88.5735/88.5735 sec, 621.483/621.483 sec, 364.039/364.039 sec, 223.737/223.737 sec, 157.763/157.763 sec, 115.573/115.573 sec, 66.1686/66.1686 sec, 60.3094/60.3094 sec, 66.4238/66.4238 sec, 116.257/116.257 sec, 226.449/226.449 sec, 480.978/480.978 sec, 1144.57/1144.57 sec, 2373.03/2373.03 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 7271.3 sec CPU time.
[LOG] Overall execution time: 7298 sec real time.
Synthesis time: 7297.81 sec (Real time) / 7269.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.87 sec (Real time) / 31.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 279.50 sec (Real time) / 278.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66942 24 2 1 66904
=====================  add14n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9980.46 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9977.28 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9978.06 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9977.72 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9977.60 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.25 sec (Real time) / 9977.81 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9978.34 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9982.18 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001391 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.4e-05/0 sec (1.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8e-06/0 sec (8e-06/8e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.8e-05/0 sec (2.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001142 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.5e-05/0 sec (1.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001715 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.3e-05/0 sec (3.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001227 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.6e-05/0 sec (1.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001858 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001875 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6e-05/0 sec (3.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002693 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.7e-05/0 sec (1.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001866 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003088 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001485 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.9e-05/0 sec (1.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002194 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002467 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.5e-05/0 sec (8.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8e-05/0 sec (8e-05/8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003474 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.9e-05/0 sec (1.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002342 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5e-05/0 sec (5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003655 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.00159 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2e-05/0 sec (2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002364 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002881 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.3e-05/0 sec (5.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004054 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2e-05/0 sec (2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.1e-05/0 sec (6.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.5e-05/0 sec (5.5e-05/5.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004387 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.00181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (2.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003384 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.3e-05/0 sec (6.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.29 sec (Real time) / 5.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001801 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (2.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.97 sec (Real time) / 3.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.6e-05/0 sec (7.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 7.1e-05/0 sec (7.1e-05/7.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006266 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 718.40 sec (Real time) / 706.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002294 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 457.21 sec (Real time) / 447.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.4e-05/0 sec (9.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8.9e-05/0 sec (8.9e-05/8.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.28 sec (Real time) / 9923.95 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002972 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.1e-05/0 sec (3.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9921.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.00712 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000203/0 sec (0.000203/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000197/0 sec (0.000197/0.000197 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010923 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9920.74 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003447 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6e-05/0 sec (3.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.49 sec (Real time) / 9922.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.007949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000129/0 sec (0.000129/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000122/0 sec (0.000122/0.000122 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.42 sec (Real time) / 9927.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.004748 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.7e-05/0 sec (4.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007205 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.83 sec (Real time) / 9912.57 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.00213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.8e-05/0 sec (3.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003099 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001987 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.2e-05/0 sec (3.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002891 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002077 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.9e-05/0 sec (4.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003107 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.9e-05/0 sec (2.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002754 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000445/0 sec (0.000366/0 sec, 7.6e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000238/0 sec (0.000121/0.000121 sec, 7e-05/7e-05 sec, 0/0 sec, 4.7e-05/4.7e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000261/0 sec (0.000216/0.000216 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00475 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000258/0 sec (0.000237/0 sec, 1.9e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000122/0 sec (7.6e-05/7.6e-05 sec, 1.5e-05/1.5e-05 sec, 1e-06/1e-06 sec, 3e-05/3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000168/0 sec (0.000132/0.000132 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004165 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003127 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000336/0 sec (0.000272/0 sec, 6.1e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000195/0 sec (9.7e-05/9.7e-05 sec, 5.8e-05/5.8e-05 sec, 1e-06/1e-06 sec, 3.9e-05/3.9e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000192/0 sec (0.000151/0.000151 sec, 0/0 sec, 0/0 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00433 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002412 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000179/0 sec (0.000168/0 sec, 9e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 7.2e-05/0 sec (5.2e-05/5.2e-05 sec, 5e-06/5e-06 sec, 1e-06/1e-06 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.019734 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014222/0 sec (0.014004/0 sec, 0.0002/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002563/0 sec (0.002225/0.002225 sec, 0.00019/0.00019 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000146/0.000146 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.011269/0 sec (0.011176/0.011176 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.021798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.013227 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008815/0 sec (0.008627/0 sec, 0.000167/0 sec, 6e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001709/0 sec (0.001472/0.001472 sec, 0.000158/0.000158 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 7.5e-05/7.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006654/0 sec (0.00659/0.00659 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01503 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.012759 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008205/0 sec (0.00794/0 sec, 0.000248/0 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001487/0 sec (0.001175/0.001175 sec, 0.000241/0.000241 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 6.9e-05/6.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006307/0 sec (0.006226/0.006226 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014478 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.008966 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005472/0 sec (0.005226/0 sec, 0.000228/0 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001087/0 sec (0.000834/0.000834 sec, 0.000221/0.000221 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003863/0 sec (0.003815/0.003815 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.529156 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.517691/1 sec (0.48815/1 sec, 0.02935/0 sec, 5.1e-05/0 sec, 3.9e-05/0 sec, 2.2e-05/0 sec, 1.7e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 1.6e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07975/0 sec (0.050201/0.050201 sec, 0.02915/0.02915 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000391/0.000391 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.423823/1 sec (0.423675/0.423675 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000148/0.000148 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.532323 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.327958 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.318638/0 sec (0.300591/0 sec, 0.01784/0 sec, 6.6e-05/0 sec, 4.4e-05/0 sec, 2.4e-05/0 sec, 1.6e-05/0 sec, 1.1e-05/0 sec, 9e-06/0 sec, 1.2e-05/0 sec, 9e-06/0 sec, 1.6e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.052634/0 sec (0.034755/0.034755 sec, 0.017664/0.017664 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.00021/0.00021 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.252315/0 sec (0.252207/0.252207 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000108/0.000108 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.330427 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.317381 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.307489/0 sec (0.279221/0 sec, 0.028069/0 sec, 5.9e-05/0 sec, 3.3e-05/0 sec, 2e-05/0 sec, 1.8e-05/0 sec, 1.4e-05/0 sec, 1.2e-05/0 sec, 1.3e-05/0 sec, 1e-05/0 sec, 2e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.062779/0 sec (0.034814/0.034814 sec, 0.027882/0.027882 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 7.9e-05/7.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.231198/0 sec (0.231073/0.231073 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000125/0.000125 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.320347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.206211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.198407/0 sec (0.17795/0 sec, 0.020235/0 sec, 7.4e-05/0 sec, 4.8e-05/0 sec, 2e-05/0 sec, 1.7e-05/0 sec, 1.4e-05/0 sec, 1e-05/0 sec, 1.1e-05/0 sec, 1.2e-05/0 sec, 1.6e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.038966/0 sec (0.018818/0.018818 sec, 0.020097/0.020097 sec, 2e-06/2e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.146268/0 sec (0.146189/0.146189 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.208251 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 49.6554 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.5335/49 sec (12.6728/12 sec, 36.8575/37 sec, 0.001272/0 sec, 0.000429/0 sec, 0.000277/0 sec, 0.000172/0 sec, 0.000124/0 sec, 0.000111/0 sec, 9.1e-05/0 sec, 8.4e-05/0 sec, 8.6e-05/0 sec, 7.6e-05/0 sec, 8e-05/0 sec, 7.8e-05/0 sec, 0.000348/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 38.2082/38 sec (1.35225/1.35225 sec, 36.8551/36.8551 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000794/0.000794 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.9166/11 sec (10.9163/10.9163 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000252/0.000252 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 49.66 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.94 sec (Real time) / 49.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 152.634 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 152.522/152 sec (8.626/8 sec, 143.892/144 sec, 0.001201/0 sec, 0.000427/0 sec, 0.000309/0 sec, 0.00018/0 sec, 0.000146/0 sec, 0.000107/0 sec, 0.000114/0 sec, 8.9e-05/0 sec, 7.5e-05/0 sec, 8.1e-05/0 sec, 8.5e-05/0 sec, 6.7e-05/0 sec, 0.00033/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 144.792/145 sec (0.902087/0.902087 sec, 143.89/143.89 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000354/0.000354 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.3609/7 sec (7.36075/7.36075 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000156/0.000156 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 152.638 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
Synthesis time: 152.96 sec (Real time) / 152.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 36.2555 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.1413/36 sec (8.0335/8 sec, 28.1046/28 sec, 0.001196/0 sec, 0.000497/0 sec, 0.000297/0 sec, 0.000187/0 sec, 0.000135/0 sec, 0.000102/0 sec, 9e-05/0 sec, 8.3e-05/0 sec, 0.000109/0 sec, 9.2e-05/0 sec, 7.7e-05/0 sec, 7.4e-05/0 sec, 0.000317/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 28.9678/29 sec (0.865524/0.865524 sec, 28.1021/28.1021 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000238/0.000238 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.77396/6 sec (6.77377/6.77377 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000194/0.000194 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 36.2588 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.47 sec (Real time) / 36.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 12.2445 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.1315/12 sec (5.17491/6 sec, 6.95379/6 sec, 0.000978/0 sec, 0.000391/0 sec, 0.000243/0 sec, 0.000136/0 sec, 0.000131/0 sec, 9.1e-05/0 sec, 9.8e-05/0 sec, 9.6e-05/0 sec, 8.7e-05/0 sec, 7.8e-05/0 sec, 8.3e-05/0 sec, 7.6e-05/0 sec, 0.000278/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 7.46129/7 sec (0.50945/0.50945 sec, 6.95171/6.95171 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000121/0.000121 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.27756/4 sec (4.27743/4.27743 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000127/0.000127 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 12.247 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.43 sec (Real time) / 12.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 581.802 sec CPU time.
[LOG] Relation determinization time: 582 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 581.152/582 sec (43.2055/43 sec, 537.929/539 sec, 0.006029/0 sec, 0.00349/0 sec, 0.001844/0 sec, 0.000914/0 sec, 0.000579/0 sec, 0.000469/0 sec, 0.000341/0 sec, 0.000287/0 sec, 0.000271/0 sec, 0.000257/0 sec, 0.000246/0 sec, 0.000239/0 sec, 0.000196/0 sec, 0.000263/0 sec, 0.001594/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 544.011/545 sec (6.09128/6.09128 sec, 537.92/537.92 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000311/0.000311 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 35.3552/34 sec (35.3549/35.3549 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000365/0.000365 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 581.805 sec CPU time.
[LOG] Overall execution time: 582 sec real time.
Synthesis time: 582.52 sec (Real time) / 580.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1784.51 sec CPU time.
[LOG] Relation determinization time: 1787 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1783.91/1785 sec (27.8601/28 sec, 1756.04/1757 sec, 0.004576/0 sec, 0.002934/0 sec, 0.001393/0 sec, 0.000734/0 sec, 0.000422/0 sec, 0.000308/0 sec, 0.000263/0 sec, 0.000258/0 sec, 0.000292/0 sec, 0.000261/0 sec, 0.000251/0 sec, 0.000247/0 sec, 0.000205/0 sec, 0.000332/0 sec, 0.001271/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1760.27/1762 sec (4.24305/4.24305 sec, 1756.03/1756.03 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.00015/0.00015 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 21.847/22 sec (21.8468/21.8468 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000198/0.000198 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1784.51 sec CPU time.
[LOG] Overall execution time: 1787 sec real time.
Synthesis time: 1786.41 sec (Real time) / 1782.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9972.70 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.48 sec (Real time) / 9968.20 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.92 sec (Real time) / 9966.35 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.56 sec (Real time) / 9969.14 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 5590.31 sec (Real time) / 5560.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 5605.48 sec (Real time) / 5573.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9959.11 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9960.22 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9962.44 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9953.98 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.003425 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00047/0 sec (7.5e-05/0 sec, 0.00019/0 sec, 0.00011/0 sec, 9.5e-05/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.000404/0 sec (3.4e-05/3.4e-05 sec, 6.6e-05/6.6e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 5.4e-05/5.4e-05 sec, 8.4e-05/8.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause minimization time: 0.000584/0 sec (2.9e-05/2.9e-05 sec, 8.1e-05/8.1e-05 sec, 4.3e-05/4.3e-05 sec, 4.1e-05/4.1e-05 sec, 7.1e-05/7.1e-05 sec, 0.00016/0.00016 sec, 8.6e-05/8.6e-05 sec, 7.3e-05/7.3e-05 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.004273 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.247673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 403 new AND gates.
[LOG] Size before ABC: 907 AND gates.
[LOG] Size after ABC: 402 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083485/0 sec (0.000234/0 sec, 0.000928/0 sec, 0.002592/0 sec, 0.012246/0 sec, 0.020938/0 sec, 0.024581/0 sec, 0.017106/0 sec, 0.00486/0 sec )
[LOG] Nr of iterations: 380 (3, 6, 13, 36, 47, 47, 30, 12, 2, 5, 12, 35, 46, 46, 29, 11 )
[LOG] Total clause computation time: 0.04644/0 sec (0.000117/0.000117 sec, 0.000195/0.000195 sec, 0.00049/0.00049 sec, 0.001759/0.001759 sec, 0.002816/0.002816 sec, 0.003312/0.003312 sec, 0.002489/0.002489 sec, 0.001049/0.001049 sec, 0.001742/0.001742 sec, 0.002021/0.002021 sec, 0.003212/0.003212 sec, 0.005737/0.005737 sec, 0.006109/0.006109 sec, 0.006921/0.006921 sec, 0.006261/0.006261 sec, 0.00221/0.00221 sec )
[LOG] Total clause minimization time: 0.188806/0 sec (0.000104/0.000104 sec, 0.000655/0.000655 sec, 0.001935/0.001935 sec, 0.00992/0.00992 sec, 0.017251/0.017251 sec, 0.020538/0.020538 sec, 0.014156/0.014156 sec, 0.003659/0.003659 sec, 0.004919/0.004919 sec, 0.002945/0.002945 sec, 0.006577/0.006577 sec, 0.020796/0.020796 sec, 0.029582/0.029582 sec, 0.030174/0.030174 sec, 0.019676/0.019676 sec, 0.005919/0.005919 sec )
[LOG] Total clause size reduction: 3084 --> 1814 (32 --> 2, 75 --> 12, 168 --> 42, 455 --> 192, 552 --> 256, 506 --> 239, 290 --> 134, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 192 --> 192, 256 --> 256, 239 --> 239, 134 --> 134, 30 --> 30 )
[LOG] Average clause size reduction: 8.11579 --> 4.77368 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6389 --> 5.33333, 11.7447 --> 5.44681, 10.766 --> 5.08511, 9.66667 --> 4.46667, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.48571 --> 5.48571, 5.56522 --> 5.56522, 5.19565 --> 5.19565, 4.62069 --> 4.62069, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.2492 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 546 8 0 1 531
=====================  mult5.aag =====================
[LOG] Relation determinization time: 3.22967 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1821 new AND gates.
[LOG] Size before ABC: 4452 AND gates.
[LOG] Size after ABC: 1821 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.884342/1 sec (0.000439/0 sec, 0.001061/0 sec, 0.003431/0 sec, 0.015469/0 sec, 0.085382/0 sec, 0.177152/0 sec, 0.246169/0 sec, 0.202374/1 sec, 0.109944/0 sec, 0.042921/0 sec )
[LOG] Nr of iterations: 1347 (3, 6, 13, 37, 123, 159, 153, 102, 54, 29, 2, 5, 12, 36, 122, 158, 152, 101, 52, 28 )
[LOG] Total clause computation time: 0.661907/0 sec (0.000192/0.000192 sec, 0.000291/0.000291 sec, 0.000747/0.000747 sec, 0.002348/0.002348 sec, 0.01117/0.01117 sec, 0.024218/0.024218 sec, 0.031862/0.031862 sec, 0.029148/0.029148 sec, 0.016824/0.016824 sec, 0.007884/0.007884 sec, 0.015503/0.015503 sec, 0.023571/0.023571 sec, 0.029641/0.029641 sec, 0.035459/0.035459 sec, 0.072011/0.072011 sec, 0.09608/0.09608 sec, 0.10283/0.10283 sec, 0.083165/0.083165 sec, 0.051471/0.051471 sec, 0.027492/0.027492 sec )
[LOG] Total clause minimization time: 2.51902/3 sec (0.000233/0.000233 sec, 0.00071/0.00071 sec, 0.002491/0.002491 sec, 0.012516/0.012516 sec, 0.071803/0.071803 sec, 0.149671/0.149671 sec, 0.211114/0.211114 sec, 0.171141/0.171141 sec, 0.091975/0.091975 sec, 0.034561/0.034561 sec, 0.03448/0.03448 sec, 0.019835/0.019835 sec, 0.02954/0.02954 sec, 0.071936/0.071936 sec, 0.27807/0.27807 sec, 0.407012/0.407012 sec, 0.422787/0.422787 sec, 0.289562/0.289562 sec, 0.154412/0.154412 sec, 0.065173/0.065173 sec )
[LOG] Total clause size reduction: 14122 --> 8913 (40 --> 2, 95 --> 12, 216 --> 42, 612 --> 194, 1952 --> 889, 2370 --> 1165, 2128 --> 1085, 1313 --> 656, 636 --> 310, 308 --> 106, 2 --> 2, 12 --> 12, 42 --> 42, 194 --> 194, 889 --> 889, 1165 --> 1165, 1085 --> 1085, 656 --> 656, 301 --> 301, 106 --> 106 )
[LOG] Average clause size reduction: 10.484 --> 6.61693 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5405 --> 5.24324, 15.8699 --> 7.22764, 14.9057 --> 7.32704, 13.9085 --> 7.0915, 12.8725 --> 6.43137, 11.7778 --> 5.74074, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.38889 --> 5.38889, 7.28689 --> 7.28689, 7.37342 --> 7.37342, 7.13816 --> 7.13816, 6.49505 --> 6.49505, 5.78846 --> 5.78846, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 3.23193 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.71 sec (Real time) / 3.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.64 sec (Real time) / 3.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2058 10 0 1 2038
=====================  mult6.aag =====================
[LOG] Relation determinization time: 73.7606 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 7928 new AND gates.
[LOG] Size before ABC: 23004 AND gates.
[LOG] Size after ABC: 7927 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.7298/17 sec (0.002018/0 sec, 0.001579/0 sec, 0.00435/0 sec, 0.022613/0 sec, 0.117504/0 sec, 0.752409/1 sec, 2.1672/2 sec, 4.08246/4 sec, 4.34368/4 sec, 3.24734/4 sec, 1.55216/1 sec, 0.436528/1 sec )
[LOG] Nr of iterations: 5370 (3, 6, 11, 36, 122, 446, 617, 602, 418, 264, 123, 44, 2, 5, 10, 35, 121, 445, 616, 601, 416, 263, 121, 43 )
[LOG] Total clause computation time: 13.9285/17 sec (0.000784/0.000784 sec, 0.000456/0.000456 sec, 0.001061/0.001061 sec, 0.003764/0.003764 sec, 0.015364/0.015364 sec, 0.08307/0.08307 sec, 0.311415/0.311415 sec, 0.618565/0.618565 sec, 0.635723/0.635723 sec, 0.471419/0.471419 sec, 0.233874/0.233874 sec, 0.085554/0.085554 sec, 0.281361/0.281361 sec, 0.468514/0.468514 sec, 0.601687/0.601687 sec, 0.672473/0.672473 sec, 0.776593/0.776593 sec, 1.38995/1.38995 sec, 1.73981/1.73981 sec, 1.81384/1.81384 sec, 1.53849/1.53849 sec, 1.27369/1.27369 sec, 0.641467/0.641467 sec, 0.269617/0.269617 sec )
[LOG] Total clause minimization time: 59.4639/57 sec (0.001202/0.001202 sec, 0.001062/0.001062 sec, 0.003137/0.003137 sec, 0.018233/0.018233 sec, 0.099628/0.099628 sec, 0.656903/0.656903 sec, 1.83666/1.83666 sec, 3.44171/3.44171 sec, 3.69467/3.69467 sec, 2.76765/2.76765 sec, 1.31468/1.31468 sec, 0.349713/0.349713 sec, 0.393057/0.393057 sec, 0.239042/0.239042 sec, 0.254216/0.254216 sec, 0.520336/0.520336 sec, 1.38786/1.38786 sec, 5.5726/5.5726 sec, 9.07999/9.07999 sec, 10.8166/10.8166 sec, 8.89605/8.89605 sec, 4.94521/4.94521 sec, 2.47852/2.47852 sec, 0.695128/0.695128 sec )
[LOG] Total clause size reduction: 69186 --> 46030 (48 --> 2, 115 --> 12, 220 --> 36, 735 --> 188, 2420 --> 881, 8455 --> 4034, 11088 --> 5714, 10217 --> 5499, 6672 --> 3563, 3945 --> 2053, 1708 --> 838, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 188 --> 188, 881 --> 881, 4034 --> 4034, 5714 --> 5714, 5499 --> 5499, 3552 --> 3552, 2053 --> 2053, 827 --> 827, 206 --> 206 )
[LOG] Average clause size reduction: 12.8838 --> 8.57169 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4167 --> 5.22222, 19.8361 --> 7.22131, 18.9574 --> 9.04484, 17.9708 --> 9.26094, 16.9718 --> 9.13455, 15.9617 --> 8.52392, 14.9432 --> 7.77652, 13.8862 --> 6.81301, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.37143 --> 5.37143, 7.28099 --> 7.28099, 9.06517 --> 9.06517, 9.27597 --> 9.27597, 9.14975 --> 9.14975, 8.53846 --> 8.53846, 7.80608 --> 7.80608, 6.83471 --> 6.83471, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 73.7635 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 75.63 sec (Real time) / 74.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.68 sec (Real time) / 15.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.77 sec (Real time) / 5.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8273 12 0 1 8250
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2121.56 sec CPU time.
[LOG] Relation determinization time: 2137 sec real time.
[LOG] Final circuit size: 31218 new AND gates.
[LOG] Size before ABC: 107881 AND gates.
[LOG] Size after ABC: 31218 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 495.017/497 sec (0.003163/0 sec, 0.002269/0 sec, 0.006916/0 sec, 0.031858/0 sec, 0.167236/0 sec, 0.989741/1 sec, 8.18772/8 sec, 38.7585/39 sec, 105.197/106 sec, 142.542/143 sec, 106.951/107 sec, 58.9401/59 sec, 25.5792/26 sec, 7.65984/8 sec )
[LOG] Nr of iterations: 20766 (3, 6, 12, 36, 128, 459, 1675, 2255, 2211, 1695, 1038, 536, 240, 96, 2, 5, 11, 35, 127, 458, 1674, 2254, 2210, 1694, 1037, 535, 239, 95 )
[LOG] Total clause computation time: 252.746/248 sec (0.001598/0.001598 sec, 0.000648/0.000648 sec, 0.001677/0.001677 sec, 0.005149/0.005149 sec, 0.022754/0.022754 sec, 0.119503/0.119503 sec, 1.13901/1.13901 sec, 5.11458/5.11458 sec, 8.73547/8.73547 sec, 9.90201/9.90201 sec, 7.24248/7.24248 sec, 4.13523/4.13523 sec, 1.90349/1.90349 sec, 0.740439/0.740439 sec, 3.4439/3.4439 sec, 7.22437/7.22437 sec, 8.69896/8.69896 sec, 8.70936/8.70936 sec, 10.1261/10.1261 sec, 14.5226/14.5226 sec, 24.0683/24.0683 sec, 31.0525/31.0525 sec, 27.7024/27.7024 sec, 25.3679/25.3679 sec, 21.6499/21.6499 sec, 15.867/15.867 sec, 10.2366/10.2366 sec, 5.01202/5.01202 sec )
[LOG] Total clause minimization time: 1865.76/1879 sec (0.001543/0.001543 sec, 0.001561/0.001561 sec, 0.005061/0.005061 sec, 0.025917/0.025917 sec, 0.14188/0.14188 sec, 0.858427/0.858427 sec, 6.98518/6.98518 sec, 33.5476/33.5476 sec, 96.3603/96.3603 sec, 132.561/132.561 sec, 99.6632/99.6632 sec, 54.7829/54.7829 sec, 23.6666/23.6666 sec, 6.91599/6.91599 sec, 14.0286/14.0286 sec, 12.1244/12.1244 sec, 9.41673/9.41673 sec, 11.6189/11.6189 sec, 23.5956/23.5956 sec, 56.24/56.24 sec, 189.683/189.683 sec, 275.227/275.227 sec, 275.495/275.495 sec, 250.789/250.789 sec, 160.037/160.037 sec, 83.2434/83.2434 sec, 38.621/38.621 sec, 10.1184/10.1184 sec )
[LOG] Total clause size reduction: 316373 --> 215762 (56 --> 2, 135 --> 12, 286 --> 39, 875 --> 190, 3048 --> 921, 10534 --> 4147, 36828 --> 18228, 47334 --> 25062, 44200 --> 24290, 32186 --> 17820, 18666 --> 9973, 9095 --> 4714, 3824 --> 1941, 1425 --> 542, 2 --> 2, 12 --> 12, 39 --> 39, 190 --> 190, 921 --> 921, 4147 --> 4147, 18228 --> 18228, 25062 --> 25062, 24290 --> 24290, 17820 --> 17820, 9973 --> 9973, 4714 --> 4714, 1941 --> 1941, 542 --> 542 )
[LOG] Average clause size reduction: 15.2351 --> 10.3902 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3056 --> 5.27778, 23.8125 --> 7.19531, 22.9499 --> 9.03486, 21.9869 --> 10.8824, 20.9907 --> 11.114, 19.991 --> 10.986, 18.9888 --> 10.5133, 17.9827 --> 9.6079, 16.9683 --> 8.79478, 15.9333 --> 8.0875, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.42857 --> 5.42857, 7.25197 --> 7.25197, 9.05459 --> 9.05459, 10.8889 --> 10.8889, 11.1189 --> 11.1189, 10.991 --> 10.991, 10.5195 --> 10.5195, 9.61716 --> 9.61716, 8.81121 --> 8.81121, 8.12134 --> 8.12134, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 2121.57 sec CPU time.
[LOG] Overall execution time: 2137 sec real time.
Synthesis time: 2137.12 sec (Real time) / 2127.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 58.34 sec (Real time) / 57.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 107.16 sec (Real time) / 106.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31701 14 0 1 31673
=====================  mult8.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9971.59 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9972.30 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9973.20 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9976.42 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9974.39 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9976.44 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9977.07 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.21 sec (Real time) / 9976.84 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9980.58 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002707 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.3e-05/0 sec (8.3e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.6e-05/0 sec (3.9e-05/3.9e-05 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 5.1e-05/0 sec (3.1e-05/3.1e-05 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003959 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00222 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.8e-05/0 sec (7.8e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.2e-05/4.2e-05 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 4.6e-05/0 sec (2.7e-05/2.7e-05 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003137 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.00581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000173/0 sec (0.000173/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000109/0 sec (9.3e-05/9.3e-05 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (6.5e-05/6.5e-05 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008124 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.006274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00019/0 sec (0.00019/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000129/0 sec (0.000113/0.000113 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.000109/0 sec (6e-05/6e-05 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008459 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.011853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000345/0 sec (0.000345/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000224/0 sec (0.000191/0.000191 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0.000242/0 sec (0.000137/0.000137 sec, 0.000105/0.000105 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01705 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.011308 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000355/0 sec (0.000355/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000257/0 sec (0.000225/0.000225 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0.00021/0 sec (0.000116/0.000116 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016869 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.026145 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000999/0 sec (0.000999/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000662/0 sec (0.000583/0.000583 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause minimization time: 0.000597/0 sec (0.000375/0.000375 sec, 0.000222/0.000222 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.042306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.027043 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001207/0 sec (0.001207/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000858/0 sec (0.000776/0.000776 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 0.000624/0 sec (0.000404/0.000404 sec, 0.00022/0.00022 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.043406 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.063873 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003383/0 sec (0.003383/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002029/0 sec (0.001822/0.001822 sec, 0.000207/0.000207 sec )
[LOG] Total clause minimization time: 0.001901/0 sec (0.001443/0.001443 sec, 0.000458/0.000458 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.116692 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.064515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003767/0 sec (0.003767/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002534/0 sec (0.002319/0.002319 sec, 0.000215/0.000215 sec )
[LOG] Total clause minimization time: 0.00189/0 sec (0.001414/0.001414 sec, 0.000476/0.000476 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.117685 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001511 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.9e-05/0 sec (2.6e-05/0 sec, 4e-06/0 sec, 3.9e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002226 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001625 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.7e-05/0 sec (1.6e-05/0 sec, 4e-06/0 sec, 3.7e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (8e-06/8e-06 sec, 0/0 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 3e-05/0 sec (0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002485 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.002849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000129/0 sec (3.9e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 7.8e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 7.7e-05/0 sec (3.3e-05/3.3e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004152 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002002 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.5e-05/0 sec (1.7e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 5.7e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (1e-05/1e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 5.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.004724 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000169/0 sec (6.6e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 7e-06/0 sec, 8.2e-05/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000117/0 sec (5.8e-05/5.8e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.003543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000148/0 sec (2.3e-05/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 7e-06/0 sec, 0.000102/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 8e-05/0 sec (1.5e-05/1.5e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 9.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.007104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000244/0 sec (8.3e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 0.000133/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000172/0 sec (7.6e-05/7.6e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 6.6e-05/6.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 9.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.8e-05/5.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.005922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000164/0 sec (3.3e-05/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 6e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 9.5e-05/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000135/0 sec (2.2e-05/2.2e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 5.5e-05/5.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause minimization time: 9.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.2e-05/6.2e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008286 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.011239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000358/0 sec (0.000109/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 9e-06/0 sec, 0.000212/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000272/0 sec (0.000101/0.000101 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000132/0.000132 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016029 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.008195 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00027/0 sec (6e-05/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1e-05/0 sec, 0.000163/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00017/0 sec (4.3e-05/4.3e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 8.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.016984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000513/0 sec (0.000171/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.2e-05/0 sec, 0.000286/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000382/0 sec (0.000158/0.000158 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000169/0.000169 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec )
[LOG] Total clause minimization time: 0.000167/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000102/0.000102 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.5e-05/6.5e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.011373 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000386/0 sec (7.5e-05/0 sec, 6e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 1.2e-05/0 sec, 0.000245/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000262/0 sec (5.4e-05/5.4e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000167/0.000167 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000107/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01601 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.023633 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000931/0 sec (0.000306/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2.1e-05/0 sec, 0.000526/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000711/0 sec (0.000288/0.000288 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000346/0.000346 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0.000252/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000161/0.000161 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.034241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.015537 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000554/0 sec (9.4e-05/0 sec, 8e-06/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 7e-06/0 sec, 1e-05/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 1.5e-05/0 sec, 0.000359/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000376/0 sec (7.1e-05/7.1e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000248/0.000248 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec )
[LOG] Total clause minimization time: 0.000155/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.2e-05/9.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.022111 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.031286 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0014/0 sec (0.000441/0 sec, 1e-05/0 sec, 1e-05/0 sec, 1.1e-05/0 sec, 1.2e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-05/0 sec, 0.00082/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001039/0 sec (0.000421/0.000421 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000491/0.000491 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000118/0.000118 sec )
[LOG] Total clause minimization time: 0.000389/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000272/0.000272 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000117/0.000117 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.019857 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000836/0 sec (0.000141/0 sec, 9e-06/0 sec, 1.4e-05/0 sec, 1.6e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.1e-05/0 sec, 9e-06/0 sec, 1.2e-05/0 sec, 8e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 2.3e-05/0 sec, 0.00053/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000568/0 sec (0.000105/0.000105 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000393/0.000393 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0.000185/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000115/0.000115 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029345 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.042876 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001772/0 sec (0.000592/0 sec, 1.2e-05/0 sec, 1.5e-05/0 sec, 1.8e-05/0 sec, 1.5e-05/0 sec, 1.3e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 8e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3.5e-05/0 sec, 0.000984/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001361/0 sec (0.000569/0.000569 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000622/0.000622 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000163/0.000163 sec )
[LOG] Total clause minimization time: 0.000496/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00034/0.00034 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000156/0.000156 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06484 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.024132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000728/0 sec (0.00012/0 sec, 7e-06/0 sec, 1e-05/0 sec, 1.1e-05/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.6e-05/0 sec, 0.000487/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000538/0 sec (9.9e-05/9.9e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000351/0.000351 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause minimization time: 0.000204/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000119/0.000119 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037116 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.051215 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002472/0 sec (0.000739/0 sec, 1.5e-05/0 sec, 2e-05/0 sec, 2.2e-05/0 sec, 2.4e-05/0 sec, 1.9e-05/0 sec, 2.1e-05/0 sec, 2e-05/0 sec, 1.7e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.1e-05/0 sec, 1.2e-05/0 sec, 9e-06/0 sec, 1.1e-05/0 sec, 9e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 5.7e-05/0 sec, 0.00142/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001854/0 sec (0.000712/0.000712 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000967/0.000967 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000165/0.000165 sec )
[LOG] Total clause minimization time: 0.000602/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000429/0.000429 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000173/0.000173 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.079377 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.031528 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001575/0 sec (0.000288/0 sec, 1.4e-05/0 sec, 2.5e-05/0 sec, 3e-05/0 sec, 2.5e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 1.4e-05/0 sec, 3e-05/0 sec, 2.7e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 7e-06/0 sec, 4.8e-05/0 sec, 0.000893/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000968/0 sec (0.000265/0.000265 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000598/0.000598 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause minimization time: 0.000455/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000205/0.000205 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00025/0.00025 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.048902 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.064058 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0029/0 sec (0.000799/0 sec, 1.8e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2e-05/0 sec, 1.9e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.5e-05/0 sec, 1.4e-05/0 sec, 1.4e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5.5e-05/0 sec, 0.001786/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002167/0 sec (0.000771/0.000771 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.001196/0.001196 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000187/0.000187 sec )
[LOG] Total clause minimization time: 0.000754/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00056/0.00056 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000194/0.000194 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.099856 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.037236 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00185/0 sec (0.000289/0 sec, 2e-05/0 sec, 3.2e-05/0 sec, 3.5e-05/0 sec, 2.9e-05/0 sec, 2.7e-05/0 sec, 2.6e-05/0 sec, 2.7e-05/0 sec, 2.1e-05/0 sec, 2.7e-05/0 sec, 2e-05/0 sec, 2.1e-05/0 sec, 1.9e-05/0 sec, 1.7e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.3e-05/0 sec, 8e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 4.2e-05/0 sec, 0.001136/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001233/0 sec (0.000224/0.000224 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000891/0.000891 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec )
[LOG] Total clause minimization time: 0.000341/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000219/0.000219 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000122/0.000122 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.059213 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.077765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002819/0 sec (0.000786/0 sec, 1.4e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4.4e-05/0 sec, 0.001755/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002258/0 sec (0.000762/0.000762 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.001226/0.001226 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000258/0.000258 sec )
[LOG] Total clause minimization time: 0.000765/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000502/0.000502 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000263/0.000263 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1242 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.045603 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002448/0 sec (0.00035/0 sec, 2.1e-05/0 sec, 3.6e-05/0 sec, 4.2e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 2.7e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2e-05/0 sec, 2.1e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 9e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 5e-06/0 sec, 6e-05/0 sec, 0.001532/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001693/0 sec (0.000278/0.000278 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001228/0.001228 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000174/0.000174 sec )
[LOG] Total clause minimization time: 0.000435/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000277/0.000277 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000158/0.000158 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.073427 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.123181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048357/0 sec (0.007867/0 sec, 0.009636/0 sec, 0.005565/0 sec, 0.012099/0 sec, 0.010597/0 sec, 0.002593/0 sec )
[LOG] Nr of iterations: 90 (10, 11, 6, 2, 15, 6, 8, 7, 5, 1, 14, 5 )
[LOG] Total clause computation time: 0.030448/0 sec (0.002281/0.002281 sec, 0.004523/0.004523 sec, 0.002173/0.002173 sec, 0.0025/0.0025 sec, 0.002625/0.002625 sec, 0.000809/0.000809 sec, 0.0031/0.0031 sec, 0.004391/0.004391 sec, 0.003198/0.003198 sec, 2e-06/2e-06 sec, 0.002222/0.002222 sec, 0.002624/0.002624 sec )
[LOG] Total clause minimization time: 0.071347/0 sec (0.005494/0.005494 sec, 0.005009/0.005009 sec, 0.003344/0.003344 sec, 0.009559/0.009559 sec, 0.007845/0.007845 sec, 0.001752/0.001752 sec, 0.00727/0.00727 sec, 0.006055/0.006055 sec, 0.00611/0.00611 sec, 0.002674/0.002674 sec, 0.01184/0.01184 sec, 0.004395/0.004395 sec )
[LOG] Total clause size reduction: 1379 --> 159 (288 --> 16, 310 --> 18, 150 --> 9, 29 --> 0, 392 --> 32, 135 --> 9, 13 --> 13, 12 --> 12, 9 --> 9, 0 --> 0, 32 --> 32, 9 --> 9 )
[LOG] Average clause size reduction: 15.3222 --> 1.76667 (28.8 --> 1.6, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.1333 --> 2.13333, 22.5 --> 1.5, 1.625 --> 1.625, 1.71429 --> 1.71429, 1.8 --> 1.8, 0 --> 0, 2.28571 --> 2.28571, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.12505 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 210 5 21 1 179
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.467241 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16676/0 sec (0.041383/0 sec, 0.030939/0 sec, 0.017913/0 sec, 0.012933/0 sec, 0.00737/0 sec, 0.05107/0 sec, 0.005152/0 sec )
[LOG] Nr of iterations: 143 (16, 18, 5, 6, 5, 23, 8, 10, 11, 4, 5, 4, 22, 6 )
[LOG] Total clause computation time: 0.107085/0 sec (0.015955/0.015955 sec, 0.008425/0.008425 sec, 0.001225/0.001225 sec, 0.001087/0.001087 sec, 0.001774/0.001774 sec, 0.017128/0.017128 sec, 0.001724/0.001724 sec, 0.011406/0.011406 sec, 0.012188/0.012188 sec, 0.009953/0.009953 sec, 0.010449/0.010449 sec, 0.001518/0.001518 sec, 0.008291/0.008291 sec, 0.005962/0.005962 sec )
[LOG] Total clause minimization time: 0.304141/1 sec (0.025188/0.025188 sec, 0.022327/0.022327 sec, 0.016631/0.016631 sec, 0.01177/0.01177 sec, 0.005521/0.005521 sec, 0.03368/0.03368 sec, 0.003349/0.003349 sec, 0.03947/0.03947 sec, 0.026424/0.026424 sec, 0.024051/0.024051 sec, 0.026944/0.026944 sec, 0.015299/0.015299 sec, 0.031459/0.031459 sec, 0.022028/0.022028 sec )
[LOG] Total clause size reduction: 2660 --> 310 (555 --> 45, 612 --> 48, 140 --> 6, 170 --> 8, 132 --> 5, 704 --> 55, 217 --> 13, 22 --> 22, 24 --> 24, 6 --> 6, 8 --> 8, 5 --> 5, 55 --> 55, 10 --> 10 )
[LOG] Average clause size reduction: 18.6014 --> 2.16783 (34.6875 --> 2.8125, 34 --> 2.66667, 28 --> 1.2, 28.3333 --> 1.33333, 26.4 --> 1, 30.6087 --> 2.3913, 27.125 --> 1.625, 2.2 --> 2.2, 2.18182 --> 2.18182, 1.5 --> 1.5, 1.6 --> 1.6, 1.25 --> 1.25, 2.5 --> 2.5, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.469579 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 288 6 24 1 251
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.00758 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 138 new AND gates.
[LOG] Size before ABC: 223 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.637421/1 sec (0.076693/1 sec, 0.0842/0 sec, 0.046186/0 sec, 0.038806/0 sec, 0.031668/0 sec, 0.027018/0 sec, 0.199073/0 sec, 0.124116/0 sec, 0.009661/0 sec )
[LOG] Nr of iterations: 196 (12, 16, 10, 6, 6, 6, 10, 33, 9, 11, 12, 8, 5, 5, 5, 4, 31, 7 )
[LOG] Total clause computation time: 0.555598/1 sec (0.039376/0.039376 sec, 0.024162/0.024162 sec, 0.003551/0.003551 sec, 0.001816/0.001816 sec, 0.001771/0.001771 sec, 0.014091/0.014091 sec, 0.070188/0.070188 sec, 0.033078/0.033078 sec, 0.002882/0.002882 sec, 0.04253/0.04253 sec, 0.062015/0.062015 sec, 0.032928/0.032928 sec, 0.037464/0.037464 sec, 0.026385/0.026385 sec, 0.077936/0.077936 sec, 0.042082/0.042082 sec, 0.026725/0.026725 sec, 0.016618/0.016618 sec )
[LOG] Total clause minimization time: 1.32197/1 sec (0.037085/0.037085 sec, 0.059806/0.059806 sec, 0.042511/0.042511 sec, 0.036906/0.036906 sec, 0.029818/0.029818 sec, 0.012777/0.012777 sec, 0.128625/0.128625 sec, 0.090593/0.090593 sec, 0.006677/0.006677 sec, 0.140084/0.140084 sec, 0.062596/0.062596 sec, 0.132869/0.132869 sec, 0.103902/0.103902 sec, 0.100964/0.100964 sec, 0.074533/0.074533 sec, 0.058357/0.058357 sec, 0.1417/0.1417 sec, 0.06217/0.06217 sec )
[LOG] Total clause size reduction: 4045 --> 505 (473 --> 30, 630 --> 50, 369 --> 16, 200 --> 9, 195 --> 8, 190 --> 11, 333 --> 44, 1152 --> 98, 280 --> 16, 30 --> 30, 34 --> 34, 13 --> 13, 9 --> 9, 8 --> 8, 11 --> 11, 12 --> 12, 93 --> 93, 13 --> 13 )
[LOG] Average clause size reduction: 20.6378 --> 2.57653 (39.4167 --> 2.5, 39.375 --> 3.125, 36.9 --> 1.6, 33.3333 --> 1.5, 32.5 --> 1.33333, 31.6667 --> 1.83333, 33.3 --> 4.4, 34.9091 --> 2.9697, 31.1111 --> 1.77778, 2.72727 --> 2.72727, 2.83333 --> 2.83333, 1.625 --> 1.625, 1.8 --> 1.8, 1.6 --> 1.6, 2.2 --> 2.2, 3 --> 3, 3 --> 3, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 2.01137 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.18 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 382 7 27 1 340
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.02686 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 195 new AND gates.
[LOG] Size before ABC: 356 AND gates.
[LOG] Size after ABC: 195 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.62785/1 sec (0.183843/0 sec, 0.305239/0 sec, 0.158468/0 sec, 0.124192/0 sec, 0.080995/1 sec, 0.086698/0 sec, 0.159468/0 sec, 0.20614/0 sec, 0.295876/0 sec, 0.02693/0 sec )
[LOG] Nr of iterations: 285 (12, 16, 8, 12, 7, 5, 22, 29, 43, 10, 11, 13, 7, 8, 6, 4, 11, 13, 42, 6 )
[LOG] Total clause computation time: 1.22657/0 sec (0.092981/0.092981 sec, 0.091464/0.091464 sec, 0.005496/0.005496 sec, 0.008218/0.008218 sec, 0.003879/0.003879 sec, 0.012154/0.012154 sec, 0.07082/0.07082 sec, 0.084025/0.084025 sec, 0.070824/0.070824 sec, 0.006072/0.006072 sec, 0.155401/0.155401 sec, 0.131658/0.131658 sec, 0.057718/0.057718 sec, 0.064106/0.064106 sec, 0.1075/0.1075 sec, 0.058322/0.058322 sec, 0.034306/0.034306 sec, 0.03091/0.03091 sec, 0.087593/0.087593 sec, 0.053118/0.053118 sec )
[LOG] Total clause minimization time: 3.48342/4 sec (0.090595/0.090595 sec, 0.213466/0.213466 sec, 0.152856/0.152856 sec, 0.115787/0.115787 sec, 0.077021/0.077021 sec, 0.07448/0.07448 sec, 0.088215/0.088215 sec, 0.121525/0.121525 sec, 0.224326/0.224326 sec, 0.020699/0.020699 sec, 0.387186/0.387186 sec, 0.258514/0.258514 sec, 0.305493/0.305493 sec, 0.249524/0.249524 sec, 0.270569/0.270569 sec, 0.222059/0.222059 sec, 0.136535/0.136535 sec, 0.0783/0.0783 sec, 0.219382/0.219382 sec, 0.176891/0.176891 sec )
[LOG] Total clause size reduction: 6909 --> 937 (528 --> 37, 705 --> 59, 322 --> 11, 495 --> 26, 264 --> 10, 172 --> 7, 882 --> 107, 1148 --> 155, 1680 --> 142, 351 --> 27, 37 --> 37, 48 --> 48, 11 --> 11, 13 --> 13, 10 --> 10, 7 --> 7, 32 --> 28, 52 --> 50, 142 --> 142, 10 --> 10 )
[LOG] Average clause size reduction: 24.2421 --> 3.28772 (44 --> 3.08333, 44.0625 --> 3.6875, 40.25 --> 1.375, 41.25 --> 2.16667, 37.7143 --> 1.42857, 34.4 --> 1.4, 40.0909 --> 4.86364, 39.5862 --> 5.34483, 39.0698 --> 3.30233, 35.1 --> 2.7, 3.36364 --> 3.36364, 3.69231 --> 3.69231, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.66667 --> 1.66667, 1.75 --> 1.75, 2.90909 --> 2.54545, 4 --> 3.84615, 3.38095 --> 3.38095, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 5.03205 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.22 sec (Real time) / 5.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 485 8 30 1 437
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 15.2277 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 451 new AND gates.
[LOG] Size before ABC: 861 AND gates.
[LOG] Size after ABC: 450 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.03991/6 sec (0.025183/0 sec, 0.040591/0 sec, 0.449206/1 sec, 0.202364/0 sec, 0.131022/0 sec, 0.140268/0 sec, 0.134893/0 sec, 0.479546/1 sec, 0.710552/0 sec, 1.95173/2 sec, 0.905729/1 sec, 0.868817/1 sec )
[LOG] Nr of iterations: 529 (10, 14, 41, 15, 7, 9, 9, 13, 23, 97, 29, 22, 8, 11, 37, 9, 6, 8, 8, 12, 21, 75, 26, 19 )
[LOG] Total clause computation time: 3.14606/2 sec (0.007023/0.007023 sec, 0.009447/0.009447 sec, 0.035463/0.035463 sec, 0.01291/0.01291 sec, 0.005971/0.005971 sec, 0.006425/0.006425 sec, 0.006363/0.006363 sec, 0.240121/0.240121 sec, 0.196884/0.196884 sec, 0.402328/0.402328 sec, 0.111998/0.111998 sec, 0.189128/0.189128 sec, 0.147345/0.147345 sec, 0.207554/0.207554 sec, 0.110898/0.110898 sec, 0.084648/0.084648 sec, 0.146284/0.146284 sec, 0.108911/0.108911 sec, 0.167135/0.167135 sec, 0.261534/0.261534 sec, 0.269539/0.269539 sec, 0.21487/0.21487 sec, 0.067819/0.067819 sec, 0.135465/0.135465 sec )
[LOG] Total clause minimization time: 11.5037/13 sec (0.018027/0.018027 sec, 0.030928/0.030928 sec, 0.413105/0.413105 sec, 0.189207/0.189207 sec, 0.124926/0.124926 sec, 0.133723/0.133723 sec, 0.12838/0.12838 sec, 0.239122/0.239122 sec, 0.513171/0.513171 sec, 1.54703/1.54703 sec, 0.793113/0.793113 sec, 0.679189/0.679189 sec, 0.794514/0.794514 sec, 0.631192/0.631192 sec, 0.667023/0.667023 sec, 0.386834/0.386834 sec, 0.463182/0.463182 sec, 0.395516/0.395516 sec, 0.546916/0.546916 sec, 0.430406/0.430406 sec, 0.455012/0.455012 sec, 0.882114/0.882114 sec, 0.56525/0.56525 sec, 0.475814/0.475814 sec )
[LOG] Total clause size reduction: 13997 --> 2072 (486 --> 18, 689 --> 40, 2080 --> 129, 714 --> 45, 300 --> 11, 392 --> 14, 384 --> 16, 564 --> 46, 1012 --> 112, 4320 --> 583, 1232 --> 97, 903 --> 100, 15 --> 15, 31 --> 31, 108 --> 107, 17 --> 16, 11 --> 11, 14 --> 14, 16 --> 15, 46 --> 46, 104 --> 97, 390 --> 340, 82 --> 82, 87 --> 87 )
[LOG] Average clause size reduction: 26.4594 --> 3.91682 (48.6 --> 1.8, 49.2143 --> 2.85714, 50.7317 --> 3.14634, 47.6 --> 3, 42.8571 --> 1.57143, 43.5556 --> 1.55556, 42.6667 --> 1.77778, 43.3846 --> 3.53846, 44 --> 4.86957, 44.5361 --> 6.01031, 42.4828 --> 3.34483, 41.0455 --> 4.54545, 1.875 --> 1.875, 2.81818 --> 2.81818, 2.91892 --> 2.89189, 1.88889 --> 1.77778, 1.83333 --> 1.83333, 1.75 --> 1.75, 2 --> 1.875, 3.83333 --> 3.83333, 4.95238 --> 4.61905, 5.2 --> 4.53333, 3.15385 --> 3.15385, 4.57895 --> 4.57895 )
[LOG] Overall execution time: 15.2351 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.48 sec (Real time) / 15.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.09 sec (Real time) / 2.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 788 9 33 1 735
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 32.6064 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 597 new AND gates.
[LOG] Size before ABC: 1182 AND gates.
[LOG] Size after ABC: 597 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.0027/12 sec (0.044033/0 sec, 0.070161/0 sec, 0.905655/1 sec, 0.541928/1 sec, 0.33509/0 sec, 0.192676/0 sec, 0.195082/0 sec, 0.176631/1 sec, 0.583452/0 sec, 1.14379/1 sec, 3.43613/4 sec, 2.56934/2 sec, 1.80875/2 sec )
[LOG] Nr of iterations: 680 (10, 15, 37, 8, 8, 6, 6, 6, 14, 23, 109, 128, 16, 9, 9, 36, 7, 6, 5, 5, 5, 13, 22, 87, 75, 15 )
[LOG] Total clause computation time: 6.95414/5 sec (0.011069/0.011069 sec, 0.012723/0.012723 sec, 0.050087/0.050087 sec, 0.009721/0.009721 sec, 0.007375/0.007375 sec, 0.005209/0.005209 sec, 0.004881/0.004881 sec, 0.00546/0.00546 sec, 0.315595/0.315595 sec, 0.178732/0.178732 sec, 0.394292/0.394292 sec, 0.468481/0.468481 sec, 0.614026/0.614026 sec, 0.363998/0.363998 sec, 0.566831/0.566831 sec, 0.189489/0.189489 sec, 0.323449/0.323449 sec, 0.256387/0.256387 sec, 0.245716/0.245716 sec, 0.209838/0.209838 sec, 0.175056/0.175056 sec, 0.748995/0.748995 sec, 0.583703/0.583703 sec, 0.303548/0.303548 sec, 0.61392/0.61392 sec, 0.295554/0.295554 sec )
[LOG] Total clause minimization time: 24.8265/27 sec (0.032787/0.032787 sec, 0.057172/0.057172 sec, 0.854927/0.854927 sec, 0.532044/0.532044 sec, 0.327586/0.327586 sec, 0.187383/0.187383 sec, 0.190089/0.190089 sec, 0.17107/0.17107 sec, 0.267456/0.267456 sec, 0.964467/0.964467 sec, 3.0392/3.0392 sec, 2.09742/2.09742 sec, 1.1942/1.1942 sec, 2.09143/2.09143 sec, 1.74765/1.74765 sec, 1.659/1.659 sec, 0.989454/0.989454 sec, 0.806368/0.806368 sec, 1.07824/1.07824 sec, 0.807176/0.807176 sec, 0.769746/0.769746 sec, 0.780791/0.780791 sec, 0.863672/0.863672 sec, 1.41298/1.41298 sec, 1.35577/1.35577 sec, 0.548407/0.548407 sec )
[LOG] Total clause size reduction: 19793 --> 3267 (522 --> 16, 798 --> 59, 2016 --> 107, 385 --> 12, 378 --> 15, 265 --> 8, 260 --> 9, 255 --> 8, 650 --> 63, 1078 --> 128, 5184 --> 640, 5969 --> 933, 690 --> 87, 16 --> 16, 30 --> 30, 107 --> 104, 12 --> 12, 12 --> 11, 8 --> 8, 9 --> 8, 8 --> 8, 63 --> 63, 128 --> 121, 437 --> 343, 426 --> 371, 87 --> 87 )
[LOG] Average clause size reduction: 29.1074 --> 4.80441 (52.2 --> 1.6, 53.2 --> 3.93333, 54.4865 --> 2.89189, 48.125 --> 1.5, 47.25 --> 1.875, 44.1667 --> 1.33333, 43.3333 --> 1.5, 42.5 --> 1.33333, 46.4286 --> 4.5, 46.8696 --> 5.56522, 47.5596 --> 5.87156, 46.6328 --> 7.28906, 43.125 --> 5.4375, 1.77778 --> 1.77778, 3.33333 --> 3.33333, 2.97222 --> 2.88889, 1.71429 --> 1.71429, 2 --> 1.83333, 1.6 --> 1.6, 1.8 --> 1.6, 1.6 --> 1.6, 4.84615 --> 4.84615, 5.81818 --> 5.5, 5.02299 --> 3.94253, 5.68 --> 4.94667, 5.8 --> 5.8 )
[LOG] Overall execution time: 32.6145 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.92 sec (Real time) / 32.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.16 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 978 10 35 1 920
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 59.7025 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 790 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 790 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.8057/18 sec (0.050697/0 sec, 0.140071/0 sec, 1.13413/1 sec, 0.29724/0 sec, 0.32285/1 sec, 0.194916/0 sec, 0.287932/0 sec, 0.183697/0 sec, 1.73153/2 sec, 0.256765/0 sec, 1.47239/2 sec, 3.19068/3 sec, 3.52824/4 sec, 5.01455/5 sec )
[LOG] Nr of iterations: 894 (10, 23, 44, 9, 9, 9, 8, 7, 21, 7, 32, 179, 128, 29, 8, 14, 43, 8, 8, 8, 6, 6, 18, 6, 28, 109, 98, 19 )
[LOG] Total clause computation time: 15.5601/16 sec (0.012828/0.012828 sec, 0.025198/0.025198 sec, 0.067299/0.067299 sec, 0.009233/0.009233 sec, 0.013265/0.013265 sec, 0.009391/0.009391 sec, 0.012824/0.012824 sec, 0.007776/0.007776 sec, 0.74102/0.74102 sec, 0.009187/0.009187 sec, 0.372081/0.372081 sec, 0.724727/0.724727 sec, 0.846266/0.846266 sec, 1.63145/1.63145 sec, 0.508488/0.508488 sec, 0.798838/0.798838 sec, 0.391049/0.391049 sec, 0.337257/0.337257 sec, 0.417023/0.417023 sec, 0.351864/0.351864 sec, 0.528466/0.528466 sec, 0.615888/0.615888 sec, 1.50646/1.50646 sec, 0.330728/0.330728 sec, 1.34769/1.34769 sec, 1.52481/1.52481 sec, 1.08253/1.08253 sec, 1.33649/1.33649 sec )
[LOG] Total clause minimization time: 42.998/42 sec (0.037714/0.037714 sec, 0.114388/0.114388 sec, 1.06606/1.06606 sec, 0.287835/0.287835 sec, 0.309412/0.309412 sec, 0.185374/0.185374 sec, 0.274964/0.274964 sec, 0.175819/0.175819 sec, 0.989882/0.989882 sec, 0.247432/0.247432 sec, 1.0993/1.0993 sec, 2.46141/2.46141 sec, 2.67853/2.67853 sec, 3.38211/3.38211 sec, 4.44048/4.44048 sec, 2.54137/2.54137 sec, 2.7216/2.7216 sec, 2.1338/2.1338 sec, 2.10424/2.10424 sec, 1.68749/1.68749 sec, 1.59178/1.59178 sec, 1.43868/1.43868 sec, 1.8843/1.8843 sec, 2.29267/2.29267 sec, 1.41328/1.41328 sec, 1.961/1.961 sec, 2.01342/2.01342 sec, 1.46363/1.46363 sec )
[LOG] Total clause size reduction: 28198 --> 4609 (558 --> 17, 1342 --> 99, 2580 --> 119, 472 --> 15, 464 --> 16, 456 --> 14, 392 --> 17, 330 --> 10, 1080 --> 123, 318 --> 11, 1612 --> 210, 9078 --> 1298, 6350 --> 857, 1372 --> 155, 14 --> 14, 49 --> 49, 119 --> 118, 15 --> 15, 16 --> 16, 14 --> 14, 11 --> 11, 10 --> 10, 97 --> 97, 11 --> 11, 179 --> 172, 607 --> 527, 569 --> 511, 83 --> 83 )
[LOG] Average clause size reduction: 31.5414 --> 5.15548 (55.8 --> 1.7, 58.3478 --> 4.30435, 58.6364 --> 2.70455, 52.4444 --> 1.66667, 51.5556 --> 1.77778, 50.6667 --> 1.55556, 49 --> 2.125, 47.1429 --> 1.42857, 51.4286 --> 5.85714, 45.4286 --> 1.57143, 50.375 --> 6.5625, 50.7151 --> 7.2514, 49.6094 --> 6.69531, 47.3103 --> 5.34483, 1.75 --> 1.75, 3.5 --> 3.5, 2.76744 --> 2.74419, 1.875 --> 1.875, 2 --> 2, 1.75 --> 1.75, 1.83333 --> 1.83333, 1.66667 --> 1.66667, 5.38889 --> 5.38889, 1.83333 --> 1.83333, 6.39286 --> 6.14286, 5.56881 --> 4.83486, 5.80612 --> 5.21429, 4.36842 --> 4.36842 )
[LOG] Overall execution time: 59.7139 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.09 sec (Real time) / 59.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.58 sec (Real time) / 4.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1213 11 37 1 1151
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 158.502 sec CPU time.
[LOG] Relation determinization time: 159 sec real time.
[LOG] Final circuit size: 713 new AND gates.
[LOG] Size before ABC: 1382 AND gates.
[LOG] Size after ABC: 713 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 54.4874/54 sec (0.105175/0 sec, 0.112423/0 sec, 4.42331/5 sec, 1.5035/1 sec, 1.64566/2 sec, 1.90868/2 sec, 1.91504/2 sec, 1.30959/1 sec, 4.90475/5 sec, 1.59229/1 sec, 7.60939/8 sec, 1.42063/1 sec, 6.71867/7 sec, 12.4922/13 sec, 6.8261/6 sec )
[LOG] Nr of iterations: 787 (9, 9, 38, 7, 8, 6, 7, 11, 17, 8, 29, 7, 115, 95, 49, 7, 7, 32, 6, 7, 5, 6, 10, 16, 7, 21, 6, 113, 82, 47 )
[LOG] Total clause computation time: 26.5937/25 sec (0.028288/0.028288 sec, 0.021823/0.021823 sec, 0.192583/0.192583 sec, 0.017124/0.017124 sec, 0.183036/0.183036 sec, 0.308692/0.308692 sec, 0.17137/0.17137 sec, 0.027672/0.027672 sec, 1.29519/1.29519 sec, 0.024017/0.024017 sec, 0.740658/0.740658 sec, 0.018719/0.018719 sec, 1.72699/1.72699 sec, 1.73808/1.73808 sec, 0.743498/0.743498 sec, 3.48732/3.48732 sec, 2.10764/2.10764 sec, 0.812625/0.812625 sec, 1.1455/1.1455 sec, 0.937802/0.937802 sec, 0.925899/0.925899 sec, 0.58227/0.58227 sec, 0.657565/0.657565 sec, 2.36482/2.36482 sec, 0.859209/0.859209 sec, 2.06571/2.06571 sec, 0.822049/0.822049 sec, 0.839136/0.839136 sec, 0.926213/0.926213 sec, 0.822169/0.822169 sec )
[LOG] Total clause minimization time: 128.635/129 sec (0.076689/0.076689 sec, 0.090414/0.090414 sec, 4.23/4.23 sec, 1.48627/1.48627 sec, 1.46246/1.46246 sec, 1.59987/1.59987 sec, 1.7435/1.7435 sec, 1.28173/1.28173 sec, 3.60891/3.60891 sec, 1.5681/1.5681 sec, 6.86764/6.86764 sec, 1.40175/1.40175 sec, 4.98863/4.98863 sec, 10.7516/10.7516 sec, 6.08121/6.08121 sec, 10.7189/10.7189 sec, 7.75678/7.75678 sec, 6.8826/6.8826 sec, 3.31686/3.31686 sec, 4.02725/4.02725 sec, 5.0535/5.0535 sec, 4.30646/4.30646 sec, 3.94339/3.94339 sec, 5.93164/5.93164 sec, 6.14035/6.14035 sec, 4.27186/4.27186 sec, 4.94201/4.94201 sec, 6.13902/6.13902 sec, 5.18389/5.18389 sec, 2.78155/2.78155 sec )
[LOG] Total clause size reduction: 24448 --> 3315 (536 --> 22, 528 --> 28, 2405 --> 98, 384 --> 8, 441 --> 12, 310 --> 7, 366 --> 9, 600 --> 17, 944 --> 99, 406 --> 11, 1596 --> 216, 336 --> 10, 6270 --> 735, 5076 --> 446, 2544 --> 215, 13 --> 13, 23 --> 23, 78 --> 78, 8 --> 8, 12 --> 12, 7 --> 7, 9 --> 9, 17 --> 17, 99 --> 99, 11 --> 11, 146 --> 139, 10 --> 10, 724 --> 448, 343 --> 302, 206 --> 206 )
[LOG] Average clause size reduction: 31.0648 --> 4.2122 (59.5556 --> 2.44444, 58.6667 --> 3.11111, 63.2895 --> 2.57895, 54.8571 --> 1.14286, 55.125 --> 1.5, 51.6667 --> 1.16667, 52.2857 --> 1.28571, 54.5455 --> 1.54545, 55.5294 --> 5.82353, 50.75 --> 1.375, 55.0345 --> 7.44828, 48 --> 1.42857, 54.5217 --> 6.3913, 53.4316 --> 4.69474, 51.9184 --> 4.38776, 1.85714 --> 1.85714, 3.28571 --> 3.28571, 2.4375 --> 2.4375, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 1.4 --> 1.4, 1.5 --> 1.5, 1.7 --> 1.7, 6.1875 --> 6.1875, 1.57143 --> 1.57143, 6.95238 --> 6.61905, 1.66667 --> 1.66667, 6.40708 --> 3.9646, 4.18293 --> 3.68293, 4.38298 --> 4.38298 )
[LOG] Overall execution time: 158.523 sec CPU time.
[LOG] Overall execution time: 159 sec real time.
Synthesis time: 159.04 sec (Real time) / 157.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.07 sec (Real time) / 3.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1186 12 40 1 1119
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 106.571 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 1289 new AND gates.
[LOG] Size before ABC: 2671 AND gates.
[LOG] Size after ABC: 1289 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.1905/36 sec (0.111204/0 sec, 0.120098/0 sec, 1.44276/1 sec, 0.562426/1 sec, 0.55048/1 sec, 0.361306/0 sec, 0.394819/0 sec, 0.276005/1 sec, 1.8163/1 sec, 0.570735/1 sec, 2.37634/2 sec, 0.301481/1 sec, 0.286535/0 sec, 8.27023/8 sec, 8.15473/8 sec, 6.34333/7 sec, 4.25171/4 sec )
[LOG] Nr of iterations: 1193 (11, 23, 37, 11, 12, 11, 17, 11, 17, 12, 35, 10, 11, 176, 147, 64, 25, 8, 16, 35, 10, 8, 8, 16, 9, 16, 10, 34, 7, 10, 172, 124, 57, 23 )
[LOG] Total clause computation time: 18.6844/14 sec (0.028995/0.028995 sec, 0.028115/0.028115 sec, 0.066956/0.066956 sec, 0.013688/0.013688 sec, 0.023479/0.023479 sec, 0.014245/0.014245 sec, 0.022353/0.022353 sec, 0.013214/0.013214 sec, 0.87238/0.87238 sec, 0.017552/0.017552 sec, 0.487517/0.487517 sec, 0.014227/0.014227 sec, 0.013616/0.013616 sec, 2.47694/2.47694 sec, 1.014/1.014 sec, 0.652784/0.652784 sec, 1.03888/1.03888 sec, 0.418413/0.418413 sec, 1.33682/1.33682 sec, 0.35061/0.35061 sec, 0.41252/0.41252 sec, 0.434458/0.434458 sec, 0.384234/0.384234 sec, 0.356311/0.356311 sec, 0.308149/0.308149 sec, 1.90264/1.90264 sec, 0.505704/0.505704 sec, 1.91482/1.91482 sec, 0.347424/0.347424 sec, 0.458375/0.458375 sec, 1.23356/1.23356 sec, 0.645082/0.645082 sec, 0.448057/0.448057 sec, 0.428237/0.428237 sec )
[LOG] Total clause minimization time: 86.205/90 sec (0.082044/0.082044 sec, 0.091552/0.091552 sec, 1.37514/1.37514 sec, 0.548542/0.548542 sec, 0.526796/0.526796 sec, 0.346884/0.346884 sec, 0.372203/0.372203 sec, 0.262594/0.262594 sec, 0.943359/0.943359 sec, 0.552922/0.552922 sec, 1.88762/1.88762 sec, 0.287076/0.287076 sec, 0.272753/0.272753 sec, 5.78828/5.78828 sec, 7.13662/7.13662 sec, 5.68909/5.68909 sec, 3.21218/3.21218 sec, 6.67461/6.67461 sec, 2.31885/2.31885 sec, 5.11018/5.11018 sec, 3.32645/3.32645 sec, 3.06679/3.06679 sec, 2.57254/2.57254 sec, 3.47746/3.47746 sec, 2.80172/2.80172 sec, 1.94815/1.94815 sec, 2.9743/2.9743 sec, 2.0092/2.0092 sec, 3.03959/3.03959 sec, 2.59317/2.59317 sec, 3.30885/3.30885 sec, 4.68497/4.68497 sec, 4.02302/4.02302 sec, 2.89953/2.89953 sec )
[LOG] Total clause size reduction: 41158 --> 6449 (730 --> 26, 1584 --> 98, 2556 --> 110, 700 --> 18, 759 --> 25, 680 --> 18, 1072 --> 31, 660 --> 19, 1040 --> 110, 704 --> 20, 2142 --> 286, 558 --> 27, 610 --> 18, 10500 --> 1455, 8614 --> 1113, 3654 --> 307, 1368 --> 97, 13 --> 13, 62 --> 62, 104 --> 102, 18 --> 14, 15 --> 14, 14 --> 13, 31 --> 30, 16 --> 15, 110 --> 110, 18 --> 18, 286 --> 264, 13 --> 13, 18 --> 14, 1407 --> 1074, 764 --> 583, 249 --> 243, 89 --> 89 )
[LOG] Average clause size reduction: 34.4996 --> 5.4057 (66.3636 --> 2.36364, 68.8696 --> 4.26087, 69.0811 --> 2.97297, 63.6364 --> 1.63636, 63.25 --> 2.08333, 61.8182 --> 1.63636, 63.0588 --> 1.82353, 60 --> 1.72727, 61.1765 --> 6.47059, 58.6667 --> 1.66667, 61.2 --> 8.17143, 55.8 --> 2.7, 55.4545 --> 1.63636, 59.6591 --> 8.26705, 58.5986 --> 7.57143, 57.0938 --> 4.79688, 54.72 --> 3.88, 1.625 --> 1.625, 3.875 --> 3.875, 2.97143 --> 2.91429, 1.8 --> 1.4, 1.875 --> 1.75, 1.75 --> 1.625, 1.9375 --> 1.875, 1.77778 --> 1.66667, 6.875 --> 6.875, 1.8 --> 1.8, 8.41176 --> 7.76471, 1.85714 --> 1.85714, 1.8 --> 1.4, 8.18023 --> 6.24419, 6.16129 --> 4.70161, 4.36842 --> 4.26316, 3.86957 --> 3.86957 )
[LOG] Overall execution time: 106.584 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 107.15 sec (Real time) / 106.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.71 sec (Real time) / 14.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1825 13 43 1 1752
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 146 sec CPU time.
[LOG] Relation determinization time: 146 sec real time.
[LOG] Final circuit size: 1312 new AND gates.
[LOG] Size before ABC: 2661 AND gates.
[LOG] Size after ABC: 1312 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 54.762/55 sec (0.117535/0 sec, 0.166619/0 sec, 1.16182/1 sec, 0.390537/0 sec, 0.258314/1 sec, 0.320142/0 sec, 0.299272/0 sec, 0.204222/1 sec, 3.33129/3 sec, 0.39352/0 sec, 4.34552/5 sec, 0.405278/0 sec, 0.378973/0 sec, 0.292046/1 sec, 14.4582/14 sec, 11.2291/11 sec, 9.99989/10 sec, 7.00975/8 sec )
[LOG] Nr of iterations: 1220 (8, 25, 36, 17, 8, 19, 14, 8, 19, 13, 51, 11, 14, 9, 142, 164, 66, 33, 7, 22, 31, 11, 7, 11, 12, 6, 18, 12, 44, 9, 9, 8, 112, 157, 55, 32 )
[LOG] Total clause computation time: 28.2645/30 sec (0.052296/0.052296 sec, 0.03808/0.03808 sec, 0.079374/0.079374 sec, 0.027833/0.027833 sec, 0.012486/0.012486 sec, 0.030301/0.030301 sec, 0.024135/0.024135 sec, 0.012667/0.012667 sec, 1.25288/1.25288 sec, 0.023587/0.023587 sec, 0.753673/0.753673 sec, 0.018516/0.018516 sec, 0.024784/0.024784 sec, 0.013557/0.013557 sec, 2.494/2.494 sec, 4.78281/4.78281 sec, 0.686542/0.686542 sec, 1.12734/1.12734 sec, 1.71592/1.71592 sec, 1.42621/1.42621 sec, 0.921677/0.921677 sec, 1.00716/1.00716 sec, 0.535754/0.535754 sec, 0.649305/0.649305 sec, 0.59035/0.59035 sec, 0.764957/0.764957 sec, 2.05996/2.05996 sec, 0.732617/0.732617 sec, 1.96355/1.96355 sec, 0.539571/0.539571 sec, 0.863044/0.863044 sec, 0.600248/0.600248 sec, 0.579805/0.579805 sec, 0.992333/0.992333 sec, 0.397329/0.397329 sec, 0.469823/0.469823 sec )
[LOG] Total clause minimization time: 115.602/114 sec (0.06507/0.06507 sec, 0.128039/0.128039 sec, 1.0817/1.0817 sec, 0.362286/0.362286 sec, 0.245659/0.245659 sec, 0.289477/0.289477 sec, 0.274881/0.274881 sec, 0.191404/0.191404 sec, 2.07773/2.07773 sec, 0.369681/0.369681 sec, 3.59018/3.59018 sec, 0.386568/0.386568 sec, 0.353933/0.353933 sec, 0.278333/0.278333 sec, 11.9601/11.9601 sec, 6.44161/6.44161 sec, 9.31169/9.31169 sec, 5.88159/5.88159 sec, 8.20895/8.20895 sec, 5.14597/5.14597 sec, 4.98348/4.98348 sec, 3.51926/3.51926 sec, 4.16691/4.16691 sec, 2.88607/2.88607 sec, 3.23445/3.23445 sec, 3.60042/3.60042 sec, 2.50598/2.50598 sec, 4.31806/4.31806 sec, 2.99336/2.99336 sec, 3.59151/3.59151 sec, 2.85877/2.85877 sec, 3.57863/3.57863 sec, 3.54417/3.54417 sec, 4.86088/4.86088 sec, 3.55154/3.55154 sec, 4.76391/4.76391 sec )
[LOG] Total clause size reduction: 44826 --> 6510 (539 --> 11, 1824 --> 115, 2625 --> 109, 1184 --> 67, 511 --> 13, 1296 --> 67, 923 --> 25, 490 --> 12, 1242 --> 141, 816 --> 22, 3350 --> 506, 660 --> 19, 845 --> 43, 512 --> 15, 8883 --> 1040, 10106 --> 1215, 3965 --> 294, 1920 --> 135, 11 --> 11, 97 --> 97, 93 --> 92, 20 --> 18, 13 --> 11, 20 --> 19, 23 --> 21, 10 --> 10, 141 --> 141, 22 --> 20, 428 --> 402, 17 --> 17, 16 --> 13, 15 --> 14, 721 --> 486, 1140 --> 945, 213 --> 209, 135 --> 135 )
[LOG] Average clause size reduction: 36.7426 --> 5.33607 (67.375 --> 1.375, 72.96 --> 4.6, 72.9167 --> 3.02778, 69.6471 --> 3.94118, 63.875 --> 1.625, 68.2105 --> 3.52632, 65.9286 --> 1.78571, 61.25 --> 1.5, 65.3684 --> 7.42105, 62.7692 --> 1.69231, 65.6863 --> 9.92157, 60 --> 1.72727, 60.3571 --> 3.07143, 56.8889 --> 1.66667, 62.5563 --> 7.32394, 61.622 --> 7.40854, 60.0758 --> 4.45455, 58.1818 --> 4.09091, 1.57143 --> 1.57143, 4.40909 --> 4.40909, 3 --> 2.96774, 1.81818 --> 1.63636, 1.85714 --> 1.57143, 1.81818 --> 1.72727, 1.91667 --> 1.75, 1.66667 --> 1.66667, 7.83333 --> 7.83333, 1.83333 --> 1.66667, 9.72727 --> 9.13636, 1.88889 --> 1.88889, 1.77778 --> 1.44444, 1.875 --> 1.75, 6.4375 --> 4.33929, 7.26115 --> 6.01911, 3.87273 --> 3.8, 4.21875 --> 4.21875 )
[LOG] Overall execution time: 146.021 sec CPU time.
[LOG] Overall execution time: 146 sec real time.
Synthesis time: 146.66 sec (Real time) / 145.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.24 sec (Real time) / 15.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1883 14 45 1 1806
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 163.999 sec CPU time.
[LOG] Relation determinization time: 165 sec real time.
[LOG] Final circuit size: 790 new AND gates.
[LOG] Size before ABC: 1596 AND gates.
[LOG] Size after ABC: 790 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.7275/63 sec (5.7083/6 sec, 9.61523/9 sec, 0.036341/0 sec, 1.88957/2 sec, 3.77285/4 sec, 2.09985/2 sec, 1.59698/2 sec, 1.24318/1 sec, 0.96405/1 sec, 0.894071/1 sec, 0.848565/1 sec, 0.831755/1 sec, 0.832248/0 sec, 1.54549/2 sec, 0.948599/1 sec, 1.11206/1 sec, 2.65835/3 sec, 14.6283/14 sec, 11.5017/12 sec )
[LOG] Nr of iterations: 775 (20, 10, 7, 20, 29, 10, 12, 9, 9, 13, 12, 10, 14, 27, 11, 22, 100, 39, 42, 15, 8, 6, 19, 26, 9, 10, 8, 8, 8, 10, 8, 11, 20, 8, 16, 95, 36, 38 )
[LOG] Total clause computation time: 48.0122/49 sec (5.53463/5.53463 sec, 1.2734/1.2734 sec, 0.00999/0.00999 sec, 1.02384/1.02384 sec, 0.68817/0.68817 sec, 0.046057/0.046057 sec, 0.018192/0.018192 sec, 0.012916/0.012916 sec, 0.014188/0.014188 sec, 0.119491/0.119491 sec, 0.081614/0.081614 sec, 0.101006/0.101006 sec, 0.048435/0.048435 sec, 0.140042/0.140042 sec, 0.168553/0.168553 sec, 0.206158/0.206158 sec, 0.200992/0.200992 sec, 3.87758/3.87758 sec, 3.1894/3.1894 sec, 6.01917/6.01917 sec, 5.63231/5.63231 sec, 0.498577/0.498577 sec, 2.58052/2.58052 sec, 2.64356/2.64356 sec, 0.683021/0.683021 sec, 0.45486/0.45486 sec, 0.49/0.49 sec, 0.478812/0.478812 sec, 0.619873/0.619873 sec, 0.435347/0.435347 sec, 0.569651/0.569651 sec, 0.566283/0.566283 sec, 0.442545/0.442545 sec, 0.6529/0.6529 sec, 0.405627/0.405627 sec, 1.72487/1.72487 sec, 3.97382/3.97382 sec, 2.38585/2.38585 sec )
[LOG] Total clause minimization time: 113.106/112 sec (0.173029/0.173029 sec, 8.34151/8.34151 sec, 0.026234/0.026234 sec, 0.864842/0.864842 sec, 3.08321/3.08321 sec, 2.05362/2.05362 sec, 1.57853/1.57853 sec, 1.23011/1.23011 sec, 0.949681/0.949681 sec, 0.774221/0.774221 sec, 0.766608/0.766608 sec, 0.730463/0.730463 sec, 0.783451/0.783451 sec, 1.40477/1.40477 sec, 0.779765/0.779765 sec, 0.905319/0.905319 sec, 2.45498/2.45498 sec, 10.7494/10.7494 sec, 8.31102/8.31102 sec, 4.14478/4.14478 sec, 0.760423/0.760423 sec, 8.395/8.395 sec, 4.01325/4.01325 sec, 3.79075/3.79075 sec, 4.50119/4.50119 sec, 5.5053/5.5053 sec, 4.743/4.743 sec, 4.14682/4.14682 sec, 3.39978/3.39978 sec, 3.36351/3.36351 sec, 2.73466/2.73466 sec, 2.80701/2.80701 sec, 2.56776/2.56776 sec, 2.52075/2.52075 sec, 2.40294/2.40294 sec, 1.77274/1.77274 sec, 3.06355/3.06355 sec, 2.51239/2.51239 sec )
[LOG] Total clause size reduction: 29123 --> 3510 (1539 --> 66, 720 --> 19, 474 --> 10, 1482 --> 175, 2156 --> 254, 684 --> 15, 825 --> 20, 592 --> 13, 584 --> 13, 864 --> 54, 781 --> 33, 630 --> 31, 897 --> 31, 1768 --> 125, 670 --> 36, 1386 --> 103, 6435 --> 528, 2432 --> 205, 2583 --> 183, 47 --> 47, 16 --> 16, 10 --> 10, 175 --> 175, 230 --> 230, 15 --> 15, 16 --> 16, 13 --> 13, 13 --> 13, 21 --> 20, 23 --> 23, 21 --> 20, 23 --> 23, 76 --> 67, 22 --> 21, 61 --> 52, 492 --> 492, 187 --> 183, 160 --> 160 )
[LOG] Average clause size reduction: 37.5781 --> 4.52903 (76.95 --> 3.3, 72 --> 1.9, 67.7143 --> 1.42857, 74.1 --> 8.75, 74.3448 --> 8.75862, 68.4 --> 1.5, 68.75 --> 1.66667, 65.7778 --> 1.44444, 64.8889 --> 1.44444, 66.4615 --> 4.15385, 65.0833 --> 2.75, 63 --> 3.1, 64.0714 --> 2.21429, 65.4815 --> 4.62963, 60.9091 --> 3.27273, 63 --> 4.68182, 64.35 --> 5.28, 62.359 --> 5.25641, 61.5 --> 4.35714, 3.13333 --> 3.13333, 2 --> 2, 1.66667 --> 1.66667, 9.21053 --> 9.21053, 8.84615 --> 8.84615, 1.66667 --> 1.66667, 1.6 --> 1.6, 1.625 --> 1.625, 1.625 --> 1.625, 2.625 --> 2.5, 2.3 --> 2.3, 2.625 --> 2.5, 2.09091 --> 2.09091, 3.8 --> 3.35, 2.75 --> 2.625, 3.8125 --> 3.25, 5.17895 --> 5.17895, 5.19444 --> 5.08333, 4.21053 --> 4.21053 )
[LOG] Overall execution time: 164.017 sec CPU time.
[LOG] Overall execution time: 165 sec real time.
Synthesis time: 164.68 sec (Real time) / 163.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.93 sec (Real time) / 7.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1402 15 47 1 1321
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 130.722 sec CPU time.
[LOG] Relation determinization time: 131 sec real time.
[LOG] Final circuit size: 1211 new AND gates.
[LOG] Size before ABC: 2511 AND gates.
[LOG] Size after ABC: 1211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.8513/41 sec (0.234883/1 sec, 4.24281/4 sec, 0.084526/0 sec, 2.74141/3 sec, 1.59278/1 sec, 0.938938/1 sec, 0.467286/1 sec, 0.515694/0 sec, 0.400391/1 sec, 0.775589/0 sec, 0.673795/1 sec, 0.672393/1 sec, 0.643568/0 sec, 0.792003/1 sec, 0.610372/1 sec, 0.549214/0 sec, 3.60168/4 sec, 0.930668/1 sec, 10.5196/10 sec, 9.86374/10 sec )
[LOG] Nr of iterations: 1167 (14, 13, 12, 38, 28, 9, 12, 9, 17, 33, 14, 17, 11, 13, 10, 11, 224, 32, 70, 46, 7, 8, 8, 37, 27, 8, 10, 8, 15, 25, 10, 13, 9, 9, 9, 10, 197, 31, 50, 43 )
[LOG] Total clause computation time: 22.7198/21 sec (0.062646/0.062646 sec, 0.481431/0.481431 sec, 0.017262/0.017262 sec, 0.282716/0.282716 sec, 0.228585/0.228585 sec, 0.021408/0.021408 sec, 0.01592/0.01592 sec, 0.010839/0.010839 sec, 0.021955/0.021955 sec, 0.095693/0.095693 sec, 0.131714/0.131714 sec, 0.056532/0.056532 sec, 0.08985/0.08985 sec, 0.127434/0.127434 sec, 0.136268/0.136268 sec, 0.114621/0.114621 sec, 0.406064/0.406064 sec, 0.111952/0.111952 sec, 1.72152/1.72152 sec, 1.60048/1.60048 sec, 2.96202/2.96202 sec, 3.97508/3.97508 sec, 0.309997/0.309997 sec, 0.676905/0.676905 sec, 1.49443/1.49443 sec, 0.516096/0.516096 sec, 0.46547/0.46547 sec, 0.345901/0.345901 sec, 0.338524/0.338524 sec, 0.342812/0.342812 sec, 0.492562/0.492562 sec, 0.344461/0.344461 sec, 0.316293/0.316293 sec, 0.323691/0.323691 sec, 0.407063/0.407063 sec, 0.336249/0.336249 sec, 0.858339/0.858339 sec, 0.41191/0.41191 sec, 1.16263/1.16263 sec, 0.904507/0.904507 sec )
[LOG] Total clause minimization time: 105.795/108 sec (0.171884/0.171884 sec, 3.76104/3.76104 sec, 0.066985/0.066985 sec, 2.45758/2.45758 sec, 1.36297/1.36297 sec, 0.917374/0.917374 sec, 0.451001/0.451001 sec, 0.504715/0.504715 sec, 0.378172/0.378172 sec, 0.679284/0.679284 sec, 0.541779/0.541779 sec, 0.615353/0.615353 sec, 0.553487/0.553487 sec, 0.664279/0.664279 sec, 0.473872/0.473872 sec, 0.434341/0.434341 sec, 3.19032/3.19032 sec, 0.818049/0.818049 sec, 8.79619/8.79619 sec, 8.26203/8.26203 sec, 5.61615/5.61615 sec, 0.627479/0.627479 sec, 6.78318/6.78318 sec, 2.76897/2.76897 sec, 1.84477/1.84477 sec, 4.25941/4.25941 sec, 3.37253/3.37253 sec, 4.04794/4.04794 sec, 3.72773/3.72773 sec, 3.29057/3.29057 sec, 2.86921/2.86921 sec, 2.83474/2.83474 sec, 2.92162/2.92162 sec, 3.87454/3.87454 sec, 3.35677/3.35677 sec, 3.05821/3.05821 sec, 4.49275/4.49275 sec, 3.136/3.136 sec, 4.03224/4.03224 sec, 3.77977/3.77977 sec )
[LOG] Total clause size reduction: 46910 --> 5885 (1105 --> 59, 1008 --> 37, 913 --> 53, 3034 --> 290, 2187 --> 283, 640 --> 14, 869 --> 19, 624 --> 13, 1232 --> 30, 2432 --> 118, 975 --> 50, 1184 --> 62, 730 --> 24, 864 --> 50, 639 --> 28, 700 --> 29, 15387 --> 1454, 2108 --> 89, 4623 --> 447, 2970 --> 225, 22 --> 22, 16 --> 16, 14 --> 14, 290 --> 289, 283 --> 283, 14 --> 14, 16 --> 16, 13 --> 13, 27 --> 27, 64 --> 60, 27 --> 26, 39 --> 36, 16 --> 16, 28 --> 26, 28 --> 28, 29 --> 29, 1188 --> 1051, 89 --> 89, 270 --> 243, 213 --> 213 )
[LOG] Average clause size reduction: 40.1971 --> 5.04284 (78.9286 --> 4.21429, 77.5385 --> 2.84615, 76.0833 --> 4.41667, 79.8421 --> 7.63158, 78.1071 --> 10.1071, 71.1111 --> 1.55556, 72.4167 --> 1.58333, 69.3333 --> 1.44444, 72.4706 --> 1.76471, 73.697 --> 3.57576, 69.6429 --> 3.57143, 69.6471 --> 3.64706, 66.3636 --> 2.18182, 66.4615 --> 3.84615, 63.9 --> 2.8, 63.6364 --> 2.63636, 68.692 --> 6.49107, 65.875 --> 2.78125, 66.0429 --> 6.38571, 64.5652 --> 4.8913, 3.14286 --> 3.14286, 2 --> 2, 1.75 --> 1.75, 7.83784 --> 7.81081, 10.4815 --> 10.4815, 1.75 --> 1.75, 1.6 --> 1.6, 1.625 --> 1.625, 1.8 --> 1.8, 2.56 --> 2.4, 2.7 --> 2.6, 3 --> 2.76923, 1.77778 --> 1.77778, 3.11111 --> 2.88889, 3.11111 --> 3.11111, 2.9 --> 2.9, 6.03046 --> 5.33503, 2.87097 --> 2.87097, 5.4 --> 4.86, 4.95349 --> 4.95349 )
[LOG] Overall execution time: 130.738 sec CPU time.
[LOG] Overall execution time: 131 sec real time.
Synthesis time: 131.29 sec (Real time) / 130.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.40 sec (Real time) / 12.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1857 16 49 1 1772
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 244.674 sec CPU time.
[LOG] Relation determinization time: 246 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 2980 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 65.1369/65 sec (0.338951/0 sec, 0.17651/0 sec, 0.057423/0 sec, 1.81563/2 sec, 4.46998/5 sec, 0.657828/0 sec, 0.574612/1 sec, 0.583509/0 sec, 0.363074/1 sec, 0.765546/0 sec, 0.850695/1 sec, 0.457324/1 sec, 0.655755/0 sec, 1.26041/2 sec, 1.08652/1 sec, 0.889273/1 sec, 8.05655/8 sec, 1.24127/1 sec, 1.19999/1 sec, 22.3495/23 sec, 17.2865/17 sec )
[LOG] Nr of iterations: 1409 (21, 15, 8, 20, 29, 11, 9, 10, 9, 13, 16, 10, 11, 14, 25, 17, 354, 39, 33, 64, 31, 18, 12, 6, 19, 28, 9, 8, 9, 8, 10, 11, 9, 10, 12, 22, 13, 292, 35, 29, 61, 29 )
[LOG] Total clause computation time: 49.2401/48 sec (0.110726/0.110726 sec, 0.080915/0.080915 sec, 0.012968/0.012968 sec, 0.907221/0.907221 sec, 0.644202/0.644202 sec, 0.024374/0.024374 sec, 0.017586/0.017586 sec, 0.019075/0.019075 sec, 0.016098/0.016098 sec, 0.345817/0.345817 sec, 0.129462/0.129462 sec, 0.113379/0.113379 sec, 0.120164/0.120164 sec, 0.186304/0.186304 sec, 0.226585/0.226585 sec, 0.186655/0.186655 sec, 1.12021/1.12021 sec, 0.158822/0.158822 sec, 0.227103/0.227103 sec, 4.19077/4.19077 sec, 4.77078/4.77078 sec, 6.15813/6.15813 sec, 4.80419/4.80419 sec, 0.68909/0.68909 sec, 1.79929/1.79929 sec, 3.82162/3.82162 sec, 0.814358/0.814358 sec, 0.775818/0.775818 sec, 0.928996/0.928996 sec, 0.785869/0.785869 sec, 0.655324/0.655324 sec, 0.631271/0.631271 sec, 0.613072/0.613072 sec, 0.761164/0.761164 sec, 0.716886/0.716886 sec, 0.739139/0.739139 sec, 0.568813/0.568813 sec, 1.75604/1.75604 sec, 0.892282/0.892282 sec, 0.662655/0.662655 sec, 4.16833/4.16833 sec, 2.88852/2.88852 sec )
[LOG] Total clause minimization time: 192.053/194 sec (0.227747/0.227747 sec, 0.095316/0.095316 sec, 0.044261/0.044261 sec, 0.907674/0.907674 sec, 3.82474/3.82474 sec, 0.633215/0.633215 sec, 0.556867/0.556867 sec, 0.564265/0.564265 sec, 0.346825/0.346825 sec, 0.41933/0.41933 sec, 0.72076/0.72076 sec, 0.343663/0.343663 sec, 0.535344/0.535344 sec, 1.07377/1.07377 sec, 0.859424/0.859424 sec, 0.702235/0.702235 sec, 6.92633/6.92633 sec, 1.08142/1.08142 sec, 0.972072/0.972072 sec, 18.1565/18.1565 sec, 12.5145/12.5145 sec, 10.7296/10.7296 sec, 6.95254/6.95254 sec, 13.0438/13.0438 sec, 5.69008/5.69008 sec, 5.40204/5.40204 sec, 12.9657/12.9657 sec, 10.9153/10.9153 sec, 7.64969/7.64969 sec, 6.52763/6.52763 sec, 6.58848/6.58848 sec, 6.07221/6.07221 sec, 5.68555/5.68555 sec, 4.48828/4.48828 sec, 5.37749/5.37749 sec, 4.1155/4.1155 sec, 4.25624/4.25624 sec, 4.96439/4.96439 sec, 4.73169/4.73169 sec, 4.23734/4.23734 sec, 5.752/5.752 sec, 4.40132/4.40132 sec )
[LOG] Total clause size reduction: 58774 --> 7244 (1780 --> 67, 1232 --> 36, 609 --> 24, 1634 --> 204, 2380 --> 294, 840 --> 18, 664 --> 12, 738 --> 15, 648 --> 12, 960 --> 47, 1185 --> 66, 702 --> 28, 770 --> 19, 988 --> 43, 1800 --> 80, 1184 --> 68, 25769 --> 2457, 2736 --> 133, 2272 --> 121, 4410 --> 371, 2070 --> 149, 56 --> 55, 28 --> 28, 10 --> 10, 204 --> 204, 294 --> 294, 14 --> 14, 12 --> 12, 15 --> 15, 12 --> 12, 29 --> 28, 32 --> 32, 28 --> 27, 19 --> 19, 36 --> 36, 65 --> 63, 47 --> 45, 1806 --> 1450, 111 --> 111, 99 --> 96, 346 --> 289, 140 --> 140 )
[LOG] Average clause size reduction: 41.7133 --> 5.14123 (84.7619 --> 3.19048, 82.1333 --> 2.4, 76.125 --> 3, 81.7 --> 10.2, 82.069 --> 10.1379, 76.3636 --> 1.63636, 73.7778 --> 1.33333, 73.8 --> 1.5, 72 --> 1.33333, 73.8462 --> 3.61538, 74.0625 --> 4.125, 70.2 --> 2.8, 70 --> 1.72727, 70.5714 --> 3.07143, 72 --> 3.2, 69.6471 --> 4, 72.7938 --> 6.94068, 70.1538 --> 3.41026, 68.8485 --> 3.66667, 68.9062 --> 5.79688, 66.7742 --> 4.80645, 3.11111 --> 3.05556, 2.33333 --> 2.33333, 1.66667 --> 1.66667, 10.7368 --> 10.7368, 10.5 --> 10.5, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.5 --> 1.5, 2.9 --> 2.8, 2.90909 --> 2.90909, 3.11111 --> 3, 1.9 --> 1.9, 3 --> 3, 2.95455 --> 2.86364, 3.61538 --> 3.46154, 6.18493 --> 4.96575, 3.17143 --> 3.17143, 3.41379 --> 3.31034, 5.67213 --> 4.7377, 4.82759 --> 4.82759 )
[LOG] Overall execution time: 244.695 sec CPU time.
[LOG] Overall execution time: 246 sec real time.
Synthesis time: 245.65 sec (Real time) / 243.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.06 sec (Real time) / 21.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2065 17 51 1 1976
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 287.459 sec CPU time.
[LOG] Relation determinization time: 288 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 2290 AND gates.
[LOG] Size after ABC: 1163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 74.8846/75 sec (0.78155/1 sec, 0.174479/0 sec, 0.060819/0 sec, 6.86445/7 sec, 9.23111/9 sec, 2.75549/3 sec, 0.809739/1 sec, 0.673236/0 sec, 0.586047/1 sec, 0.898591/1 sec, 1.08808/1 sec, 1.29849/1 sec, 0.724329/1 sec, 1.56537/1 sec, 1.44901/2 sec, 1.39987/1 sec, 6.311/7 sec, 1.0315/1 sec, 1.72516/1 sec, 1.22514/2 sec, 17.3131/17 sec, 16.918/17 sec )
[LOG] Nr of iterations: 1305 (40, 20, 9, 25, 32, 11, 9, 14, 11, 18, 10, 10, 8, 21, 12, 18, 229, 35, 47, 8, 118, 48, 17, 13, 7, 24, 30, 10, 8, 13, 10, 12, 7, 8, 7, 18, 9, 17, 128, 17, 46, 7, 103, 41 )
[LOG] Total clause computation time: 63.5771/65 sec (0.174124/0.174124 sec, 0.05273/0.05273 sec, 0.024236/0.024236 sec, 1.05933/1.05933 sec, 0.819263/0.819263 sec, 0.031639/0.031639 sec, 0.029638/0.029638 sec, 0.03366/0.03366 sec, 0.049548/0.049548 sec, 0.330923/0.330923 sec, 0.566247/0.566247 sec, 0.45147/0.45147 sec, 0.20334/0.20334 sec, 0.466413/0.466413 sec, 0.68531/0.68531 sec, 0.367602/0.367602 sec, 0.712525/0.712525 sec, 0.187441/0.187441 sec, 0.222086/0.222086 sec, 0.56408/0.56408 sec, 0.805582/0.805582 sec, 4.67516/4.67516 sec, 8.28683/8.28683 sec, 5.76462/5.76462 sec, 1.76953/1.76953 sec, 2.9431/2.9431 sec, 4.837/4.837 sec, 1.63934/1.63934 sec, 1.39108/1.39108 sec, 1.33711/1.33711 sec, 1.19355/1.19355 sec, 1.06263/1.06263 sec, 1.37886/1.37886 sec, 0.959901/0.959901 sec, 0.96893/0.96893 sec, 1.37094/1.37094 sec, 1.18348/1.18348 sec, 0.881975/0.881975 sec, 1.72778/1.72778 sec, 1.42741/1.42741 sec, 1.26569/1.26569 sec, 0.968441/0.968441 sec, 0.843128/0.843128 sec, 7.8634/7.8634 sec )
[LOG] Total clause minimization time: 219.738/219 sec (0.605887/0.605887 sec, 0.120876/0.120876 sec, 0.036406/0.036406 sec, 5.80398/5.80398 sec, 8.41032/8.41032 sec, 2.72365/2.72365 sec, 0.779903/0.779903 sec, 0.639334/0.639334 sec, 0.536224/0.536224 sec, 0.567156/0.567156 sec, 0.521581/0.521581 sec, 0.846749/0.846749 sec, 0.520754/0.520754 sec, 1.09837/1.09837 sec, 0.763324/0.763324 sec, 1.03177/1.03177 sec, 5.59232/5.59232 sec, 0.842732/0.842732 sec, 1.50197/1.50197 sec, 0.660801/0.660801 sec, 16.5039/16.5039 sec, 12.2411/12.2411 sec, 15.6163/15.6163 sec, 8.02471/8.02471 sec, 15.0944/15.0944 sec, 6.29748/6.29748 sec, 5.20247/5.20247 sec, 9.02798/9.02798 sec, 7.24848/7.24848 sec, 6.7587/6.7587 sec, 6.47404/6.47404 sec, 5.80833/5.80833 sec, 5.48644/5.48644 sec, 4.04703/4.04703 sec, 5.66004/5.66004 sec, 8.61145/8.61145 sec, 8.24558/8.24558 sec, 6.35056/6.35056 sec, 4.92557/4.92557 sec, 6.00774/6.00774 sec, 5.26282/5.26282 sec, 6.44345/6.44345 sec, 5.56288/5.56288 sec, 5.23211/5.23211 sec )
[LOG] Total clause size reduction: 60408 --> 6290 (3627 --> 240, 1748 --> 55, 728 --> 15, 2160 --> 265, 2759 --> 340, 880 --> 15, 696 --> 12, 1118 --> 19, 850 --> 17, 1428 --> 76, 747 --> 31, 738 --> 26, 567 --> 13, 1600 --> 75, 869 --> 39, 1326 --> 54, 17556 --> 1559, 2584 --> 112, 3450 --> 168, 518 --> 19, 8541 --> 617, 3384 --> 233, 47 --> 47, 26 --> 26, 12 --> 12, 265 --> 265, 324 --> 294, 15 --> 14, 12 --> 12, 19 --> 18, 17 --> 17, 32 --> 27, 16 --> 16, 19 --> 18, 13 --> 13, 61 --> 54, 25 --> 23, 54 --> 52, 675 --> 535, 44 --> 44, 168 --> 154, 19 --> 19, 488 --> 447, 183 --> 183 )
[LOG] Average clause size reduction: 46.2897 --> 4.81992 (90.675 --> 6, 87.4 --> 2.75, 80.8889 --> 1.66667, 86.4 --> 10.6, 86.2188 --> 10.625, 80 --> 1.36364, 77.3333 --> 1.33333, 79.8571 --> 1.35714, 77.2727 --> 1.54545, 79.3333 --> 4.22222, 74.7 --> 3.1, 73.8 --> 2.6, 70.875 --> 1.625, 76.1905 --> 3.57143, 72.4167 --> 3.25, 73.6667 --> 3, 76.6638 --> 6.80786, 73.8286 --> 3.2, 73.4043 --> 3.57447, 64.75 --> 2.375, 72.3814 --> 5.22881, 70.5 --> 4.85417, 2.76471 --> 2.76471, 2 --> 2, 1.71429 --> 1.71429, 11.0417 --> 11.0417, 10.8 --> 9.8, 1.5 --> 1.4, 1.5 --> 1.5, 1.46154 --> 1.38462, 1.7 --> 1.7, 2.66667 --> 2.25, 2.28571 --> 2.28571, 2.375 --> 2.25, 1.85714 --> 1.85714, 3.38889 --> 3, 2.77778 --> 2.55556, 3.17647 --> 3.05882, 5.27344 --> 4.17969, 2.58824 --> 2.58824, 3.65217 --> 3.34783, 2.71429 --> 2.71429, 4.73786 --> 4.33981, 4.46341 --> 4.46341 )
[LOG] Overall execution time: 287.487 sec CPU time.
[LOG] Overall execution time: 288 sec real time.
Synthesis time: 288.58 sec (Real time) / 285.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.78 sec (Real time) / 21.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1895 18 53 1 1802
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 533.899 sec CPU time.
[LOG] Relation determinization time: 535 sec real time.
[LOG] Final circuit size: 1916 new AND gates.
[LOG] Size before ABC: 3842 AND gates.
[LOG] Size after ABC: 1916 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 131.031/132 sec (0.457936/1 sec, 0.193897/0 sec, 0.035151/0 sec, 6.16344/6 sec, 14.8154/15 sec, 2.40568/2 sec, 0.784616/1 sec, 0.840978/1 sec, 1.03407/1 sec, 1.23165/1 sec, 1.34453/2 sec, 0.719685/0 sec, 1.20893/2 sec, 1.87886/1 sec, 1.26133/2 sec, 1.13857/1 sec, 11.8042/12 sec, 2.55072/2 sec, 3.74164/4 sec, 4.30643/4 sec, 3.3597/4 sec, 22.9574/23 sec, 46.7964/47 sec )
[LOG] Nr of iterations: 1930 (23, 15, 7, 29, 49, 11, 10, 9, 11, 17, 12, 11, 12, 21, 11, 9, 332, 34, 54, 31, 38, 400, 65, 13, 10, 5, 28, 35, 10, 8, 8, 10, 15, 9, 8, 10, 15, 8, 8, 78, 33, 51, 22, 30, 241, 64 )
[LOG] Total clause computation time: 74.7409/78 sec (0.21338/0.21338 sec, 0.132122/0.132122 sec, 0.013997/0.013997 sec, 1.57179/1.57179 sec, 1.14357/1.14357 sec, 0.02759/0.02759 sec, 0.021791/0.021791 sec, 0.050944/0.050944 sec, 0.038567/0.038567 sec, 0.351497/0.351497 sec, 0.216538/0.216538 sec, 0.194605/0.194605 sec, 0.194907/0.194907 sec, 0.264022/0.264022 sec, 0.310383/0.310383 sec, 0.295342/0.295342 sec, 2.24483/2.24483 sec, 0.226624/0.226624 sec, 0.24285/0.24285 sec, 0.116461/0.116461 sec, 0.742229/0.742229 sec, 4.09574/4.09574 sec, 9.58229/9.58229 sec, 5.58649/5.58649 sec, 3.84782/3.84782 sec, 2.60297/2.60297 sec, 3.83561/3.83561 sec, 8.70892/8.70892 sec, 1.51445/1.51445 sec, 1.5554/1.5554 sec, 1.69336/1.69336 sec, 1.40286/1.40286 sec, 1.52932/1.52932 sec, 1.23973/1.23973 sec, 1.17643/1.17643 sec, 1.29349/1.29349 sec, 1.14271/1.14271 sec, 1.07556/1.07556 sec, 1.62026/1.62026 sec, 1.67768/1.67768 sec, 1.04166/1.04166 sec, 1.18131/1.18131 sec, 1.04813/1.04813 sec, 1.18418/1.18418 sec, 3.57984/3.57984 sec, 2.91066/2.91066 sec )
[LOG] Total clause minimization time: 454.471/452 sec (0.244005/0.244005 sec, 0.06148/0.06148 sec, 0.020998/0.020998 sec, 4.58977/4.58977 sec, 13.6694/13.6694 sec, 2.37788/2.37788 sec, 0.76265/0.76265 sec, 0.789882/0.789882 sec, 0.995295/0.995295 sec, 0.879581/0.879581 sec, 1.12767/1.12767 sec, 0.524804/0.524804 sec, 1.01372/1.01372 sec, 1.61423/1.61423 sec, 0.950646/0.950646 sec, 0.842967/0.842967 sec, 9.54746/9.54746 sec, 2.32323/2.32323 sec, 3.49744/3.49744 sec, 4.18921/4.18921 sec, 2.61655/2.61655 sec, 18.8459/18.8459 sec, 37.212/37.212 sec, 17.1534/17.1534 sec, 16.1598/16.1598 sec, 23.4632/23.4632 sec, 14.7779/14.7779 sec, 9.14635/9.14635 sec, 21.5641/21.5641 sec, 16.3239/16.3239 sec, 14.2092/14.2092 sec, 14.0375/14.0375 sec, 13.1692/13.1692 sec, 14.9014/14.9014 sec, 15.9242/15.9242 sec, 12.6572/12.6572 sec, 17.4537/17.4537 sec, 14.586/14.586 sec, 14.3861/14.3861 sec, 11.9315/11.9315 sec, 14.5913/14.5913 sec, 12.4427/12.4427 sec, 18.9279/18.9279 sec, 13.36/13.36 sec, 12.9493/12.9493 sec, 11.658/11.658 sec )
[LOG] Total clause size reduction: 100048 --> 14717 (2134 --> 82, 1344 --> 36, 570 --> 12, 2632 --> 357, 4464 --> 692, 920 --> 14, 819 --> 14, 720 --> 12, 890 --> 17, 1408 --> 58, 957 --> 38, 860 --> 35, 935 --> 24, 1680 --> 95, 830 --> 35, 656 --> 22, 26811 --> 3339, 2640 --> 107, 4187 --> 226, 2340 --> 98, 2849 --> 141, 30324 --> 5094, 4800 --> 327, 37 --> 37, 20 --> 20, 9 --> 9, 357 --> 357, 461 --> 430, 14 --> 14, 11 --> 11, 12 --> 12, 17 --> 17, 49 --> 48, 23 --> 22, 19 --> 19, 20 --> 20, 50 --> 49, 20 --> 20, 22 --> 22, 422 --> 349, 107 --> 107, 207 --> 200, 60 --> 60, 83 --> 78, 1931 --> 1614, 327 --> 327 )
[LOG] Average clause size reduction: 51.8383 --> 7.62539 (92.7826 --> 3.56522, 89.6 --> 2.4, 81.4286 --> 1.71429, 90.7586 --> 12.3103, 91.102 --> 14.1224, 83.6364 --> 1.27273, 81.9 --> 1.4, 80 --> 1.33333, 80.9091 --> 1.54545, 82.8235 --> 3.41176, 79.75 --> 3.16667, 78.1818 --> 3.18182, 77.9167 --> 2, 80 --> 4.52381, 75.4545 --> 3.18182, 72.8889 --> 2.44444, 80.756 --> 10.0572, 77.6471 --> 3.14706, 77.537 --> 4.18519, 75.4839 --> 3.16129, 74.9737 --> 3.71053, 75.81 --> 12.735, 73.8462 --> 5.03077, 2.84615 --> 2.84615, 2 --> 2, 1.8 --> 1.8, 12.75 --> 12.75, 13.1714 --> 12.2857, 1.4 --> 1.4, 1.375 --> 1.375, 1.5 --> 1.5, 1.7 --> 1.7, 3.26667 --> 3.2, 2.55556 --> 2.44444, 2.375 --> 2.375, 2 --> 2, 3.33333 --> 3.26667, 2.5 --> 2.5, 2.75 --> 2.75, 5.41026 --> 4.47436, 3.24242 --> 3.24242, 4.05882 --> 3.92157, 2.72727 --> 2.72727, 2.76667 --> 2.6, 8.01245 --> 6.6971, 5.10938 --> 5.10938 )
[LOG] Overall execution time: 533.924 sec CPU time.
[LOG] Overall execution time: 535 sec real time.
Synthesis time: 534.94 sec (Real time) / 530.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.87 sec (Real time) / 51.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2698 19 55 1 2601
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 394.574 sec CPU time.
[LOG] Relation determinization time: 395 sec real time.
[LOG] Final circuit size: 1399 new AND gates.
[LOG] Size before ABC: 2755 AND gates.
[LOG] Size after ABC: 1399 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 72.0417/72 sec (0.608057/1 sec, 0.192842/0 sec, 0.054926/0 sec, 4.40901/4 sec, 11.0842/11 sec, 2.20118/2 sec, 1.88358/2 sec, 1.23382/2 sec, 0.904266/0 sec, 1.47584/2 sec, 1.60482/2 sec, 0.815406/0 sec, 1.28905/2 sec, 1.18919/1 sec, 1.38263/1 sec, 1.37298/2 sec, 4.54199/4 sec, 1.55562/2 sec, 1.68452/1 sec, 1.35874/2 sec, 1.39204/1 sec, 1.63826/2 sec, 17.1108/17 sec, 11.058/11 sec )
[LOG] Nr of iterations: 1322 (30, 20, 5, 26, 40, 12, 15, 12, 15, 15, 15, 10, 11, 15, 15, 12, 129, 13, 38, 11, 14, 10, 172, 97, 15, 10, 4, 25, 35, 9, 14, 11, 11, 13, 9, 7, 7, 11, 13, 10, 50, 12, 37, 10, 12, 9, 142, 94 )
[LOG] Total clause computation time: 59.3006/59 sec (0.214472/0.214472 sec, 0.059762/0.059762 sec, 0.024627/0.024627 sec, 1.67258/1.67258 sec, 0.896421/0.896421 sec, 0.029384/0.029384 sec, 0.328782/0.328782 sec, 0.238789/0.238789 sec, 0.050319/0.050319 sec, 0.289606/0.289606 sec, 0.103342/0.103342 sec, 0.24382/0.24382 sec, 0.092248/0.092248 sec, 0.336537/0.336537 sec, 0.283766/0.283766 sec, 0.64818/0.64818 sec, 0.785859/0.785859 sec, 0.255316/0.255316 sec, 0.317336/0.317336 sec, 0.298414/0.298414 sec, 0.367477/0.367477 sec, 0.401563/0.401563 sec, 3.93982/3.93982 sec, 2.20828/2.20828 sec, 1.77036/1.77036 sec, 1.82115/1.82115 sec, 1.56347/1.56347 sec, 3.79691/3.79691 sec, 6.36123/6.36123 sec, 0.841341/0.841341 sec, 0.994369/0.994369 sec, 0.944385/0.944385 sec, 1.12685/1.12685 sec, 0.820938/0.820938 sec, 1.34217/1.34217 sec, 1.03288/1.03288 sec, 0.882524/0.882524 sec, 0.842193/0.842193 sec, 1.46213/1.46213 sec, 1.71434/1.71434 sec, 6.99108/6.99108 sec, 1.0216/1.0216 sec, 0.799218/0.799218 sec, 1.08447/1.08447 sec, 1.21723/1.21723 sec, 1.39918/1.39918 sec, 2.91367/2.91367 sec, 2.47019/2.47019 sec )
[LOG] Total clause minimization time: 329.717/331 sec (0.392862/0.392862 sec, 0.132677/0.132677 sec, 0.030215/0.030215 sec, 2.73516/2.73516 sec, 10.1861/10.1861 sec, 2.17158/2.17158 sec, 1.55452/1.55452 sec, 0.994798/0.994798 sec, 0.853187/0.853187 sec, 1.18572/1.18572 sec, 1.50102/1.50102 sec, 0.571299/0.571299 sec, 1.19649/1.19649 sec, 0.852226/0.852226 sec, 1.09852/1.09852 sec, 0.724477/0.724477 sec, 3.75255/3.75255 sec, 1.29996/1.29996 sec, 1.36627/1.36627 sec, 1.05998/1.05998 sec, 1.02419/1.02419 sec, 1.23638/1.23638 sec, 13.1648/13.1648 sec, 8.84684/8.84684 sec, 18.3868/18.3868 sec, 2.16444/2.16444 sec, 17.8146/17.8146 sec, 14.7668/14.7668 sec, 13.598/13.598 sec, 19.1937/19.1937 sec, 15.3135/15.3135 sec, 14.9405/14.9405 sec, 13.4093/13.4093 sec, 10.6391/10.6391 sec, 11.2256/11.2256 sec, 12.8165/12.8165 sec, 10.0348/10.0348 sec, 10.8446/10.8446 sec, 12.7093/12.7093 sec, 10.2908/10.2908 sec, 5.80058/5.80058 sec, 10.6475/10.6475 sec, 8.54819/8.54819 sec, 8.31551/8.31551 sec, 8.29705/8.29705 sec, 9.34419/9.34419 sec, 7.22128/7.22128 sec, 5.46231/5.46231 sec )
[LOG] Total clause size reduction: 66149 --> 7549 (2958 --> 103, 1919 --> 67, 400 --> 7, 2475 --> 346, 3822 --> 543, 1067 --> 15, 1344 --> 23, 1045 --> 16, 1316 --> 43, 1302 --> 44, 1288 --> 64, 819 --> 32, 900 --> 21, 1246 --> 53, 1232 --> 49, 957 --> 41, 11008 --> 991, 1020 --> 28, 3108 --> 130, 830 --> 32, 1066 --> 43, 729 --> 20, 13680 --> 1562, 7584 --> 521, 36 --> 35, 10 --> 10, 7 --> 7, 346 --> 346, 471 --> 405, 11 --> 11, 23 --> 23, 16 --> 16, 18 --> 18, 36 --> 33, 21 --> 21, 15 --> 15, 12 --> 12, 28 --> 28, 42 --> 42, 32 --> 32, 252 --> 197, 28 --> 28, 130 --> 127, 32 --> 31, 35 --> 35, 20 --> 20, 908 --> 758, 505 --> 505 )
[LOG] Average clause size reduction: 50.0371 --> 5.71029 (98.6 --> 3.43333, 95.95 --> 3.35, 80 --> 1.4, 95.1923 --> 13.3077, 95.55 --> 13.575, 88.9167 --> 1.25, 89.6 --> 1.53333, 87.0833 --> 1.33333, 87.7333 --> 2.86667, 86.8 --> 2.93333, 85.8667 --> 4.26667, 81.9 --> 3.2, 81.8182 --> 1.90909, 83.0667 --> 3.53333, 82.1333 --> 3.26667, 79.75 --> 3.41667, 85.3333 --> 7.68217, 78.4615 --> 2.15385, 81.7895 --> 3.42105, 75.4545 --> 2.90909, 76.1429 --> 3.07143, 72.9 --> 2, 79.5349 --> 9.0814, 78.1856 --> 5.37113, 2.4 --> 2.33333, 1 --> 1, 1.75 --> 1.75, 13.84 --> 13.84, 13.4571 --> 11.5714, 1.22222 --> 1.22222, 1.64286 --> 1.64286, 1.45455 --> 1.45455, 1.63636 --> 1.63636, 2.76923 --> 2.53846, 2.33333 --> 2.33333, 2.14286 --> 2.14286, 1.71429 --> 1.71429, 2.54545 --> 2.54545, 3.23077 --> 3.23077, 3.2 --> 3.2, 5.04 --> 3.94, 2.33333 --> 2.33333, 3.51351 --> 3.43243, 3.2 --> 3.1, 2.91667 --> 2.91667, 2.22222 --> 2.22222, 6.39437 --> 5.33803, 5.37234 --> 5.37234 )
[LOG] Overall execution time: 394.604 sec CPU time.
[LOG] Overall execution time: 395 sec real time.
Synthesis time: 395.90 sec (Real time) / 392.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.85 sec (Real time) / 25.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2234 20 58 1 2132
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.10346 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046748/0 sec (0.009597/0 sec, 0.011135/0 sec, 0.005677/0 sec, 0.00845/0 sec, 0.009053/0 sec, 0.002836/0 sec )
[LOG] Nr of iterations: 101 (10, 15, 6, 2, 15, 8, 9, 9, 5, 1, 14, 7 )
[LOG] Total clause computation time: 0.027415/0 sec (0.004498/0.004498 sec, 0.00269/0.00269 sec, 0.002031/0.002031 sec, 0.003255/0.003255 sec, 0.002399/0.002399 sec, 0.000819/0.000819 sec, 0.003087/0.003087 sec, 0.002481/0.002481 sec, 0.003/0.003 sec, 0/0 sec, 0.00181/0.00181 sec, 0.001345/0.001345 sec )
[LOG] Total clause minimization time: 0.059276/0 sec (0.005007/0.005007 sec, 0.008317/0.008317 sec, 0.00358/0.00358 sec, 0.005162/0.005162 sec, 0.006513/0.006513 sec, 0.001965/0.001965 sec, 0.006844/0.006844 sec, 0.004477/0.004477 sec, 0.003938/0.003938 sec, 0.002061/0.002061 sec, 0.006721/0.006721 sec, 0.004691/0.004691 sec )
[LOG] Total clause size reduction: 1672 --> 200 (306 --> 21, 462 --> 34, 160 --> 10, 31 --> 0, 420 --> 33, 203 --> 12, 21 --> 21, 14 --> 14, 10 --> 10, 0 --> 0, 33 --> 33, 12 --> 12 )
[LOG] Average clause size reduction: 16.5545 --> 1.9802 (30.6 --> 2.1, 30.8 --> 2.26667, 26.6667 --> 1.66667, 15.5 --> 0, 28 --> 2.2, 25.375 --> 1.5, 2.33333 --> 2.33333, 1.55556 --> 1.55556, 2 --> 2, 0 --> 0, 2.35714 --> 2.35714, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.10548 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 234 5 23 1 202
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.242051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084599/0 sec (0.015695/0 sec, 0.010005/0 sec, 0.01292/0 sec, 0.007284/0 sec, 0.006958/0 sec, 0.029008/0 sec, 0.002729/0 sec )
[LOG] Nr of iterations: 128 (9, 9, 7, 5, 8, 26, 6, 6, 8, 5, 4, 5, 25, 5 )
[LOG] Total clause computation time: 0.060373/0 sec (0.006642/0.006642 sec, 0.003528/0.003528 sec, 0.005439/0.005439 sec, 0.000778/0.000778 sec, 0.002275/0.002275 sec, 0.007626/0.007626 sec, 0.000833/0.000833 sec, 0.009107/0.009107 sec, 0.006027/0.006027 sec, 0.005436/0.005436 sec, 0.003336/0.003336 sec, 0.001247/0.001247 sec, 0.005165/0.005165 sec, 0.002934/0.002934 sec )
[LOG] Total clause minimization time: 0.151287/0 sec (0.008888/0.008888 sec, 0.006399/0.006399 sec, 0.007399/0.007399 sec, 0.006452/0.006452 sec, 0.00463/0.00463 sec, 0.021117/0.021117 sec, 0.001849/0.001849 sec, 0.017676/0.017676 sec, 0.01025/0.01025 sec, 0.011579/0.011579 sec, 0.011685/0.011685 sec, 0.013029/0.013029 sec, 0.02393/0.02393 sec, 0.006404/0.006404 sec )
[LOG] Total clause size reduction: 2377 --> 286 (312 --> 23, 304 --> 16, 222 --> 11, 144 --> 8, 245 --> 11, 850 --> 74, 165 --> 9, 14 --> 13, 16 --> 16, 8 --> 8, 8 --> 8, 6 --> 6, 74 --> 74, 9 --> 9 )
[LOG] Average clause size reduction: 18.5703 --> 2.23438 (34.6667 --> 2.55556, 33.7778 --> 1.77778, 31.7143 --> 1.57143, 28.8 --> 1.6, 30.625 --> 1.375, 32.6923 --> 2.84615, 27.5 --> 1.5, 2.33333 --> 2.16667, 2 --> 2, 1.6 --> 1.6, 2 --> 2, 1.2 --> 1.2, 2.96 --> 2.96, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.244398 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 304 6 26 1 266
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.65706 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.248502/0 sec (0.048584/0 sec, 0.02802/0 sec, 0.016565/0 sec, 0.016143/0 sec, 0.011488/0 sec, 0.018217/0 sec, 0.06874/0 sec, 0.038138/0 sec, 0.002607/0 sec )
[LOG] Nr of iterations: 165 (15, 10, 7, 10, 5, 9, 9, 23, 5, 6, 9, 6, 9, 4, 5, 7, 22, 4 )
[LOG] Total clause computation time: 0.182763/0 sec (0.019979/0.019979 sec, 0.010913/0.010913 sec, 0.001581/0.001581 sec, 0.002005/0.002005 sec, 0.001065/0.001065 sec, 0.007626/0.007626 sec, 0.02266/0.02266 sec, 0.013134/0.013134 sec, 0.000864/0.000864 sec, 0.018236/0.018236 sec, 0.017894/0.017894 sec, 0.01001/0.01001 sec, 0.008735/0.008735 sec, 0.006411/0.006411 sec, 0.01244/0.01244 sec, 0.008874/0.008874 sec, 0.013968/0.013968 sec, 0.006368/0.006368 sec )
[LOG] Total clause minimization time: 0.412849/0 sec (0.028317/0.028317 sec, 0.016986/0.016986 sec, 0.014889/0.014889 sec, 0.014037/0.014037 sec, 0.010358/0.010358 sec, 0.01047/0.01047 sec, 0.045957/0.045957 sec, 0.024755/0.024755 sec, 0.001692/0.001692 sec, 0.043922/0.043922 sec, 0.024047/0.024047 sec, 0.032769/0.032769 sec, 0.033744/0.033744 sec, 0.029646/0.029646 sec, 0.02152/0.02152 sec, 0.018723/0.018723 sec, 0.027878/0.027878 sec, 0.013139/0.013139 sec )
[LOG] Total clause size reduction: 3696 --> 400 (644 --> 63, 405 --> 22, 264 --> 10, 387 --> 16, 168 --> 7, 328 --> 23, 320 --> 20, 858 --> 64, 152 --> 7, 16 --> 14, 22 --> 22, 10 --> 10, 16 --> 16, 7 --> 7, 11 --> 11, 17 --> 17, 64 --> 64, 7 --> 7 )
[LOG] Average clause size reduction: 22.4 --> 2.42424 (42.9333 --> 4.2, 40.5 --> 2.2, 37.7143 --> 1.42857, 38.7 --> 1.6, 33.6 --> 1.4, 36.4444 --> 2.55556, 35.5556 --> 2.22222, 37.3043 --> 2.78261, 30.4 --> 1.4, 2.66667 --> 2.33333, 2.44444 --> 2.44444, 1.66667 --> 1.66667, 1.77778 --> 1.77778, 1.75 --> 1.75, 2.2 --> 2.2, 2.42857 --> 2.42857, 2.90909 --> 2.90909, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.66037 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 352 7 30 1 307
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.2581 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 246 new AND gates.
[LOG] Size before ABC: 426 AND gates.
[LOG] Size after ABC: 245 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.471859/1 sec (0.012539/0 sec, 0.003661/0 sec, 0.066806/0 sec, 0.012594/0 sec, 0.018788/0 sec, 0.012761/0 sec, 0.031803/0 sec, 0.080404/0 sec, 0.161197/0 sec, 0.071306/1 sec )
[LOG] Nr of iterations: 377 (9, 3, 39, 6, 7, 9, 7, 26, 74, 39, 7, 2, 30, 5, 5, 8, 6, 13, 45, 37 )
[LOG] Total clause computation time: 0.251761/1 sec (0.003863/0.003863 sec, 0.001141/0.001141 sec, 0.010496/0.010496 sec, 0.00118/0.00118 sec, 0.001703/0.001703 sec, 0.001986/0.001986 sec, 0.015331/0.015331 sec, 0.020389/0.020389 sec, 0.035107/0.035107 sec, 0.020555/0.020555 sec, 0.015996/0.015996 sec, 0.013126/0.013126 sec, 0.014649/0.014649 sec, 0.006713/0.006713 sec, 0.009025/0.009025 sec, 0.010071/0.010071 sec, 0.025239/0.025239 sec, 0.017724/0.017724 sec, 0.013445/0.013445 sec, 0.014022/0.014022 sec )
[LOG] Total clause minimization time: 0.926003/0 sec (0.008553/0.008553 sec, 0.002481/0.002481 sec, 0.055829/0.055829 sec, 0.011331/0.011331 sec, 0.017011/0.017011 sec, 0.010681/0.010681 sec, 0.016382/0.016382 sec, 0.059627/0.059627 sec, 0.124904/0.124904 sec, 0.050318/0.050318 sec, 0.089138/0.089138 sec, 0.038233/0.038233 sec, 0.088866/0.088866 sec, 0.056445/0.056445 sec, 0.045631/0.045631 sec, 0.052543/0.052543 sec, 0.040486/0.040486 sec, 0.033221/0.033221 sec, 0.065779/0.065779 sec, 0.058544/0.058544 sec )
[LOG] Total clause size reduction: 9810 --> 1235 (408 --> 17, 100 --> 6, 1862 --> 136, 240 --> 7, 282 --> 11, 368 --> 14, 270 --> 15, 1100 --> 127, 3139 --> 370, 1596 --> 106, 12 --> 12, 6 --> 6, 94 --> 92, 7 --> 7, 8 --> 8, 14 --> 14, 15 --> 15, 37 --> 37, 150 --> 133, 102 --> 102 )
[LOG] Average clause size reduction: 26.0212 --> 3.27586 (45.3333 --> 1.88889, 33.3333 --> 2, 47.7436 --> 3.48718, 40 --> 1.16667, 40.2857 --> 1.57143, 40.8889 --> 1.55556, 38.5714 --> 2.14286, 42.3077 --> 4.88462, 42.4189 --> 5, 40.9231 --> 2.71795, 1.71429 --> 1.71429, 3 --> 3, 3.13333 --> 3.06667, 1.4 --> 1.4, 1.6 --> 1.6, 1.75 --> 1.75, 2.5 --> 2.5, 2.84615 --> 2.84615, 3.33333 --> 2.95556, 2.75676 --> 2.75676 )
[LOG] Overall execution time: 1.26119 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.45 sec (Real time) / 1.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 541 8 33 1 491
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 5.51137 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1089 new AND gates.
[LOG] Size before ABC: 2515 AND gates.
[LOG] Size after ABC: 1088 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.4563/2 sec (0.011965/0 sec, 0.014358/0 sec, 0.070837/0 sec, 0.014604/0 sec, 0.015493/0 sec, 0.017087/0 sec, 0.016563/0 sec, 0.074838/0 sec, 0.064016/0 sec, 1.34553/2 sec, 0.594304/0 sec, 0.216708/0 sec )
[LOG] Nr of iterations: 982 (7, 14, 35, 8, 13, 9, 11, 8, 9, 345, 38, 12, 6, 12, 28, 7, 10, 7, 7, 6, 7, 336, 37, 10 )
[LOG] Total clause computation time: 1.04257/0 sec (0.004113/0.004113 sec, 0.003342/0.003342 sec, 0.012715/0.012715 sec, 0.002415/0.002415 sec, 0.003463/0.003463 sec, 0.002139/0.002139 sec, 0.002704/0.002704 sec, 0.043188/0.043188 sec, 0.034106/0.034106 sec, 0.193527/0.193527 sec, 0.04315/0.04315 sec, 0.071933/0.071933 sec, 0.043472/0.043472 sec, 0.070467/0.070467 sec, 0.027818/0.027818 sec, 0.014983/0.014983 sec, 0.021377/0.021377 sec, 0.014788/0.014788 sec, 0.053941/0.053941 sec, 0.067298/0.067298 sec, 0.060507/0.060507 sec, 0.173538/0.173538 sec, 0.029991/0.029991 sec, 0.047592/0.047592 sec )
[LOG] Total clause minimization time: 4.32233/5 sec (0.007763/0.007763 sec, 0.010804/0.010804 sec, 0.057675/0.057675 sec, 0.012117/0.012117 sec, 0.011889/0.011889 sec, 0.01481/0.01481 sec, 0.013636/0.013636 sec, 0.031487/0.031487 sec, 0.029706/0.029706 sec, 1.14283/1.14283 sec, 0.550428/0.550428 sec, 0.144439/0.144439 sec, 0.229314/0.229314 sec, 0.120575/0.120575 sec, 0.165043/0.165043 sec, 0.134213/0.134213 sec, 0.096939/0.096939 sec, 0.135021/0.135021 sec, 0.086063/0.086063 sec, 0.09999/0.09999 sec, 0.083847/0.083847 sec, 0.916411/0.916411 sec, 0.135663/0.135663 sec, 0.091665/0.091665 sec )
[LOG] Total clause size reduction: 28573 --> 6402 (348 --> 10, 741 --> 43, 1904 --> 108, 385 --> 13, 648 --> 24, 424 --> 17, 520 --> 20, 357 --> 27, 400 --> 27, 16856 --> 3465, 1776 --> 100, 517 --> 33, 10 --> 10, 38 --> 38, 79 --> 76, 13 --> 12, 19 --> 19, 14 --> 14, 12 --> 11, 17 --> 17, 19 --> 19, 3349 --> 2172, 100 --> 100, 27 --> 27 )
[LOG] Average clause size reduction: 29.0967 --> 6.51935 (49.7143 --> 1.42857, 52.9286 --> 3.07143, 54.4 --> 3.08571, 48.125 --> 1.625, 49.8462 --> 1.84615, 47.1111 --> 1.88889, 47.2727 --> 1.81818, 44.625 --> 3.375, 44.4444 --> 3, 48.858 --> 10.0435, 46.7368 --> 2.63158, 43.0833 --> 2.75, 1.66667 --> 1.66667, 3.16667 --> 3.16667, 2.82143 --> 2.71429, 1.85714 --> 1.71429, 1.9 --> 1.9, 2 --> 2, 1.71429 --> 1.57143, 2.83333 --> 2.83333, 2.71429 --> 2.71429, 9.96726 --> 6.46429, 2.7027 --> 2.7027, 2.7 --> 2.7 )
[LOG] Overall execution time: 5.51598 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.86 sec (Real time) / 5.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.91 sec (Real time) / 4.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1428 9 37 1 1371
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 15.1504 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2073 new AND gates.
[LOG] Size before ABC: 4716 AND gates.
[LOG] Size after ABC: 2073 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.04967/6 sec (0.024978/0 sec, 0.019579/0 sec, 0.137082/0 sec, 0.074937/1 sec, 0.0314/0 sec, 0.031594/0 sec, 0.027462/0 sec, 0.030423/0 sec, 0.169432/0 sec, 0.112421/0 sec, 0.732902/1 sec, 3.89473/4 sec, 0.76273/0 sec )
[LOG] Nr of iterations: 1698 (12, 14, 34, 9, 8, 10, 11, 10, 12, 12, 94, 660, 18, 8, 10, 31, 5, 6, 7, 10, 9, 6, 8, 46, 639, 9 )
[LOG] Total clause computation time: 2.90579/2 sec (0.005332/0.005332 sec, 0.004231/0.004231 sec, 0.018866/0.018866 sec, 0.003983/0.003983 sec, 0.003066/0.003066 sec, 0.00367/0.00367 sec, 0.003596/0.003596 sec, 0.003633/0.003633 sec, 0.070012/0.070012 sec, 0.049935/0.049935 sec, 0.113799/0.113799 sec, 0.504313/0.504313 sec, 0.241469/0.241469 sec, 0.100606/0.100606 sec, 0.189933/0.189933 sec, 0.053863/0.053863 sec, 0.038441/0.038441 sec, 0.037621/0.037621 sec, 0.051076/0.051076 sec, 0.12151/0.12151 sec, 0.05954/0.05954 sec, 0.205633/0.205633 sec, 0.182334/0.182334 sec, 0.098712/0.098712 sec, 0.58344/0.58344 sec, 0.157175/0.157175 sec )
[LOG] Total clause minimization time: 11.961/13 sec (0.019482/0.019482 sec, 0.015172/0.015172 sec, 0.11774/0.11774 sec, 0.070815/0.070815 sec, 0.028223/0.028223 sec, 0.0278/0.0278 sec, 0.023749/0.023749 sec, 0.026661/0.026661 sec, 0.099115/0.099115 sec, 0.062201/0.062201 sec, 0.615514/0.615514 sec, 3.37036/3.37036 sec, 0.520675/0.520675 sec, 0.729238/0.729238 sec, 0.33472/0.33472 sec, 0.526205/0.526205 sec, 0.379718/0.379718 sec, 0.301871/0.301871 sec, 0.24904/0.24904 sec, 0.247838/0.247838 sec, 0.26817/0.26817 sec, 0.338446/0.338446 sec, 0.220158/0.220158 sec, 0.424699/0.424699 sec, 2.76759/2.76759 sec, 0.175834/0.175834 sec )
[LOG] Total clause size reduction: 54458 --> 12894 (693 --> 35, 806 --> 44, 2013 --> 97, 480 --> 15, 413 --> 16, 522 --> 23, 570 --> 19, 504 --> 16, 605 --> 69, 594 --> 57, 4929 --> 661, 34268 --> 7043, 867 --> 83, 14 --> 14, 29 --> 29, 87 --> 85, 8 --> 8, 11 --> 10, 12 --> 12, 19 --> 19, 16 --> 16, 20 --> 20, 28 --> 28, 188 --> 163, 6737 --> 4287, 25 --> 25 )
[LOG] Average clause size reduction: 32.0718 --> 7.59364 (57.75 --> 2.91667, 57.5714 --> 3.14286, 59.2059 --> 2.85294, 53.3333 --> 1.66667, 51.625 --> 2, 52.2 --> 2.3, 51.8182 --> 1.72727, 50.4 --> 1.6, 50.4167 --> 5.75, 49.5 --> 4.75, 52.4362 --> 7.03191, 51.9212 --> 10.6712, 48.1667 --> 4.61111, 1.75 --> 1.75, 2.9 --> 2.9, 2.80645 --> 2.74194, 1.6 --> 1.6, 1.83333 --> 1.66667, 1.71429 --> 1.71429, 1.9 --> 1.9, 1.77778 --> 1.77778, 3.33333 --> 3.33333, 3.5 --> 3.5, 4.08696 --> 3.54348, 10.543 --> 6.70892, 2.77778 --> 2.77778 )
[LOG] Overall execution time: 15.1561 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.67 sec (Real time) / 15.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.89 sec (Real time) / 7.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2458 10 40 1 2395
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 39.1751 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 4868 new AND gates.
[LOG] Size before ABC: 11670 AND gates.
[LOG] Size after ABC: 4867 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.8007/15 sec (0.019466/0 sec, 0.028239/0 sec, 0.123476/0 sec, 0.027823/0 sec, 0.033796/0 sec, 0.024931/0 sec, 0.038125/0 sec, 0.029842/0 sec, 0.169355/0 sec, 0.061893/1 sec, 0.277599/0 sec, 5.1511/5 sec, 7.45759/7 sec, 1.3575/2 sec )
[LOG] Nr of iterations: 3013 (8, 17, 35, 9, 9, 9, 10, 7, 13, 8, 23, 846, 578, 19, 6, 12, 34, 8, 6, 7, 9, 6, 7, 5, 13, 738, 555, 16 )
[LOG] Total clause computation time: 7.1296/4 sec (0.004731/0.004731 sec, 0.005316/0.005316 sec, 0.020461/0.020461 sec, 0.002962/0.002962 sec, 0.003451/0.003451 sec, 0.002891/0.002891 sec, 0.00419/0.00419 sec, 0.002592/0.002592 sec, 0.076021/0.076021 sec, 0.00298/0.00298 sec, 0.083824/0.083824 sec, 0.594577/0.594577 sec, 1.04205/1.04205 sec, 0.528947/0.528947 sec, 0.252665/0.252665 sec, 0.547627/0.547627 sec, 0.153112/0.153112 sec, 0.073271/0.073271 sec, 0.105328/0.105328 sec, 0.064733/0.064733 sec, 0.085728/0.085728 sec, 0.112697/0.112697 sec, 0.323509/0.323509 sec, 0.181275/0.181275 sec, 0.284942/0.284942 sec, 1.07617/1.07617 sec, 1.1237/1.1237 sec, 0.369854/0.369854 sec )
[LOG] Total clause minimization time: 31.6327/35 sec (0.014631/0.014631 sec, 0.02266/0.02266 sec, 0.102599/0.102599 sec, 0.024757/0.024757 sec, 0.030202/0.030202 sec, 0.021931/0.021931 sec, 0.033804/0.033804 sec, 0.027137/0.027137 sec, 0.092987/0.092987 sec, 0.058818/0.058818 sec, 0.193251/0.193251 sec, 4.52893/4.52893 sec, 6.39676/6.39676 sec, 0.828015/0.828015 sec, 1.1907/1.1907 sec, 0.653931/0.653931 sec, 1.07694/1.07694 sec, 0.457207/0.457207 sec, 0.609205/0.609205 sec, 0.661647/0.661647 sec, 0.498412/0.498412 sec, 0.447146/0.447146 sec, 0.566105/0.566105 sec, 0.493995/0.493995 sec, 0.342759/0.342759 sec, 6.01475/6.01475 sec, 5.87533/5.87533 sec, 0.368072/0.368072 sec )
[LOG] Total clause size reduction: 105359 --> 29185 (476 --> 18, 1072 --> 61, 2244 --> 94, 520 --> 14, 512 --> 20, 504 --> 17, 558 --> 17, 366 --> 10, 720 --> 84, 413 --> 19, 1276 --> 143, 48165 --> 10210, 32312 --> 6733, 990 --> 75, 10 --> 10, 41 --> 41, 94 --> 92, 14 --> 14, 12 --> 12, 12 --> 12, 17 --> 17, 10 --> 10, 28 --> 26, 8 --> 8, 50 --> 50, 8495 --> 6235, 6376 --> 5079, 64 --> 64 )
[LOG] Average clause size reduction: 34.9681 --> 9.68636 (59.5 --> 2.25, 63.0588 --> 3.58824, 64.1143 --> 2.68571, 57.7778 --> 1.55556, 56.8889 --> 2.22222, 56 --> 1.88889, 55.8 --> 1.7, 52.2857 --> 1.42857, 55.3846 --> 6.46154, 51.625 --> 2.375, 55.4783 --> 6.21739, 56.9326 --> 12.0686, 55.9031 --> 11.6488, 52.1053 --> 3.94737, 1.66667 --> 1.66667, 3.41667 --> 3.41667, 2.76471 --> 2.70588, 1.75 --> 1.75, 2 --> 2, 1.71429 --> 1.71429, 1.88889 --> 1.88889, 1.66667 --> 1.66667, 4 --> 3.71429, 1.6 --> 1.6, 3.84615 --> 3.84615, 11.5108 --> 8.44851, 11.4883 --> 9.15135, 4 --> 4 )
[LOG] Overall execution time: 39.1809 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.32 sec (Real time) / 39.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.90 sec (Real time) / 4.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.61 sec (Real time) / 28.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 5293 11 43 1 5226
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 10.6547 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 570 new AND gates.
[LOG] Size before ABC: 973 AND gates.
[LOG] Size after ABC: 570 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.72463/6 sec (0.024884/0 sec, 0.020146/0 sec, 0.230903/0 sec, 0.027447/0 sec, 0.074625/0 sec, 0.022339/0 sec, 0.019059/0 sec, 0.032336/0 sec, 0.235183/1 sec, 0.057146/0 sec, 0.159511/0 sec, 0.100155/0 sec, 2.8708/3 sec, 1.19606/1 sec, 0.654039/1 sec )
[LOG] Nr of iterations: 1147 (8, 11, 76, 7, 15, 8, 7, 7, 16, 7, 13, 6, 437, 136, 73, 7, 6, 39, 6, 7, 7, 6, 6, 7, 6, 11, 5, 75, 64, 68 )
[LOG] Total clause computation time: 2.11799/2 sec (0.007944/0.007944 sec, 0.004357/0.004357 sec, 0.040284/0.040284 sec, 0.003168/0.003168 sec, 0.008143/0.008143 sec, 0.003432/0.003432 sec, 0.002923/0.002923 sec, 0.003045/0.003045 sec, 0.117526/0.117526 sec, 0.005129/0.005129 sec, 0.061679/0.061679 sec, 0.004682/0.004682 sec, 0.384852/0.384852 sec, 0.342414/0.342414 sec, 0.155079/0.155079 sec, 0.085315/0.085315 sec, 0.152115/0.152115 sec, 0.05012/0.05012 sec, 0.017405/0.017405 sec, 0.025025/0.025025 sec, 0.0232/0.0232 sec, 0.020199/0.020199 sec, 0.019195/0.019195 sec, 0.149423/0.149423 sec, 0.030023/0.030023 sec, 0.102802/0.102802 sec, 0.0299/0.0299 sec, 0.078155/0.078155 sec, 0.10023/0.10023 sec, 0.090228/0.090228 sec )
[LOG] Total clause minimization time: 8.19617/8 sec (0.016846/0.016846 sec, 0.015573/0.015573 sec, 0.189417/0.189417 sec, 0.024168/0.024168 sec, 0.066179/0.066179 sec, 0.018812/0.018812 sec, 0.016067/0.016067 sec, 0.029167/0.029167 sec, 0.117231/0.117231 sec, 0.05188/0.05188 sec, 0.097498/0.097498 sec, 0.095351/0.095351 sec, 2.47232/2.47232 sec, 0.85032/0.85032 sec, 0.497392/0.497392 sec, 0.625975/0.625975 sec, 0.253359/0.253359 sec, 0.344305/0.344305 sec, 0.127021/0.127021 sec, 0.206061/0.206061 sec, 0.154099/0.154099 sec, 0.163521/0.163521 sec, 0.182658/0.182658 sec, 0.165033/0.165033 sec, 0.209936/0.209936 sec, 0.177323/0.177323 sec, 0.246181/0.246181 sec, 0.32214/0.32214 sec, 0.209654/0.209654 sec, 0.250682/0.250682 sec )
[LOG] Total clause size reduction: 51647 --> 7398 (511 --> 12, 720 --> 42, 5325 --> 285, 420 --> 8, 966 --> 87, 476 --> 11, 402 --> 9, 396 --> 9, 975 --> 120, 384 --> 10, 756 --> 57, 310 --> 9, 26596 --> 4695, 8100 --> 816, 4248 --> 255, 12 --> 12, 19 --> 19, 112 --> 111, 8 --> 8, 11 --> 11, 11 --> 11, 9 --> 9, 9 --> 9, 25 --> 25, 10 --> 10, 45 --> 45, 9 --> 9, 301 --> 276, 252 --> 189, 229 --> 229 )
[LOG] Average clause size reduction: 45.0279 --> 6.44987 (63.875 --> 1.5, 65.4545 --> 3.81818, 70.0658 --> 3.75, 60 --> 1.14286, 64.4 --> 5.8, 59.5 --> 1.375, 57.4286 --> 1.28571, 56.5714 --> 1.28571, 60.9375 --> 7.5, 54.8571 --> 1.42857, 58.1538 --> 4.38462, 51.6667 --> 1.5, 60.8604 --> 10.7437, 59.5588 --> 6, 58.1918 --> 3.49315, 1.71429 --> 1.71429, 3.16667 --> 3.16667, 2.87179 --> 2.84615, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.5 --> 1.5, 3.57143 --> 3.57143, 1.66667 --> 1.66667, 4.09091 --> 4.09091, 1.8 --> 1.8, 4.01333 --> 3.68, 3.9375 --> 2.95312, 3.36765 --> 3.36765 )
[LOG] Overall execution time: 10.6612 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.93 sec (Real time) / 10.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.96 sec (Real time) / 2.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1038 12 46 1 965
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 62.9814 sec CPU time.
[LOG] Relation determinization time: 64 sec real time.
[LOG] Final circuit size: 4474 new AND gates.
[LOG] Size before ABC: 10875 AND gates.
[LOG] Size after ABC: 4474 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.7097/36 sec (0.035334/0 sec, 0.057206/0 sec, 0.274293/1 sec, 0.061938/0 sec, 0.057758/0 sec, 0.080063/0 sec, 0.042653/0 sec, 0.067975/0 sec, 0.292529/0 sec, 0.061317/0 sec, 0.23121/1 sec, 0.091692/0 sec, 0.049404/0 sec, 15.448/15 sec, 10.2783/11 sec, 6.43753/6 sec, 2.14248/2 sec )
[LOG] Nr of iterations: 3428 (9, 23, 77, 12, 11, 9, 11, 7, 8, 9, 9, 10, 9, 1418, 156, 116, 20, 7, 19, 60, 9, 10, 8, 10, 6, 6, 8, 8, 8, 8, 1155, 97, 78, 17 )
[LOG] Total clause computation time: 8.70895/9 sec (0.008725/0.008725 sec, 0.012639/0.012639 sec, 0.045199/0.045199 sec, 0.006057/0.006057 sec, 0.005348/0.005348 sec, 0.005434/0.005434 sec, 0.005552/0.005552 sec, 0.003803/0.003803 sec, 0.190521/0.190521 sec, 0.005731/0.005731 sec, 0.104006/0.104006 sec, 0.009841/0.009841 sec, 0.005954/0.005954 sec, 1.71621/1.71621 sec, 0.645473/0.645473 sec, 0.403538/0.403538 sec, 0.365598/0.365598 sec, 0.230772/0.230772 sec, 0.670757/0.670757 sec, 0.178308/0.178308 sec, 0.05266/0.05266 sec, 0.06814/0.06814 sec, 0.052171/0.052171 sec, 0.068841/0.068841 sec, 0.061247/0.061247 sec, 0.349313/0.349313 sec, 0.06044/0.06044 sec, 0.349485/0.349485 sec, 0.072578/0.072578 sec, 0.214803/0.214803 sec, 1.92282/1.92282 sec, 0.293595/0.293595 sec, 0.257878/0.257878 sec, 0.265515/0.265515 sec )
[LOG] Total clause minimization time: 53.5132/54 sec (0.026452/0.026452 sec, 0.04419/0.04419 sec, 0.22793/0.22793 sec, 0.055687/0.055687 sec, 0.05225/0.05225 sec, 0.074521/0.074521 sec, 0.036925/0.036925 sec, 0.064069/0.064069 sec, 0.101801/0.101801 sec, 0.055458/0.055458 sec, 0.126941/0.126941 sec, 0.08169/0.08169 sec, 0.043323/0.043323 sec, 13.6687/13.6687 sec, 9.62826/9.62826 sec, 6.031/6.031 sec, 1.77633/1.77633 sec, 1.46426/1.46426 sec, 1.03013/1.03013 sec, 1.03394/1.03394 sec, 0.486263/0.486263 sec, 0.537413/0.537413 sec, 0.419927/0.419927 sec, 0.356359/0.356359 sec, 0.285383/0.285383 sec, 0.420325/0.420325 sec, 0.53327/0.53327 sec, 0.289709/0.289709 sec, 0.484829/0.484829 sec, 0.21308/0.21308 sec, 11.5793/11.5793 sec, 0.94021/0.94021 sec, 0.775758/0.775758 sec, 0.567612/0.567612 sec )
[LOG] Total clause size reduction: 145896 --> 34757 (640 --> 23, 1738 --> 101, 5928 --> 301, 847 --> 21, 760 --> 18, 600 --> 15, 740 --> 18, 438 --> 11, 504 --> 37, 568 --> 15, 560 --> 31, 621 --> 18, 544 --> 14, 94939 --> 21490, 10230 --> 1057, 7475 --> 652, 1216 --> 60, 12 --> 12, 77 --> 77, 219 --> 208, 17 --> 15, 18 --> 16, 15 --> 14, 18 --> 16, 11 --> 10, 26 --> 26, 15 --> 15, 31 --> 31, 15 --> 15, 14 --> 10, 16352 --> 9801, 412 --> 313, 255 --> 255, 41 --> 41 )
[LOG] Average clause size reduction: 42.5601 --> 10.1391 (71.1111 --> 2.55556, 75.5652 --> 4.3913, 76.987 --> 3.90909, 70.5833 --> 1.75, 69.0909 --> 1.63636, 66.6667 --> 1.66667, 67.2727 --> 1.63636, 62.5714 --> 1.57143, 63 --> 4.625, 63.1111 --> 1.66667, 62.2222 --> 3.44444, 62.1 --> 1.8, 60.4444 --> 1.55556, 66.9528 --> 15.1551, 65.5769 --> 6.77564, 64.4397 --> 5.62069, 60.8 --> 3, 1.71429 --> 1.71429, 4.05263 --> 4.05263, 3.65 --> 3.46667, 1.88889 --> 1.66667, 1.8 --> 1.6, 1.875 --> 1.75, 1.8 --> 1.6, 1.83333 --> 1.66667, 4.33333 --> 4.33333, 1.875 --> 1.875, 3.875 --> 3.875, 1.875 --> 1.875, 1.75 --> 1.25, 14.1576 --> 8.48571, 4.24742 --> 3.2268, 3.26923 --> 3.26923, 2.41176 --> 2.41176 )
[LOG] Overall execution time: 62.9893 sec CPU time.
[LOG] Overall execution time: 64 sec real time.
Synthesis time: 64.17 sec (Real time) / 63.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.25 sec (Real time) / 3.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.00 sec (Real time) / 27.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 4997 13 50 1 4917
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 26.853 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 671 new AND gates.
[LOG] Size before ABC: 1297 AND gates.
[LOG] Size after ABC: 671 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.3972/18 sec (0.277212/0 sec, 0.640767/1 sec, 0.014388/0 sec, 0.198155/0 sec, 0.127039/0 sec, 0.037418/0 sec, 0.048693/0 sec, 0.042106/0 sec, 0.043188/0 sec, 4.51091/5 sec, 0.103143/0 sec, 0.202204/0 sec, 0.141893/0 sec, 4.7953/5 sec, 0.165072/0 sec, 1.45542/2 sec, 4.61815/4 sec, 0.976162/1 sec )
[LOG] Nr of iterations: 1682 (13, 11, 8, 9, 11, 8, 9, 7, 7, 605, 11, 18, 14, 357, 16, 124, 152, 17, 10, 8, 7, 6, 7, 7, 8, 6, 6, 9, 10, 9, 9, 10, 10, 123, 25, 15 )
[LOG] Total clause computation time: 4.77602/5 sec (0.24131/0.24131 sec, 0.136566/0.136566 sec, 0.003967/0.003967 sec, 0.105136/0.105136 sec, 0.047474/0.047474 sec, 0.004539/0.004539 sec, 0.004973/0.004973 sec, 0.003603/0.003603 sec, 0.003903/0.003903 sec, 0.488529/0.488529 sec, 0.038847/0.038847 sec, 0.023971/0.023971 sec, 0.028081/0.028081 sec, 0.479561/0.479561 sec, 0.053002/0.053002 sec, 0.243729/0.243729 sec, 0.50932/0.50932 sec, 0.238518/0.238518 sec, 0.479436/0.479436 sec, 0.306353/0.306353 sec, 0.064726/0.064726 sec, 0.116496/0.116496 sec, 0.146786/0.146786 sec, 0.037236/0.037236 sec, 0.042944/0.042944 sec, 0.036354/0.036354 sec, 0.046848/0.046848 sec, 0.047004/0.047004 sec, 0.043627/0.043627 sec, 0.039019/0.039019 sec, 0.037368/0.037368 sec, 0.035621/0.035621 sec, 0.0256/0.0256 sec, 0.268006/0.268006 sec, 0.215818/0.215818 sec, 0.131748/0.131748 sec )
[LOG] Total clause minimization time: 21.4243/21 sec (0.035578/0.035578 sec, 0.503946/0.503946 sec, 0.010336/0.010336 sec, 0.092752/0.092752 sec, 0.079249/0.079249 sec, 0.03277/0.03277 sec, 0.04358/0.04358 sec, 0.038424/0.038424 sec, 0.039188/0.039188 sec, 3.9996/3.9996 sec, 0.064105/0.064105 sec, 0.177674/0.177674 sec, 0.113437/0.113437 sec, 4.30184/4.30184 sec, 0.111699/0.111699 sec, 1.20819/1.20819 sec, 4.10417/4.10417 sec, 0.737239/0.737239 sec, 0.613785/0.613785 sec, 0.126718/0.126718 sec, 0.546289/0.546289 sec, 0.325358/0.325358 sec, 0.271853/0.271853 sec, 0.457903/0.457903 sec, 0.333517/0.333517 sec, 0.339165/0.339165 sec, 0.239469/0.239469 sec, 0.221515/0.221515 sec, 0.205748/0.205748 sec, 0.175329/0.175329 sec, 0.195658/0.195658 sec, 0.159111/0.159111 sec, 0.199746/0.199746 sec, 0.906477/0.906477 sec, 0.241066/0.241066 sec, 0.17183/0.17183 sec )
[LOG] Total clause size reduction: 103023 --> 19511 (1020 --> 38, 840 --> 23, 581 --> 11, 656 --> 56, 810 --> 71, 560 --> 11, 632 --> 12, 468 --> 10, 462 --> 9, 45904 --> 9655, 750 --> 21, 1258 --> 96, 949 --> 62, 25632 --> 5565, 1065 --> 44, 8610 --> 898, 10419 --> 1582, 1088 --> 50, 29 --> 29, 16 --> 16, 11 --> 11, 28 --> 28, 29 --> 29, 11 --> 11, 12 --> 12, 10 --> 10, 9 --> 9, 22 --> 22, 21 --> 21, 19 --> 19, 18 --> 18, 24 --> 24, 22 --> 22, 898 --> 898, 95 --> 73, 45 --> 45 )
[LOG] Average clause size reduction: 61.2503 --> 11.5999 (78.4615 --> 2.92308, 76.3636 --> 2.09091, 72.625 --> 1.375, 72.8889 --> 6.22222, 73.6364 --> 6.45455, 70 --> 1.375, 70.2222 --> 1.33333, 66.8571 --> 1.42857, 66 --> 1.28571, 75.8744 --> 15.9587, 68.1818 --> 1.90909, 69.8889 --> 5.33333, 67.7857 --> 4.42857, 71.7983 --> 15.5882, 66.5625 --> 2.75, 69.4355 --> 7.24194, 68.5461 --> 10.4079, 64 --> 2.94118, 2.9 --> 2.9, 2 --> 2, 1.57143 --> 1.57143, 4.66667 --> 4.66667, 4.14286 --> 4.14286, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.5 --> 1.5, 2.44444 --> 2.44444, 2.1 --> 2.1, 2.11111 --> 2.11111, 2 --> 2, 2.4 --> 2.4, 2.2 --> 2.2, 7.30081 --> 7.30081, 3.8 --> 2.92, 3 --> 3 )
[LOG] Overall execution time: 26.8611 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.14 sec (Real time) / 26.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.70 sec (Real time) / 3.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1231 14 53 1 1146
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 15.9304 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 742 new AND gates.
[LOG] Size before ABC: 1544 AND gates.
[LOG] Size after ABC: 742 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.0741/7 sec (0.653367/1 sec, 0.245219/0 sec, 0.02429/0 sec, 0.275102/1 sec, 0.379926/0 sec, 0.097659/0 sec, 0.089221/0 sec, 0.08587/0 sec, 0.06456/0 sec, 0.093834/0 sec, 0.074214/0 sec, 0.165875/1 sec, 0.130442/0 sec, 0.121385/0 sec, 0.092665/0 sec, 0.298698/0 sec, 0.954581/1 sec, 2.25698/3 sec, 0.970205/0 sec )
[LOG] Nr of iterations: 807 (19, 13, 11, 9, 17, 11, 8, 9, 7, 13, 10, 21, 10, 11, 13, 32, 123, 105, 36, 8, 8, 8, 7, 16, 9, 7, 8, 6, 12, 9, 8, 6, 9, 9, 10, 120, 37, 32 )
[LOG] Total clause computation time: 4.30344/6 sec (0.584744/0.584744 sec, 0.221552/0.221552 sec, 0.006631/0.006631 sec, 0.110646/0.110646 sec, 0.060006/0.060006 sec, 0.010171/0.010171 sec, 0.004979/0.004979 sec, 0.005568/0.005568 sec, 0.005039/0.005039 sec, 0.034259/0.034259 sec, 0.029696/0.029696 sec, 0.02243/0.02243 sec, 0.03209/0.03209 sec, 0.010751/0.010751 sec, 0.033468/0.033468 sec, 0.039973/0.039973 sec, 0.143836/0.143836 sec, 0.355689/0.355689 sec, 0.3088/0.3088 sec, 0.581708/0.581708 sec, 0.289386/0.289386 sec, 0.045395/0.045395 sec, 0.125666/0.125666 sec, 0.132165/0.132165 sec, 0.041063/0.041063 sec, 0.026389/0.026389 sec, 0.0215/0.0215 sec, 0.046966/0.046966 sec, 0.027792/0.027792 sec, 0.0426/0.0426 sec, 0.034467/0.034467 sec, 0.030051/0.030051 sec, 0.021007/0.021007 sec, 0.02245/0.02245 sec, 0.043933/0.043933 sec, 0.242197/0.242197 sec, 0.269733/0.269733 sec, 0.238643/0.238643 sec )
[LOG] Total clause minimization time: 10.7881/10 sec (0.068112/0.068112 sec, 0.023379/0.023379 sec, 0.017444/0.017444 sec, 0.164214/0.164214 sec, 0.319524/0.319524 sec, 0.087342/0.087342 sec, 0.084144/0.084144 sec, 0.080209/0.080209 sec, 0.059441/0.059441 sec, 0.059327/0.059327 sec, 0.044358/0.044358 sec, 0.142966/0.142966 sec, 0.098136/0.098136 sec, 0.110455/0.110455 sec, 0.058983/0.058983 sec, 0.257934/0.257934 sec, 0.807721/0.807721 sec, 1.8987/1.8987 sec, 0.660541/0.660541 sec, 0.169588/0.169588 sec, 0.058721/0.058721 sec, 0.528516/0.528516 sec, 0.353166/0.353166 sec, 0.233402/0.233402 sec, 0.560476/0.560476 sec, 0.360556/0.360556 sec, 0.310137/0.310137 sec, 0.332533/0.332533 sec, 0.291235/0.291235 sec, 0.193039/0.193039 sec, 0.223685/0.223685 sec, 0.167074/0.167074 sec, 0.223699/0.223699 sec, 0.240683/0.240683 sec, 0.204687/0.204687 sec, 0.691182/0.691182 sec, 0.353316/0.353316 sec, 0.249467/0.249467 sec )
[LOG] Total clause size reduction: 36935 --> 4299 (1620 --> 102, 1068 --> 37, 880 --> 39, 696 --> 43, 1376 --> 63, 850 --> 18, 588 --> 10, 664 --> 13, 492 --> 9, 972 --> 32, 720 --> 17, 1580 --> 131, 702 --> 26, 770 --> 24, 912 --> 33, 2325 --> 274, 9028 --> 1032, 7592 --> 727, 2520 --> 125, 22 --> 22, 16 --> 16, 13 --> 13, 30 --> 30, 63 --> 56, 15 --> 15, 10 --> 10, 13 --> 13, 9 --> 9, 32 --> 32, 17 --> 17, 15 --> 15, 11 --> 11, 20 --> 20, 18 --> 18, 21 --> 21, 1006 --> 1006, 142 --> 113, 107 --> 107 )
[LOG] Average clause size reduction: 45.7683 --> 5.32714 (85.2632 --> 5.36842, 82.1538 --> 2.84615, 80 --> 3.54545, 77.3333 --> 4.77778, 80.9412 --> 3.70588, 77.2727 --> 1.63636, 73.5 --> 1.25, 73.7778 --> 1.44444, 70.2857 --> 1.28571, 74.7692 --> 2.46154, 72 --> 1.7, 75.2381 --> 6.2381, 70.2 --> 2.6, 70 --> 2.18182, 70.1538 --> 2.53846, 72.6562 --> 8.5625, 73.3984 --> 8.39024, 72.3048 --> 6.92381, 70 --> 3.47222, 2.75 --> 2.75, 2 --> 2, 1.625 --> 1.625, 4.28571 --> 4.28571, 3.9375 --> 3.5, 1.66667 --> 1.66667, 1.42857 --> 1.42857, 1.625 --> 1.625, 1.5 --> 1.5, 2.66667 --> 2.66667, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.83333 --> 1.83333, 2.22222 --> 2.22222, 2 --> 2, 2.1 --> 2.1, 8.38333 --> 8.38333, 3.83784 --> 3.05405, 3.34375 --> 3.34375 )
[LOG] Overall execution time: 15.9398 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.23 sec (Real time) / 16.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.84 sec (Real time) / 3.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1342 15 56 1 1252
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 36.203 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 1286 new AND gates.
[LOG] Size before ABC: 2681 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.5032/19 sec (0.100956/0 sec, 0.949408/1 sec, 0.020479/0 sec, 0.322008/0 sec, 0.298221/0 sec, 0.100169/1 sec, 0.100841/0 sec, 0.119954/0 sec, 0.076018/0 sec, 0.152154/0 sec, 0.151084/0 sec, 0.112601/0 sec, 0.146694/0 sec, 0.131084/1 sec, 1.60979/1 sec, 3.38656/4 sec, 3.39921/3 sec, 0.599757/1 sec, 5.30272/5 sec, 2.4235/2 sec )
[LOG] Nr of iterations: 1813 (20, 12, 8, 8, 13, 9, 9, 8, 9, 9, 23, 15, 27, 16, 163, 302, 349, 42, 156, 47, 13, 8, 6, 7, 7, 8, 8, 7, 8, 8, 12, 13, 14, 11, 10, 13, 321, 39, 16, 39 )
[LOG] Total clause computation time: 7.58427/6 sec (0.027248/0.027248 sec, 0.221053/0.221053 sec, 0.006748/0.006748 sec, 0.158203/0.158203 sec, 0.142994/0.142994 sec, 0.007371/0.007371 sec, 0.007074/0.007074 sec, 0.012667/0.012667 sec, 0.007027/0.007027 sec, 0.011191/0.011191 sec, 0.022468/0.022468 sec, 0.017828/0.017828 sec, 0.028527/0.028527 sec, 0.019781/0.019781 sec, 0.190635/0.190635 sec, 0.386751/0.386751 sec, 0.529463/0.529463 sec, 0.088771/0.088771 sec, 0.889333/0.889333 sec, 0.525305/0.525305 sec, 0.826492/0.826492 sec, 0.784158/0.784158 sec, 0.119915/0.119915 sec, 0.248684/0.248684 sec, 0.340381/0.340381 sec, 0.061331/0.061331 sec, 0.046346/0.046346 sec, 0.042066/0.042066 sec, 0.058867/0.058867 sec, 0.050347/0.050347 sec, 0.06513/0.06513 sec, 0.067243/0.067243 sec, 0.057079/0.057079 sec, 0.07092/0.07092 sec, 0.056557/0.056557 sec, 0.052375/0.052375 sec, 0.585272/0.585272 sec, 0.095971/0.095971 sec, 0.380626/0.380626 sec, 0.274069/0.274069 sec )
[LOG] Total clause minimization time: 27.7975/29 sec (0.073359/0.073359 sec, 0.728124/0.728124 sec, 0.013599/0.013599 sec, 0.163583/0.163583 sec, 0.154674/0.154674 sec, 0.09267/0.09267 sec, 0.093641/0.093641 sec, 0.107172/0.107172 sec, 0.068863/0.068863 sec, 0.140813/0.140813 sec, 0.12822/0.12822 sec, 0.094544/0.094544 sec, 0.117672/0.117672 sec, 0.110987/0.110987 sec, 1.41332/1.41332 sec, 2.98872/2.98872 sec, 2.86084/2.86084 sec, 0.510104/0.510104 sec, 4.40821/4.40821 sec, 1.89694/1.89694 sec, 1.41022/1.41022 sec, 0.160772/0.160772 sec, 1.06655/1.06655 sec, 0.648376/0.648376 sec, 0.383947/0.383947 sec, 0.726307/0.726307 sec, 0.636044/0.636044 sec, 0.514487/0.514487 sec, 0.426672/0.426672 sec, 0.432616/0.432616 sec, 0.470874/0.470874 sec, 0.392879/0.392879 sec, 0.288192/0.288192 sec, 0.251267/0.251267 sec, 0.257636/0.257636 sec, 0.328051/0.328051 sec, 1.97657/1.97657 sec, 0.558137/0.558137 sec, 0.22362/0.22362 sec, 0.478234/0.478234 sec )
[LOG] Total clause size reduction: 101201 --> 15045 (1805 --> 66, 1034 --> 32, 651 --> 23, 644 --> 33, 1092 --> 123, 720 --> 13, 712 --> 12, 616 --> 11, 696 --> 12, 688 --> 15, 1870 --> 67, 1176 --> 30, 2158 --> 86, 1230 --> 44, 13122 --> 2418, 24080 --> 4600, 27492 --> 2469, 3198 --> 149, 11935 --> 1876, 3496 --> 285, 39 --> 38, 16 --> 16, 10 --> 10, 33 --> 33, 33 --> 33, 13 --> 13, 12 --> 12, 11 --> 11, 12 --> 12, 15 --> 15, 26 --> 26, 26 --> 26, 29 --> 29, 23 --> 23, 23 --> 23, 26 --> 26, 2032 --> 1948, 137 --> 122, 58 --> 53, 212 --> 212 )
[LOG] Average clause size reduction: 55.8196 --> 8.2984 (90.25 --> 3.3, 86.1667 --> 2.66667, 81.375 --> 2.875, 80.5 --> 4.125, 84 --> 9.46154, 80 --> 1.44444, 79.1111 --> 1.33333, 77 --> 1.375, 77.3333 --> 1.33333, 76.4444 --> 1.66667, 81.3043 --> 2.91304, 78.4 --> 2, 79.9259 --> 3.18519, 76.875 --> 2.75, 80.5031 --> 14.8344, 79.7351 --> 15.2318, 78.7736 --> 7.0745, 76.1429 --> 3.54762, 76.5064 --> 12.0256, 74.383 --> 6.06383, 3 --> 2.92308, 2 --> 2, 1.66667 --> 1.66667, 4.71429 --> 4.71429, 4.71429 --> 4.71429, 1.625 --> 1.625, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.875 --> 1.875, 2.16667 --> 2.16667, 2 --> 2, 2.07143 --> 2.07143, 2.09091 --> 2.09091, 2.3 --> 2.3, 2 --> 2, 6.33022 --> 6.06854, 3.51282 --> 3.12821, 3.625 --> 3.3125, 5.4359 --> 5.4359 )
[LOG] Overall execution time: 36.2135 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.61 sec (Real time) / 36.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.69 sec (Real time) / 6.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1928 16 59 1 1833
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 59.2048 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 1416 new AND gates.
[LOG] Size before ABC: 3204 AND gates.
[LOG] Size after ABC: 1416 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 36.0571/36 sec (0.119604/0 sec, 0.024509/0 sec, 0.007759/0 sec, 0.450022/0 sec, 0.389056/1 sec, 0.185253/0 sec, 0.13842/0 sec, 0.123566/0 sec, 0.122757/0 sec, 0.139934/1 sec, 0.122634/0 sec, 0.096568/0 sec, 0.134387/0 sec, 0.20152/0 sec, 0.370423/0 sec, 0.305055/1 sec, 6.49156/6 sec, 0.748016/1 sec, 0.919323/1 sec, 20.763/21 sec, 4.20373/4 sec )
[LOG] Nr of iterations: 2751 (25, 13, 6, 16, 12, 10, 9, 8, 9, 11, 10, 14, 18, 24, 33, 22, 715, 78, 72, 801, 52, 15, 11, 5, 12, 9, 9, 8, 7, 8, 8, 9, 11, 9, 13, 10, 9, 443, 76, 52, 21, 48 )
[LOG] Total clause computation time: 10.3601/6 sec (0.038519/0.038519 sec, 0.008637/0.008637 sec, 0.002969/0.002969 sec, 0.243171/0.243171 sec, 0.145192/0.145192 sec, 0.009335/0.009335 sec, 0.00732/0.00732 sec, 0.006171/0.006171 sec, 0.006561/0.006561 sec, 0.01288/0.01288 sec, 0.012337/0.012337 sec, 0.014749/0.014749 sec, 0.031167/0.031167 sec, 0.030648/0.030648 sec, 0.040541/0.040541 sec, 0.044628/0.044628 sec, 0.838256/0.838256 sec, 0.154718/0.154718 sec, 0.140114/0.140114 sec, 2.13364/2.13364 sec, 0.592511/0.592511 sec, 1.08236/1.08236 sec, 0.636391/0.636391 sec, 0.230869/0.230869 sec, 0.479554/0.479554 sec, 0.334201/0.334201 sec, 0.07765/0.07765 sec, 0.068053/0.068053 sec, 0.066551/0.066551 sec, 0.082194/0.082194 sec, 0.067821/0.067821 sec, 0.048002/0.048002 sec, 0.057829/0.057829 sec, 0.044612/0.044612 sec, 0.066668/0.066668 sec, 0.056064/0.056064 sec, 0.055351/0.055351 sec, 1.06417/1.06417 sec, 0.195916/0.195916 sec, 0.163154/0.163154 sec, 0.53559/0.53559 sec, 0.433032/0.433032 sec )
[LOG] Total clause minimization time: 47.7336/52 sec (0.080632/0.080632 sec, 0.015693/0.015693 sec, 0.00471/0.00471 sec, 0.206257/0.206257 sec, 0.243459/0.243459 sec, 0.17578/0.17578 sec, 0.130968/0.130968 sec, 0.117275/0.117275 sec, 0.116056/0.116056 sec, 0.126895/0.126895 sec, 0.110132/0.110132 sec, 0.081571/0.081571 sec, 0.102872/0.102872 sec, 0.170471/0.170471 sec, 0.328816/0.328816 sec, 0.259781/0.259781 sec, 5.63296/5.63296 sec, 0.591491/0.591491 sec, 0.777174/0.777174 sec, 18.5967/18.5967 sec, 3.60984/3.60984 sec, 1.18674/1.18674 sec, 0.820227/0.820227 sec, 1.18245/1.18245 sec, 0.748898/0.748898 sec, 0.615018/0.615018 sec, 0.840841/0.840841 sec, 0.700402/0.700402 sec, 0.604116/0.604116 sec, 0.407976/0.407976 sec, 0.480356/0.480356 sec, 0.796318/0.796318 sec, 0.457287/0.457287 sec, 0.429705/0.429705 sec, 0.434847/0.434847 sec, 0.241131/0.241131 sec, 0.213701/0.213701 sec, 3.24651/3.24651 sec, 1.08987/1.08987 sec, 0.675932/0.675932 sec, 0.385077/0.385077 sec, 0.696637/0.696637 sec )
[LOG] Total clause size reduction: 165290 --> 26003 (2400 --> 90, 1188 --> 29, 490 --> 9, 1455 --> 112, 1056 --> 79, 855 --> 14, 752 --> 12, 651 --> 11, 736 --> 12, 910 --> 23, 810 --> 17, 1157 --> 29, 1496 --> 48, 2001 --> 70, 2752 --> 305, 1785 --> 208, 59976 --> 7244, 6391 --> 330, 5822 --> 480, 64800 --> 13415, 4080 --> 262, 43 --> 43, 25 --> 25, 9 --> 9, 57 --> 53, 45 --> 43, 14 --> 14, 12 --> 12, 11 --> 11, 12 --> 12, 14 --> 14, 17 --> 17, 21 --> 21, 16 --> 16, 26 --> 26, 22 --> 22, 20 --> 20, 2532 --> 2058, 314 --> 281, 192 --> 192, 84 --> 74, 241 --> 241 )
[LOG] Average clause size reduction: 60.0836 --> 9.4522 (96 --> 3.6, 91.3846 --> 2.23077, 81.6667 --> 1.5, 90.9375 --> 7, 88 --> 6.58333, 85.5 --> 1.4, 83.5556 --> 1.33333, 81.375 --> 1.375, 81.7778 --> 1.33333, 82.7273 --> 2.09091, 81 --> 1.7, 82.6429 --> 2.07143, 83.1111 --> 2.66667, 83.375 --> 2.91667, 83.3939 --> 9.24242, 81.1364 --> 9.45455, 83.8825 --> 10.1315, 81.9359 --> 4.23077, 80.8611 --> 6.66667, 80.8989 --> 16.7478, 78.4615 --> 5.03846, 2.86667 --> 2.86667, 2.27273 --> 2.27273, 1.8 --> 1.8, 4.75 --> 4.41667, 5 --> 4.77778, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.75 --> 1.75, 1.88889 --> 1.88889, 1.90909 --> 1.90909, 1.77778 --> 1.77778, 2 --> 2, 2.2 --> 2.2, 2.22222 --> 2.22222, 5.71558 --> 4.6456, 4.13158 --> 3.69737, 3.69231 --> 3.69231, 4 --> 3.52381, 5.02083 --> 5.02083 )
[LOG] Overall execution time: 59.2151 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 59.70 sec (Real time) / 59.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.48 sec (Real time) / 6.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2098 17 62 1 1998
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 66.25 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 1564 new AND gates.
[LOG] Size before ABC: 3274 AND gates.
[LOG] Size after ABC: 1564 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.0054/30 sec (0.104836/0 sec, 0.066863/0 sec, 0.008762/0 sec, 0.491855/1 sec, 1.05822/1 sec, 0.184262/0 sec, 0.278376/0 sec, 0.237605/1 sec, 0.140454/0 sec, 0.33235/0 sec, 0.279881/0 sec, 0.217869/1 sec, 0.128342/0 sec, 0.235162/0 sec, 0.293983/0 sec, 0.190834/0 sec, 4.20558/5 sec, 1.05031/1 sec, 0.873055/0 sec, 1.41469/2 sec, 11.2065/11 sec, 7.00562/7 sec )
[LOG] Nr of iterations: 2410 (15, 19, 6, 7, 15, 9, 8, 9, 9, 19, 20, 11, 11, 25, 23, 14, 454, 105, 84, 78, 491, 102, 12, 10, 5, 6, 11, 8, 7, 8, 8, 9, 9, 9, 9, 18, 14, 13, 186, 49, 83, 26, 291, 85 )
[LOG] Total clause computation time: 11.4469/7 sec (0.035293/0.035293 sec, 0.028539/0.028539 sec, 0.003589/0.003589 sec, 0.249042/0.249042 sec, 0.296849/0.296849 sec, 0.009901/0.009901 sec, 0.006912/0.006912 sec, 0.00764/0.00764 sec, 0.008217/0.008217 sec, 0.024416/0.024416 sec, 0.03121/0.03121 sec, 0.018327/0.018327 sec, 0.040038/0.040038 sec, 0.040189/0.040189 sec, 0.053312/0.053312 sec, 0.057819/0.057819 sec, 0.585804/0.585804 sec, 0.180476/0.180476 sec, 0.161365/0.161365 sec, 0.193349/0.193349 sec, 1.11658/1.11658 sec, 1.21602/1.21602 sec, 1.03244/1.03244 sec, 0.58061/0.58061 sec, 0.448798/0.448798 sec, 0.746288/0.746288 sec, 0.56572/0.56572 sec, 0.088278/0.088278 sec, 0.068836/0.068836 sec, 0.073275/0.073275 sec, 0.097358/0.097358 sec, 0.076467/0.076467 sec, 0.082061/0.082061 sec, 0.084103/0.084103 sec, 0.113/0.113 sec, 0.093803/0.093803 sec, 0.083526/0.083526 sec, 0.102472/0.102472 sec, 0.742827/0.742827 sec, 0.154406/0.154406 sec, 0.274114/0.274114 sec, 0.093077/0.093077 sec, 0.73508/0.73508 sec, 0.745507/0.745507 sec )
[LOG] Total clause minimization time: 53.3082/58 sec (0.069253/0.069253 sec, 0.038016/0.038016 sec, 0.005121/0.005121 sec, 0.242621/0.242621 sec, 0.760845/0.760845 sec, 0.174184/0.174184 sec, 0.271363/0.271363 sec, 0.229827/0.229827 sec, 0.132096/0.132096 sec, 0.307293/0.307293 sec, 0.247874/0.247874 sec, 0.199353/0.199353 sec, 0.088085/0.088085 sec, 0.194587/0.194587 sec, 0.240271/0.240271 sec, 0.132745/0.132745 sec, 3.60417/3.60417 sec, 0.867402/0.867402 sec, 0.710086/0.710086 sec, 1.21876/1.21876 sec, 10.0742/10.0742 sec, 5.78675/5.78675 sec, 2.51178/2.51178 sec, 1.18379/1.18379 sec, 1.85788/1.85788 sec, 1.3663/1.3663 sec, 0.851735/0.851735 sec, 1.11842/1.11842 sec, 1.56033/1.56033 sec, 1.39129/1.39129 sec, 0.795105/0.795105 sec, 0.605837/0.605837 sec, 0.830712/0.830712 sec, 0.994186/0.994186 sec, 0.810089/0.810089 sec, 0.926444/0.926444 sec, 0.91283/0.91283 sec, 1.00516/1.00516 sec, 1.45075/1.45075 sec, 1.50463/1.50463 sec, 1.51317/1.51317 sec, 0.614057/0.614057 sec, 2.45171/2.45171 sec, 1.45706/1.45706 sec )
[LOG] Total clause size reduction: 136926 --> 14972 (1470 --> 59, 1872 --> 59, 515 --> 9, 612 --> 35, 1414 --> 101, 800 --> 12, 693 --> 9, 784 --> 12, 776 --> 12, 1728 --> 167, 1805 --> 184, 940 --> 22, 930 --> 21, 2208 --> 58, 2002 --> 75, 1170 --> 32, 40317 --> 3381, 9152 --> 574, 7221 --> 333, 6622 --> 942, 41650 --> 5020, 8484 --> 581, 35 --> 34, 20 --> 20, 9 --> 9, 35 --> 35, 50 --> 48, 12 --> 11, 9 --> 9, 12 --> 11, 12 --> 12, 17 --> 16, 15 --> 15, 17 --> 16, 17 --> 17, 35 --> 34, 39 --> 39, 32 --> 31, 908 --> 617, 169 --> 159, 333 --> 332, 72 --> 71, 1459 --> 1284, 454 --> 454 )
[LOG] Average clause size reduction: 56.8158 --> 6.21245 (98 --> 3.93333, 98.5263 --> 3.10526, 85.8333 --> 1.5, 87.4286 --> 5, 94.2667 --> 6.73333, 88.8889 --> 1.33333, 86.625 --> 1.125, 87.1111 --> 1.33333, 86.2222 --> 1.33333, 90.9474 --> 8.78947, 90.25 --> 9.2, 85.4545 --> 2, 84.5455 --> 1.90909, 88.32 --> 2.32, 87.0435 --> 3.26087, 83.5714 --> 2.28571, 88.804 --> 7.44714, 87.1619 --> 5.46667, 85.9643 --> 3.96429, 84.8974 --> 12.0769, 84.8269 --> 10.224, 83.1765 --> 5.69608, 2.91667 --> 2.83333, 2 --> 2, 1.8 --> 1.8, 5.83333 --> 5.83333, 4.54545 --> 4.36364, 1.5 --> 1.375, 1.28571 --> 1.28571, 1.5 --> 1.375, 1.5 --> 1.5, 1.88889 --> 1.77778, 1.66667 --> 1.66667, 1.88889 --> 1.77778, 1.88889 --> 1.88889, 1.94444 --> 1.88889, 2.78571 --> 2.78571, 2.46154 --> 2.38462, 4.88172 --> 3.3172, 3.44898 --> 3.2449, 4.01205 --> 4, 2.76923 --> 2.73077, 5.01375 --> 4.41237, 5.34118 --> 5.34118 )
[LOG] Overall execution time: 66.264 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.77 sec (Real time) / 66.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.03 sec (Real time) / 12.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2286 18 65 1 2181
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9981.45 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1314.32 sec CPU time.
[LOG] Relation determinization time: 1316 sec real time.
[LOG] Final circuit size: 1052 new AND gates.
[LOG] Size before ABC: 2080 AND gates.
[LOG] Size after ABC: 1052 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1018.32/1019 sec (0.290839/1 sec, 0.152312/0 sec, 0.010647/0 sec, 0.976785/1 sec, 0.742593/0 sec, 0.413289/1 sec, 0.276063/0 sec, 0.269753/0 sec, 0.185666/1 sec, 0.359175/0 sec, 0.262866/0 sec, 0.290531/1 sec, 0.13894/0 sec, 0.361307/0 sec, 0.220331/0 sec, 0.235086/0 sec, 8.41506/9 sec, 0.384494/0 sec, 1.07766/1 sec, 667.175/668 sec, 5.87455/5 sec, 4.86119/5 sec, 217.918/218 sec, 107.429/108 sec )
[LOG] Nr of iterations: 30080 (32, 26, 5, 7, 11, 9, 8, 8, 9, 11, 24, 23, 9, 16, 9, 13, 577, 19, 93, 27778, 26, 30, 564, 143, 13, 10, 4, 6, 8, 8, 7, 7, 8, 10, 7, 13, 8, 10, 7, 11, 120, 10, 90, 15, 14, 20, 132, 92 )
[LOG] Total clause computation time: 129.576/140 sec (0.048983/0.048983 sec, 0.024303/0.024303 sec, 0.004364/0.004364 sec, 0.690872/0.690872 sec, 0.366852/0.366852 sec, 0.015477/0.015477 sec, 0.008225/0.008225 sec, 0.008422/0.008422 sec, 0.01237/0.01237 sec, 0.024262/0.024262 sec, 0.033206/0.033206 sec, 0.041369/0.041369 sec, 0.014599/0.014599 sec, 0.051507/0.051507 sec, 0.022218/0.022218 sec, 0.045748/0.045748 sec, 0.786607/0.786607 sec, 0.068756/0.068756 sec, 0.266716/0.266716 sec, 51.737/51.737 sec, 1.51993/1.51993 sec, 1.29607/1.29607 sec, 25.9926/25.9926 sec, 5.69859/5.69859 sec, 6.66999/6.66999 sec, 3.46754/3.46754 sec, 2.67574/2.67574 sec, 4.45394/4.45394 sec, 3.47502/3.47502 sec, 0.353322/0.353322 sec, 0.605162/0.605162 sec, 0.276665/0.276665 sec, 0.627546/0.627546 sec, 0.751763/0.751763 sec, 0.704434/0.704434 sec, 0.616674/0.616674 sec, 1.94319/1.94319 sec, 0.31559/0.31559 sec, 0.604817/0.604817 sec, 0.549156/0.549156 sec, 4.8031/4.8031 sec, 0.728244/0.728244 sec, 1.83089/1.83089 sec, 0.347721/0.347721 sec, 0.323499/0.323499 sec, 0.385629/0.385629 sec, 2.46104/2.46104 sec, 1.82653/1.82653 sec )
[LOG] Total clause minimization time: 1179.27/1171 sec (0.240968/0.240968 sec, 0.127425/0.127425 sec, 0.006216/0.006216 sec, 0.285701/0.285701 sec, 0.37538/0.37538 sec, 0.39771/0.39771 sec, 0.267749/0.267749 sec, 0.261224/0.261224 sec, 0.173163/0.173163 sec, 0.334711/0.334711 sec, 0.22923/0.22923 sec, 0.248761/0.248761 sec, 0.124199/0.124199 sec, 0.309538/0.309538 sec, 0.197968/0.197968 sec, 0.189073/0.189073 sec, 7.60754/7.60754 sec, 0.3153/0.3153 sec, 0.809231/0.809231 sec, 613.625/613.625 sec, 4.35107/4.35107 sec, 3.56417/3.56417 sec, 191.892/191.892 sec, 101.726/101.726 sec, 24.189/24.189 sec, 11.7209/11.7209 sec, 11.0009/11.0009 sec, 9.78362/9.78362 sec, 7.88211/7.88211 sec, 15.4799/15.4799 sec, 17.4575/17.4575 sec, 11.2131/11.2131 sec, 13.4506/13.4506 sec, 9.65139/9.65139 sec, 8.22854/8.22854 sec, 8.21219/8.21219 sec, 8.91072/8.91072 sec, 9.13073/9.13073 sec, 9.93632/9.93632 sec, 8.38248/8.38248 sec, 19.914/19.914 sec, 9.37661/9.37661 sec, 17.0919/17.0919 sec, 1.80923/1.80923 sec, 1.51733/1.51733 sec, 1.29897/1.29897 sec, 8.89177/8.89177 sec, 7.08139/7.08139 sec )
[LOG] Total clause size reduction: 2829207 --> 628542 (3565 --> 293, 2850 --> 180, 452 --> 7, 672 --> 40, 1110 --> 100, 880 --> 10, 763 --> 8, 756 --> 9, 856 --> 11, 1060 --> 18, 2415 --> 73, 2288 --> 55, 824 --> 13, 1530 --> 38, 808 --> 17, 1200 --> 33, 57024 --> 8925, 1764 --> 57, 8924 --> 373, 2666592 --> 606409, 2375 --> 80, 2726 --> 84, 52359 --> 8847, 13064 --> 782, 30 --> 30, 10 --> 10, 7 --> 7, 40 --> 40, 42 --> 42, 10 --> 10, 8 --> 8, 9 --> 9, 11 --> 11, 18 --> 18, 10 --> 10, 23 --> 23, 13 --> 13, 18 --> 18, 13 --> 13, 25 --> 25, 676 --> 548, 21 --> 21, 363 --> 363, 41 --> 41, 35 --> 35, 42 --> 42, 557 --> 415, 328 --> 328 )
[LOG] Average clause size reduction: 94.0561 --> 20.8957 (111.406 --> 9.15625, 109.615 --> 6.92308, 90.4 --> 1.4, 96 --> 5.71429, 100.909 --> 9.09091, 97.7778 --> 1.11111, 95.375 --> 1, 94.5 --> 1.125, 95.1111 --> 1.22222, 96.3636 --> 1.63636, 100.625 --> 3.04167, 99.4783 --> 2.3913, 91.5556 --> 1.44444, 95.625 --> 2.375, 89.7778 --> 1.88889, 92.3077 --> 2.53846, 98.8284 --> 15.4679, 92.8421 --> 3, 95.957 --> 4.01075, 95.9965 --> 21.8305, 91.3462 --> 3.07692, 90.8667 --> 2.8, 92.8351 --> 15.6862, 91.3566 --> 5.46853, 2.30769 --> 2.30769, 1 --> 1, 1.75 --> 1.75, 6.66667 --> 6.66667, 5.25 --> 5.25, 1.25 --> 1.25, 1.14286 --> 1.14286, 1.28571 --> 1.28571, 1.375 --> 1.375, 1.8 --> 1.8, 1.42857 --> 1.42857, 1.76923 --> 1.76923, 1.625 --> 1.625, 1.8 --> 1.8, 1.85714 --> 1.85714, 2.27273 --> 2.27273, 5.63333 --> 4.56667, 2.1 --> 2.1, 4.03333 --> 4.03333, 2.73333 --> 2.73333, 2.5 --> 2.5, 2.1 --> 2.1, 4.2197 --> 3.14394, 3.56522 --> 3.56522 )
[LOG] Overall execution time: 1314.34 sec CPU time.
[LOG] Overall execution time: 1316 sec real time.
Synthesis time: 1315.94 sec (Real time) / 1313.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.04 sec (Real time) / 7.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1854 20 71 1 1739
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.096579 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04005/0 sec (0.007954/0 sec, 0.009949/0 sec, 0.005034/0 sec, 0.005716/0 sec, 0.009242/0 sec, 0.002155/0 sec )
[LOG] Nr of iterations: 92 (10, 18, 5, 2, 12, 6, 9, 9, 4, 1, 11, 5 )
[LOG] Total clause computation time: 0.022784/0 sec (0.003481/0.003481 sec, 0.003171/0.003171 sec, 0.001902/0.001902 sec, 0.000339/0.000339 sec, 0.002317/0.002317 sec, 0.000791/0.000791 sec, 0.003745/0.003745 sec, 0.00218/0.00218 sec, 0.002114/0.002114 sec, 1e-06/1e-06 sec, 0.001374/0.001374 sec, 0.001369/0.001369 sec )
[LOG] Total clause minimization time: 0.057441/0 sec (0.004399/0.004399 sec, 0.006617/0.006617 sec, 0.003085/0.003085 sec, 0.005358/0.005358 sec, 0.006827/0.006827 sec, 0.001313/0.001313 sec, 0.006092/0.006092 sec, 0.00559/0.00559 sec, 0.004543/0.004543 sec, 0.002068/0.002068 sec, 0.007785/0.007785 sec, 0.003764/0.003764 sec )
[LOG] Total clause size reduction: 1578 --> 182 (306 --> 19, 561 --> 43, 128 --> 8, 31 --> 0, 330 --> 27, 145 --> 9, 19 --> 18, 14 --> 14, 8 --> 8, 0 --> 0, 27 --> 27, 9 --> 9 )
[LOG] Average clause size reduction: 17.1522 --> 1.97826 (30.6 --> 1.9, 31.1667 --> 2.38889, 25.6 --> 1.6, 15.5 --> 0, 27.5 --> 2.25, 24.1667 --> 1.5, 2.11111 --> 2, 1.55556 --> 1.55556, 2 --> 2, 0 --> 0, 2.45455 --> 2.45455, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.098514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 223 5 23 1 190
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.294009 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103492/1 sec (0.018253/1 sec, 0.027751/0 sec, 0.010008/0 sec, 0.009635/0 sec, 0.009732/0 sec, 0.025607/0 sec, 0.002506/0 sec )
[LOG] Nr of iterations: 148 (12, 24, 7, 9, 8, 18, 6, 9, 19, 6, 6, 4, 15, 5 )
[LOG] Total clause computation time: 0.070405/1 sec (0.007484/0.007484 sec, 0.008118/0.008118 sec, 0.001131/0.001131 sec, 0.001793/0.001793 sec, 0.004122/0.004122 sec, 0.007636/0.007636 sec, 0.000811/0.000811 sec, 0.007984/0.007984 sec, 0.009196/0.009196 sec, 0.005051/0.005051 sec, 0.004399/0.004399 sec, 0.002017/0.002017 sec, 0.006389/0.006389 sec, 0.004274/0.004274 sec )
[LOG] Total clause minimization time: 0.190386/0 sec (0.010651/0.010651 sec, 0.019411/0.019411 sec, 0.008827/0.008827 sec, 0.007735/0.007735 sec, 0.005518/0.005518 sec, 0.017777/0.017777 sec, 0.001658/0.001658 sec, 0.020111/0.020111 sec, 0.022429/0.022429 sec, 0.018323/0.018323 sec, 0.018731/0.018731 sec, 0.010494/0.010494 sec, 0.016543/0.016543 sec, 0.012178/0.012178 sec )
[LOG] Total clause size reduction: 2953 --> 365 (429 --> 28, 874 --> 73, 222 --> 9, 288 --> 22, 245 --> 21, 578 --> 53, 165 --> 9, 18 --> 18, 53 --> 51, 9 --> 9, 12 --> 12, 6 --> 6, 45 --> 45, 9 --> 9 )
[LOG] Average clause size reduction: 19.9527 --> 2.46622 (35.75 --> 2.33333, 36.4167 --> 3.04167, 31.7143 --> 1.28571, 32 --> 2.44444, 30.625 --> 2.625, 32.1111 --> 2.94444, 27.5 --> 1.5, 2 --> 2, 2.78947 --> 2.68421, 1.5 --> 1.5, 2 --> 2, 1.5 --> 1.5, 3 --> 3, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.296261 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 298 6 26 1 260
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.04142 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 265 AND gates.
[LOG] Size after ABC: 164 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.418887/0 sec (0.04089/0 sec, 0.066367/0 sec, 0.019528/0 sec, 0.018481/0 sec, 0.017821/0 sec, 0.024122/0 sec, 0.099053/0 sec, 0.129471/0 sec, 0.003154/0 sec )
[LOG] Nr of iterations: 242 (10, 29, 7, 8, 8, 11, 9, 54, 5, 9, 12, 6, 7, 7, 5, 5, 46, 4 )
[LOG] Total clause computation time: 0.27624/0 sec (0.018916/0.018916 sec, 0.011566/0.011566 sec, 0.001346/0.001346 sec, 0.001755/0.001755 sec, 0.003468/0.003468 sec, 0.009078/0.009078 sec, 0.035981/0.035981 sec, 0.041663/0.041663 sec, 0.001283/0.001283 sec, 0.037454/0.037454 sec, 0.022582/0.022582 sec, 0.013505/0.013505 sec, 0.011084/0.011084 sec, 0.01106/0.01106 sec, 0.013356/0.013356 sec, 0.008835/0.008835 sec, 0.023049/0.023049 sec, 0.010259/0.010259 sec )
[LOG] Total clause minimization time: 0.691574/1 sec (0.021863/0.021863 sec, 0.054426/0.054426 sec, 0.018119/0.018119 sec, 0.016642/0.016642 sec, 0.014283/0.014283 sec, 0.014903/0.014903 sec, 0.062929/0.062929 sec, 0.087167/0.087167 sec, 0.001827/0.001827 sec, 0.068139/0.068139 sec, 0.033228/0.033228 sec, 0.043573/0.043573 sec, 0.059884/0.059884 sec, 0.038588/0.038588 sec, 0.037584/0.037584 sec, 0.038056/0.038056 sec, 0.05682/0.05682 sec, 0.023543/0.023543 sec )
[LOG] Total clause size reduction: 5748 --> 710 (414 --> 20, 1260 --> 123, 264 --> 9, 301 --> 13, 294 --> 12, 410 --> 43, 320 --> 29, 2067 --> 189, 152 --> 7, 20 --> 20, 28 --> 28, 9 --> 9, 13 --> 13, 12 --> 12, 12 --> 11, 11 --> 11, 154 --> 154, 7 --> 7 )
[LOG] Average clause size reduction: 23.7521 --> 2.93388 (41.4 --> 2, 43.4483 --> 4.24138, 37.7143 --> 1.28571, 37.625 --> 1.625, 36.75 --> 1.5, 37.2727 --> 3.90909, 35.5556 --> 3.22222, 38.2778 --> 3.5, 30.4 --> 1.4, 2.22222 --> 2.22222, 2.33333 --> 2.33333, 1.5 --> 1.5, 1.85714 --> 1.85714, 1.71429 --> 1.71429, 2.4 --> 2.2, 2.2 --> 2.2, 3.34783 --> 3.34783, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.04438 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.46 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 410 7 30 1 364
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 6.75744 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 544 new AND gates.
[LOG] Size before ABC: 1068 AND gates.
[LOG] Size after ABC: 544 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.87343/1 sec (0.022197/0 sec, 0.010319/0 sec, 0.409843/0 sec, 0.169172/0 sec, 0.105069/0 sec, 0.079284/0 sec, 0.224762/1 sec, 0.252086/0 sec, 0.251855/0 sec, 0.348845/0 sec )
[LOG] Nr of iterations: 589 (8, 9, 97, 25, 20, 21, 17, 28, 31, 51, 6, 7, 96, 22, 18, 20, 16, 26, 24, 47 )
[LOG] Total clause computation time: 1.46399/1 sec (0.007719/0.007719 sec, 0.0026/0.0026 sec, 0.058305/0.058305 sec, 0.046918/0.046918 sec, 0.028467/0.028467 sec, 0.013199/0.013199 sec, 0.124479/0.124479 sec, 0.080147/0.080147 sec, 0.076784/0.076784 sec, 0.06979/0.06979 sec, 0.110185/0.110185 sec, 0.123769/0.123769 sec, 0.082439/0.082439 sec, 0.065973/0.065973 sec, 0.053608/0.053608 sec, 0.058373/0.058373 sec, 0.205275/0.205275 sec, 0.165027/0.165027 sec, 0.041449/0.041449 sec, 0.049484/0.049484 sec )
[LOG] Total clause minimization time: 5.08806/5 sec (0.014391/0.014391 sec, 0.007621/0.007621 sec, 0.349955/0.349955 sec, 0.121895/0.121895 sec, 0.076338/0.076338 sec, 0.065814/0.065814 sec, 0.099983/0.099983 sec, 0.171445/0.171445 sec, 0.174629/0.174629 sec, 0.278298/0.278298 sec, 0.621342/0.621342 sec, 0.315736/0.315736 sec, 0.517587/0.517587 sec, 0.35227/0.35227 sec, 0.353574/0.353574 sec, 0.304836/0.304836 sec, 0.248266/0.248266 sec, 0.261279/0.261279 sec, 0.393088/0.393088 sec, 0.359718/0.359718 sec )
[LOG] Total clause size reduction: 14838 --> 2273 (357 --> 15, 400 --> 23, 4704 --> 459, 1152 --> 79, 893 --> 63, 920 --> 65, 720 --> 72, 1188 --> 153, 1290 --> 112, 2100 --> 164, 10 --> 10, 19 --> 19, 459 --> 424, 66 --> 64, 57 --> 56, 65 --> 63, 72 --> 72, 142 --> 142, 75 --> 69, 149 --> 149 )
[LOG] Average clause size reduction: 25.1919 --> 3.85908 (44.625 --> 1.875, 44.4444 --> 2.55556, 48.4948 --> 4.73196, 46.08 --> 3.16, 44.65 --> 3.15, 43.8095 --> 3.09524, 42.3529 --> 4.23529, 42.4286 --> 5.46429, 41.6129 --> 3.6129, 41.1765 --> 3.21569, 1.66667 --> 1.66667, 2.71429 --> 2.71429, 4.78125 --> 4.41667, 3 --> 2.90909, 3.16667 --> 3.11111, 3.25 --> 3.15, 4.5 --> 4.5, 5.46154 --> 5.46154, 3.125 --> 2.875, 3.17021 --> 3.17021 )
[LOG] Overall execution time: 6.76154 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.99 sec (Real time) / 6.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.37 sec (Real time) / 5.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 830 8 33 1 779
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 48.7122 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1863 new AND gates.
[LOG] Size before ABC: 3914 AND gates.
[LOG] Size after ABC: 1863 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.5151/18 sec (0.051125/1 sec, 0.033613/0 sec, 1.33249/1 sec, 0.279643/0 sec, 0.311783/1 sec, 0.261179/0 sec, 0.246392/0 sec, 0.729327/1 sec, 1.85806/2 sec, 5.84408/5 sec, 3.48251/4 sec, 3.08492/3 sec )
[LOG] Nr of iterations: 1592 (8, 14, 166, 20, 29, 21, 28, 14, 165, 209, 116, 24, 6, 11, 164, 19, 28, 20, 27, 13, 164, 205, 102, 19 )
[LOG] Total clause computation time: 9.48753/10 sec (0.012691/0.012691 sec, 0.007738/0.007738 sec, 0.21785/0.21785 sec, 0.043316/0.043316 sec, 0.039022/0.039022 sec, 0.042182/0.042182 sec, 0.032892/0.032892 sec, 0.387419/0.387419 sec, 0.354732/0.354732 sec, 1.52496/1.52496 sec, 0.266244/0.266244 sec, 0.805483/0.805483 sec, 0.541688/0.541688 sec, 0.536409/0.536409 sec, 0.447766/0.447766 sec, 0.374098/0.374098 sec, 0.290836/0.290836 sec, 0.183015/0.183015 sec, 0.345724/0.345724 sec, 0.999369/0.999369 sec, 0.873821/0.873821 sec, 0.553605/0.553605 sec, 0.250444/0.250444 sec, 0.356225/0.356225 sec )
[LOG] Total clause minimization time: 38.6491/39 sec (0.038304/0.038304 sec, 0.025696/0.025696 sec, 1.11148/1.11148 sec, 0.235775/0.235775 sec, 0.272288/0.272288 sec, 0.218652/0.218652 sec, 0.213055/0.213055 sec, 0.341542/0.341542 sec, 1.50025/1.50025 sec, 4.31358/4.31358 sec, 3.21403/3.21403 sec, 2.27856/2.27856 sec, 3.39755/3.39755 sec, 1.85482/1.85482 sec, 2.63659/2.63659 sec, 2.16632/2.16632 sec, 1.95865/1.95865 sec, 2.70013/2.70013 sec, 2.12703/2.12703 sec, 1.28894/1.28894 sec, 1.78523/1.78523 sec, 2.18306/2.18306 sec, 1.57484/1.57484 sec, 1.2127/1.2127 sec )
[LOG] Total clause size reduction: 45535 --> 8551 (406 --> 16, 741 --> 40, 9240 --> 1057, 1045 --> 64, 1512 --> 97, 1060 --> 70, 1404 --> 88, 663 --> 73, 8200 --> 887, 10192 --> 1710, 5520 --> 457, 1081 --> 78, 10 --> 10, 32 --> 32, 1046 --> 1017, 64 --> 63, 97 --> 97, 70 --> 70, 88 --> 87, 73 --> 73, 887 --> 887, 1670 --> 1160, 377 --> 361, 57 --> 57 )
[LOG] Average clause size reduction: 28.6024 --> 5.37123 (50.75 --> 2, 52.9286 --> 2.85714, 55.6627 --> 6.36747, 52.25 --> 3.2, 52.1379 --> 3.34483, 50.4762 --> 3.33333, 50.1429 --> 3.14286, 47.3571 --> 5.21429, 49.697 --> 5.37576, 48.7656 --> 8.18182, 47.5862 --> 3.93966, 45.0417 --> 3.25, 1.66667 --> 1.66667, 2.90909 --> 2.90909, 6.37805 --> 6.20122, 3.36842 --> 3.31579, 3.46429 --> 3.46429, 3.5 --> 3.5, 3.25926 --> 3.22222, 5.61538 --> 5.61538, 5.40854 --> 5.40854, 8.14634 --> 5.65854, 3.69608 --> 3.53922, 3 --> 3 )
[LOG] Overall execution time: 48.7189 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.22 sec (Real time) / 49.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.74 sec (Real time) / 42.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2193 9 37 1 2135
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 268.645 sec CPU time.
[LOG] Relation determinization time: 269 sec real time.
[LOG] Final circuit size: 4259 new AND gates.
[LOG] Size before ABC: 9364 AND gates.
[LOG] Size after ABC: 4258 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 91.288/92 sec (0.108156/0 sec, 0.062192/0 sec, 6.2981/7 sec, 1.12127/1 sec, 2.19284/2 sec, 1.86435/2 sec, 1.50474/1 sec, 1.42686/2 sec, 4.89259/5 sec, 12.3613/12 sec, 21.4697/22 sec, 25.1188/25 sec, 12.867/13 sec )
[LOG] Nr of iterations: 3012 (9, 11, 290, 23, 36, 26, 28, 27, 18, 399, 95, 532, 23, 8, 7, 288, 22, 35, 25, 27, 25, 16, 398, 92, 531, 21 )
[LOG] Total clause computation time: 48.3192/46 sec (0.03981/0.03981 sec, 0.017569/0.017569 sec, 0.714677/0.714677 sec, 0.113383/0.113383 sec, 0.307503/0.307503 sec, 0.248744/0.248744 sec, 0.259515/0.259515 sec, 0.117614/0.117614 sec, 2.63986/2.63986 sec, 2.37737/2.37737 sec, 2.64252/2.64252 sec, 3.46681/3.46681 sec, 3.5325/3.5325 sec, 3.4471/3.4471 sec, 3.44184/3.44184 sec, 1.82374/1.82374 sec, 1.38594/1.38594 sec, 1.14018/1.14018 sec, 1.28707/1.28707 sec, 1.74324/1.74324 sec, 1.63961/1.63961 sec, 4.40954/4.40954 sec, 4.56384/4.56384 sec, 1.51272/1.51272 sec, 2.69474/2.69474 sec, 2.75175/2.75175 sec )
[LOG] Total clause minimization time: 218.74/222 sec (0.068219/0.068219 sec, 0.04442/0.04442 sec, 5.5764/5.5764 sec, 1.00741/1.00741 sec, 1.88463/1.88463 sec, 1.6151/1.6151 sec, 1.24472/1.24472 sec, 1.30872/1.30872 sec, 2.25221/2.25221 sec, 9.97472/9.97472 sec, 18.8249/18.8249 sec, 21.6377/21.6377 sec, 9.33395/9.33395 sec, 22.1077/22.1077 sec, 7.25856/7.25856 sec, 15.3124/15.3124 sec, 15.1645/15.1645 sec, 10.9441/10.9441 sec, 8.94022/8.94022 sec, 14.6719/14.6719 sec, 9.55075/9.55075 sec, 6.10777/6.10777 sec, 9.67501/9.67501 sec, 7.95236/7.95236 sec, 11.5044/11.5044 sec, 4.77707/4.77707 sec )
[LOG] Total clause size reduction: 93539 --> 20251 (504 --> 14, 620 --> 42, 17629 --> 2141, 1320 --> 76, 2065 --> 107, 1450 --> 83, 1539 --> 92, 1456 --> 94, 935 --> 107, 21492 --> 2786, 4982 --> 494, 27612 --> 4780, 1122 --> 71, 14 --> 14, 26 --> 26, 2129 --> 2037, 76 --> 75, 107 --> 104, 83 --> 79, 92 --> 90, 87 --> 80, 93 --> 93, 2786 --> 2786, 474 --> 436, 4780 --> 3478, 66 --> 66 )
[LOG] Average clause size reduction: 31.0554 --> 6.72344 (56 --> 1.55556, 56.3636 --> 3.81818, 60.7897 --> 7.38276, 57.3913 --> 3.30435, 57.3611 --> 2.97222, 55.7692 --> 3.19231, 54.9643 --> 3.28571, 53.9259 --> 3.48148, 51.9444 --> 5.94444, 53.8647 --> 6.98246, 52.4421 --> 5.2, 51.9023 --> 8.98496, 48.7826 --> 3.08696, 1.75 --> 1.75, 3.71429 --> 3.71429, 7.39236 --> 7.07292, 3.45455 --> 3.40909, 3.05714 --> 2.97143, 3.32 --> 3.16, 3.40741 --> 3.33333, 3.48 --> 3.2, 5.8125 --> 5.8125, 7 --> 7, 5.15217 --> 4.73913, 9.00188 --> 6.54991, 3.14286 --> 3.14286 )
[LOG] Overall execution time: 268.658 sec CPU time.
[LOG] Overall execution time: 270 sec real time.
Synthesis time: 269.69 sec (Real time) / 268.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.34 sec (Real time) / 3.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 302.72 sec (Real time) / 302.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4630 10 40 1 4568
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1396.62 sec CPU time.
[LOG] Relation determinization time: 1400 sec real time.
[LOG] Final circuit size: 11329 new AND gates.
[LOG] Size before ABC: 25921 AND gates.
[LOG] Size after ABC: 11329 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 475.384/476 sec (0.395665/1 sec, 0.217527/0 sec, 49.9753/50 sec, 10.6977/10 sec, 8.0146/9 sec, 9.61342/9 sec, 6.77505/7 sec, 4.70262/5 sec, 21.1422/21 sec, 4.88089/5 sec, 74.3067/74 sec, 111.78/112 sec, 115.65/116 sec, 57.2324/57 sec )
[LOG] Nr of iterations: 6839 (12, 18, 687, 29, 35, 44, 32, 21, 26, 23, 995, 804, 684, 33, 7, 13, 686, 28, 34, 41, 31, 20, 25, 22, 994, 785, 682, 28 )
[LOG] Total clause computation time: 246.171/249 sec (0.074341/0.074341 sec, 0.04848/0.04848 sec, 4.66605/4.66605 sec, 0.226219/0.226219 sec, 0.347751/0.347751 sec, 0.440546/0.440546 sec, 0.146722/0.146722 sec, 0.295401/0.295401 sec, 8.17858/8.17858 sec, 0.74409/0.74409 sec, 9.9156/9.9156 sec, 15.8097/15.8097 sec, 18.6759/18.6759 sec, 21.0765/21.0765 sec, 11.5516/11.5516 sec, 12.9656/12.9656 sec, 11.7372/11.7372 sec, 10.3077/10.3077 sec, 6.27204/6.27204 sec, 6.13302/6.13302 sec, 9.96534/9.96534 sec, 5.25306/5.25306 sec, 20.9651/20.9651 sec, 4.5758/4.5758 sec, 25.5806/25.5806 sec, 14.8136/14.8136 sec, 12.1322/12.1322 sec, 13.2725/13.2725 sec )
[LOG] Total clause minimization time: 1146.29/1146 sec (0.32102/0.32102 sec, 0.168656/0.168656 sec, 45.2875/45.2875 sec, 10.4705/10.4705 sec, 7.66566/7.66566 sec, 9.17158/9.17158 sec, 6.62746/6.62746 sec, 4.40671/4.40671 sec, 12.9627/12.9627 sec, 4.13613/4.13613 sec, 64.3594/64.3594 sec, 95.9415/95.9415 sec, 96.9482/96.9482 sec, 36.1546/36.1546 sec, 74.2118/74.2118 sec, 45.6123/45.6123 sec, 92.5566/92.5566 sec, 48.8562/48.8562 sec, 72.0649/72.0649 sec, 100.166/100.166 sec, 37.7004/37.7004 sec, 36.2038/36.2038 sec, 25.3295/25.3295 sec, 54.5408/54.5408 sec, 52.3519/52.3519 sec, 53.117/53.117 sec, 45.2681/45.2681 sec, 13.6872/13.6872 sec )
[LOG] Total clause size reduction: 232736 --> 55841 (748 --> 38, 1139 --> 70, 45276 --> 6221, 1820 --> 106, 2176 --> 131, 2709 --> 177, 1922 --> 113, 1220 --> 57, 1500 --> 178, 1298 --> 52, 57652 --> 8188, 45771 --> 7617, 38248 --> 6840, 1760 --> 132, 12 --> 12, 48 --> 48, 6221 --> 5647, 106 --> 105, 131 --> 130, 162 --> 156, 113 --> 111, 57 --> 57, 178 --> 174, 52 --> 52, 8188 --> 8184, 7301 --> 5819, 6822 --> 5320, 106 --> 106 )
[LOG] Average clause size reduction: 34.0307 --> 8.16508 (62.3333 --> 3.16667, 63.2778 --> 3.88889, 65.9039 --> 9.05531, 62.7586 --> 3.65517, 62.1714 --> 3.74286, 61.5682 --> 4.02273, 60.0625 --> 3.53125, 58.0952 --> 2.71429, 57.6923 --> 6.84615, 56.4348 --> 2.26087, 57.9417 --> 8.22915, 56.9291 --> 9.47388, 55.9181 --> 10, 53.3333 --> 4, 1.71429 --> 1.71429, 3.69231 --> 3.69231, 9.06851 --> 8.23178, 3.78571 --> 3.75, 3.85294 --> 3.82353, 3.95122 --> 3.80488, 3.64516 --> 3.58065, 2.85 --> 2.85, 7.12 --> 6.96, 2.36364 --> 2.36364, 8.23742 --> 8.2334, 9.30064 --> 7.41274, 10.0029 --> 7.80059, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 1396.64 sec CPU time.
[LOG] Overall execution time: 1400 sec real time.
Synthesis time: 1400.73 sec (Real time) / 1390.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.06 sec (Real time) / 9.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1884.61 sec (Real time) / 1880.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 11741 11 43 1 11673
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 4340.88 sec CPU time.
[LOG] Relation determinization time: 4347 sec real time.
[LOG] Final circuit size: 7289 new AND gates.
[LOG] Size before ABC: 17089 AND gates.
[LOG] Size after ABC: 7288 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1070.02/1071 sec (0.441233/0 sec, 0.311077/0 sec, 216.789/217 sec, 35.5854/36 sec, 33.2041/33 sec, 37.7108/38 sec, 35.1037/35 sec, 26.0232/26 sec, 94.9929/95 sec, 25.8867/26 sec, 90.4563/91 sec, 23.3144/23 sec, 235.493/236 sec, 128.383/129 sec, 86.3265/86 sec )
[LOG] Nr of iterations: 4892 (6, 10, 1626, 28, 22, 56, 36, 27, 26, 25, 69, 31, 338, 169, 94, 5, 3, 1565, 24, 20, 53, 30, 26, 25, 24, 68, 30, 225, 144, 87 )
[LOG] Total clause computation time: 788.909/780 sec (0.091844/0.091844 sec, 0.060697/0.060697 sec, 20.8812/20.8812 sec, 5.64362/5.64362 sec, 5.50805/5.50805 sec, 2.35526/2.35526 sec, 7.17308/7.17308 sec, 3.329/3.329 sec, 57.2443/57.2443 sec, 6.93356/6.93356 sec, 31.6564/31.6564 sec, 4.75418/4.75418 sec, 60.9124/60.9124 sec, 18.3913/18.3913 sec, 17.8556/17.8556 sec, 68.9446/68.9446 sec, 36.8419/36.8419 sec, 56.9589/56.9589 sec, 38.0155/38.0155 sec, 18.0729/18.0729 sec, 31.0039/31.0039 sec, 28.1018/28.1018 sec, 24.6197/24.6197 sec, 123.967/123.967 sec, 11.3583/11.3583 sec, 66.304/66.304 sec, 12.1463/12.1463 sec, 13.8466/13.8466 sec, 6.84725/6.84725 sec, 9.08985/9.08985 sec )
[LOG] Total clause minimization time: 3542.83/3556 sec (0.349215/0.349215 sec, 0.250086/0.250086 sec, 195.845/195.845 sec, 29.9407/29.9407 sec, 27.6953/27.6953 sec, 35.3539/35.3539 sec, 27.9296/27.9296 sec, 22.6932/22.6932 sec, 37.7475/37.7475 sec, 18.9522/18.9522 sec, 58.7975/58.7975 sec, 18.5593/18.5593 sec, 174.568/174.568 sec, 109.986/109.986 sec, 68.4682/68.4682 sec, 238.559/238.559 sec, 198.062/198.062 sec, 438.773/438.773 sec, 179.793/179.793 sec, 161.331/161.331 sec, 311.645/311.645 sec, 179.942/179.942 sec, 181.449/181.449 sec, 64.138/64.138 sec, 242.143/242.143 sec, 82.3888/82.3888 sec, 185.89/185.89 sec, 90.9905/90.9905 sec, 96.0016/96.0016 sec, 64.5839/64.5839 sec )
[LOG] Total clause size reduction: 195594 --> 39696 (370 --> 7, 657 --> 40, 117000 --> 16998, 1917 --> 120, 1470 --> 80, 3795 --> 229, 2380 --> 154, 1742 --> 99, 1650 --> 187, 1560 --> 92, 4352 --> 457, 1890 --> 77, 20894 --> 2704, 10248 --> 946, 5580 --> 417, 7 --> 7, 10 --> 10, 16118 --> 13575, 83 --> 82, 67 --> 65, 211 --> 202, 97 --> 95, 99 --> 95, 187 --> 184, 92 --> 90, 457 --> 456, 77 --> 77, 1466 --> 1188, 742 --> 587, 376 --> 376 )
[LOG] Average clause size reduction: 39.9824 --> 8.11447 (61.6667 --> 1.16667, 65.7 --> 4, 71.9557 --> 10.4539, 68.4643 --> 4.28571, 66.8182 --> 3.63636, 67.7679 --> 4.08929, 66.1111 --> 4.27778, 64.5185 --> 3.66667, 63.4615 --> 7.19231, 62.4 --> 3.68, 63.0725 --> 6.62319, 60.9677 --> 2.48387, 61.8166 --> 8, 60.6391 --> 5.59763, 59.3617 --> 4.43617, 1.4 --> 1.4, 3.33333 --> 3.33333, 10.299 --> 8.67412, 3.45833 --> 3.41667, 3.35 --> 3.25, 3.98113 --> 3.81132, 3.23333 --> 3.16667, 3.80769 --> 3.65385, 7.48 --> 7.36, 3.83333 --> 3.75, 6.72059 --> 6.70588, 2.56667 --> 2.56667, 6.51556 --> 5.28, 5.15278 --> 4.07639, 4.32184 --> 4.32184 )
[LOG] Overall execution time: 4340.93 sec CPU time.
[LOG] Overall execution time: 4347 sec real time.
Synthesis time: 4346.72 sec (Real time) / 4322.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.51 sec (Real time) / 6.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1862.68 sec (Real time) / 1857.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 7746 12 47 1 7673
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9958.76 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 9697.36 sec (Real time) / 9672.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.61568 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1249 new AND gates.
[LOG] Size before ABC: 2437 AND gates.
[LOG] Size after ABC: 1248 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.60443/1 sec (0.00461/0 sec, 0.041425/0 sec, 0.046698/0 sec, 0.001784/0 sec, 0.053512/0 sec, 0.007184/0 sec, 0.959363/1 sec, 0.489852/0 sec )
[LOG] Nr of iterations: 858 (10, 7, 9, 4, 19, 9, 300, 104, 7, 4, 8, 3, 15, 7, 249, 103 )
[LOG] Total clause computation time: 1.40191/3 sec (0.001297/0.001297 sec, 0.013198/0.013198 sec, 0.013112/0.013112 sec, 0.000592/0.000592 sec, 0.01109/0.01109 sec, 0.001556/0.001556 sec, 0.126306/0.126306 sec, 0.088292/0.088292 sec, 0.245791/0.245791 sec, 0.191036/0.191036 sec, 0.138957/0.138957 sec, 0.112508/0.112508 sec, 0.069449/0.069449 sec, 0.153391/0.153391 sec, 0.127042/0.127042 sec, 0.108296/0.108296 sec )
[LOG] Total clause minimization time: 3.14804/1 sec (0.003212/0.003212 sec, 0.028052/0.028052 sec, 0.033453/0.033453 sec, 0.001167/0.001167 sec, 0.042184/0.042184 sec, 0.005469/0.005469 sec, 0.826669/0.826669 sec, 0.399452/0.399452 sec, 0.140379/0.140379 sec, 0.041013/0.041013 sec, 0.185763/0.185763 sec, 0.126888/0.126888 sec, 0.180336/0.180336 sec, 0.079974/0.079974 sec, 0.69796/0.69796 sec, 0.356073/0.356073 sec )
[LOG] Total clause size reduction: 19361 --> 5495 (387 --> 20, 252 --> 33, 328 --> 21, 120 --> 5, 702 --> 46, 304 --> 29, 11063 --> 2281, 3708 --> 623, 13 --> 13, 16 --> 16, 21 --> 21, 5 --> 5, 34 --> 29, 23 --> 23, 1762 --> 1707, 623 --> 623 )
[LOG] Average clause size reduction: 22.5653 --> 6.40443 (38.7 --> 2, 36 --> 4.71429, 36.4444 --> 2.33333, 30 --> 1.25, 36.9474 --> 2.42105, 33.7778 --> 3.22222, 36.8767 --> 7.60333, 35.6538 --> 5.99038, 1.85714 --> 1.85714, 4 --> 4, 2.625 --> 2.625, 1.66667 --> 1.66667, 2.26667 --> 1.93333, 3.28571 --> 3.28571, 7.07631 --> 6.85542, 6.04854 --> 6.04854 )
[LOG] Overall execution time: 4.61823 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.96 sec (Real time) / 4.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.93 sec (Real time) / 4.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1468 7 28 1 1426
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 27.9221 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 2751 new AND gates.
[LOG] Size before ABC: 5830 AND gates.
[LOG] Size after ABC: 2750 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.8332/11 sec (0.004723/0 sec, 0.190211/0 sec, 0.009488/0 sec, 1.2841/2 sec, 0.009357/0 sec, 1.23049/1 sec, 1.79391/2 sec, 1.42243/1 sec, 3.87761/4 sec, 1.01087/1 sec )
[LOG] Nr of iterations: 2062 (5, 15, 9, 288, 7, 167, 166, 120, 231, 64, 3, 9, 6, 280, 6, 158, 125, 118, 228, 57 )
[LOG] Total clause computation time: 7.25808/7 sec (0.001407/0.001407 sec, 0.029651/0.029651 sec, 0.002859/0.002859 sec, 0.236167/0.236167 sec, 0.002885/0.002885 sec, 0.111058/0.111058 sec, 0.323404/0.323404 sec, 0.140925/0.140925 sec, 0.655648/0.655648 sec, 0.234523/0.234523 sec, 0.795611/0.795611 sec, 0.800092/0.800092 sec, 0.538577/0.538577 sec, 0.779967/0.779967 sec, 0.511058/0.511058 sec, 0.256991/0.256991 sec, 0.598856/0.598856 sec, 0.217728/0.217728 sec, 0.547836/0.547836 sec, 0.472839/0.472839 sec )
[LOG] Total clause minimization time: 20.4581/21 sec (0.00326/0.00326 sec, 0.160193/0.160193 sec, 0.006527/0.006527 sec, 1.04046/1.04046 sec, 0.006386/0.006386 sec, 1.11583/1.11583 sec, 1.46621/1.46621 sec, 1.27888/1.27888 sec, 3.21649/3.21649 sec, 0.774842/0.774842 sec, 0.591753/0.591753 sec, 0.287943/0.287943 sec, 0.386357/0.386357 sec, 1.92646/1.92646 sec, 0.307538/0.307538 sec, 1.99887/1.99887 sec, 1.35595/1.35595 sec, 1.7977/1.7977 sec, 2.17609/2.17609 sec, 0.560364/0.560364 sec )
[LOG] Total clause size reduction: 56901 --> 13192 (212 --> 9, 728 --> 83, 408 --> 21, 14350 --> 2493, 294 --> 11, 7968 --> 933, 7755 --> 1324, 5474 --> 601, 10350 --> 1452, 2772 --> 435, 5 --> 5, 39 --> 39, 11 --> 11, 2397 --> 1840, 11 --> 11, 853 --> 734, 879 --> 848, 591 --> 547, 1431 --> 1422, 373 --> 373 )
[LOG] Average clause size reduction: 27.5951 --> 6.39767 (42.4 --> 1.8, 48.5333 --> 5.53333, 45.3333 --> 2.33333, 49.8264 --> 8.65625, 42 --> 1.57143, 47.7126 --> 5.58683, 46.7169 --> 7.9759, 45.6167 --> 5.00833, 44.8052 --> 6.28571, 43.3125 --> 6.79688, 1.66667 --> 1.66667, 4.33333 --> 4.33333, 1.83333 --> 1.83333, 8.56071 --> 6.57143, 1.83333 --> 1.83333, 5.39873 --> 4.64557, 7.032 --> 6.784, 5.00847 --> 4.63559, 6.27632 --> 6.23684, 6.54386 --> 6.54386 )
[LOG] Overall execution time: 27.9259 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.60 sec (Real time) / 28.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.46 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.36 sec (Real time) / 36.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3040 9 34 1 2988
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1714.99 sec CPU time.
[LOG] Relation determinization time: 1722 sec real time.
[LOG] Final circuit size: 23814 new AND gates.
[LOG] Size before ABC: 52197 AND gates.
[LOG] Size after ABC: 23813 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 422.427/423 sec (0.016258/0 sec, 0.327368/0 sec, 0.008849/0 sec, 0.606851/1 sec, 0.012435/0 sec, 1.23955/1 sec, 0.053046/0 sec, 15.3519/16 sec, 58.7533/58 sec, 236.384/237 sec, 109.673/110 sec )
[LOG] Nr of iterations: 12668 (5, 11, 6, 19, 7, 129, 19, 1481, 1633, 2643, 508, 3, 10, 5, 14, 5, 19, 15, 1442, 1583, 2606, 505 )
[LOG] Total clause computation time: 489.032/482 sec (0.004218/0.004218 sec, 0.3083/0.3083 sec, 0.002662/0.002662 sec, 0.245928/0.245928 sec, 0.003296/0.003296 sec, 0.135055/0.135055 sec, 0.010445/0.010445 sec, 1.74036/1.74036 sec, 3.53483/3.53483 sec, 17.5984/17.5984 sec, 32.0605/32.0605 sec, 80.3775/80.3775 sec, 78.5313/78.5313 sec, 43.5623/43.5623 sec, 32.0404/32.0404 sec, 45.2894/45.2894 sec, 31.6294/31.6294 sec, 43.9333/43.9333 sec, 9.82389/9.82389 sec, 9.58799/9.58799 sec, 18.7924/18.7924 sec, 39.8202/39.8202 sec )
[LOG] Total clause minimization time: 1224.15/1232 sec (0.011945/0.011945 sec, 0.018832/0.018832 sec, 0.006111/0.006111 sec, 0.360428/0.360428 sec, 0.009046/0.009046 sec, 1.10146/1.10146 sec, 0.042217/0.042217 sec, 13.5713/13.5713 sec, 55.1708/55.1708 sec, 218.692/218.692 sec, 77.5947/77.5947 sec, 25.6009/25.6009 sec, 17.7637/17.7637 sec, 54.7434/54.7434 sec, 74.3681/74.3681 sec, 55.9478/55.9478 sec, 42.8553/42.8553 sec, 36.4877/36.4877 sec, 133.329/133.329 sec, 157.022/157.022 sec, 183.738/183.738 sec, 75.7154/75.7154 sec )
[LOG] Total clause size reduction: 390437 --> 111443 (240 --> 9, 590 --> 43, 290 --> 11, 1026 --> 91, 336 --> 14, 7040 --> 1001, 972 --> 93, 78440 --> 12776, 84864 --> 13941, 134742 --> 26869, 25350 --> 4398, 5 --> 5, 43 --> 43, 11 --> 11, 55 --> 55, 9 --> 9, 43 --> 31, 68 --> 68, 12291 --> 10812, 13317 --> 11402, 26335 --> 25391, 4370 --> 4370 )
[LOG] Average clause size reduction: 30.8207 --> 8.79721 (48 --> 1.8, 53.6364 --> 3.90909, 48.3333 --> 1.83333, 54 --> 4.78947, 48 --> 2, 54.5736 --> 7.75969, 51.1579 --> 4.89474, 52.9642 --> 8.6266, 51.9682 --> 8.53705, 50.9807 --> 10.1661, 49.9016 --> 8.65748, 1.66667 --> 1.66667, 4.3 --> 4.3, 2.2 --> 2.2, 3.92857 --> 3.92857, 1.8 --> 1.8, 2.26316 --> 1.63158, 4.53333 --> 4.53333, 8.52358 --> 7.49792, 8.41251 --> 7.20278, 10.1055 --> 9.74328, 8.65347 --> 8.65347 )
[LOG] Overall execution time: 1715 sec CPU time.
[LOG] Overall execution time: 1722 sec real time.
Synthesis time: 1722.86 sec (Real time) / 1710.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.70 sec (Real time) / 11.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2043.02 sec (Real time) / 2038.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 24152 11 38 1 24093
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 142.308 sec CPU time.
[LOG] Relation determinization time: 144 sec real time.
[LOG] Final circuit size: 5049 new AND gates.
[LOG] Size before ABC: 11650 AND gates.
[LOG] Size after ABC: 5048 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 68.7284/69 sec (5.00462/5 sec, 7.51106/7 sec, 8.22406/9 sec, 1.27328/1 sec, 4.57501/4 sec, 5.0328/5 sec, 6.90723/7 sec, 6.38606/7 sec, 17.2053/17 sec, 0.105272/0 sec, 2.18457/2 sec, 4.16181/5 sec, 0.157349/0 sec )
[LOG] Nr of iterations: 4006 (480, 334, 423, 21, 172, 175, 209, 124, 154, 12, 11, 16, 11, 358, 296, 403, 20, 163, 172, 201, 64, 153, 10, 7, 12, 5 )
[LOG] Total clause computation time: 35.9999/37 sec (0.811019/0.811019 sec, 0.626468/0.626468 sec, 1.32974/1.32974 sec, 1.1517/1.1517 sec, 0.36527/0.36527 sec, 0.378374/0.378374 sec, 0.771779/0.771779 sec, 1.71457/1.71457 sec, 4.97873/4.97873 sec, 0.035782/0.035782 sec, 2.10238/2.10238 sec, 0.485728/0.485728 sec, 0.034021/0.034021 sec, 4.52297/4.52297 sec, 0.922661/0.922661 sec, 2.83565/2.83565 sec, 2.50721/2.50721 sec, 0.638599/0.638599 sec, 0.667182/0.667182 sec, 0.676334/0.676334 sec, 2.22751/2.22751 sec, 2.17247/2.17247 sec, 1.04105/1.04105 sec, 1.17904/1.17904 sec, 0.68155/0.68155 sec, 1.14209/1.14209 sec )
[LOG] Total clause minimization time: 105.712/105 sec (4.176/4.176 sec, 6.87634/6.87634 sec, 6.88113/6.88113 sec, 0.120992/0.120992 sec, 4.20566/4.20566 sec, 4.65031/4.65031 sec, 6.13032/6.13032 sec, 4.66785/4.66785 sec, 12.2218/12.2218 sec, 0.069218/0.069218 sec, 0.081842/0.081842 sec, 3.67561/3.67561 sec, 0.123069/0.123069 sec, 5.58451/5.58451 sec, 12.4886/12.4886 sec, 6.73166/6.73166 sec, 0.949809/0.949809 sec, 4.94029/4.94029 sec, 4.50293/4.50293 sec, 4.85167/4.85167 sec, 2.67352/2.67352 sec, 4.63532/4.63532 sec, 1.18433/1.18433 sec, 0.746515/0.746515 sec, 1.74221/1.74221 sec, 0.800659/0.800659 sec )
[LOG] Total clause size reduction: 155153 --> 29992 (33051 --> 5848, 22644 --> 2302, 28274 --> 4658, 1320 --> 92, 11115 --> 1007, 11136 --> 972, 13104 --> 1144, 7626 --> 1067, 9333 --> 1133, 660 --> 23, 590 --> 33, 870 --> 37, 570 --> 26, 4022 --> 3150, 1852 --> 1422, 4360 --> 2886, 92 --> 92, 918 --> 810, 950 --> 798, 1077 --> 903, 389 --> 389, 1133 --> 1133, 19 --> 19, 16 --> 16, 23 --> 23, 9 --> 9 )
[LOG] Average clause size reduction: 38.7302 --> 7.48677 (68.8563 --> 12.1833, 67.7964 --> 6.89222, 66.8416 --> 11.0118, 62.8571 --> 4.38095, 64.6221 --> 5.85465, 63.6343 --> 5.55429, 62.6986 --> 5.47368, 61.5 --> 8.60484, 60.6039 --> 7.35714, 55 --> 1.91667, 53.6364 --> 3, 54.375 --> 2.3125, 51.8182 --> 2.36364, 11.2346 --> 8.79888, 6.25676 --> 4.80405, 10.8189 --> 7.16129, 4.6 --> 4.6, 5.6319 --> 4.96933, 5.52326 --> 4.63953, 5.35821 --> 4.49254, 6.07812 --> 6.07812, 7.40523 --> 7.40523, 1.9 --> 1.9, 2.28571 --> 2.28571, 1.91667 --> 1.91667, 1.8 --> 1.8 )
[LOG] Overall execution time: 142.315 sec CPU time.
[LOG] Overall execution time: 144 sec real time.
Synthesis time: 143.73 sec (Real time) / 142.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.92 sec (Real time) / 3.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 192.96 sec (Real time) / 192.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 5462 13 43 1 5394
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 207.287 sec CPU time.
[LOG] Relation determinization time: 209 sec real time.
[LOG] Final circuit size: 7055 new AND gates.
[LOG] Size before ABC: 16868 AND gates.
[LOG] Size after ABC: 7055 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 107.499/107 sec (5.44917/5 sec, 11.2701/11 sec, 16.1345/16 sec, 4.54744/5 sec, 9.48598/10 sec, 9.04874/9 sec, 8.47519/8 sec, 9.68996/10 sec, 5.74163/6 sec, 23.0733/23 sec, 0.149523/0 sec, 0.241838/0 sec, 4.12912/4 sec, 0.062654/0 sec )
[LOG] Nr of iterations: 5537 (541, 547, 620, 32, 201, 178, 233, 239, 95, 195, 14, 17, 16, 5, 515, 446, 510, 21, 194, 173, 225, 228, 73, 191, 11, 7, 7, 3 )
[LOG] Total clause computation time: 42.6379/45 sec (0.726556/0.726556 sec, 0.920482/0.920482 sec, 1.92026/1.92026 sec, 1.16627/1.16627 sec, 0.506805/0.506805 sec, 0.449169/0.449169 sec, 0.571923/0.571923 sec, 0.845432/0.845432 sec, 1.27792/1.27792 sec, 5.98604/5.98604 sec, 0.048258/0.048258 sec, 0.05772/0.05772 sec, 1.90363/1.90363 sec, 0.01893/0.01893 sec, 5.29293/5.29293 sec, 1.29802/1.29802 sec, 4.1964/4.1964 sec, 2.21778/2.21778 sec, 0.565157/0.565157 sec, 0.547352/0.547352 sec, 0.747183/0.747183 sec, 0.722848/0.722848 sec, 2.71642/2.71642 sec, 2.45607/2.45607 sec, 1.62902/1.62902 sec, 1.11974/1.11974 sec, 1.43472/1.43472 sec, 1.29483/1.29483 sec )
[LOG] Total clause minimization time: 163.855/162 sec (4.70141/4.70141 sec, 10.3348/10.3348 sec, 14.1928/14.1928 sec, 3.38018/3.38018 sec, 8.97433/8.97433 sec, 8.59501/8.59501 sec, 7.89815/7.89815 sec, 8.83869/8.83869 sec, 4.4612/4.4612 sec, 17.0816/17.0816 sec, 0.100899/0.100899 sec, 0.183674/0.183674 sec, 2.225/2.225 sec, 0.043608/0.043608 sec, 11.2828/11.2828 sec, 15.1479/15.1479 sec, 9.97153/9.97153 sec, 1.45457/1.45457 sec, 5.45822/5.45822 sec, 4.66673/4.66673 sec, 5.33154/5.33154 sec, 5.46377/5.46377 sec, 3.2366/3.2366 sec, 5.90217/5.90217 sec, 1.39825/1.39825 sec, 1.00271/1.00271 sec, 1.80937/1.80937 sec, 0.717366/0.717366 sec )
[LOG] Total clause size reduction: 234030 --> 42838 (41040 --> 6835, 40950 --> 4222, 45806 --> 7504, 2263 --> 198, 14400 --> 1108, 12567 --> 991, 16240 --> 1406, 16422 --> 1366, 6392 --> 725, 12998 --> 1465, 858 --> 28, 1040 --> 63, 960 --> 50, 252 --> 9, 6406 --> 5211, 2986 --> 2197, 5853 --> 3626, 100 --> 100, 1039 --> 864, 943 --> 771, 1327 --> 1117, 1254 --> 1048, 463 --> 463, 1419 --> 1419, 21 --> 21, 13 --> 13, 13 --> 13, 5 --> 5 )
[LOG] Average clause size reduction: 42.2666 --> 7.73668 (75.8595 --> 12.634, 74.8629 --> 7.71846, 73.8806 --> 12.1032, 70.7188 --> 6.1875, 71.6418 --> 5.51244, 70.6011 --> 5.56742, 69.6996 --> 6.03433, 68.7113 --> 5.71548, 67.2842 --> 7.63158, 66.6564 --> 7.51282, 61.2857 --> 2, 61.1765 --> 3.70588, 60 --> 3.125, 50.4 --> 1.8, 12.4388 --> 10.1184, 6.69507 --> 4.92601, 11.4765 --> 7.1098, 4.7619 --> 4.7619, 5.35567 --> 4.45361, 5.45087 --> 4.45665, 5.89778 --> 4.96444, 5.5 --> 4.59649, 6.34247 --> 6.34247, 7.42932 --> 7.42932, 1.90909 --> 1.90909, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 207.294 sec CPU time.
[LOG] Overall execution time: 209 sec real time.
Synthesis time: 209.03 sec (Real time) / 208.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.34 sec (Real time) / 5.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 434.83 sec (Real time) / 433.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 7526 15 47 1 7450
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 336.109 sec CPU time.
[LOG] Relation determinization time: 339 sec real time.
[LOG] Final circuit size: 8761 new AND gates.
[LOG] Size before ABC: 20138 AND gates.
[LOG] Size after ABC: 8761 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 149.283/150 sec (7.99032/8 sec, 17.372/18 sec, 22.4795/22 sec, 3.94509/4 sec, 12.7764/13 sec, 10.8774/11 sec, 8.51777/8 sec, 9.99767/10 sec, 7.52867/8 sec, 11.7536/12 sec, 35.5401/35 sec, 0.168586/0 sec, 0.067911/0 sec, 0.074863/0 sec, 0.193147/1 sec )
[LOG] Nr of iterations: 6258 (521, 527, 772, 22, 218, 195, 174, 198, 130, 143, 312, 13, 7, 8, 14, 464, 470, 728, 21, 212, 182, 170, 193, 123, 111, 302, 11, 6, 7, 4 )
[LOG] Total clause computation time: 79.9108/77 sec (1.25087/1.25087 sec, 1.17049/1.17049 sec, 3.13006/3.13006 sec, 3.7186/3.7186 sec, 0.658736/0.658736 sec, 0.611449/0.611449 sec, 0.605396/0.605396 sec, 0.643051/0.643051 sec, 0.722935/0.722935 sec, 2.55201/2.55201 sec, 10.4485/10.4485 sec, 0.047546/0.047546 sec, 0.02072/0.02072 sec, 0.023612/0.023612 sec, 0.042814/0.042814 sec, 12.9861/12.9861 sec, 1.69793/1.69793 sec, 7.88021/7.88021 sec, 5.00736/5.00736 sec, 0.938642/0.938642 sec, 0.802497/0.802497 sec, 0.889804/0.889804 sec, 0.91591/0.91591 sec, 0.701216/0.701216 sec, 4.98206/4.98206 sec, 4.79366/4.79366 sec, 3.71163/3.71163 sec, 2.77655/2.77655 sec, 3.08435/3.08435 sec, 3.09614/3.09614 sec )
[LOG] Total clause minimization time: 255.079/259 sec (6.71825/6.71825 sec, 16.1871/16.1871 sec, 19.3226/19.3226 sec, 0.225821/0.225821 sec, 12.1118/12.1118 sec, 10.2609/10.2609 sec, 7.90804/7.90804 sec, 9.34987/9.34987 sec, 6.80282/6.80282 sec, 9.19751/9.19751 sec, 25.0826/25.0826 sec, 0.120704/0.120704 sec, 0.047014/0.047014 sec, 0.051087/0.051087 sec, 0.150026/0.150026 sec, 12.3051/12.3051 sec, 26.3218/26.3218 sec, 18.1436/18.1436 sec, 2.39924/2.39924 sec, 12.5575/12.5575 sec, 8.07262/8.07262 sec, 9.33475/9.33475 sec, 7.21251/7.21251 sec, 7.88457/7.88457 sec, 7.66165/7.66165 sec, 12.9597/12.9597 sec, 2.11276/2.11276 sec, 1.38548/1.38548 sec, 1.45731/1.45731 sec, 1.73413/1.73413 sec )
[LOG] Total clause size reduction: 285822 --> 49602 (43680 --> 6532, 43658 --> 3993, 63222 --> 9382, 1701 --> 99, 17360 --> 1238, 15326 --> 1196, 13494 --> 1005, 15169 --> 1132, 9804 --> 708, 10650 --> 1358, 23014 --> 2733, 876 --> 25, 432 --> 11, 497 --> 13, 910 --> 39, 5570 --> 4415, 3202 --> 2414, 8665 --> 5430, 99 --> 99, 1182 --> 1004, 1061 --> 914, 970 --> 824, 1085 --> 909, 642 --> 576, 905 --> 905, 2596 --> 2596, 21 --> 21, 11 --> 11, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 45.6731 --> 7.92617 (83.8388 --> 12.5374, 82.8425 --> 7.57685, 81.8938 --> 12.1528, 77.3182 --> 4.5, 79.633 --> 5.6789, 78.5949 --> 6.13333, 77.5517 --> 5.77586, 76.6111 --> 5.71717, 75.4154 --> 5.44615, 74.4755 --> 9.4965, 73.7628 --> 8.75962, 67.3846 --> 1.92308, 61.7143 --> 1.57143, 62.125 --> 1.625, 65 --> 2.78571, 12.0043 --> 9.51509, 6.81277 --> 5.13617, 11.9025 --> 7.45879, 4.71429 --> 4.71429, 5.57547 --> 4.73585, 5.82967 --> 5.02198, 5.70588 --> 4.84706, 5.62176 --> 4.70984, 5.21951 --> 4.68293, 8.15315 --> 8.15315, 8.59603 --> 8.59603, 1.90909 --> 1.90909, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 336.117 sec CPU time.
[LOG] Overall execution time: 339 sec real time.
Synthesis time: 338.29 sec (Real time) / 337.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.82 sec (Real time) / 6.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 593.73 sec (Real time) / 592.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 9294 17 52 1 9210
=====================  amba8c7y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9946.96 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1191.8 sec CPU time.
[LOG] Relation determinization time: 1196 sec real time.
[LOG] Final circuit size: 13219 new AND gates.
[LOG] Size before ABC: 31567 AND gates.
[LOG] Size after ABC: 13219 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 572.143/573 sec (18.6002/19 sec, 40.3112/40 sec, 41.3165/41 sec, 22.0274/22 sec, 23.4637/24 sec, 19.3957/19 sec, 18.1756/19 sec, 22.8715/22 sec, 21.8425/22 sec, 17.7842/18 sec, 26.8817/27 sec, 36.2528/36 sec, 190.961/191 sec, 0.185952/1 sec, 8.30277/8 sec, 45.251/45 sec, 18.3719/18 sec, 0.146816/1 sec )
[LOG] Nr of iterations: 9732 (661, 720, 862, 76, 249, 219, 240, 293, 280, 211, 343, 256, 548, 11, 17, 8, 22, 6, 568, 696, 842, 51, 240, 216, 225, 283, 272, 197, 328, 195, 547, 10, 14, 7, 15, 4 )
[LOG] Total clause computation time: 189.22/195 sec (2.64704/2.64704 sec, 2.52769/2.52769 sec, 5.62638/5.62638 sec, 2.24734/2.24734 sec, 1.70031/1.70031 sec, 0.942199/0.942199 sec, 1.07309/1.07309 sec, 1.30566/1.30566 sec, 1.3074/1.3074 sec, 0.939453/0.939453 sec, 2.10132/2.10132 sec, 6.08775/6.08775 sec, 21.5475/21.5475 sec, 0.056741/0.056741 sec, 7.63245/7.63245 sec, 0.69622/0.69622 sec, 0.850083/0.850083 sec, 0.030468/0.030468 sec, 29.0678/29.0678 sec, 3.55485/3.55485 sec, 16.1994/16.1994 sec, 12.2304/12.2304 sec, 1.72893/1.72893 sec, 1.64761/1.64761 sec, 1.97482/1.97482 sec, 2.28241/2.28241 sec, 2.28705/2.28705 sec, 1.92832/1.92832 sec, 2.50332/2.50332 sec, 11.3707/11.3707 sec, 13.6064/13.6064 sec, 6.88063/6.88063 sec, 8.9358/8.9358 sec, 4.27067/4.27067 sec, 4.09797/4.09797 sec, 5.33427/5.33427 sec )
[LOG] Total clause minimization time: 1000.24/996 sec (15.9295/15.9295 sec, 37.7648/37.7648 sec, 35.6593/35.6593 sec, 19.7774/19.7774 sec, 21.7566/21.7566 sec, 18.4481/18.4481 sec, 17.0962/17.0962 sec, 21.559/21.559 sec, 20.5282/20.5282 sec, 16.8396/16.8396 sec, 24.7727/24.7727 sec, 30.1574/30.1574 sec, 169.397/169.397 sec, 0.128564/0.128564 sec, 0.669866/0.669866 sec, 44.5545/44.5545 sec, 17.5213/17.5213 sec, 0.116229/0.116229 sec, 28.1112/28.1112 sec, 64.1218/64.1218 sec, 40.7688/40.7688 sec, 6.28216/6.28216 sec, 39.3964/39.3964 sec, 43.0046/43.0046 sec, 37.9753/37.9753 sec, 24.5577/24.5577 sec, 32.4372/32.4372 sec, 18.7975/18.7975 sec, 27.8179/27.8179 sec, 20.9206/20.9206 sec, 53.2949/53.2949 sec, 7.99246/7.99246 sec, 5.14117/5.14117 sec, 20.1979/20.1979 sec, 12.3375/12.3375 sec, 4.40582/4.40582 sec )
[LOG] Total clause size reduction: 514388 --> 76092 (66000 --> 9238, 71181 --> 5479, 84378 --> 10980, 7275 --> 550, 23808 --> 1412, 20710 --> 1230, 22466 --> 1534, 27156 --> 1781, 25668 --> 1642, 19110 --> 1340, 30780 --> 1861, 22695 --> 2441, 48136 --> 4880, 870 --> 19, 1376 --> 50, 595 --> 22, 1764 --> 55, 415 --> 11, 7399 --> 5814, 5116 --> 3661, 10601 --> 6535, 268 --> 268, 1319 --> 1143, 1204 --> 1056, 1372 --> 1169, 1678 --> 1368, 1560 --> 1408, 1191 --> 1036, 1708 --> 1520, 1595 --> 1595, 4880 --> 4880, 19 --> 19, 37 --> 37, 22 --> 22, 29 --> 29, 7 --> 7 )
[LOG] Average clause size reduction: 52.8553 --> 7.81874 (99.8487 --> 13.9758, 98.8625 --> 7.60972, 97.8863 --> 12.7378, 95.7237 --> 7.23684, 95.6145 --> 5.67068, 94.5662 --> 5.61644, 93.6083 --> 6.39167, 92.6826 --> 6.0785, 91.6714 --> 5.86429, 90.5687 --> 6.35071, 89.7376 --> 5.42566, 88.6523 --> 9.53516, 87.8394 --> 8.90511, 79.0909 --> 1.72727, 80.9412 --> 2.94118, 74.375 --> 2.75, 80.1818 --> 2.5, 69.1667 --> 1.83333, 13.0264 --> 10.2359, 7.35057 --> 5.26006, 12.5903 --> 7.76128, 5.2549 --> 5.2549, 5.49583 --> 4.7625, 5.57407 --> 4.88889, 6.09778 --> 5.19556, 5.92933 --> 4.83392, 5.73529 --> 5.17647, 6.04569 --> 5.25888, 5.20732 --> 4.63415, 8.17949 --> 8.17949, 8.92139 --> 8.92139, 1.9 --> 1.9, 2.64286 --> 2.64286, 3.14286 --> 3.14286, 1.93333 --> 1.93333, 1.75 --> 1.75 )
[LOG] Overall execution time: 1191.81 sec CPU time.
[LOG] Overall execution time: 1197 sec real time.
Synthesis time: 1196.04 sec (Real time) / 1190.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.62 sec (Real time) / 8.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1662.50 sec (Real time) / 1659.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 13902 21 61 1 13802
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 1043.28 sec CPU time.
[LOG] Relation determinization time: 1047 sec real time.
[LOG] Final circuit size: 11368 new AND gates.
[LOG] Size before ABC: 27151 AND gates.
[LOG] Size after ABC: 11368 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 424.35/425 sec (24.2812/24 sec, 24.505/25 sec, 53.0498/53 sec, 14.408/15 sec, 27.148/27 sec, 14.6497/14 sec, 19.4703/20 sec, 12.7774/13 sec, 16.7921/17 sec, 17.5196/17 sec, 14.5963/15 sec, 18.2323/18 sec, 33.6533/34 sec, 87.1078/87 sec, 0.600205/1 sec, 6.97838/7 sec, 18.4937/18 sec, 19.9011/20 sec, 0.185569/0 sec )
[LOG] Nr of iterations: 8084 (678, 320, 995, 41, 165, 178, 191, 167, 168, 233, 211, 224, 273, 278, 16, 21, 14, 12, 9, 663, 305, 940, 40, 164, 163, 178, 147, 155, 219, 210, 222, 200, 225, 11, 20, 12, 11, 5 )
[LOG] Total clause computation time: 219.127/229 sec (3.48925/3.48925 sec, 2.13637/2.13637 sec, 10.2654/10.2654 sec, 13.7365/13.7365 sec, 1.55714/1.55714 sec, 1.10961/1.10961 sec, 1.16877/1.16877 sec, 0.857436/0.857436 sec, 0.954858/0.954858 sec, 1.28763/1.28763 sec, 1.26846/1.26846 sec, 1.88362/1.88362 sec, 8.65505/8.65505 sec, 31.2593/31.2593 sec, 0.312397/0.312397 sec, 6.62585/6.62585 sec, 3.72965/3.72965 sec, 3.84831/3.84831 sec, 0.05213/0.05213 sec, 25.7741/25.7741 sec, 2.5404/2.5404 sec, 15.5366/15.5366 sec, 10.7869/10.7869 sec, 1.55861/1.55861 sec, 1.50194/1.50194 sec, 1.74025/1.74025 sec, 1.45008/1.45008 sec, 1.49745/1.49745 sec, 1.8532/1.8532 sec, 2.21446/2.21446 sec, 2.02148/2.02148 sec, 11.6836/11.6836 sec, 11.4366/11.4366 sec, 5.26091/5.26091 sec, 7.9998/7.9998 sec, 5.40504/5.40504 sec, 8.08074/8.08074 sec, 6.58744/6.58744 sec )
[LOG] Total clause minimization time: 821.299/813 sec (20.7618/20.7618 sec, 22.3585/22.3585 sec, 42.7433/42.7433 sec, 0.669821/0.669821 sec, 25.5853/25.5853 sec, 13.5348/13.5348 sec, 18.2959/18.2959 sec, 11.914/11.914 sec, 15.8323/15.8323 sec, 16.2251/16.2251 sec, 13.3218/13.3218 sec, 16.3432/16.3432 sec, 24.9895/24.9895 sec, 55.8383/55.8383 sec, 0.287404/0.287404 sec, 0.351965/0.351965 sec, 14.7636/14.7636 sec, 16.0524/16.0524 sec, 0.133204/0.133204 sec, 35.6746/35.6746 sec, 93.5414/93.5414 sec, 43.6073/43.6073 sec, 5.177/5.177 sec, 33.2304/33.2304 sec, 23.5338/23.5338 sec, 34.9637/34.9637 sec, 21.5114/21.5114 sec, 18.5111/18.5111 sec, 47.0478/47.0478 sec, 21.0435/21.0435 sec, 30.5669/30.5669 sec, 22.3797/22.3797 sec, 20.1287/20.1287 sec, 6.59877/6.59877 sec, 6.192/6.192 sec, 9.49446/9.49446 sec, 11.8779/11.8779 sec, 6.2168/6.2168 sec )
[LOG] Total clause size reduction: 459668 --> 66578 (72439 --> 9766, 33814 --> 2209, 104370 --> 13399, 4160 --> 190, 16892 --> 836, 18054 --> 924, 19190 --> 1035, 16600 --> 969, 16533 --> 917, 22736 --> 1363, 20370 --> 1118, 21408 --> 1229, 25840 --> 2546, 26038 --> 2758, 1395 --> 47, 1840 --> 52, 1183 --> 29, 990 --> 21, 712 --> 19, 9417 --> 7174, 2030 --> 1527, 12336 --> 7872, 190 --> 190, 836 --> 734, 784 --> 760, 908 --> 814, 775 --> 706, 793 --> 727, 1230 --> 1103, 1118 --> 989, 1217 --> 1089, 1565 --> 1561, 1779 --> 1779, 21 --> 21, 52 --> 52, 23 --> 23, 21 --> 21, 9 --> 9 )
[LOG] Average clause size reduction: 56.8615 --> 8.23577 (106.842 --> 14.4041, 105.669 --> 6.90313, 104.894 --> 13.4663, 101.463 --> 4.63415, 102.376 --> 5.06667, 101.427 --> 5.19101, 100.471 --> 5.41885, 99.4012 --> 5.8024, 98.4107 --> 5.45833, 97.5794 --> 5.84979, 96.5403 --> 5.29858, 95.5714 --> 5.48661, 94.652 --> 9.32601, 93.6619 --> 9.92086, 87.1875 --> 2.9375, 87.619 --> 2.47619, 84.5 --> 2.07143, 82.5 --> 1.75, 79.1111 --> 2.11111, 14.2036 --> 10.8205, 6.65574 --> 5.00656, 13.1234 --> 8.37447, 4.75 --> 4.75, 5.09756 --> 4.47561, 4.80982 --> 4.66258, 5.10112 --> 4.57303, 5.27211 --> 4.80272, 5.11613 --> 4.69032, 5.61644 --> 5.03653, 5.32381 --> 4.70952, 5.48198 --> 4.90541, 7.825 --> 7.805, 7.90667 --> 7.90667, 1.90909 --> 1.90909, 2.6 --> 2.6, 1.91667 --> 1.91667, 1.90909 --> 1.90909, 1.8 --> 1.8 )
[LOG] Overall execution time: 1043.3 sec CPU time.
[LOG] Overall execution time: 1047 sec real time.
Synthesis time: 1047.69 sec (Real time) / 1040.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.37 sec (Real time) / 8.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1860.37 sec (Real time) / 1855.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 12105 23 65 1 11998
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.59567 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1715 new AND gates.
[LOG] Size before ABC: 3230 AND gates.
[LOG] Size after ABC: 1713 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.22435/3 sec (0.006331/0 sec, 0.02461/0 sec, 0.081183/1 sec, 0.002384/0 sec, 0.124629/0 sec, 0.005623/0 sec, 1.36197/1 sec, 0.617621/1 sec )
[LOG] Nr of iterations: 956 (9, 7, 10, 5, 27, 8, 331, 98, 5, 4, 6, 4, 8, 7, 330, 97 )
[LOG] Total clause computation time: 1.85859/1 sec (0.001529/0.001529 sec, 0.01661/0.01661 sec, 0.03183/0.03183 sec, 0.000742/0.000742 sec, 0.038059/0.038059 sec, 0.00132/0.00132 sec, 0.178522/0.178522 sec, 0.106132/0.106132 sec, 0.226553/0.226553 sec, 0.222833/0.222833 sec, 0.184338/0.184338 sec, 0.175352/0.175352 sec, 0.121801/0.121801 sec, 0.188511/0.188511 sec, 0.200906/0.200906 sec, 0.163552/0.163552 sec )
[LOG] Total clause minimization time: 4.64983/6 sec (0.004695/0.004695 sec, 0.007852/0.007852 sec, 0.049183/0.049183 sec, 0.001602/0.001602 sec, 0.08594/0.08594 sec, 0.004216/0.004216 sec, 1.17619/1.17619 sec, 0.50944/0.50944 sec, 0.208279/0.208279 sec, 0.064558/0.064558 sec, 0.300952/0.300952 sec, 0.18571/0.18571 sec, 0.206833/0.206833 sec, 0.126365/0.126365 sec, 1.13026/1.13026 sec, 0.587759/0.587759 sec )
[LOG] Total clause size reduction: 22883 --> 6712 (368 --> 22, 270 --> 29, 396 --> 33, 172 --> 7, 1092 --> 141, 287 --> 21, 13200 --> 2615, 3783 --> 614, 9 --> 9, 16 --> 16, 15 --> 15, 7 --> 7, 18 --> 18, 21 --> 21, 2615 --> 2530, 614 --> 614 )
[LOG] Average clause size reduction: 23.9362 --> 7.02092 (40.8889 --> 2.44444, 38.5714 --> 4.14286, 39.6 --> 3.3, 34.4 --> 1.4, 40.4444 --> 5.22222, 35.875 --> 2.625, 39.8792 --> 7.9003, 38.602 --> 6.26531, 1.8 --> 1.8, 4 --> 4, 2.5 --> 2.5, 1.75 --> 1.75, 2.25 --> 2.25, 3 --> 3, 7.92424 --> 7.66667, 6.3299 --> 6.3299 )
[LOG] Overall execution time: 6.59853 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.02 sec (Real time) / 6.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.88 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.08 sec (Real time) / 8.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1948 7 31 1 1904
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 16.9179 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2133 new AND gates.
[LOG] Size before ABC: 4165 AND gates.
[LOG] Size after ABC: 2132 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.56806/7 sec (0.005219/0 sec, 0.120262/0 sec, 0.004373/0 sec, 0.780538/0 sec, 0.004243/0 sec, 0.768643/1 sec, 1.1039/1 sec, 1.25534/2 sec, 2.82796/2 sec, 0.697589/1 sec )
[LOG] Nr of iterations: 1658 (5, 16, 6, 147, 5, 163, 125, 154, 236, 60, 3, 11, 5, 47, 4, 160, 71, 151, 232, 57 )
[LOG] Total clause computation time: 4.36273/6 sec (0.001615/0.001615 sec, 0.032404/0.032404 sec, 0.001466/0.001466 sec, 0.102863/0.102863 sec, 0.00157/0.00157 sec, 0.111512/0.111512 sec, 0.189898/0.189898 sec, 0.1401/0.1401 sec, 0.510893/0.510893 sec, 0.175768/0.175768 sec, 0.560772/0.560772 sec, 0.413135/0.413135 sec, 0.249066/0.249066 sec, 0.262234/0.262234 sec, 0.227116/0.227116 sec, 0.173382/0.173382 sec, 0.316442/0.316442 sec, 0.196677/0.196677 sec, 0.419145/0.419145 sec, 0.276667/0.276667 sec )
[LOG] Total clause minimization time: 12.3869/10 sec (0.003548/0.003548 sec, 0.087547/0.087547 sec, 0.002854/0.002854 sec, 0.67373/0.67373 sec, 0.002615/0.002615 sec, 0.654036/0.654036 sec, 0.910663/0.910663 sec, 1.11215/1.11215 sec, 2.30922/2.30922 sec, 0.520134/0.520134 sec, 0.378988/0.378988 sec, 0.193932/0.193932 sec, 0.309656/0.309656 sec, 0.517269/0.517269 sec, 0.240237/0.240237 sec, 1.00548/1.00548 sec, 0.679439/0.679439 sec, 0.992371/0.992371 sec, 1.40758/1.40758 sec, 0.385489/0.385489 sec )
[LOG] Total clause size reduction: 48780 --> 10426 (220 --> 9, 810 --> 76, 265 --> 9, 7592 --> 1436, 204 --> 7, 8100 --> 887, 6076 --> 994, 7344 --> 836, 11045 --> 1598, 2714 --> 409, 5 --> 5, 48 --> 48, 9 --> 9, 268 --> 250, 7 --> 7, 865 --> 786, 449 --> 413, 818 --> 715, 1557 --> 1548, 384 --> 384 )
[LOG] Average clause size reduction: 29.421 --> 6.2883 (44 --> 1.8, 50.625 --> 4.75, 44.1667 --> 1.5, 51.6463 --> 9.76871, 40.8 --> 1.4, 49.6933 --> 5.44172, 48.608 --> 7.952, 47.6883 --> 5.42857, 46.8008 --> 6.77119, 45.2333 --> 6.81667, 1.66667 --> 1.66667, 4.36364 --> 4.36364, 1.8 --> 1.8, 5.70213 --> 5.31915, 1.75 --> 1.75, 5.40625 --> 4.9125, 6.32394 --> 5.8169, 5.41722 --> 4.7351, 6.71121 --> 6.67241, 6.73684 --> 6.73684 )
[LOG] Overall execution time: 16.9215 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.46 sec (Real time) / 17.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.95 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.49 sec (Real time) / 19.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2418 9 36 1 2364
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4704.96 sec CPU time.
[LOG] Relation determinization time: 4721 sec real time.
[LOG] Final circuit size: 32592 new AND gates.
[LOG] Size before ABC: 71912 AND gates.
[LOG] Size after ABC: 32591 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 915.551/917 sec (0.01697/0 sec, 1.95703/2 sec, 0.010341/0 sec, 3.11501/3 sec, 0.009728/0 sec, 1.80572/2 sec, 0.099501/0 sec, 30.8655/31 sec, 103.083/103 sec, 512.452/513 sec, 262.136/263 sec )
[LOG] Nr of iterations: 15760 (5, 16, 6, 18, 5, 58, 23, 1497, 2160, 3527, 677, 3, 9, 5, 14, 4, 21, 17, 1486, 2072, 3493, 644 )
[LOG] Total clause computation time: 1301.06/1317 sec (0.0059/0.0059 sec, 0.085481/0.085481 sec, 0.00309/0.00309 sec, 0.817372/0.817372 sec, 0.004066/0.004066 sec, 0.190539/0.190539 sec, 0.019472/0.019472 sec, 2.66027/2.66027 sec, 5.60079/5.60079 sec, 30.2222/30.2222 sec, 73.675/73.675 sec, 253.223/253.223 sec, 265.27/265.27 sec, 102.077/102.077 sec, 61.5705/61.5705 sec, 92.7303/92.7303 sec, 76.4704/76.4704 sec, 147.265/147.265 sec, 19.3614/19.3614 sec, 18.4551/18.4551 sec, 32.7875/32.7875 sec, 118.569/118.569 sec )
[LOG] Total clause minimization time: 3400.74/3393 sec (0.010989/0.010989 sec, 1.87113/1.87113 sec, 0.007162/0.007162 sec, 2.29716/2.29716 sec, 0.005606/0.005606 sec, 1.61375/1.61375 sec, 0.079419/0.079419 sec, 28.1589/28.1589 sec, 97.4115/97.4115 sec, 482.035/482.035 sec, 188.43/188.43 sec, 70.8199/70.8199 sec, 41.7928/41.7928 sec, 228.291/228.291 sec, 294.119/294.119 sec, 118.523/118.523 sec, 226.246/226.246 sec, 112.068/112.068 sec, 441.934/441.934 sec, 483.197/483.197 sec, 419.55/419.55 sec, 162.283/162.283 sec )
[LOG] Total clause size reduction: 521145 --> 151791 (256 --> 9, 945 --> 93, 310 --> 11, 1037 --> 71, 240 --> 7, 3363 --> 285, 1276 --> 116, 85272 --> 13836, 120904 --> 19867, 193930 --> 38816, 36504 --> 6768, 5 --> 5, 39 --> 39, 11 --> 11, 51 --> 51, 7 --> 7, 46 --> 36, 77 --> 77, 13682 --> 12033, 18614 --> 16286, 38267 --> 37058, 6309 --> 6309 )
[LOG] Average clause size reduction: 33.0676 --> 9.63141 (51.2 --> 1.8, 59.0625 --> 5.8125, 51.6667 --> 1.83333, 57.6111 --> 3.94444, 48 --> 1.4, 57.9828 --> 4.91379, 55.4783 --> 5.04348, 56.9619 --> 9.24248, 55.9741 --> 9.19769, 54.9844 --> 11.0054, 53.9202 --> 9.99705, 1.66667 --> 1.66667, 4.33333 --> 4.33333, 2.2 --> 2.2, 3.64286 --> 3.64286, 1.75 --> 1.75, 2.19048 --> 1.71429, 4.52941 --> 4.52941, 9.20727 --> 8.09758, 8.98359 --> 7.86004, 10.9553 --> 10.6092, 9.79658 --> 9.79658 )
[LOG] Overall execution time: 4704.97 sec CPU time.
[LOG] Overall execution time: 4721 sec real time.
Synthesis time: 4720.83 sec (Real time) / 4688.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.19 sec (Real time) / 15.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2808.90 sec (Real time) / 2804.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32941 11 42 1 32878
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 604.814 sec CPU time.
[LOG] Relation determinization time: 610 sec real time.
[LOG] Final circuit size: 15824 new AND gates.
[LOG] Size before ABC: 39885 AND gates.
[LOG] Size after ABC: 15824 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 311.615/312 sec (19.5041/19 sec, 19.1484/20 sec, 62.8087/62 sec, 8.57294/9 sec, 23.3072/23 sec, 23.6603/24 sec, 50.5125/51 sec, 24.8776/25 sec, 55.6035/55 sec, 0.150364/1 sec, 7.89568/8 sec, 15.4902/15 sec, 0.083177/0 sec )
[LOG] Nr of iterations: 9730 (1883, 397, 1504, 24, 236, 210, 385, 153, 177, 9, 15, 23, 5, 1840, 372, 1354, 22, 229, 209, 379, 100, 167, 8, 13, 12, 4 )
[LOG] Total clause computation time: 106.55/107 sec (1.95965/1.95965 sec, 1.16028/1.16028 sec, 5.5771/5.5771 sec, 0.996427/0.996427 sec, 1.04755/1.04755 sec, 1.08038/1.08038 sec, 1.70349/1.70349 sec, 4.89534/4.89534 sec, 18.1013/18.1013 sec, 0.061608/0.061608 sec, 7.69184/7.69184 sec, 0.983272/0.983272 sec, 0.027288/0.027288 sec, 8.73443/8.73443 sec, 1.7471/1.7471 sec, 7.90432/7.90432 sec, 8.52247/8.52247 sec, 1.69903/1.69903 sec, 1.5124/1.5124 sec, 2.09309/2.09309 sec, 6.68686/6.68686 sec, 8.11095/8.11095 sec, 3.42778/3.42778 sec, 4.84775/4.84775 sec, 2.30482/2.30482 sec, 3.67387/3.67387 sec )
[LOG] Total clause minimization time: 497.009/498 sec (17.4614/17.4614 sec, 17.9769/17.9769 sec, 57.1617/57.1617 sec, 7.57569/7.57569 sec, 22.2529/22.2529 sec, 22.5744/22.5744 sec, 48.7995/48.7995 sec, 19.977/19.977 sec, 37.4968/37.4968 sec, 0.088549/0.088549 sec, 0.203398/0.203398 sec, 14.5063/14.5063 sec, 0.05577/0.05577 sec, 59.425/59.425 sec, 27.119/27.119 sec, 52.763/52.763 sec, 3.17654/3.17654 sec, 18.8961/18.8961 sec, 17.4607/17.4607 sec, 15.7202/15.7202 sec, 9.12733/9.12733 sec, 11.853/11.853 sec, 3.43312/3.43312 sec, 2.4379/2.4379 sec, 5.57426/5.57426 sec, 3.89302/3.89302 sec )
[LOG] Total clause size reduction: 412978 --> 103371 (137386 --> 30197, 28512 --> 2749, 106713 --> 22905, 1610 --> 118, 16215 --> 1390, 14212 --> 1179, 25728 --> 2180, 10032 --> 1319, 11440 --> 1329, 512 --> 15, 882 --> 38, 1364 --> 60, 244 --> 7, 29269 --> 19581, 2409 --> 1815, 19758 --> 12472, 107 --> 107, 1317 --> 1181, 1179 --> 1061, 2130 --> 1721, 673 --> 661, 1207 --> 1207, 15 --> 15, 34 --> 34, 23 --> 23, 7 --> 7 )
[LOG] Average clause size reduction: 42.4438 --> 10.6239 (72.9612 --> 16.0366, 71.8186 --> 6.92443, 70.9528 --> 15.2294, 67.0833 --> 4.91667, 68.7076 --> 5.88983, 67.6762 --> 5.61429, 66.826 --> 5.66234, 65.5686 --> 8.62092, 64.6328 --> 7.50847, 56.8889 --> 1.66667, 58.8 --> 2.53333, 59.3043 --> 2.6087, 48.8 --> 1.4, 15.9071 --> 10.6418, 6.47581 --> 4.87903, 14.5923 --> 9.21123, 4.86364 --> 4.86364, 5.75109 --> 5.15721, 5.64115 --> 5.07656, 5.62005 --> 4.5409, 6.73 --> 6.61, 7.22754 --> 7.22754, 1.875 --> 1.875, 2.61538 --> 2.61538, 1.91667 --> 1.91667, 1.75 --> 1.75 )
[LOG] Overall execution time: 604.82 sec CPU time.
[LOG] Overall execution time: 610 sec real time.
Synthesis time: 610.85 sec (Real time) / 606.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.71 sec (Real time) / 9.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 810.57 sec (Real time) / 808.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 16241 13 47 1 16168
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 2115.18 sec CPU time.
[LOG] Relation determinization time: 2128 sec real time.
[LOG] Final circuit size: 30338 new AND gates.
[LOG] Size before ABC: 80980 AND gates.
[LOG] Size after ABC: 30337 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 1146.68/1148 sec (45.3831/46 sec, 61.9669/62 sec, 296.854/297 sec, 21.192/21 sec, 99.5779/100 sec, 68.3704/68 sec, 134.35/135 sec, 146.644/146 sec, 48.0742/48 sec, 187.021/188 sec, 0.406034/0 sec, 0.435121/1 sec, 35.756/36 sec, 0.646027/0 sec )
[LOG] Nr of iterations: 17680 (3667, 495, 3158, 21, 364, 295, 439, 269, 71, 152, 9, 11, 9, 8, 3658, 457, 3024, 19, 352, 282, 428, 260, 57, 147, 8, 10, 6, 4 )
[LOG] Total clause computation time: 388.438/394 sec (3.56495/3.56495 sec, 2.34313/2.34313 sec, 24.7411/24.7411 sec, 2.70183/2.70183 sec, 2.8051/2.8051 sec, 2.48557/2.48557 sec, 3.70252/3.70252 sec, 3.44195/3.44195 sec, 25.8111/25.8111 sec, 111.836/111.836 sec, 0.210939/0.210939 sec, 0.234463/0.234463 sec, 16.0036/16.0036 sec, 0.087451/0.087451 sec, 25.9869/25.9869 sec, 3.76255/3.76255 sec, 23.7015/23.7015 sec, 35.0545/35.0545 sec, 3.19/3.19 sec, 2.88016/2.88016 sec, 3.81829/3.81829 sec, 2.71055/2.71055 sec, 21.8519/21.8519 sec, 24.9819/24.9819 sec, 14.3301/14.3301 sec, 9.41368/9.41368 sec, 8.5039/8.5039 sec, 8.28259/8.28259 sec )
[LOG] Total clause minimization time: 1723.69/1719 sec (41.6438/41.6438 sec, 59.6088/59.6088 sec, 271.95/271.95 sec, 18.4895/18.4895 sec, 96.7588/96.7588 sec, 65.8769/65.8769 sec, 130.636/130.636 sec, 143.194/143.194 sec, 22.2608/22.2608 sec, 75.1798/75.1798 sec, 0.194821/0.194821 sec, 0.2003/0.2003 sec, 19.7521/19.7521 sec, 0.558194/0.558194 sec, 239.252/239.252 sec, 93.0825/93.0825 sec, 212.175/212.175 sec, 10.2676/10.2676 sec, 60.8314/60.8314 sec, 34.4297/34.4297 sec, 33.3375/33.3375 sec, 30.1996/30.1996 sec, 14.8095/14.8095 sec, 17.5279/17.5279 sec, 6.92506/6.92506 sec, 6.3151/6.3151 sec, 10.2136/10.2136 sec, 8.0176/8.0176 sec )
[LOG] Total clause size reduction: 836448 --> 213427 (296946 --> 64117, 39520 --> 3760, 249403 --> 54636, 1560 --> 102, 27951 --> 2155, 22344 --> 1666, 32850 --> 2461, 19832 --> 1666, 5110 --> 462, 10872 --> 1331, 568 --> 15, 700 --> 19, 552 --> 17, 476 --> 40, 63886 --> 40627, 3203 --> 2355, 51446 --> 30020, 94 --> 94, 2023 --> 1734, 1528 --> 1307, 2349 --> 1942, 1574 --> 1253, 344 --> 331, 1265 --> 1265, 15 --> 15, 19 --> 19, 11 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 47.3104 --> 12.0717 (80.9779 --> 17.4849, 79.8384 --> 7.59596, 78.975 --> 17.3008, 74.2857 --> 4.85714, 76.7885 --> 5.92033, 75.7424 --> 5.64746, 74.8292 --> 5.60592, 73.7249 --> 6.19331, 71.9718 --> 6.50704, 71.5263 --> 8.75658, 63.1111 --> 1.66667, 63.6364 --> 1.72727, 61.3333 --> 1.88889, 59.5 --> 5, 17.4647 --> 11.1063, 7.00875 --> 5.15317, 17.0126 --> 9.92725, 4.94737 --> 4.94737, 5.74716 --> 4.92614, 5.41844 --> 4.63475, 5.48832 --> 4.53738, 6.05385 --> 4.81923, 6.03509 --> 5.80702, 8.60544 --> 8.60544, 1.875 --> 1.875, 1.9 --> 1.9, 1.83333 --> 1.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 2115.18 sec CPU time.
[LOG] Overall execution time: 2128 sec real time.
Synthesis time: 2128.28 sec (Real time) / 2118.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.89 sec (Real time) / 11.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1845.30 sec (Real time) / 1842.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 30809 15 52 1 30729
=====================  amba7b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9955.65 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 6663.31 sec (Real time) / 6645.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 6578.15 sec (Real time) / 6557.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.27659 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1318 new AND gates.
[LOG] Size before ABC: 2452 AND gates.
[LOG] Size after ABC: 1317 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.86322/2 sec (0.006173/0 sec, 0.030951/0 sec, 0.064687/0 sec, 0.00669/0 sec, 0.090336/0 sec, 0.016716/0 sec, 1.25666/2 sec, 0.391015/0 sec )
[LOG] Nr of iterations: 869 (10, 7, 8, 10, 24, 16, 320, 69, 8, 4, 5, 7, 15, 12, 287, 67 )
[LOG] Total clause computation time: 1.72585/2 sec (0.001989/0.001989 sec, 0.012805/0.012805 sec, 0.029357/0.029357 sec, 0.00214/0.00214 sec, 0.023137/0.023137 sec, 0.003843/0.003843 sec, 0.177632/0.177632 sec, 0.093617/0.093617 sec, 0.213398/0.213398 sec, 0.22285/0.22285 sec, 0.134847/0.134847 sec, 0.175963/0.175963 sec, 0.100529/0.100529 sec, 0.241555/0.241555 sec, 0.159448/0.159448 sec, 0.132739/0.132739 sec )
[LOG] Total clause minimization time: 3.47134/3 sec (0.004082/0.004082 sec, 0.017997/0.017997 sec, 0.03518/0.03518 sec, 0.004433/0.004433 sec, 0.066803/0.066803 sec, 0.012636/0.012636 sec, 1.07079/1.07079 sec, 0.296003/0.296003 sec, 0.183237/0.183237 sec, 0.050821/0.050821 sec, 0.154508/0.154508 sec, 0.138829/0.138829 sec, 0.14865/0.14865 sec, 0.09348/0.09348 sec, 0.869461/0.869461 sec, 0.32443/0.32443 sec )
[LOG] Total clause size reduction: 20895 --> 5417 (414 --> 19, 270 --> 29, 308 --> 30, 387 --> 20, 966 --> 73, 615 --> 58, 12760 --> 2368, 2652 --> 368, 15 --> 15, 16 --> 16, 12 --> 12, 13 --> 13, 36 --> 35, 41 --> 41, 2032 --> 1962, 358 --> 358 )
[LOG] Average clause size reduction: 24.0449 --> 6.2336 (41.4 --> 1.9, 38.5714 --> 4.14286, 38.5 --> 3.75, 38.7 --> 2, 40.25 --> 3.04167, 38.4375 --> 3.625, 39.875 --> 7.4, 38.4348 --> 5.33333, 1.875 --> 1.875, 4 --> 4, 2.4 --> 2.4, 1.85714 --> 1.85714, 2.4 --> 2.33333, 3.41667 --> 3.41667, 7.08014 --> 6.83624, 5.34328 --> 5.34328 )
[LOG] Overall execution time: 5.27962 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.65 sec (Real time) / 5.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.04 sec (Real time) / 5.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1544 7 31 1 1499
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 149.887 sec CPU time.
[LOG] Relation determinization time: 152 sec real time.
[LOG] Final circuit size: 6712 new AND gates.
[LOG] Size before ABC: 14087 AND gates.
[LOG] Size after ABC: 6711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 59.0383/59 sec (0.027699/0 sec, 1.04766/1 sec, 0.018665/0 sec, 1.91937/2 sec, 0.013318/0 sec, 5.01366/5 sec, 5.14686/5 sec, 9.19914/9 sec, 27.6963/28 sec, 8.95561/9 sec )
[LOG] Nr of iterations: 4456 (5, 17, 11, 120, 6, 408, 263, 416, 910, 213, 3, 11, 10, 70, 5, 387, 90, 402, 904, 205 )
[LOG] Total clause computation time: 37.6833/31 sec (0.010383/0.010383 sec, 0.108379/0.108379 sec, 0.008316/0.008316 sec, 0.398773/0.398773 sec, 0.006771/0.006771 sec, 0.64121/0.64121 sec, 1.21259/1.21259 sec, 1.00442/1.00442 sec, 3.04511/3.04511 sec, 2.08301/2.08301 sec, 5.21593/5.21593 sec, 4.84131/4.84131 sec, 2.55975/2.55975 sec, 2.90161/2.90161 sec, 2.80818/2.80818 sec, 1.39214/1.39214 sec, 2.62626/2.62626 sec, 1.38252/1.38252 sec, 2.69307/2.69307 sec, 2.74359/2.74359 sec )
[LOG] Total clause minimization time: 111.662/119 sec (0.017217/0.017217 sec, 0.93872/0.93872 sec, 0.010179/0.010179 sec, 1.51719/1.51719 sec, 0.006443/0.006443 sec, 4.36064/4.36064 sec, 3.92642/3.92642 sec, 8.18333/8.18333 sec, 24.6245/24.6245 sec, 6.86584/6.86584 sec, 3.08387/3.08387 sec, 1.99107/1.99107 sec, 2.3055/2.3055 sec, 6.84422/6.84422 sec, 1.55514/1.55514 sec, 11.4363/11.4363 sec, 3.61791/3.61791 sec, 8.83094/8.83094 sec, 16.1765/16.1765 sec, 5.37006/5.37006 sec )
[LOG] Total clause size reduction: 131509 --> 32711 (224 --> 9, 880 --> 99, 540 --> 19, 6307 --> 991, 260 --> 9, 20757 --> 3091, 13100 --> 2460, 20335 --> 2947, 43632 --> 7332, 9964 --> 1667, 5 --> 5, 48 --> 48, 19 --> 19, 411 --> 368, 9 --> 9, 2848 --> 2323, 512 --> 455, 2800 --> 2214, 7267 --> 7055, 1591 --> 1591 )
[LOG] Average clause size reduction: 29.5128 --> 7.34089 (44.8 --> 1.8, 51.7647 --> 5.82353, 49.0909 --> 1.72727, 52.5583 --> 8.25833, 43.3333 --> 1.5, 50.875 --> 7.57598, 49.8099 --> 9.35361, 48.8822 --> 7.08413, 47.9473 --> 8.05714, 46.7793 --> 7.82629, 1.66667 --> 1.66667, 4.36364 --> 4.36364, 1.9 --> 1.9, 5.87143 --> 5.25714, 1.8 --> 1.8, 7.35917 --> 6.00258, 5.68889 --> 5.05556, 6.96517 --> 5.50746, 8.03872 --> 7.8042, 7.76098 --> 7.76098 )
[LOG] Overall execution time: 149.893 sec CPU time.
[LOG] Overall execution time: 152 sec real time.
Synthesis time: 151.54 sec (Real time) / 150.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.98 sec (Real time) / 6.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 178.71 sec (Real time) / 178.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6996 9 37 1 6941
=====================  amba4f25y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9955.36 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9956.26 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9966.98 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9966.65 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009224 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000304/0 sec (0.000304/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000305/0 sec (0.000153/0.000153 sec, 0.000152/0.000152 sec )
[LOG] Total clause minimization time: 0.000377/0 sec (0.00014/0.00014 sec, 0.000237/0.000237 sec )
[LOG] Total clause size reduction: 53 --> 2 (52 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 17.6667 --> 0.666667 (26 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.011715 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.054297 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008386/0 sec (0.008386/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.007298/0 sec (0.003968/0.003968 sec, 0.00333/0.00333 sec )
[LOG] Total clause minimization time: 0.009303/0 sec (0.004365/0.004365 sec, 0.004938/0.004938 sec )
[LOG] Total clause size reduction: 449 --> 18 (440 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 40.8182 --> 1.63636 (73.3333 --> 1.5, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.05879 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014725/0 sec (0.014725/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.017267/0 sec (0.010438/0.010438 sec, 0.006829/0.006829 sec )
[LOG] Total clause minimization time: 0.010491/0 sec (0.004205/0.004205 sec, 0.006286/0.006286 sec )
[LOG] Total clause size reduction: 1107 --> 22 (1096 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 65.1176 --> 1.29412 (121.778 --> 1.22222, 1.375 --> 1.375 )
[LOG] Overall execution time: 0.107366 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 879 3 133 1 742
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014832 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000958/0 sec (0.000958/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000844/0 sec (0.00044/0.00044 sec, 0.000404/0.000404 sec )
[LOG] Total clause minimization time: 0.001083/0 sec (0.000493/0.000493 sec, 0.00059/0.00059 sec )
[LOG] Total clause size reduction: 277 --> 10 (272 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30.7778 --> 1.11111 (54.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.018129 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.126132 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022669/0 sec (0.022669/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.032522/0 sec (0.016085/0.016085 sec, 0.016437/0.016437 sec )
[LOG] Total clause minimization time: 0.020711/0 sec (0.006495/0.006495 sec, 0.014216/0.014216 sec )
[LOG] Total clause size reduction: 1174 --> 28 (1160 --> 14, 14 --> 14 )
[LOG] Average clause size reduction: 55.9048 --> 1.33333 (105.455 --> 1.27273, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.132526 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 728 3 112 1 612
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.150374 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026365/0 sec (0.026365/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.027983/0 sec (0.015988/0.015988 sec, 0.011995/0.011995 sec )
[LOG] Total clause minimization time: 0.023785/0 sec (0.010253/0.010253 sec, 0.013532/0.013532 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.159938 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001439/0 sec (0.001439/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.001488/0 sec (0.000818/0.000818 sec, 0.00067/0.00067 sec )
[LOG] Total clause minimization time: 0.001417/0 sec (0.000598/0.000598 sec, 0.000819/0.000819 sec )
[LOG] Total clause size reduction: 244 --> 8 (240 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 27.1111 --> 0.888889 (48 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.019094 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 385 3 56 1 325
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.076886 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011057/0 sec (0.011057/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.010209/0 sec (0.005429/0.005429 sec, 0.00478/0.00478 sec )
[LOG] Total clause minimization time: 0.010741/0 sec (0.005538/0.005538 sec, 0.005203/0.005203 sec )
[LOG] Total clause size reduction: 1443 --> 30 (1428 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 49.7586 --> 1.03448 (95.2 --> 1, 1.07143 --> 1.07143 )
[LOG] Overall execution time: 0.081909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 654 3 98 1 552
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.0019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002399 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003543 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005456 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000369/0 sec (0.000369/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.00028/0 sec (0.000175/0.000175 sec, 0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0.000375/0 sec (0.000177/0.000177 sec, 0.000198/0.000198 sec )
[LOG] Total clause size reduction: 70 --> 4 (68 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 14 --> 0.8 (22.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.006875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.013396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001419/0 sec (0.001419/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000652/0 sec (0.000424/0.000424 sec, 0.000228/0.000228 sec )
[LOG] Total clause minimization time: 0.00165/0 sec (0.000978/0.000978 sec, 0.000672/0.000672 sec )
[LOG] Total clause size reduction: 118 --> 4 (116 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 23.6 --> 0.8 (38.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.015722 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009913 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000213/0 sec (0.000208/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000182/0 sec (0.000182/0.000182 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0185 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000238/0 sec (0.000235/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000184/0 sec (0.000184/0.000184 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024006 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1e-05/0 sec (4.8e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.006896 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.4e-05/0 sec (7.2e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 5.9e-05/0 sec (5.8e-05/5.8e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009384 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.9e-05/0 sec (7.9e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (2.9e-05/2.9e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 7.1e-05/0 sec (4e-05/4e-05 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 15 --> 2 (14 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 5 --> 0.666667 (7 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.002992 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00276 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.9e-05/0 sec (8.9e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 5.2e-05/0 sec (3.9e-05/3.9e-05 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 7.5e-05/0 sec (4e-05/4e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 24 --> 2 (23 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8 --> 0.666667 (11.5 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.003913 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01402 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004867/0 sec (0.00272/0 sec, 0.002147/0 sec )
[LOG] Nr of iterations: 29 (9, 8, 5, 7 )
[LOG] Total clause computation time: 0.002247/0 sec (0.000606/0.000606 sec, 0.00067/0.00067 sec, 0.000405/0.000405 sec, 0.000566/0.000566 sec )
[LOG] Total clause minimization time: 0.005195/0 sec (0.002/0.002 sec, 0.001428/0.001428 sec, 0.000867/0.000867 sec, 0.0009/0.0009 sec )
[LOG] Total clause size reduction: 616 --> 59 (320 --> 23, 273 --> 13, 10 --> 10, 13 --> 13 )
[LOG] Average clause size reduction: 21.2414 --> 2.03448 (35.5556 --> 2.55556, 34.125 --> 1.625, 2 --> 2, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.015674 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 208 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.038624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013687/0 sec (0.007283/0 sec, 0.006404/0 sec )
[LOG] Nr of iterations: 48 (12, 14, 9, 13 )
[LOG] Total clause computation time: 0.006098/0 sec (0.001324/0.001324 sec, 0.001909/0.001909 sec, 0.001022/0.001022 sec, 0.001843/0.001843 sec )
[LOG] Total clause minimization time: 0.017249/0 sec (0.005834/0.005834 sec, 0.004376/0.004376 sec, 0.003731/0.003731 sec, 0.003308/0.003308 sec )
[LOG] Total clause size reduction: 1642 --> 104 (737 --> 32, 858 --> 25, 22 --> 22, 25 --> 25 )
[LOG] Average clause size reduction: 34.2083 --> 2.16667 (61.4167 --> 2.66667, 61.2857 --> 1.78571, 2.44444 --> 2.44444, 1.92308 --> 1.92308 )
[LOG] Overall execution time: 0.04138 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 350 2 63 1 283
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002457/0 sec (0.001479/0 sec, 0.000978/0 sec )
[LOG] Nr of iterations: 19 (6, 6, 3, 4 )
[LOG] Total clause computation time: 0.001414/0 sec (0.000448/0.000448 sec, 0.000323/0.000323 sec, 0.000395/0.000395 sec, 0.000248/0.000248 sec )
[LOG] Total clause minimization time: 0.002491/0 sec (0.000977/0.000977 sec, 0.00063/0.00063 sec, 0.000578/0.000578 sec, 0.000306/0.000306 sec )
[LOG] Total clause size reduction: 326 --> 30 (160 --> 13, 155 --> 6, 7 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 17.1579 --> 1.57895 (26.6667 --> 2.16667, 25.8333 --> 1, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.010742 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 188 2 28 1 156
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.019953 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00357/0 sec (0.002974/0 sec, 0.000596/0 sec )
[LOG] Nr of iterations: 10 (4, 2, 3, 1 )
[LOG] Total clause computation time: 0.003019/0 sec (0.001496/0.001496 sec, 0.00011/0.00011 sec, 0.000905/0.000905 sec, 0.000508/0.000508 sec )
[LOG] Total clause minimization time: 0.004374/0 sec (0.001431/0.001431 sec, 0.00048/0.00048 sec, 0.001664/0.001664 sec, 0.000799/0.000799 sec )
[LOG] Total clause size reduction: 219 --> 16 (159 --> 7, 52 --> 1, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 21.9 --> 1.6 (39.75 --> 1.75, 26 --> 0.5, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.022197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 302 2 49 1 250
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018676 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006375/0 sec (0.003161/0 sec, 0.002343/0 sec, 0.000871/0 sec )
[LOG] Nr of iterations: 31 (7, 9, 2, 4, 8, 1 )
[LOG] Total clause computation time: 0.00325/0 sec (0.000991/0.000991 sec, 0.000692/0.000692 sec, 9.3e-05/9.3e-05 sec, 0.000725/0.000725 sec, 0.000685/0.000685 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0.007236/0 sec (0.002097/0.002097 sec, 0.001597/0.001597 sec, 0.000772/0.000772 sec, 0.00137/0.00137 sec, 0.001213/0.001213 sec, 0.000187/0.000187 sec )
[LOG] Total clause size reduction: 642 --> 52 (252 --> 17, 328 --> 12, 40 --> 1, 9 --> 9, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 20.7097 --> 1.67742 (36 --> 2.42857, 36.4444 --> 1.33333, 20 --> 0.5, 2.25 --> 2.25, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.020467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 267 3 36 1 226
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.069265 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024641/0 sec (0.013022/0 sec, 0.008136/0 sec, 0.003483/0 sec )
[LOG] Nr of iterations: 37 (10, 8, 2, 9, 7, 1 )
[LOG] Total clause computation time: 0.013204/0 sec (0.004066/0.004066 sec, 0.001821/0.001821 sec, 0.000288/0.000288 sec, 0.004657/0.004657 sec, 0.001946/0.001946 sec, 0.000426/0.000426 sec )
[LOG] Total clause minimization time: 0.031141/0 sec (0.008857/0.008857 sec, 0.006241/0.006241 sec, 0.003179/0.003179 sec, 0.008383/0.008383 sec, 0.003665/0.003665 sec, 0.000816/0.000816 sec )
[LOG] Total clause size reduction: 1201 --> 74 (621 --> 24, 476 --> 12, 67 --> 1, 24 --> 24, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 32.4595 --> 2 (62.1 --> 2.4, 59.5 --> 1.5, 33.5 --> 0.5, 2.66667 --> 2.66667, 1.71429 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.07254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 432 3 63 1 364
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 10.8968 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 281 AND gates.
[LOG] Size after ABC: 117 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.71055/5 sec (0.839188/1 sec, 1.67934/2 sec, 2.19202/2 sec )
[LOG] Nr of iterations: 195 (59, 40, 26, 6, 39, 25 )
[LOG] Total clause computation time: 1.39714/1 sec (0.211958/0.211958 sec, 0.080776/0.080776 sec, 0.033051/0.033051 sec, 0.295739/0.295739 sec, 0.334372/0.334372 sec, 0.441239/0.441239 sec )
[LOG] Total clause minimization time: 9.13649/10 sec (0.626065/0.626065 sec, 1.5977/1.5977 sec, 2.15829/2.15829 sec, 1.46004/1.46004 sec, 2.37262/2.37262 sec, 0.921781/0.921781 sec )
[LOG] Total clause size reduction: 7159 --> 892 (3306 --> 329, 2184 --> 180, 1375 --> 102, 12 --> 12, 180 --> 167, 102 --> 102 )
[LOG] Average clause size reduction: 36.7128 --> 4.57436 (56.0339 --> 5.57627, 54.6 --> 4.5, 52.8846 --> 3.92308, 2 --> 2, 4.61538 --> 4.28205, 4.08 --> 4.08 )
[LOG] Overall execution time: 10.9024 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.08 sec (Real time) / 10.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 408 2 52 1 351
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9956.62 sec (User CPU time)
Timeout: 1
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 13.4131 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 2659 AND gates.
[LOG] Size after ABC: 1296 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.56678/6 sec (0.127311/0 sec, 1.05859/1 sec, 2.55824/3 sec, 1.82264/2 sec )
[LOG] Nr of iterations: 788 (21, 116, 169, 105, 3, 111, 168, 95 )
[LOG] Total clause computation time: 2.37256/2 sec (0.047692/0.047692 sec, 0.172096/0.172096 sec, 0.195938/0.195938 sec, 0.170534/0.170534 sec, 0.91104/0.91104 sec, 0.392563/0.392563 sec, 0.218154/0.218154 sec, 0.264546/0.264546 sec )
[LOG] Total clause minimization time: 10.2129/11 sec (0.079194/0.079194 sec, 0.883493/0.883493 sec, 2.35812/2.35812 sec, 1.64953/1.64953 sec, 0.272875/0.272875 sec, 1.57313/1.57313 sec, 2.09075/2.09075 sec, 1.30582/1.30582 sec )
[LOG] Total clause size reduction: 59051 --> 5738 (2800 --> 105, 15985 --> 924, 23184 --> 1383, 14248 --> 667, 6 --> 6, 870 --> 839, 1383 --> 1239, 575 --> 575 )
[LOG] Average clause size reduction: 74.9378 --> 7.28173 (133.333 --> 5, 137.802 --> 7.96552, 137.183 --> 8.18343, 135.695 --> 6.35238, 2 --> 2, 7.83784 --> 7.55856, 8.23214 --> 7.375, 6.05263 --> 6.05263 )
[LOG] Overall execution time: 13.4237 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.78 sec (Real time) / 13.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.96 sec (Real time) / 0.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2023 3 133 1 1883
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005739/0 sec (0.003408/0 sec, 0.002331/0 sec )
[LOG] Nr of iterations: 20 (8, 5, 3, 4 )
[LOG] Total clause computation time: 0.002634/0 sec (0.000854/0.000854 sec, 0.000448/0.000448 sec, 0.000417/0.000417 sec, 0.000915/0.000915 sec )
[LOG] Total clause minimization time: 0.006228/0 sec (0.002448/0.002448 sec, 0.001833/0.001833 sec, 0.000773/0.000773 sec, 0.001174/0.001174 sec )
[LOG] Total clause size reduction: 455 --> 58 (280 --> 26, 156 --> 13, 6 --> 6, 13 --> 13 )
[LOG] Average clause size reduction: 22.75 --> 2.9 (35 --> 3.25, 31.2 --> 2.6, 2 --> 2, 3.25 --> 3.25 )
[LOG] Overall execution time: 0.020283 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 244 2 36 1 205
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.101657 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040137/0 sec (0.024184/0 sec, 0.015953/0 sec )
[LOG] Nr of iterations: 42 (17, 10, 6, 9 )
[LOG] Total clause computation time: 0.015634/0 sec (0.004636/0.004636 sec, 0.002867/0.002867 sec, 0.003193/0.003193 sec, 0.004938/0.004938 sec )
[LOG] Total clause minimization time: 0.045596/0 sec (0.019313/0.019313 sec, 0.012838/0.012838 sec, 0.004262/0.004262 sec, 0.009183/0.009183 sec )
[LOG] Total clause size reduction: 1717 --> 159 (1072 --> 69, 594 --> 39, 12 --> 12, 39 --> 39 )
[LOG] Average clause size reduction: 40.881 --> 3.78571 (63.0588 --> 4.05882, 59.4 --> 3.9, 2 --> 2, 4.33333 --> 4.33333 )
[LOG] Overall execution time: 0.104894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 415 2 63 1 349
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.064882 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005644/0 sec (0.001304/0 sec, 0.002878/0 sec, 0.001462/0 sec )
[LOG] Nr of iterations: 13 (1, 4, 3, 0, 3, 2 )
[LOG] Total clause computation time: 0.003757/0 sec (0.001194/0.001194 sec, 0.000971/0.000971 sec, 0.000389/0.000389 sec, 0/0 sec, 0.000909/0.000909 sec, 0.000294/0.000294 sec )
[LOG] Total clause minimization time: 0.005728/0 sec (0/0 sec, 0.001856/0.001856 sec, 0.001052/0.001052 sec, 0/0 sec, 0.00169/0.00169 sec, 0.00113/0.00113 sec )
[LOG] Total clause size reduction: 512 --> 28 (0 --> 0, 300 --> 8, 198 --> 6, 0 --> 0, 8 --> 8, 6 --> 6 )
[LOG] Average clause size reduction: 39.3846 --> 2.15385 (0 --> 0, 75 --> 2, 66 --> 2, 0 --> 0, 2.66667 --> 2.66667, 3 --> 3 )
[LOG] Overall execution time: 0.07207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1014
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.209959 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012032/0 sec (0.005835/0 sec, 0.004412/0 sec, 0.001785/0 sec )
[LOG] Nr of iterations: 11 (1, 4, 2, 0, 3, 1 )
[LOG] Total clause computation time: 0.009001/0 sec (0.005437/0.005437 sec, 0.001445/0.001445 sec, 0.000494/0.000494 sec, 0/0 sec, 0.00152/0.00152 sec, 0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0.0081/0 sec (0/0 sec, 0.002907/0.002907 sec, 0.001271/0.001271 sec, 0/0 sec, 0.002705/0.002705 sec, 0.001217/0.001217 sec )
[LOG] Total clause size reduction: 696 --> 18 (0 --> 0, 516 --> 6, 171 --> 3, 0 --> 0, 6 --> 6, 3 --> 3 )
[LOG] Average clause size reduction: 63.2727 --> 1.63636 (0 --> 0, 129 --> 1.5, 85.5 --> 1.5, 0 --> 0, 2 --> 2, 3 --> 3 )
[LOG] Overall execution time: 0.22451 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1870 2 168 1 1700
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034595 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011577/0 sec (0.002971/0 sec, 0.003614/0 sec, 0.001053/0 sec, 0.003939/0 sec )
[LOG] Nr of iterations: 35 (4, 6, 2, 8, 3, 4, 1, 7 )
[LOG] Total clause computation time: 0.005118/0 sec (0.000711/0.000711 sec, 0.000642/0.000642 sec, 0.000118/0.000118 sec, 0.000962/0.000962 sec, 0.001122/0.001122 sec, 0.000665/0.000665 sec, 0.000108/0.000108 sec, 0.00079/0.00079 sec )
[LOG] Total clause minimization time: 0.01452/0 sec (0.002217/0.002217 sec, 0.002921/0.002921 sec, 0.000923/0.000923 sec, 0.00292/0.00292 sec, 0.002134/0.002134 sec, 0.001161/0.001161 sec, 0.000529/0.000529 sec, 0.001715/0.001715 sec )
[LOG] Total clause size reduction: 1023 --> 59 (192 --> 5, 315 --> 13, 62 --> 2, 427 --> 12, 5 --> 5, 8 --> 8, 2 --> 2, 12 --> 12 )
[LOG] Average clause size reduction: 29.2286 --> 1.68571 (48 --> 1.25, 52.5 --> 2.16667, 31 --> 1, 53.375 --> 1.5, 1.66667 --> 1.66667, 2 --> 2, 2 --> 2, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.0376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 412 4 56 1 349
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.764588 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 254 new AND gates.
[LOG] Size before ABC: 411 AND gates.
[LOG] Size after ABC: 254 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.352412/0 sec (0.161325/0 sec, 0.092527/0 sec, 0.053699/0 sec, 0.044861/0 sec )
[LOG] Nr of iterations: 192 (41, 26, 21, 13, 36, 23, 20, 12 )
[LOG] Total clause computation time: 0.137664/0 sec (0.025746/0.025746 sec, 0.013027/0.013027 sec, 0.008333/0.008333 sec, 0.00573/0.00573 sec, 0.043167/0.043167 sec, 0.019929/0.019929 sec, 0.014193/0.014193 sec, 0.007539/0.007539 sec )
[LOG] Total clause minimization time: 0.529835/1 sec (0.134841/0.134841 sec, 0.07897/0.07897 sec, 0.045084/0.045084 sec, 0.038924/0.038924 sec, 0.113229/0.113229 sec, 0.058496/0.058496 sec, 0.034832/0.034832 sec, 0.025459/0.025459 sec )
[LOG] Total clause size reduction: 10600 --> 892 (4240 --> 219, 2625 --> 136, 2080 --> 71, 1236 --> 55, 175 --> 172, 118 --> 115, 71 --> 69, 55 --> 55 )
[LOG] Average clause size reduction: 55.2083 --> 4.64583 (103.415 --> 5.34146, 100.962 --> 5.23077, 99.0476 --> 3.38095, 95.0769 --> 4.23077, 4.86111 --> 4.77778, 5.13043 --> 5, 3.55 --> 3.45, 4.58333 --> 4.58333 )
[LOG] Overall execution time: 0.770218 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 852 4 98 1 746
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.165936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035226/0 sec (0.035226/0 sec )
[LOG] Nr of iterations: 22 (13, 9 )
[LOG] Total clause computation time: 0.011092/0 sec (0.005743/0.005743 sec, 0.005349/0.005349 sec )
[LOG] Total clause minimization time: 0.048139/0 sec (0.029305/0.029305 sec, 0.018834/0.018834 sec )
[LOG] Total clause size reduction: 1804 --> 71 (1776 --> 43, 28 --> 28 )
[LOG] Average clause size reduction: 82 --> 3.22727 (136.615 --> 3.30769, 3.11111 --> 3.11111 )
[LOG] Overall execution time: 0.176308 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1248 3 144 1 1100
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.674851 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.130847/0 sec (0.130847/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.052798/0 sec (0.025699/0.025699 sec, 0.027099/0.027099 sec )
[LOG] Total clause minimization time: 0.193304/0 sec (0.104942/0.104942 sec, 0.088362/0.088362 sec )
[LOG] Total clause size reduction: 3607 --> 46 (3584 --> 23, 23 --> 23 )
[LOG] Average clause size reduction: 124.379 --> 1.58621 (238.933 --> 1.53333, 1.64286 --> 1.64286 )
[LOG] Overall execution time: 0.696905 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2122 3 252 1 1866
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007942 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000592/0 sec (0.000592/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000351/0 sec (0.000212/0.000212 sec, 0.000139/0.000139 sec )
[LOG] Total clause minimization time: 0.000744/0 sec (0.000367/0.000367 sec, 0.000377/0.000377 sec )
[LOG] Total clause size reduction: 78 --> 4 (76 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 15.6 --> 0.8 (25.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.009906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.026469 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002637/0 sec (0.002637/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.001766/0 sec (0.001111/0.001111 sec, 0.000655/0.000655 sec )
[LOG] Total clause minimization time: 0.004032/0 sec (0.001497/0.001497 sec, 0.002535/0.002535 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.029725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.391654 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.120775/1 sec (0.068273/1 sec, 0.052502/0 sec )
[LOG] Nr of iterations: 40 (21, 8, 4, 7 )
[LOG] Total clause computation time: 0.074781/1 sec (0.029052/0.029052 sec, 0.011372/0.011372 sec, 0.025678/0.025678 sec, 0.008679/0.008679 sec )
[LOG] Total clause minimization time: 0.118565/0 sec (0.038908/0.038908 sec, 0.040995/0.040995 sec, 0.006913/0.006913 sec, 0.031749/0.031749 sec )
[LOG] Total clause size reduction: 4471 --> 103 (3300 --> 64, 1148 --> 17, 6 --> 5, 17 --> 17 )
[LOG] Average clause size reduction: 111.775 --> 2.575 (157.143 --> 3.04762, 143.5 --> 2.125, 1.5 --> 1.25, 2.42857 --> 2.42857 )
[LOG] Overall execution time: 0.403392 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1384 4 160 1 1216
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.58431 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 80 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.77935/1 sec (0.871888/0 sec, 0.907459/1 sec )
[LOG] Nr of iterations: 86 (40, 14, 20, 12 )
[LOG] Total clause computation time: 1.31727/2 sec (0.504389/0.504389 sec, 0.172563/0.172563 sec, 0.491067/0.491067 sec, 0.149253/0.149253 sec )
[LOG] Total clause minimization time: 1.89624/1 sec (0.366779/0.366779 sec, 0.734515/0.734515 sec, 0.162966/0.162966 sec, 0.631976/0.631976 sec )
[LOG] Total clause size reduction: 14900 --> 261 (11115 --> 112, 3692 --> 69, 36 --> 23, 57 --> 57 )
[LOG] Average clause size reduction: 173.256 --> 3.03488 (277.875 --> 2.8, 263.714 --> 4.92857, 1.8 --> 1.15, 4.75 --> 4.75 )
[LOG] Overall execution time: 4.61159 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.77 sec (Real time) / 4.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2383 4 280 1 2095
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.161908 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085133/0 sec (0.027387/0 sec, 0.013392/0 sec, 0.025497/0 sec, 0.000289/0 sec, 0.009041/0 sec, 0.003164/0 sec, 0.00361/0 sec, 0.002753/0 sec )
[LOG] Nr of iterations: 101 (18, 12, 18, 1, 7, 2, 6, 2, 2, 9, 11, 0, 6, 1, 5, 1 )
[LOG] Total clause computation time: 0.042717/0 sec (0.007081/0.007081 sec, 0.003444/0.003444 sec, 0.005024/0.005024 sec, 0.000281/0.000281 sec, 0.002295/0.002295 sec, 0.00028/0.00028 sec, 0.001115/0.001115 sec, 0.000428/0.000428 sec, 0.007125/0.007125 sec, 0.002913/0.002913 sec, 0.004331/0.004331 sec, 0/0 sec, 0.004461/0.004461 sec, 1e-06/1e-06 sec, 0.00227/0.00227 sec, 0.001668/0.001668 sec )
[LOG] Total clause minimization time: 0.087934/0 sec (0.020057/0.020057 sec, 0.009802/0.009802 sec, 0.020238/0.020238 sec, 0/0 sec, 0.006685/0.006685 sec, 0.002854/0.002854 sec, 0.002449/0.002449 sec, 0.00231/0.00231 sec, 0.00253/0.00253 sec, 0.005456/0.005456 sec, 0.004431/0.004431 sec, 0/0 sec, 0.005904/0.005904 sec, 0.000652/0.000652 sec, 0.003023/0.003023 sec, 0.001543/0.001543 sec )
[LOG] Total clause size reduction: 2529 --> 264 (748 --> 67, 473 --> 32, 714 --> 79, 0 --> 0, 240 --> 12, 39 --> 0, 190 --> 7, 37 --> 1, 2 --> 2, 24 --> 18, 42 --> 27, 0 --> 0, 12 --> 11, 0 --> 0, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 25.0396 --> 2.61386 (41.5556 --> 3.72222, 39.4167 --> 2.66667, 39.6667 --> 4.38889, 0 --> 0, 34.2857 --> 1.71429, 19.5 --> 0, 31.6667 --> 1.16667, 18.5 --> 0.5, 1 --> 1, 2.66667 --> 2, 3.81818 --> 2.45455, 0 --> 0, 2 --> 1.83333, 0 --> 0, 1.4 --> 1.4, 1 --> 1 )
[LOG] Overall execution time: 0.163838 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 223 13 23 1 182
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.462011 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.222904/0 sec (0.060607/0 sec, 0.043173/0 sec, 0.003021/0 sec, 0.020508/0 sec, 0.001494/0 sec, 0.026288/0 sec, 0.032833/0 sec, 0.012876/0 sec, 0.009025/0 sec, 0.013079/0 sec )
[LOG] Nr of iterations: 116 (18, 12, 2, 15, 2, 8, 6, 2, 7, 7, 3, 8, 1, 10, 1, 3, 1, 1, 4, 5 )
[LOG] Total clause computation time: 0.11679/1 sec (0.011566/0.011566 sec, 0.005873/0.005873 sec, 0.00042/0.00042 sec, 0.005799/0.005799 sec, 0.001152/0.001152 sec, 0.004049/0.004049 sec, 0.002365/0.002365 sec, 0.00029/0.00029 sec, 0.002632/0.002632 sec, 0.003928/0.003928 sec, 0.028315/0.028315 sec, 0.00542/0.00542 sec, 1e-06/1e-06 sec, 0.006132/0.006132 sec, 0.001189/0.001189 sec, 0.015926/0.015926 sec, 0.007956/0.007956 sec, 1e-06/1e-06 sec, 0.00596/0.00596 sec, 0.007816/0.007816 sec )
[LOG] Total clause minimization time: 0.254608/0 sec (0.048765/0.048765 sec, 0.03712/0.03712 sec, 0.002566/0.002566 sec, 0.014545/0.014545 sec, 0.000333/0.000333 sec, 0.022127/0.022127 sec, 0.030411/0.030411 sec, 0.012549/0.012549 sec, 0.006328/0.006328 sec, 0.009075/0.009075 sec, 0.004585/0.004585 sec, 0.019085/0.019085 sec, 0.003514/0.003514 sec, 0.010253/0.010253 sec, 0.000469/0.000469 sec, 0.005863/0.005863 sec, 0.008564/0.008564 sec, 0.001245/0.001245 sec, 0.009064/0.009064 sec, 0.008147/0.008147 sec )
[LOG] Total clause size reduction: 3436 --> 280 (884 --> 66, 561 --> 39, 50 --> 0, 686 --> 46, 48 --> 1, 329 --> 30, 230 --> 6, 45 --> 0, 264 --> 13, 258 --> 12, 5 --> 5, 24 --> 24, 0 --> 0, 26 --> 15, 1 --> 1, 10 --> 7, 1 --> 1, 0 --> 0, 5 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 29.6207 --> 2.41379 (49.1111 --> 3.66667, 46.75 --> 3.25, 25 --> 0, 45.7333 --> 3.06667, 24 --> 0.5, 41.125 --> 3.75, 38.3333 --> 1, 22.5 --> 0, 37.7143 --> 1.85714, 36.8571 --> 1.71429, 1.66667 --> 1.66667, 3 --> 3, 0 --> 0, 2.6 --> 1.5, 1 --> 1, 3.33333 --> 2.33333, 1 --> 1, 0 --> 0, 1.25 --> 1.25, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.464897 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 324 15 27 1 276
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 27.3489 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 560 new AND gates.
[LOG] Size before ABC: 1145 AND gates.
[LOG] Size after ABC: 558 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.3244/10 sec (0.713695/1 sec, 2.31386/2 sec, 0.012653/0 sec, 0.639934/1 sec, 0.184912/0 sec, 1.24497/1 sec, 2.64327/3 sec, 1.65175/1 sec, 0.566211/1 sec, 0.353157/0 sec )
[LOG] Nr of iterations: 738 (41, 146, 2, 69, 21, 35, 81, 33, 10, 9, 17, 94, 1, 51, 1, 8, 80, 27, 5, 7 )
[LOG] Total clause computation time: 8.26939/6 sec (0.191617/0.191617 sec, 0.3499/0.3499 sec, 0.001524/0.001524 sec, 0.14671/0.14671 sec, 0.028378/0.028378 sec, 0.244552/0.244552 sec, 0.474917/0.474917 sec, 0.314038/0.314038 sec, 0.201836/0.201836 sec, 0.107908/0.107908 sec, 1.41631/1.41631 sec, 0.770749/0.770749 sec, 0.008657/0.008657 sec, 0.659049/0.659049 sec, 0.521408/0.521408 sec, 0.933767/0.933767 sec, 0.798137/0.798137 sec, 0.075353/0.075353 sec, 0.529393/0.529393 sec, 0.495189/0.495189 sec )
[LOG] Total clause minimization time: 18.4476/21 sec (0.521196/0.521196 sec, 1.96061/1.96061 sec, 0.011038/0.011038 sec, 0.491673/0.491673 sec, 0.156003/0.156003 sec, 0.999543/0.999543 sec, 2.16667/2.16667 sec, 1.33705/1.33705 sec, 0.364154/0.364154 sec, 0.245058/0.245058 sec, 0.702318/0.702318 sec, 1.98222/1.98222 sec, 0.537009/0.537009 sec, 0.792672/0.792672 sec, 0.336866/0.336866 sec, 0.501886/0.501886 sec, 2.3225/2.3225 sec, 1.27889/1.27889 sec, 0.886401/0.886401 sec, 0.853847/0.853847 sec )
[LOG] Total clause size reduction: 25278 --> 3601 (2320 --> 190, 8265 --> 980, 56 --> 0, 3740 --> 429, 1080 --> 164, 1802 --> 190, 4160 --> 372, 1632 --> 84, 450 --> 29, 392 --> 19, 54 --> 51, 563 --> 455, 0 --> 0, 280 --> 216, 1 --> 1, 24 --> 20, 372 --> 332, 64 --> 46, 10 --> 10, 13 --> 13 )
[LOG] Average clause size reduction: 34.252 --> 4.8794 (56.5854 --> 4.63415, 56.6096 --> 6.71233, 28 --> 0, 54.2029 --> 6.21739, 51.4286 --> 7.80952, 51.4857 --> 5.42857, 51.358 --> 4.59259, 49.4545 --> 2.54545, 45 --> 2.9, 43.5556 --> 2.11111, 3.17647 --> 3, 5.98936 --> 4.84043, 0 --> 0, 5.4902 --> 4.23529, 1 --> 1, 3 --> 2.5, 4.65 --> 4.15, 2.37037 --> 1.7037, 2 --> 2, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 27.355 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.60 sec (Real time) / 27.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.92 sec (Real time) / 3.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 870 18 30 1 814
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.065275 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010178/0 sec (0.007739/0 sec, 0.002439/0 sec )
[LOG] Nr of iterations: 19 (10, 4, 2, 3 )
[LOG] Total clause computation time: 0.005616/0 sec (0.003055/0.003055 sec, 0.001019/0.001019 sec, 0.000604/0.000604 sec, 0.000938/0.000938 sec )
[LOG] Total clause minimization time: 0.010132/0 sec (0.00459/0.00459 sec, 0.001404/0.001404 sec, 0.002324/0.002324 sec, 0.001814/0.001814 sec )
[LOG] Total clause size reduction: 1215 --> 25 (909 --> 17, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 63.9474 --> 1.31579 (90.9 --> 1.7, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.0735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.66765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.195909/0 sec (0.040694/0 sec, 0.066122/0 sec, 0.089093/0 sec )
[LOG] Nr of iterations: 65 (7, 12, 17, 6, 8, 15 )
[LOG] Total clause computation time: 0.110367/0 sec (0.022583/0.022583 sec, 0.016356/0.016356 sec, 0.017361/0.017361 sec, 0.013373/0.013373 sec, 0.018142/0.018142 sec, 0.022552/0.022552 sec )
[LOG] Total clause minimization time: 0.260572/0 sec (0.018003/0.018003 sec, 0.049558/0.049558 sec, 0.071511/0.071511 sec, 0.051312/0.051312 sec, 0.030709/0.030709 sec, 0.039479/0.039479 sec )
[LOG] Total clause size reduction: 4874 --> 172 (882 --> 11, 1606 --> 48, 2320 --> 47, 11 --> 11, 13 --> 13, 42 --> 42 )
[LOG] Average clause size reduction: 74.9846 --> 2.64615 (126 --> 1.57143, 133.833 --> 4, 136.471 --> 2.76471, 1.83333 --> 1.83333, 1.625 --> 1.625, 2.8 --> 2.8 )
[LOG] Overall execution time: 0.683732 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2104 4 140 1 1957
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.29933 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.089312/0 sec (0.061311/0 sec, 0.028001/0 sec )
[LOG] Nr of iterations: 43 (16, 10, 8, 9 )
[LOG] Total clause computation time: 0.042712/0 sec (0.014902/0.014902 sec, 0.011025/0.011025 sec, 0.007581/0.007581 sec, 0.009204/0.009204 sec )
[LOG] Total clause minimization time: 0.100607/0 sec (0.046171/0.046171 sec, 0.016863/0.016863 sec, 0.024088/0.024088 sec, 0.013485/0.013485 sec )
[LOG] Total clause size reduction: 3795 --> 94 (2355 --> 44, 1404 --> 16, 20 --> 18, 16 --> 16 )
[LOG] Average clause size reduction: 88.2558 --> 2.18605 (147.188 --> 2.75, 140.4 --> 1.6, 2.5 --> 2.25, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 0.314145 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1680 3 152 1 1524
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.80361 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.627265/1 sec (0.243391/0 sec, 0.238188/0 sec, 0.145686/1 sec )
[LOG] Nr of iterations: 80 (16, 18, 13, 7, 15, 11 )
[LOG] Total clause computation time: 0.274053/0 sec (0.048854/0.048854 sec, 0.071151/0.071151 sec, 0.038439/0.038439 sec, 0.021824/0.021824 sec, 0.059115/0.059115 sec, 0.03467/0.03467 sec )
[LOG] Total clause minimization time: 0.785895/1 sec (0.194195/0.194195 sec, 0.166684/0.166684 sec, 0.107016/0.107016 sec, 0.099836/0.099836 sec, 0.116754/0.116754 sec, 0.10141/0.10141 sec )
[LOG] Total clause size reduction: 13373 --> 203 (4545 --> 50, 5134 --> 51, 3612 --> 26, 19 --> 13, 41 --> 41, 22 --> 22 )
[LOG] Average clause size reduction: 167.162 --> 2.5375 (284.062 --> 3.125, 285.222 --> 2.83333, 277.846 --> 2, 2.71429 --> 1.85714, 2.73333 --> 2.73333, 2 --> 2 )
[LOG] Overall execution time: 1.84613 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.99 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.75 sec (Real time) / 1.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.84 sec (Real time) / 1.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3510 4 296 1 3207
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.02246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00297/0 sec (0.00297/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.002081/0 sec (0.001242/0.001242 sec, 0.000839/0.000839 sec )
[LOG] Total clause minimization time: 0.003463/0 sec (0.001694/0.001694 sec, 0.001769/0.001769 sec )
[LOG] Total clause size reduction: 170 --> 10 (165 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 24.2857 --> 1.42857 (41.25 --> 1.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.025252 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.054216 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009912/0 sec (0.009912/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.005522/0 sec (0.00289/0.00289 sec, 0.002632/0.002632 sec )
[LOG] Total clause minimization time: 0.012075/0 sec (0.006969/0.006969 sec, 0.005106/0.005106 sec )
[LOG] Total clause size reduction: 294 --> 12 (288 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 32.6667 --> 1.33333 (57.6 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.057968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 9.81664 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.915374/1 sec (0.915374/1 sec )
[LOG] Nr of iterations: 35 (21, 14 )
[LOG] Total clause computation time: 0.876421/0 sec (0.520635/0.520635 sec, 0.355786/0.355786 sec )
[LOG] Total clause minimization time: 3.10418/4 sec (0.394311/0.394311 sec, 2.70987/2.70987 sec )
[LOG] Total clause size reduction: 7366 --> 83 (7340 --> 57, 26 --> 26 )
[LOG] Average clause size reduction: 210.457 --> 2.37143 (349.524 --> 2.71429, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 9.87709 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.04 sec (Real time) / 9.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.97 sec (Real time) / 5.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4541 3 363 1 4174
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 78.7217 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.5963/15 sec (15.5963/15 sec )
[LOG] Nr of iterations: 45 (28, 17 )
[LOG] Total clause computation time: 9.92408/9 sec (5.74374/5.74374 sec, 4.18034/4.18034 sec )
[LOG] Total clause minimization time: 45.6639/46 sec (9.85177/9.85177 sec, 35.8121/35.8121 sec )
[LOG] Total clause size reduction: 13208 --> 111 (13176 --> 79, 32 --> 32 )
[LOG] Average clause size reduction: 293.511 --> 2.46667 (470.571 --> 2.82143, 1.88235 --> 1.88235 )
[LOG] Overall execution time: 78.8238 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 79.04 sec (Real time) / 78.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.87 sec (Real time) / 1.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.64 sec (Real time) / 24.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5992 3 484 1 5504
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.047538 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009298/0 sec (0.009298/0 sec )
[LOG] Nr of iterations: 15 (9, 6 )
[LOG] Total clause computation time: 0.007294/0 sec (0.004249/0.004249 sec, 0.003045/0.003045 sec )
[LOG] Total clause minimization time: 0.008787/0 sec (0.004965/0.004965 sec, 0.003822/0.003822 sec )
[LOG] Total clause size reduction: 736 --> 24 (728 --> 16, 8 --> 8 )
[LOG] Average clause size reduction: 49.0667 --> 1.6 (80.8889 --> 1.77778, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.052215 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 573 3 87 1 482
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.122897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022395/0 sec (0.022395/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.023915/0 sec (0.013395/0.013395 sec, 0.01052/0.01052 sec )
[LOG] Total clause minimization time: 0.019146/0 sec (0.00892/0.00892 sec, 0.010226/0.010226 sec )
[LOG] Total clause size reduction: 728 --> 16 (720 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 56 --> 1.23077 (102.857 --> 1.14286, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.129595 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039084 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006137/0 sec (0.006137/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.006592/0 sec (0.002485/0.002485 sec, 0.004107/0.004107 sec )
[LOG] Total clause minimization time: 0.007097/0 sec (0.003605/0.003605 sec, 0.003492/0.003492 sec )
[LOG] Total clause size reduction: 197 --> 10 (192 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 28.1429 --> 1.42857 (48 --> 1.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.042377 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 450 3 60 1 386
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.197494 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047481/0 sec (0.047481/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.058007/0 sec (0.029848/0.029848 sec, 0.028159/0.028159 sec )
[LOG] Total clause minimization time: 0.036136/0 sec (0.0175/0.0175 sec, 0.018636/0.018636 sec )
[LOG] Total clause size reduction: 1040 --> 34 (1023 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 45.2174 --> 1.47826 (85.25 --> 1.41667, 1.54545 --> 1.54545 )
[LOG] Overall execution time: 0.20333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 787 4 88 1 694
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.361015 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113465/0 sec (0.113465/0 sec )
[LOG] Nr of iterations: 25 (14, 11 )
[LOG] Total clause computation time: 0.062682/0 sec (0.042297/0.042297 sec, 0.020385/0.020385 sec )
[LOG] Total clause minimization time: 0.115553/0 sec (0.070957/0.070957 sec, 0.044596/0.044596 sec )
[LOG] Total clause size reduction: 1743 --> 35 (1729 --> 21, 14 --> 14 )
[LOG] Average clause size reduction: 69.72 --> 1.4 (123.5 --> 1.5, 1.27273 --> 1.27273 )
[LOG] Overall execution time: 0.368899 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 97.7451 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.762/48 sec (47.762/48 sec )
[LOG] Nr of iterations: 49 (26, 23 )
[LOG] Total clause computation time: 8.59155/8 sec (0.128615/0.128615 sec, 8.46293/8.46293 sec )
[LOG] Total clause minimization time: 82.0419/83 sec (47.6327/47.6327 sec, 34.4091/34.4091 sec )
[LOG] Total clause size reduction: 7860 --> 131 (7800 --> 71, 60 --> 60 )
[LOG] Average clause size reduction: 160.408 --> 2.67347 (300 --> 2.73077, 2.6087 --> 2.6087 )
[LOG] Overall execution time: 97.7841 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 98.01 sec (Real time) / 97.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.95 sec (Real time) / 3.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2857 7 304 1 2545
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.162972 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038607/0 sec (0.038607/0 sec )
[LOG] Nr of iterations: 35 (18, 17 )
[LOG] Total clause computation time: 0.024924/0 sec (0.014187/0.014187 sec, 0.010737/0.010737 sec )
[LOG] Total clause minimization time: 0.04686/0 sec (0.024255/0.024255 sec, 0.022605/0.022605 sec )
[LOG] Total clause size reduction: 1972 --> 68 (1938 --> 34, 34 --> 34 )
[LOG] Average clause size reduction: 56.3429 --> 1.94286 (107.667 --> 1.88889, 2 --> 2 )
[LOG] Overall execution time: 0.169405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 824 5 108 1 710
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007091 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000577/0 sec (0.000577/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000272/0 sec (0.000185/0.000185 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0.000665/0 sec (0.000336/0.000336 sec, 0.000329/0.000329 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.009051 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018998 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0031/0 sec (0.0031/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.001738/0 sec (0.000843/0.000843 sec, 0.000895/0.000895 sec )
[LOG] Total clause minimization time: 0.004042/0 sec (0.002214/0.002214 sec, 0.001828/0.001828 sec )
[LOG] Total clause size reduction: 173 --> 16 (165 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 24.7143 --> 2.28571 (41.25 --> 2, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.021503 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.473634 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.106661/0 sec (0.106661/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.056306/0 sec (0.028383/0.028383 sec, 0.027923/0.027923 sec )
[LOG] Total clause minimization time: 0.172861/0 sec (0.078066/0.078066 sec, 0.094795/0.094795 sec )
[LOG] Total clause size reduction: 1690 --> 48 (1666 --> 24, 24 --> 24 )
[LOG] Average clause size reduction: 58.2759 --> 1.65517 (111.067 --> 1.6, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.482104 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1060 2 116 1 941
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.17396 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069954/0 sec (0.069954/0 sec )
[LOG] Nr of iterations: 30 (17, 13 )
[LOG] Total clause computation time: 0.013429/0 sec (0.008347/0.008347 sec, 0.005082/0.005082 sec )
[LOG] Total clause minimization time: 0.097569/0 sec (0.061275/0.061275 sec, 0.036294/0.036294 sec )
[LOG] Total clause size reduction: 1204 --> 163 (1136 --> 95, 68 --> 68 )
[LOG] Average clause size reduction: 40.1333 --> 5.43333 (66.8235 --> 5.58824, 5.23077 --> 5.23077 )
[LOG] Overall execution time: 0.178042 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 559 2 68 1 488
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.107999 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020563/0 sec (0.020563/0 sec )
[LOG] Nr of iterations: 22 (14, 8 )
[LOG] Total clause computation time: 0.014348/0 sec (0.008514/0.008514 sec, 0.005834/0.005834 sec )
[LOG] Total clause minimization time: 0.019533/0 sec (0.011928/0.011928 sec, 0.007605/0.007605 sec )
[LOG] Total clause size reduction: 1464 --> 26 (1456 --> 18, 8 --> 8 )
[LOG] Average clause size reduction: 66.5455 --> 1.18182 (104 --> 1.28571, 1 --> 1 )
[LOG] Overall execution time: 0.11463 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 921 3 108 1 809
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.044719 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01104/0 sec (0.01104/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.005055/0 sec (0.003113/0.003113 sec, 0.001942/0.001942 sec )
[LOG] Total clause minimization time: 0.013434/0 sec (0.007852/0.007852 sec, 0.005582/0.005582 sec )
[LOG] Total clause size reduction: 397 --> 26 (384 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 30.5385 --> 2 (54.8571 --> 1.85714, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.047991 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 437 3 60 1 373
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.097884 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009804/0 sec (0.009804/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.010625/0 sec (0.005976/0.005976 sec, 0.004649/0.004649 sec )
[LOG] Total clause minimization time: 0.009166/0 sec (0.003765/0.003765 sec, 0.005401/0.005401 sec )
[LOG] Total clause size reduction: 404 --> 16 (396 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 44.8889 --> 1.77778 (79.2 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.10459 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.48055 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.335466/0 sec (0.335466/0 sec )
[LOG] Nr of iterations: 20 (12, 8 )
[LOG] Total clause computation time: 0.477491/0 sec (0.236207/0.236207 sec, 0.241284/0.241284 sec )
[LOG] Total clause minimization time: 0.367166/1 sec (0.099027/0.099027 sec, 0.268139/0.268139 sec )
[LOG] Total clause size reduction: 2117 --> 44 (2101 --> 28, 16 --> 16 )
[LOG] Average clause size reduction: 105.85 --> 2.2 (175.083 --> 2.33333, 2 --> 2 )
[LOG] Overall execution time: 1.49652 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.64 sec (Real time) / 1.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.164818 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022997/0 sec (0.022997/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.023856/0 sec (0.013918/0.013918 sec, 0.009938/0.009938 sec )
[LOG] Total clause minimization time: 0.02428/0 sec (0.008984/0.008984 sec, 0.015296/0.015296 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.172565 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.395924 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.119409/0 sec (0.119409/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.117364/0 sec (0.060063/0.060063 sec, 0.057301/0.057301 sec )
[LOG] Total clause minimization time: 0.102547/0 sec (0.059288/0.059288 sec, 0.043259/0.043259 sec )
[LOG] Total clause size reduction: 408 --> 6 (405 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 58.2857 --> 0.857143 (101.25 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.40406 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 797 2 132 1 662
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.239152 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.031643/0 sec (0.031643/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.038739/0 sec (0.021643/0.021643 sec, 0.017096/0.017096 sec )
[LOG] Total clause minimization time: 0.034763/0 sec (0.009912/0.009912 sec, 0.024851/0.024851 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.247738 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.26376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.087499/0 sec (0.038268/0 sec, 0.033316/0 sec, 0.015915/0 sec )
[LOG] Nr of iterations: 56 (16, 12, 4, 11, 10, 3 )
[LOG] Total clause computation time: 0.036694/0 sec (0.007117/0.007117 sec, 0.014256/0.014256 sec, 0.002685/0.002685 sec, 0.004254/0.004254 sec, 0.006499/0.006499 sec, 0.001883/0.001883 sec )
[LOG] Total clause minimization time: 0.09793/0 sec (0.030955/0.030955 sec, 0.018895/0.018895 sec, 0.013171/0.013171 sec, 0.018524/0.018524 sec, 0.010982/0.010982 sec, 0.005403/0.005403 sec )
[LOG] Total clause size reduction: 5140 --> 115 (2640 --> 35, 1925 --> 28, 522 --> 8, 21 --> 16, 24 --> 20, 8 --> 8 )
[LOG] Average clause size reduction: 91.7857 --> 2.05357 (165 --> 2.1875, 160.417 --> 2.33333, 130.5 --> 2, 1.90909 --> 1.45455, 2.4 --> 2, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.275883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1312 1 172 1 1137
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011157/0 sec (0.00711/0 sec, 0.004047/0 sec )
[LOG] Nr of iterations: 21 (7, 7, 1, 6 )
[LOG] Total clause computation time: 0.004825/0 sec (0.001365/0.001365 sec, 0.00141/0.00141 sec, 0.000831/0.000831 sec, 0.001219/0.001219 sec )
[LOG] Total clause minimization time: 0.010961/0 sec (0.005648/0.005648 sec, 0.002608/0.002608 sec, 0.00123/0.00123 sec, 0.001475/0.001475 sec )
[LOG] Total clause size reduction: 770 --> 35 (384 --> 22, 378 --> 6, 2 --> 1, 6 --> 6 )
[LOG] Average clause size reduction: 36.6667 --> 1.66667 (54.8571 --> 3.14286, 54 --> 0.857143, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.036291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 286.061 sec CPU time.
[LOG] Relation determinization time: 287 sec real time.
[LOG] Final circuit size: 1159 new AND gates.
[LOG] Size before ABC: 2142 AND gates.
[LOG] Size after ABC: 1159 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 137.436/138 sec (6.72269/7 sec, 73.7755/74 sec, 56.9381/57 sec )
[LOG] Nr of iterations: 831 (13, 224, 191, 12, 215, 176 )
[LOG] Total clause computation time: 47.1995/42 sec (4.22738/4.22738 sec, 6.71183/6.71183 sec, 6.47936/6.47936 sec, 9.29652/9.29652 sec, 6.74265/6.74265 sec, 13.7418/13.7418 sec )
[LOG] Total clause minimization time: 227.347/233 sec (2.49497/2.49497 sec, 67.0576/67.0576 sec, 50.4534/50.4534 sec, 41.9473/41.9473 sec, 43.4066/43.4066 sec, 21.9869/21.9869 sec )
[LOG] Total clause size reduction: 123335 --> 4773 (3432 --> 29, 63555 --> 1418, 53960 --> 1184, 29 --> 25, 1316 --> 1074, 1043 --> 1043 )
[LOG] Average clause size reduction: 148.418 --> 5.74368 (264 --> 2.23077, 283.728 --> 6.33036, 282.513 --> 6.19895, 2.41667 --> 2.08333, 6.12093 --> 4.99535, 5.92614 --> 5.92614 )
[LOG] Overall execution time: 286.107 sec CPU time.
[LOG] Overall execution time: 287 sec real time.
Synthesis time: 286.60 sec (Real time) / 285.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.75 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3371 3 280 1 3085
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006298/0 sec (0.004213/0 sec, 0.002085/0 sec )
[LOG] Nr of iterations: 21 (9, 6, 1, 5 )
[LOG] Total clause computation time: 0.002479/0 sec (0.001051/0.001051 sec, 0.00058/0.00058 sec, 0.000359/0.000359 sec, 0.000489/0.000489 sec )
[LOG] Total clause minimization time: 0.005745/0 sec (0.003044/0.003044 sec, 0.001473/0.001473 sec, 0.000246/0.000246 sec, 0.000982/0.000982 sec )
[LOG] Total clause size reduction: 680 --> 47 (416 --> 32, 255 --> 7, 2 --> 1, 7 --> 7 )
[LOG] Average clause size reduction: 32.381 --> 2.2381 (46.2222 --> 3.55556, 42.5 --> 1.16667, 2 --> 1, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.021483 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 294 2 48 1 243
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010083 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002131/0 sec (0.001653/0 sec, 0.000478/0 sec )
[LOG] Nr of iterations: 13 (7, 3, 1, 2 )
[LOG] Total clause computation time: 0.000932/0 sec (0.000508/0.000508 sec, 0.000222/0.000222 sec, 9.1e-05/9.1e-05 sec, 0.000111/0.000111 sec )
[LOG] Total clause minimization time: 0.001718/0 sec (0.001076/0.001076 sec, 0.000241/0.000241 sec, 0.000222/0.000222 sec, 0.000179/0.000179 sec )
[LOG] Total clause size reduction: 450 --> 19 (336 --> 14, 110 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 34.6154 --> 1.46154 (48 --> 2, 36.6667 --> 0.666667, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.012363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015905 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004115/0 sec (0.002448/0 sec, 0.001667/0 sec )
[LOG] Nr of iterations: 15 (5, 4, 3, 3 )
[LOG] Total clause computation time: 0.002374/0 sec (0.000719/0.000719 sec, 0.000639/0.000639 sec, 0.000418/0.000418 sec, 0.000598/0.000598 sec )
[LOG] Total clause minimization time: 0.004078/0 sec (0.001687/0.001687 sec, 0.001013/0.001013 sec, 0.000719/0.000719 sec, 0.000659/0.000659 sec )
[LOG] Total clause size reduction: 348 --> 18 (196 --> 9, 144 --> 3, 5 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 23.2 --> 1.2 (39.2 --> 1.8, 36 --> 0.75, 1.66667 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01792 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 195
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039741 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017956/0 sec (0.01299/0 sec, 0.004966/0 sec )
[LOG] Nr of iterations: 27 (15, 6, 1, 5 )
[LOG] Total clause computation time: 0.006082/0 sec (0.002046/0.002046 sec, 0.00221/0.00221 sec, 0.000657/0.000657 sec, 0.001169/0.001169 sec )
[LOG] Total clause minimization time: 0.015945/0 sec (0.010683/0.010683 sec, 0.002728/0.002728 sec, 0.00114/0.00114 sec, 0.001394/0.001394 sec )
[LOG] Total clause size reduction: 1237 --> 84 (910 --> 73, 320 --> 5, 2 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 45.8148 --> 3.11111 (60.6667 --> 4.86667, 53.3333 --> 0.833333, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.042786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 395 3 60 1 331
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042404 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011048/0 sec (0.00607/0 sec, 0.004978/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.008112/0 sec (0.002371/0.002371 sec, 0.001994/0.001994 sec, 0.002006/0.002006 sec, 0.001741/0.001741 sec )
[LOG] Total clause minimization time: 0.010505/0 sec (0.003618/0.003618 sec, 0.002949/0.002949 sec, 0.00157/0.00157 sec, 0.002368/0.002368 sec )
[LOG] Total clause size reduction: 723 --> 27 (432 --> 16, 284 --> 5, 2 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 42.5294 --> 1.58824 (61.7143 --> 2.28571, 56.8 --> 1, 2 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.045599 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 410 2 68 1 339
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011695/0 sec (0.008313/0 sec, 0.003382/0 sec )
[LOG] Nr of iterations: 17 (9, 4, 1, 3 )
[LOG] Total clause computation time: 0.006239/0 sec (0.001711/0.001711 sec, 0.002092/0.002092 sec, 0.000712/0.000712 sec, 0.001724/0.001724 sec )
[LOG] Total clause minimization time: 0.010967/0 sec (0.006482/0.006482 sec, 0.001261/0.001261 sec, 0.001664/0.001664 sec, 0.00156/0.00156 sec )
[LOG] Total clause size reduction: 718 --> 45 (520 --> 36, 192 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 42.2353 --> 2.64706 (57.7778 --> 4, 48 --> 1, 2 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.039141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.665026 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.254272/0 sec (0.059274/0 sec, 0.155025/0 sec, 0.039973/0 sec )
[LOG] Nr of iterations: 80 (12, 32, 8, 10, 13, 5 )
[LOG] Total clause computation time: 0.12244/0 sec (0.021868/0.021868 sec, 0.047337/0.047337 sec, 0.009996/0.009996 sec, 0.013596/0.013596 sec, 0.024906/0.024906 sec, 0.004737/0.004737 sec )
[LOG] Total clause minimization time: 0.249095/0 sec (0.037234/0.037234 sec, 0.10687/0.10687 sec, 0.029854/0.029854 sec, 0.041581/0.041581 sec, 0.024453/0.024453 sec, 0.009103/0.009103 sec )
[LOG] Total clause size reduction: 11831 --> 206 (2651 --> 24, 7440 --> 107, 1673 --> 23, 21 --> 16, 35 --> 25, 11 --> 11 )
[LOG] Average clause size reduction: 147.887 --> 2.575 (220.917 --> 2, 232.5 --> 3.34375, 209.125 --> 2.875, 2.1 --> 1.6, 2.69231 --> 1.92308, 2.2 --> 2.2 )
[LOG] Overall execution time: 0.684376 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1763 2 236 1 1523
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.046829 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015968/0 sec (0.006574/0 sec, 0.009394/0 sec )
[LOG] Nr of iterations: 35 (11, 13, 1, 10 )
[LOG] Total clause computation time: 0.008108/0 sec (0.002591/0.002591 sec, 0.002628/0.002628 sec, 0.001021/0.001021 sec, 0.001868/0.001868 sec )
[LOG] Total clause minimization time: 0.016668/0 sec (0.003861/0.003861 sec, 0.006649/0.006649 sec, 0.002107/0.002107 sec, 0.004051/0.004051 sec )
[LOG] Total clause size reduction: 1618 --> 81 (730 --> 28, 864 --> 30, 2 --> 1, 22 --> 22 )
[LOG] Average clause size reduction: 46.2286 --> 2.31429 (66.3636 --> 2.54545, 66.4615 --> 2.30769, 2 --> 1, 2.2 --> 2.2 )
[LOG] Overall execution time: 0.05013 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 424 3 68 1 352
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.702269 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.269162/0 sec (0.090697/0 sec, 0.096883/0 sec, 0.051259/0 sec, 0.030323/0 sec )
[LOG] Nr of iterations: 100 (18, 20, 13, 7, 13, 14, 9, 6 )
[LOG] Total clause computation time: 0.152831/0 sec (0.02667/0.02667 sec, 0.040188/0.040188 sec, 0.012773/0.012773 sec, 0.013902/0.013902 sec, 0.011626/0.011626 sec, 0.028698/0.028698 sec, 0.007071/0.007071 sec, 0.011903/0.011903 sec )
[LOG] Total clause minimization time: 0.286231/0 sec (0.063776/0.063776 sec, 0.056385/0.056385 sec, 0.038316/0.038316 sec, 0.016315/0.016315 sec, 0.061564/0.061564 sec, 0.026898/0.026898 sec, 0.012317/0.012317 sec, 0.01066/0.01066 sec )
[LOG] Total clause size reduction: 12665 --> 203 (3978 --> 33, 4427 --> 57, 2784 --> 31, 1386 --> 11, 25 --> 20, 35 --> 29, 19 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 126.65 --> 2.03 (221 --> 1.83333, 221.35 --> 2.85, 214.154 --> 2.38462, 198 --> 1.57143, 1.92308 --> 1.53846, 2.5 --> 2.07143, 2.11111 --> 1.22222, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.720693 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1732 2 228 1 1498
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.45117 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 175 new AND gates.
[LOG] Size before ABC: 388 AND gates.
[LOG] Size after ABC: 175 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.00182/1 sec (0.188942/0 sec, 0.100851/0 sec, 0.712027/1 sec )
[LOG] Nr of iterations: 281 (38, 22, 86, 33, 20, 82 )
[LOG] Total clause computation time: 0.742471/1 sec (0.048023/0.048023 sec, 0.035118/0.035118 sec, 0.291503/0.291503 sec, 0.044003/0.044003 sec, 0.068804/0.068804 sec, 0.25502/0.25502 sec )
[LOG] Total clause minimization time: 1.69467/1 sec (0.140293/0.140293 sec, 0.065403/0.065403 sec, 0.419065/0.419065 sec, 0.477956/0.477956 sec, 0.223857/0.223857 sec, 0.368094/0.368094 sec )
[LOG] Total clause size reduction: 54722 --> 878 (14097 --> 128, 7980 --> 44, 32215 --> 318, 87 --> 62, 40 --> 23, 303 --> 303 )
[LOG] Average clause size reduction: 194.74 --> 3.12456 (370.974 --> 3.36842, 362.727 --> 2, 374.593 --> 3.69767, 2.63636 --> 1.87879, 2 --> 1.15, 3.69512 --> 3.69512 )
[LOG] Overall execution time: 3.49324 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.67 sec (Real time) / 3.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.96 sec (Real time) / 0.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3026 2 376 1 2645
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.271698 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.079322/0 sec (0.026356/0 sec, 0.043494/0 sec, 0.009472/0 sec )
[LOG] Nr of iterations: 62 (14, 17, 4, 8, 16, 3 )
[LOG] Total clause computation time: 0.044473/0 sec (0.008993/0.008993 sec, 0.015167/0.015167 sec, 0.003785/0.003785 sec, 0.005021/0.005021 sec, 0.010085/0.010085 sec, 0.001422/0.001422 sec )
[LOG] Total clause minimization time: 0.091423/0 sec (0.017217/0.017217 sec, 0.028107/0.028107 sec, 0.00564/0.00564 sec, 0.016098/0.016098 sec, 0.021246/0.021246 sec, 0.003115/0.003115 sec )
[LOG] Total clause size reduction: 7081 --> 127 (2860 --> 25, 3504 --> 44, 654 --> 4, 15 --> 15, 44 --> 35, 4 --> 4 )
[LOG] Average clause size reduction: 114.21 --> 2.04839 (204.286 --> 1.78571, 206.118 --> 2.58824, 163.5 --> 1, 1.875 --> 1.875, 2.75 --> 2.1875, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.288154 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1586 1 216 1 1366
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042473 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013475/0 sec (0.004693/0 sec, 0.008782/0 sec )
[LOG] Nr of iterations: 28 (9, 10, 1, 8 )
[LOG] Total clause computation time: 0.007726/0 sec (0.001893/0.001893 sec, 0.002482/0.002482 sec, 0.001278/0.001278 sec, 0.002073/0.002073 sec )
[LOG] Total clause minimization time: 0.014425/0 sec (0.002709/0.002709 sec, 0.006191/0.006191 sec, 0.002145/0.002145 sec, 0.00338/0.00338 sec )
[LOG] Total clause size reduction: 1236 --> 59 (576 --> 16, 639 --> 23, 2 --> 1, 19 --> 19 )
[LOG] Average clause size reduction: 44.1429 --> 2.10714 (64 --> 1.77778, 63.9 --> 2.3, 2 --> 1, 2.375 --> 2.375 )
[LOG] Overall execution time: 0.04567 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 416 2 68 1 345
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.116403 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03874/0 sec (0.015804/0 sec, 0.022936/0 sec )
[LOG] Nr of iterations: 34 (10, 12, 1, 11 )
[LOG] Total clause computation time: 0.027235/0 sec (0.007435/0.007435 sec, 0.00886/0.00886 sec, 0.003978/0.003978 sec, 0.006962/0.006962 sec )
[LOG] Total clause minimization time: 0.037491/0 sec (0.008252/0.008252 sec, 0.013952/0.013952 sec, 0.005051/0.005051 sec, 0.010236/0.010236 sec )
[LOG] Total clause size reduction: 1773 --> 69 (792 --> 24, 957 --> 22, 2 --> 1, 22 --> 22 )
[LOG] Average clause size reduction: 52.1471 --> 2.02941 (79.2 --> 2.4, 79.75 --> 1.83333, 2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.121076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 629 3 84 1 541
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.68496 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.11623/2 sec (0.874701/0 sec, 1.24153/2 sec )
[LOG] Nr of iterations: 51 (9, 21, 1, 20 )
[LOG] Total clause computation time: 2.03723/1 sec (0.64489/0.64489 sec, 0.350027/0.350027 sec, 0.613158/0.613158 sec, 0.429153/0.429153 sec )
[LOG] Total clause minimization time: 2.69334/3 sec (0.229597/0.229597 sec, 0.891115/0.891115 sec, 1.12267/1.12267 sec, 0.449954/0.449954 sec )
[LOG] Total clause size reduction: 7770 --> 81 (2216 --> 16, 5520 --> 32, 2 --> 1, 32 --> 32 )
[LOG] Average clause size reduction: 152.353 --> 1.58824 (246.222 --> 1.77778, 262.857 --> 1.52381, 2 --> 1, 1.6 --> 1.6 )
[LOG] Overall execution time: 6.71483 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.86 sec (Real time) / 6.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2696 3 272 1 2420
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 10.8871 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.97893/4 sec (1.15137/2 sec, 2.82756/2 sec )
[LOG] Nr of iterations: 59 (11, 28, 3, 17 )
[LOG] Total clause computation time: 2.60639/4 sec (1.00243/1.00243 sec, 0.394037/0.394037 sec, 0.731535/0.731535 sec, 0.478389/0.478389 sec )
[LOG] Total clause minimization time: 4.60987/3 sec (0.148698/0.148698 sec, 2.43284/2.43284 sec, 1.31379/1.31379 sec, 0.714537/0.714537 sec )
[LOG] Total clause size reduction: 12766 --> 143 (3450 --> 18, 9288 --> 98, 4 --> 3, 24 --> 24 )
[LOG] Average clause size reduction: 216.373 --> 2.42373 (313.636 --> 1.63636, 331.714 --> 3.5, 1.33333 --> 1, 1.41176 --> 1.41176 )
[LOG] Overall execution time: 10.9344 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.09 sec (Real time) / 10.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.53 sec (Real time) / 1.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4233 3 340 1 3888
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 16.1834 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 192 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 192 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.22094/3 sec (0.951793/1 sec, 0.94279/1 sec, 0.745388/0 sec, 0.516492/1 sec, 0.064481/0 sec )
[LOG] Nr of iterations: 200 (20, 29, 24, 25, 6, 18, 27, 22, 24, 5 )
[LOG] Total clause computation time: 2.96888/3 sec (0.233631/0.233631 sec, 0.202821/0.202821 sec, 0.139929/0.139929 sec, 0.103143/0.103143 sec, 0.025512/0.025512 sec, 0.203262/0.203262 sec, 0.685852/0.685852 sec, 0.210456/0.210456 sec, 0.642648/0.642648 sec, 0.521626/0.521626 sec )
[LOG] Total clause minimization time: 12.2009/12 sec (0.717698/0.717698 sec, 0.739263/0.739263 sec, 0.60485/0.60485 sec, 0.412791/0.412791 sec, 0.038854/0.038854 sec, 2.99293/2.99293 sec, 1.57774/1.57774 sec, 2.43573/2.43573 sec, 1.13074/1.13074 sec, 1.5503/1.5503 sec )
[LOG] Total clause size reduction: 3750 --> 691 (684 --> 64, 980 --> 116, 782 --> 85, 792 --> 96, 160 --> 9, 58 --> 47, 110 --> 101, 79 --> 68, 96 --> 96, 9 --> 9 )
[LOG] Average clause size reduction: 18.75 --> 3.455 (34.2 --> 3.2, 33.7931 --> 4, 32.5833 --> 3.54167, 31.68 --> 3.84, 26.6667 --> 1.5, 3.22222 --> 2.61111, 4.07407 --> 3.74074, 3.59091 --> 3.09091, 4 --> 4, 1.8 --> 1.8 )
[LOG] Overall execution time: 16.1915 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.37 sec (Real time) / 16.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.61 sec (Real time) / 2.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 534 12 19 1 498
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 6506.17 sec (Real time) / 6489.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.183008 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.090459/0 sec (0.010588/0 sec, 0.046051/0 sec, 0.001695/0 sec, 0.000948/0 sec, 0.000479/0 sec, 0.000763/0 sec, 0.000995/0 sec, 0.000741/0 sec, 0.000724/0 sec, 0.000296/0 sec, 0.000131/0 sec, 0.000722/0 sec, 0.000939/0 sec, 0.00062/0 sec, 0.000636/0 sec, 0.000674/0 sec, 0.000665/0 sec, 0.000866/0 sec, 0.000215/0 sec, 0.006735/0 sec, 0.002011/0 sec, 0.000956/0 sec, 0.003345/0 sec, 0.000413/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 7.6e-05/0 sec, 7.8e-05/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.003466/0 sec, 3.1e-05/0 sec, 0.000923/0 sec, 0.000591/0 sec, 0.000625/0 sec, 0.000667/0 sec, 0.000451/0 sec, 0.001188/0 sec )
[LOG] Nr of iterations: 155 (4, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 2, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.040452/0 sec (0.005179/0.005179 sec, 0.012018/0.012018 sec, 0.000725/0.000725 sec, 0.000797/0.000797 sec, 0.000472/0.000472 sec, 0.000618/0.000618 sec, 0.000816/0.000816 sec, 0.000582/0.000582 sec, 0.000582/0.000582 sec, 0.000292/0.000292 sec, 0.000115/0.000115 sec, 0.000577/0.000577 sec, 0.000767/0.000767 sec, 0.000494/0.000494 sec, 0.00051/0.00051 sec, 0.000537/0.000537 sec, 0.000541/0.000541 sec, 0.000729/0.000729 sec, 0.000211/0.000211 sec, 0.001515/0.001515 sec, 0.001053/0.001053 sec, 0.000488/0.000488 sec, 0.0012/0.0012 sec, 0.000408/0.000408 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 7.2e-05/7.2e-05 sec, 7.5e-05/7.5e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.001535/0.001535 sec, 2.4e-05/2.4e-05 sec, 0.000412/0.000412 sec, 0.000387/0.000387 sec, 0.000405/0.000405 sec, 0.000567/0.000567 sec, 0.000366/0.000366 sec, 0.000382/0.000382 sec, 0.001527/0.001527 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.001268/0.001268 sec, 9.1e-05/9.1e-05 sec, 1e-06/1e-06 sec, 0.001027/0.001027 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000777/0.000777 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000277/0.000277 sec )
[LOG] Total clause minimization time: 0.065912/0 sec (0.005383/0.005383 sec, 0.033837/0.033837 sec, 0.000939/0.000939 sec, 0.000141/0.000141 sec, 0/0 sec, 0.000129/0.000129 sec, 0.000144/0.000144 sec, 0.000148/0.000148 sec, 0.000132/0.000132 sec, 0/0 sec, 0/0 sec, 0.000128/0.000128 sec, 0.00013/0.00013 sec, 0.000117/0.000117 sec, 0.000117/0.000117 sec, 0.000127/0.000127 sec, 0.000116/0.000116 sec, 0.000118/0.000118 sec, 0/0 sec, 0.005182/0.005182 sec, 0.000948/0.000948 sec, 0.00044/0.00044 sec, 0.00212/0.00212 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001916/0.001916 sec, 0/0 sec, 0.000492/0.000492 sec, 0.000193/0.000193 sec, 0.000208/0.000208 sec, 7.8e-05/7.8e-05 sec, 7.4e-05/7.4e-05 sec, 0.000798/0.000798 sec, 0.002149/0.002149 sec, 0.000554/0.000554 sec, 4.6e-05/4.6e-05 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 0/0 sec, 0.003956/0.003956 sec, 0.000747/0.000747 sec, 0.000239/0.000239 sec, 0.002246/0.002246 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000618/0.000618 sec, 0/0 sec, 0.000204/0.000204 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 0.000533/0.000533 sec )
[LOG] Total clause size reduction: 21982 --> 79 (1518 --> 3, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 2 --> 2, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 1 --> 1, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 141.819 --> 0.509677 (379.5 --> 0.75, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.5, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 0.202202 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2456 98 327 1 2028
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.238788 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 146 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.120458/0 sec (0.026/0 sec, 0.006165/0 sec, 0.000974/0 sec, 0.000547/0 sec, 0.000729/0 sec, 0.000506/0 sec, 0.000531/0 sec, 0.000538/0 sec, 0.007541/0 sec, 0.000544/0 sec, 0.001411/0 sec, 0.001232/0 sec, 0.001232/0 sec, 0.001559/0 sec, 0.001006/0 sec, 0.00273/0 sec, 0.000328/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 0.000602/0 sec, 0.000693/0 sec, 0.00048/0 sec, 7.3e-05/0 sec, 0.000524/0 sec, 0.000531/0 sec, 0.000502/0 sec, 0.000509/0 sec, 0.000611/0 sec, 0.000201/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 0.031749/0 sec, 0.002288/0 sec, 0.000814/0 sec, 0.026636/0 sec, 0.000511/0 sec )
[LOG] Nr of iterations: 194 (5, 4, 2, 2, 2, 2, 2, 2, 3, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 18, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11, 1, 1, 17, 0 )
[LOG] Total clause computation time: 0.052537/0 sec (0.00536/0.00536 sec, 0.002128/0.002128 sec, 0.000645/0.000645 sec, 0.000466/0.000466 sec, 0.00063/0.00063 sec, 0.000423/0.000423 sec, 0.000448/0.000448 sec, 0.000458/0.000458 sec, 0.001662/0.001662 sec, 0.00054/0.00054 sec, 0.000487/0.000487 sec, 0.000479/0.000479 sec, 0.000462/0.000462 sec, 0.000671/0.000671 sec, 0.000444/0.000444 sec, 0.001169/0.001169 sec, 0.000324/0.000324 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000518/0.000518 sec, 0.000609/0.000609 sec, 0.000407/0.000407 sec, 6.9e-05/6.9e-05 sec, 0.000452/0.000452 sec, 0.000459/0.000459 sec, 0.000433/0.000433 sec, 0.000441/0.000441 sec, 0.000603/0.000603 sec, 0.000197/0.000197 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.006762/0.006762 sec, 0.000682/0.000682 sec, 0.000404/0.000404 sec, 0.008188/0.008188 sec, 0.000506/0.000506 sec, 0.001352/0.001352 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000203/0.000203 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000312/0.000312 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005071/0.005071 sec, 8.6e-05/8.6e-05 sec, 1e-06/1e-06 sec, 0.007954/0.007954 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.116769/0 sec (0.020542/0.020542 sec, 0.004018/0.004018 sec, 0.000303/0.000303 sec, 7.3e-05/7.3e-05 sec, 7.2e-05/7.2e-05 sec, 7.5e-05/7.5e-05 sec, 7.3e-05/7.3e-05 sec, 7.2e-05/7.2e-05 sec, 0.005837/0.005837 sec, 0/0 sec, 0.000912/0.000912 sec, 0.000741/0.000741 sec, 0.000758/0.000758 sec, 0.00087/0.00087 sec, 0.000552/0.000552 sec, 0.001549/0.001549 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.2e-05/7.2e-05 sec, 6.4e-05/6.4e-05 sec, 6.4e-05/6.4e-05 sec, 0/0 sec, 6.4e-05/6.4e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.024838/0.024838 sec, 0.001598/0.001598 sec, 0.000386/0.000386 sec, 0.018116/0.018116 sec, 0/0 sec, 0.001512/0.001512 sec, 0.000429/0.000429 sec, 2.7e-05/2.7e-05 sec, 2.4e-05/2.4e-05 sec, 2.2e-05/2.2e-05 sec, 2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 2.2e-05/2.2e-05 sec, 0.000541/0.000541 sec, 0/0 sec, 7.3e-05/7.3e-05 sec, 3.7e-05/3.7e-05 sec, 3.5e-05/3.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.5e-05/3.5e-05 sec, 0.000527/0.000527 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000182/0.000182 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 0/0 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014375/0.014375 sec, 0.000639/0.000639 sec, 0.000201/0.000201 sec, 0.016065/0.016065 sec, 0/0 sec )
[LOG] Total clause size reduction: 22707 --> 198 (1680 --> 32, 1257 --> 3, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 824 --> 10, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 5797 --> 35, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 32, 1 --> 1, 0 --> 0, 35 --> 35, 0 --> 0 )
[LOG] Average clause size reduction: 117.046 --> 1.02062 (336 --> 6.4, 314.25 --> 0.75, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 274.667 --> 3.33333, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 322.056 --> 1.94444, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.27273 --> 2.90909, 1 --> 1, 0 --> 0, 2.05882 --> 2.05882, 0 --> 0 )
[LOG] Overall execution time: 0.254165 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2065 98 241 1 1725
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.043794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017495/0 sec (0.004596/0 sec, 0.000997/0 sec, 0.000261/0 sec, 0.001319/0 sec, 0.000175/0 sec, 0.000143/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 1.3e-05/0 sec, 0.000146/0 sec, 9.8e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 0.005277/0 sec, 0.000884/0 sec, 0.000267/0 sec, 0.003011/0 sec, 0.00028/0 sec )
[LOG] Nr of iterations: 56 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 1, 1, 4, 0 )
[LOG] Total clause computation time: 0.008095/0 sec (0.001526/0.001526 sec, 0.000191/0.000191 sec, 0.000186/0.000186 sec, 0.000572/0.000572 sec, 0.000172/0.000172 sec, 0.000139/0.000139 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 9e-06/9e-06 sec, 0.000142/0.000142 sec, 9.5e-05/9.5e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.001081/0.001081 sec, 0.000344/0.000344 sec, 0.000165/0.000165 sec, 0.001005/0.001005 sec, 0.000276/0.000276 sec, 0.000466/0.000466 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000112/0.000112 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000892/0.000892 sec, 3.8e-05/3.8e-05 sec, 1e-06/1e-06 sec, 0.000679/0.000679 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.017979/0 sec (0.003016/0.003016 sec, 0.000792/0.000792 sec, 6.4e-05/6.4e-05 sec, 0.000728/0.000728 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00414/0.00414 sec, 0.000535/0.000535 sec, 8.7e-05/8.7e-05 sec, 0.001965/0.001965 sec, 0/0 sec, 0.000788/0.000788 sec, 0.000392/0.000392 sec, 3.1e-05/3.1e-05 sec, 0.000411/0.000411 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003031/0.003031 sec, 0.000374/0.000374 sec, 8.6e-05/8.6e-05 sec, 0.001539/0.001539 sec, 0/0 sec )
[LOG] Total clause size reduction: 2043 --> 67 (264 --> 8, 131 --> 0, 130 --> 0, 258 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 440 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 16, 1 --> 1, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 36.4821 --> 1.19643 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 86 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 88 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.6 --> 3.2, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.04901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 736 28 80 1 627
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.038492 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01712/0 sec (0.004187/0 sec, 0.001254/0 sec, 0.000192/0 sec, 0.001057/0 sec, 0.000136/0 sec, 0.000148/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3.8e-05/0 sec, 0.000361/0 sec, 9.3e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.005035/0 sec, 0.000978/0 sec, 0.000278/0 sec, 0.002848/0 sec, 0.000488/0 sec )
[LOG] Nr of iterations: 58 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 1, 1, 5, 0 )
[LOG] Total clause computation time: 0.007634/0 sec (0.00143/0.00143 sec, 0.000216/0.000216 sec, 0.000142/0.000142 sec, 0.000421/0.000421 sec, 0.000132/0.000132 sec, 0.000145/0.000145 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec, 0.000355/0.000355 sec, 9.1e-05/9.1e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000891/0.000891 sec, 0.000215/0.000215 sec, 0.000135/0.000135 sec, 0.000956/0.000956 sec, 0.000483/0.000483 sec, 0.000382/0.000382 sec, 1e-06/1e-06 sec, 0/0 sec, 7.8e-05/7.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000769/0.000769 sec, 3.3e-05/3.3e-05 sec, 1e-06/1e-06 sec, 0.000719/0.000719 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.017267/1 sec (0.002728/0.002728 sec, 0.001023/0.001023 sec, 4.3e-05/4.3e-05 sec, 0.00062/0.00062 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00404/0.00404 sec, 0.000757/0.000757 sec, 0.000127/0.000127 sec, 0.001851/0.001851 sec, 0/0 sec, 0.000637/0.000637 sec, 0.000409/0.000409 sec, 2.5e-05/2.5e-05 sec, 0.000348/0.000348 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002597/0.002597 sec, 0.000488/0.000488 sec, 7.3e-05/7.3e-05 sec, 0.001501/0.001501 sec, 0/0 sec )
[LOG] Total clause size reduction: 1507 --> 72 (192 --> 8, 95 --> 0, 94 --> 0, 186 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 370 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 17, 1 --> 1, 0 --> 0, 10 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 25.9828 --> 1.24138 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 62 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 61.6667 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.6 --> 3.4, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.042365 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 553 16 56 1 480
