// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/31/2020 16:57:57"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP_System (
	GSENSOR_CS_n,
	GSENSOR_SDO,
	GSENSOR_SDI,
	clock_50,
	KEY0,
	SW,
	GSENSOR_SCLK,
	Arduino_IO,
	DP,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
output 	GSENSOR_CS_n;
output 	GSENSOR_SDO;
inout 	GSENSOR_SDI;
input 	clock_50;
input 	KEY0;
input 	[9:0] SW;
inout 	GSENSOR_SCLK;
output 	[0:0] Arduino_IO;
output 	[5:0] DP;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// GSENSOR_CS_n	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Arduino_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[5]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[4]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY0	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \GSENSOR_SCLK~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \KEY0~input_o ;
wire \clock_50~input_o ;
wire \inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst16|counter[0]~17_combout ;
wire \inst16|counter[1]~47_combout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_locked ;
wire \inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \inst1|altpll_component|auto_generated|pll_lock_sync~q ;
wire \inst16|counter[14]~48_combout ;
wire \inst16|counter[0]~18 ;
wire \inst16|counter[1]~19_combout ;
wire \inst16|counter[1]~20 ;
wire \inst16|counter[2]~21_combout ;
wire \inst16|counter[2]~22 ;
wire \inst16|counter[3]~23_combout ;
wire \inst16|counter[3]~24 ;
wire \inst16|counter[4]~25_combout ;
wire \inst16|counter[4]~26 ;
wire \inst16|counter[5]~27_combout ;
wire \inst16|counter[5]~28 ;
wire \inst16|counter[6]~29_combout ;
wire \inst16|counter[6]~30 ;
wire \inst16|counter[7]~31_combout ;
wire \inst16|counter[7]~32 ;
wire \inst16|counter[8]~33_combout ;
wire \inst16|counter[8]~34 ;
wire \inst16|counter[9]~35_combout ;
wire \inst16|counter[9]~36 ;
wire \inst16|counter[10]~37_combout ;
wire \inst16|counter[10]~38 ;
wire \inst16|counter[11]~39_combout ;
wire \inst16|counter[11]~40 ;
wire \inst16|counter[12]~41_combout ;
wire \inst16|counter[12]~42 ;
wire \inst16|counter[13]~43_combout ;
wire \inst16|counter[13]~44 ;
wire \inst16|counter[14]~45_combout ;
wire \inst16|Add1~0_combout ;
wire \inst16|addr_int~3_combout ;
wire \inst1|altpll_component|auto_generated|locked~combout ;
wire \inst1|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \inst16|Add1~1 ;
wire \inst16|Add1~2_combout ;
wire \inst16|addr_int~4_combout ;
wire \inst16|Add1~3 ;
wire \inst16|Add1~4_combout ;
wire \inst16|addr_int~5_combout ;
wire \inst16|Add1~5 ;
wire \inst16|Add1~6_combout ;
wire \inst16|addr_int~6_combout ;
wire \inst16|Add1~7 ;
wire \inst16|Add1~8_combout ;
wire \inst16|addr_int~7_combout ;
wire \inst16|Add1~9 ;
wire \inst16|Add1~10_combout ;
wire \inst16|addr_int~8_combout ;
wire \inst16|Add1~11 ;
wire \inst16|Add1~12_combout ;
wire \inst16|addr_int~9_combout ;
wire \inst16|Add1~13 ;
wire \inst16|Add1~14_combout ;
wire \inst16|addr_int~10_combout ;
wire \inst16|Add1~15 ;
wire \inst16|Add1~16_combout ;
wire \inst16|addr_int~11_combout ;
wire \inst16|Add1~17 ;
wire \inst16|Add1~18_combout ;
wire \inst16|addr_int~12_combout ;
wire \inst16|Add1~19 ;
wire \inst16|Add1~20_combout ;
wire \inst16|addr_int~13_combout ;
wire \inst16|Add1~21 ;
wire \inst16|Add1~22_combout ;
wire \inst16|addr_int~14_combout ;
wire \inst16|addr_int~15_combout ;
wire \inst16|Add1~23 ;
wire \inst16|Add1~24_combout ;
wire \inst16|addr_int~16_combout ;
wire \inst16|Add1~25 ;
wire \inst16|Add1~26_combout ;
wire \inst16|addr_int~2_combout ;
wire \inst14|addr[13]~14_combout ;
wire \inst16|Add1~27 ;
wire \inst16|Add1~28_combout ;
wire \inst16|addr_int~1_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ;
wire \~GND~combout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst14|s_en~0_combout ;
wire \inst14|s_en~q ;
wire \inst15~combout ;
wire \inst15~clkctrl_outclk ;
wire \inst|state.decode~feeder_combout ;
wire \inst|state.decode~q ;
wire \inst|WideOr7~combout ;
wire \inst|state.fetch~q ;
wire \inst|PC[0]~11_combout ;
wire \inst|state.init~feeder_combout ;
wire \inst|state.init~q ;
wire \inst|PC[0]~13_combout ;
wire \inst14|addr[0]~0_combout ;
wire \inst|PC[0]~12 ;
wire \inst|PC[1]~14_combout ;
wire \inst14|addr[1]~1_combout ;
wire \inst|PC[1]~15 ;
wire \inst|PC[2]~16_combout ;
wire \inst14|addr[2]~2_combout ;
wire \inst|PC[2]~17 ;
wire \inst|PC[3]~18_combout ;
wire \inst14|addr[3]~3_combout ;
wire \inst|PC[3]~19 ;
wire \inst|PC[4]~20_combout ;
wire \inst14|addr[4]~4_combout ;
wire \inst|PC[4]~21 ;
wire \inst|PC[5]~22_combout ;
wire \inst14|addr[5]~5_combout ;
wire \inst|PC[5]~23 ;
wire \inst|PC[6]~24_combout ;
wire \inst14|addr[6]~6_combout ;
wire \inst|PC[6]~25 ;
wire \inst|PC[7]~26_combout ;
wire \inst14|addr[7]~7_combout ;
wire \inst|PC[7]~27 ;
wire \inst|PC[8]~28_combout ;
wire \inst14|addr[8]~8_combout ;
wire \inst|PC[8]~29 ;
wire \inst|PC[9]~30_combout ;
wire \inst14|addr[9]~9_combout ;
wire \inst|PC[9]~31 ;
wire \inst|PC[10]~32_combout ;
wire \inst14|addr[10]~10_combout ;
wire \inst14|addr[11]~11_combout ;
wire \inst14|addr[12]~12_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst14|a_data_latch[15]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \inst16|LessThan0~1_cout ;
wire \inst16|LessThan0~3_cout ;
wire \inst16|LessThan0~5_cout ;
wire \inst16|LessThan0~7_cout ;
wire \inst16|LessThan0~9_cout ;
wire \inst16|LessThan0~11_cout ;
wire \inst16|LessThan0~13_cout ;
wire \inst16|LessThan0~15_cout ;
wire \inst16|LessThan0~17_cout ;
wire \inst16|LessThan0~19_cout ;
wire \inst16|LessThan0~21_cout ;
wire \inst16|LessThan0~23_cout ;
wire \inst16|LessThan0~25_cout ;
wire \inst16|LessThan0~27_cout ;
wire \inst16|LessThan0~28_combout ;
wire \inst16|rd_en~0_combout ;
wire \inst16|rd_en~q ;
wire \inst14|a_ready~0_combout ;
wire \inst14|a_ready~q ;
wire \inst14|a_read~0_combout ;
wire \inst14|a_read~q ;
wire \inst14|addr[14]~13_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst16|Equal0~1_combout ;
wire \inst16|Equal0~2_combout ;
wire \inst16|Equal0~0_combout ;
wire \inst16|Equal0~3_combout ;
wire \inst16|Equal0~4_combout ;
wire \inst16|process_0~0_combout ;
wire \inst16|zero_state~q ;
wire \inst16|Add1~29 ;
wire \inst16|Add1~30_combout ;
wire \inst16|addr_int~0_combout ;
wire \inst14|addr[15]~15_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst5|count_10Hz[0]~19_combout ;
wire \inst5|count_10Hz[0]~20 ;
wire \inst5|count_10Hz[1]~21_combout ;
wire \inst5|count_10Hz[1]~22 ;
wire \inst5|count_10Hz[2]~23_combout ;
wire \inst5|count_10Hz[2]~24 ;
wire \inst5|count_10Hz[3]~25_combout ;
wire \inst5|count_10Hz[3]~26 ;
wire \inst5|count_10Hz[4]~27_combout ;
wire \inst5|count_10Hz[4]~28 ;
wire \inst5|count_10Hz[5]~29_combout ;
wire \inst5|count_10Hz[5]~30 ;
wire \inst5|count_10Hz[6]~31_combout ;
wire \inst5|count_10Hz[6]~32 ;
wire \inst5|count_10Hz[7]~33_combout ;
wire \inst5|count_10Hz[7]~34 ;
wire \inst5|count_10Hz[8]~35_combout ;
wire \inst5|count_10Hz[8]~36 ;
wire \inst5|count_10Hz[9]~37_combout ;
wire \inst5|count_10Hz[9]~38 ;
wire \inst5|count_10Hz[10]~39_combout ;
wire \inst5|count_10Hz[10]~40 ;
wire \inst5|count_10Hz[11]~41_combout ;
wire \inst5|count_10Hz[11]~42 ;
wire \inst5|count_10Hz[12]~43_combout ;
wire \inst5|count_10Hz[12]~44 ;
wire \inst5|count_10Hz[13]~45_combout ;
wire \inst5|count_10Hz[13]~46 ;
wire \inst5|count_10Hz[14]~47_combout ;
wire \inst5|count_10Hz[14]~48 ;
wire \inst5|count_10Hz[15]~49_combout ;
wire \inst5|count_10Hz[15]~50 ;
wire \inst5|count_10Hz[16]~51_combout ;
wire \inst5|LessThan4~1_combout ;
wire \inst5|LessThan4~2_combout ;
wire \inst5|LessThan4~3_combout ;
wire \inst5|LessThan4~5_combout ;
wire \inst5|LessThan4~6_combout ;
wire \inst5|LessThan4~4_combout ;
wire \inst5|count_10Hz[16]~52 ;
wire \inst5|count_10Hz[17]~53_combout ;
wire \inst5|count_10Hz[17]~54 ;
wire \inst5|count_10Hz[18]~55_combout ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|LessThan4~7_combout ;
wire \inst5|clock_10Hz_int~0_combout ;
wire \inst5|clock_10Hz_int~q ;
wire \inst5|clock_10Hz~feeder_combout ;
wire \inst5|clock_10Hz~q ;
wire \inst11|D~0_combout ;
wire \inst11|D~q ;
wire [3:0] \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w ;
wire [14:0] \inst16|counter ;
wire [2:0] \inst14|altsyncram_component|auto_generated|address_reg_a ;
wire [4:0] \inst1|altpll_component|auto_generated|wire_pll1_clk ;
wire [18:0] \inst5|count_10Hz ;
wire [15:0] \inst14|a_data_latch ;
wire [15:0] \inst16|addr_int ;
wire [3:0] \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w ;
wire [3:0] \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w ;
wire [10:0] \inst|PC ;
wire [3:0] \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w ;

wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [4:0] \inst1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;

assign \inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_CS_n),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_n~output .bus_hold = "false";
defparam \GSENSOR_CS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDO),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \Arduino_IO[0]~output (
	.i(\inst14|a_data_latch [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Arduino_IO[0]),
	.obar());
// synopsys translate_off
defparam \Arduino_IO[0]~output .bus_hold = "false";
defparam \Arduino_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \DP[5]~output (
	.i(\inst11|D~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[5]),
	.obar());
// synopsys translate_off
defparam \DP[5]~output .bus_hold = "false";
defparam \DP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \DP[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[4]),
	.obar());
// synopsys translate_off
defparam \DP[4]~output .bus_hold = "false";
defparam \DP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \DP[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[3]),
	.obar());
// synopsys translate_off
defparam \DP[3]~output .bus_hold = "false";
defparam \DP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \DP[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[2]),
	.obar());
// synopsys translate_off
defparam \DP[2]~output .bus_hold = "false";
defparam \DP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \DP[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[1]),
	.obar());
// synopsys translate_off
defparam \DP[1]~output .bus_hold = "false";
defparam \DP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \DP[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[0]),
	.obar());
// synopsys translate_off
defparam \DP[0]~output .bus_hold = "false";
defparam \DP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GSENSOR_SDI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDI),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDI~output .bus_hold = "false";
defparam \GSENSOR_SDI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SCLK),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .listen_to_nsleep_signal = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .listen_to_nsleep_signal = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
fiftyfivenm_pll \inst1|altpll_component|auto_generated|pll1 (
	.areset(!\KEY0~input_o ),
	.pfdena(vcc),
	.fbin(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clock_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_high = 29;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_low = 29;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_high = 16;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_low = 16;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_high = 206;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_low = 205;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "on";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_high = 145;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_low = 145;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 32880;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 29;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_counter = "c3";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 25;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 19;
defparam \inst1|altpll_component|auto_generated|pll1 .m = 58;
defparam \inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .n = 5;
defparam \inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 215;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
fiftyfivenm_lcell_comb \inst16|counter[0]~17 (
// Equation(s):
// \inst16|counter[0]~17_combout  = \inst16|counter [0] $ (VCC)
// \inst16|counter[0]~18  = CARRY(\inst16|counter [0])

	.dataa(gnd),
	.datab(\inst16|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|counter[0]~17_combout ),
	.cout(\inst16|counter[0]~18 ));
// synopsys translate_off
defparam \inst16|counter[0]~17 .lut_mask = 16'h33CC;
defparam \inst16|counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
fiftyfivenm_lcell_comb \inst16|counter[1]~47 (
// Equation(s):
// \inst16|counter[1]~47_combout  = (!\inst16|LessThan0~28_combout ) # (!\inst16|zero_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|LessThan0~28_combout ),
	.cin(gnd),
	.combout(\inst16|counter[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|counter[1]~47 .lut_mask = 16'h0FFF;
defparam \inst16|counter[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
fiftyfivenm_lcell_comb \inst1|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \inst1|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \inst1|altpll_component|auto_generated|pll_lock_sync (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \inst1|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
fiftyfivenm_lcell_comb \inst16|counter[14]~48 (
// Equation(s):
// \inst16|counter[14]~48_combout  = (\inst1|altpll_component|auto_generated|wire_pll1_locked  & (\inst1|altpll_component|auto_generated|pll_lock_sync~q  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q ))))

	.dataa(\inst16|zero_state~q ),
	.datab(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|counter[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|counter[14]~48 .lut_mask = 16'h40C0;
defparam \inst16|counter[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \inst16|counter[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[0] .is_wysiwyg = "true";
defparam \inst16|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
fiftyfivenm_lcell_comb \inst16|counter[1]~19 (
// Equation(s):
// \inst16|counter[1]~19_combout  = (\inst16|counter [1] & (!\inst16|counter[0]~18 )) # (!\inst16|counter [1] & ((\inst16|counter[0]~18 ) # (GND)))
// \inst16|counter[1]~20  = CARRY((!\inst16|counter[0]~18 ) # (!\inst16|counter [1]))

	.dataa(\inst16|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[0]~18 ),
	.combout(\inst16|counter[1]~19_combout ),
	.cout(\inst16|counter[1]~20 ));
// synopsys translate_off
defparam \inst16|counter[1]~19 .lut_mask = 16'h5A5F;
defparam \inst16|counter[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \inst16|counter[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[1] .is_wysiwyg = "true";
defparam \inst16|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
fiftyfivenm_lcell_comb \inst16|counter[2]~21 (
// Equation(s):
// \inst16|counter[2]~21_combout  = (\inst16|counter [2] & (\inst16|counter[1]~20  $ (GND))) # (!\inst16|counter [2] & (!\inst16|counter[1]~20  & VCC))
// \inst16|counter[2]~22  = CARRY((\inst16|counter [2] & !\inst16|counter[1]~20 ))

	.dataa(\inst16|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[1]~20 ),
	.combout(\inst16|counter[2]~21_combout ),
	.cout(\inst16|counter[2]~22 ));
// synopsys translate_off
defparam \inst16|counter[2]~21 .lut_mask = 16'hA50A;
defparam \inst16|counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N7
dffeas \inst16|counter[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[2] .is_wysiwyg = "true";
defparam \inst16|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
fiftyfivenm_lcell_comb \inst16|counter[3]~23 (
// Equation(s):
// \inst16|counter[3]~23_combout  = (\inst16|counter [3] & (!\inst16|counter[2]~22 )) # (!\inst16|counter [3] & ((\inst16|counter[2]~22 ) # (GND)))
// \inst16|counter[3]~24  = CARRY((!\inst16|counter[2]~22 ) # (!\inst16|counter [3]))

	.dataa(\inst16|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[2]~22 ),
	.combout(\inst16|counter[3]~23_combout ),
	.cout(\inst16|counter[3]~24 ));
// synopsys translate_off
defparam \inst16|counter[3]~23 .lut_mask = 16'h5A5F;
defparam \inst16|counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \inst16|counter[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[3] .is_wysiwyg = "true";
defparam \inst16|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
fiftyfivenm_lcell_comb \inst16|counter[4]~25 (
// Equation(s):
// \inst16|counter[4]~25_combout  = (\inst16|counter [4] & (\inst16|counter[3]~24  $ (GND))) # (!\inst16|counter [4] & (!\inst16|counter[3]~24  & VCC))
// \inst16|counter[4]~26  = CARRY((\inst16|counter [4] & !\inst16|counter[3]~24 ))

	.dataa(\inst16|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[3]~24 ),
	.combout(\inst16|counter[4]~25_combout ),
	.cout(\inst16|counter[4]~26 ));
// synopsys translate_off
defparam \inst16|counter[4]~25 .lut_mask = 16'hA50A;
defparam \inst16|counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \inst16|counter[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[4] .is_wysiwyg = "true";
defparam \inst16|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
fiftyfivenm_lcell_comb \inst16|counter[5]~27 (
// Equation(s):
// \inst16|counter[5]~27_combout  = (\inst16|counter [5] & (!\inst16|counter[4]~26 )) # (!\inst16|counter [5] & ((\inst16|counter[4]~26 ) # (GND)))
// \inst16|counter[5]~28  = CARRY((!\inst16|counter[4]~26 ) # (!\inst16|counter [5]))

	.dataa(\inst16|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[4]~26 ),
	.combout(\inst16|counter[5]~27_combout ),
	.cout(\inst16|counter[5]~28 ));
// synopsys translate_off
defparam \inst16|counter[5]~27 .lut_mask = 16'h5A5F;
defparam \inst16|counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \inst16|counter[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[5] .is_wysiwyg = "true";
defparam \inst16|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
fiftyfivenm_lcell_comb \inst16|counter[6]~29 (
// Equation(s):
// \inst16|counter[6]~29_combout  = (\inst16|counter [6] & (\inst16|counter[5]~28  $ (GND))) # (!\inst16|counter [6] & (!\inst16|counter[5]~28  & VCC))
// \inst16|counter[6]~30  = CARRY((\inst16|counter [6] & !\inst16|counter[5]~28 ))

	.dataa(gnd),
	.datab(\inst16|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[5]~28 ),
	.combout(\inst16|counter[6]~29_combout ),
	.cout(\inst16|counter[6]~30 ));
// synopsys translate_off
defparam \inst16|counter[6]~29 .lut_mask = 16'hC30C;
defparam \inst16|counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \inst16|counter[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[6] .is_wysiwyg = "true";
defparam \inst16|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
fiftyfivenm_lcell_comb \inst16|counter[7]~31 (
// Equation(s):
// \inst16|counter[7]~31_combout  = (\inst16|counter [7] & (!\inst16|counter[6]~30 )) # (!\inst16|counter [7] & ((\inst16|counter[6]~30 ) # (GND)))
// \inst16|counter[7]~32  = CARRY((!\inst16|counter[6]~30 ) # (!\inst16|counter [7]))

	.dataa(gnd),
	.datab(\inst16|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[6]~30 ),
	.combout(\inst16|counter[7]~31_combout ),
	.cout(\inst16|counter[7]~32 ));
// synopsys translate_off
defparam \inst16|counter[7]~31 .lut_mask = 16'h3C3F;
defparam \inst16|counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \inst16|counter[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[7] .is_wysiwyg = "true";
defparam \inst16|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
fiftyfivenm_lcell_comb \inst16|counter[8]~33 (
// Equation(s):
// \inst16|counter[8]~33_combout  = (\inst16|counter [8] & (\inst16|counter[7]~32  $ (GND))) # (!\inst16|counter [8] & (!\inst16|counter[7]~32  & VCC))
// \inst16|counter[8]~34  = CARRY((\inst16|counter [8] & !\inst16|counter[7]~32 ))

	.dataa(gnd),
	.datab(\inst16|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[7]~32 ),
	.combout(\inst16|counter[8]~33_combout ),
	.cout(\inst16|counter[8]~34 ));
// synopsys translate_off
defparam \inst16|counter[8]~33 .lut_mask = 16'hC30C;
defparam \inst16|counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \inst16|counter[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[8] .is_wysiwyg = "true";
defparam \inst16|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
fiftyfivenm_lcell_comb \inst16|counter[9]~35 (
// Equation(s):
// \inst16|counter[9]~35_combout  = (\inst16|counter [9] & (!\inst16|counter[8]~34 )) # (!\inst16|counter [9] & ((\inst16|counter[8]~34 ) # (GND)))
// \inst16|counter[9]~36  = CARRY((!\inst16|counter[8]~34 ) # (!\inst16|counter [9]))

	.dataa(gnd),
	.datab(\inst16|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[8]~34 ),
	.combout(\inst16|counter[9]~35_combout ),
	.cout(\inst16|counter[9]~36 ));
// synopsys translate_off
defparam \inst16|counter[9]~35 .lut_mask = 16'h3C3F;
defparam \inst16|counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \inst16|counter[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[9] .is_wysiwyg = "true";
defparam \inst16|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
fiftyfivenm_lcell_comb \inst16|counter[10]~37 (
// Equation(s):
// \inst16|counter[10]~37_combout  = (\inst16|counter [10] & (\inst16|counter[9]~36  $ (GND))) # (!\inst16|counter [10] & (!\inst16|counter[9]~36  & VCC))
// \inst16|counter[10]~38  = CARRY((\inst16|counter [10] & !\inst16|counter[9]~36 ))

	.dataa(\inst16|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[9]~36 ),
	.combout(\inst16|counter[10]~37_combout ),
	.cout(\inst16|counter[10]~38 ));
// synopsys translate_off
defparam \inst16|counter[10]~37 .lut_mask = 16'hA50A;
defparam \inst16|counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \inst16|counter[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[10] .is_wysiwyg = "true";
defparam \inst16|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
fiftyfivenm_lcell_comb \inst16|counter[11]~39 (
// Equation(s):
// \inst16|counter[11]~39_combout  = (\inst16|counter [11] & (!\inst16|counter[10]~38 )) # (!\inst16|counter [11] & ((\inst16|counter[10]~38 ) # (GND)))
// \inst16|counter[11]~40  = CARRY((!\inst16|counter[10]~38 ) # (!\inst16|counter [11]))

	.dataa(gnd),
	.datab(\inst16|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[10]~38 ),
	.combout(\inst16|counter[11]~39_combout ),
	.cout(\inst16|counter[11]~40 ));
// synopsys translate_off
defparam \inst16|counter[11]~39 .lut_mask = 16'h3C3F;
defparam \inst16|counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \inst16|counter[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[11] .is_wysiwyg = "true";
defparam \inst16|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
fiftyfivenm_lcell_comb \inst16|counter[12]~41 (
// Equation(s):
// \inst16|counter[12]~41_combout  = (\inst16|counter [12] & (\inst16|counter[11]~40  $ (GND))) # (!\inst16|counter [12] & (!\inst16|counter[11]~40  & VCC))
// \inst16|counter[12]~42  = CARRY((\inst16|counter [12] & !\inst16|counter[11]~40 ))

	.dataa(\inst16|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[11]~40 ),
	.combout(\inst16|counter[12]~41_combout ),
	.cout(\inst16|counter[12]~42 ));
// synopsys translate_off
defparam \inst16|counter[12]~41 .lut_mask = 16'hA50A;
defparam \inst16|counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \inst16|counter[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[12] .is_wysiwyg = "true";
defparam \inst16|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
fiftyfivenm_lcell_comb \inst16|counter[13]~43 (
// Equation(s):
// \inst16|counter[13]~43_combout  = (\inst16|counter [13] & (!\inst16|counter[12]~42 )) # (!\inst16|counter [13] & ((\inst16|counter[12]~42 ) # (GND)))
// \inst16|counter[13]~44  = CARRY((!\inst16|counter[12]~42 ) # (!\inst16|counter [13]))

	.dataa(gnd),
	.datab(\inst16|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[12]~42 ),
	.combout(\inst16|counter[13]~43_combout ),
	.cout(\inst16|counter[13]~44 ));
// synopsys translate_off
defparam \inst16|counter[13]~43 .lut_mask = 16'h3C3F;
defparam \inst16|counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \inst16|counter[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[13] .is_wysiwyg = "true";
defparam \inst16|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
fiftyfivenm_lcell_comb \inst16|counter[14]~45 (
// Equation(s):
// \inst16|counter[14]~45_combout  = \inst16|counter [14] $ (!\inst16|counter[13]~44 )

	.dataa(\inst16|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|counter[13]~44 ),
	.combout(\inst16|counter[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|counter[14]~45 .lut_mask = 16'hA5A5;
defparam \inst16|counter[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \inst16|counter[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst16|counter[1]~47_combout ),
	.sload(gnd),
	.ena(\inst16|counter[14]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[14] .is_wysiwyg = "true";
defparam \inst16|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
fiftyfivenm_lcell_comb \inst16|Add1~0 (
// Equation(s):
// \inst16|Add1~0_combout  = \inst16|addr_int [0] $ (VCC)
// \inst16|Add1~1  = CARRY(\inst16|addr_int [0])

	.dataa(gnd),
	.datab(\inst16|addr_int [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|Add1~0_combout ),
	.cout(\inst16|Add1~1 ));
// synopsys translate_off
defparam \inst16|Add1~0 .lut_mask = 16'h33CC;
defparam \inst16|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
fiftyfivenm_lcell_comb \inst16|addr_int~3 (
// Equation(s):
// \inst16|addr_int~3_combout  = (\inst16|Add1~0_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|zero_state~q ),
	.datab(\inst16|Add1~0_combout ),
	.datac(gnd),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~3 .lut_mask = 16'h44CC;
defparam \inst16|addr_int~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
fiftyfivenm_lcell_comb \inst1|altpll_component|auto_generated|locked (
// Equation(s):
// \inst1|altpll_component|auto_generated|locked~combout  = (!\inst1|altpll_component|auto_generated|wire_pll1_locked ) # (!\inst1|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\inst1|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|locked .lut_mask = 16'h0FFF;
defparam \inst1|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X51_Y24_N7
dffeas \inst16|addr_int[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~3_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[0] .is_wysiwyg = "true";
defparam \inst16|addr_int[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
fiftyfivenm_lcell_comb \inst16|Add1~2 (
// Equation(s):
// \inst16|Add1~2_combout  = (\inst16|addr_int [1] & (!\inst16|Add1~1 )) # (!\inst16|addr_int [1] & ((\inst16|Add1~1 ) # (GND)))
// \inst16|Add1~3  = CARRY((!\inst16|Add1~1 ) # (!\inst16|addr_int [1]))

	.dataa(\inst16|addr_int [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~1 ),
	.combout(\inst16|Add1~2_combout ),
	.cout(\inst16|Add1~3 ));
// synopsys translate_off
defparam \inst16|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst16|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
fiftyfivenm_lcell_comb \inst16|addr_int~4 (
// Equation(s):
// \inst16|addr_int~4_combout  = (\inst16|Add1~2_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|zero_state~q ),
	.datab(gnd),
	.datac(\inst16|Add1~2_combout ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~4 .lut_mask = 16'h50F0;
defparam \inst16|addr_int~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N3
dffeas \inst16|addr_int[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~4_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[1] .is_wysiwyg = "true";
defparam \inst16|addr_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
fiftyfivenm_lcell_comb \inst16|Add1~4 (
// Equation(s):
// \inst16|Add1~4_combout  = (\inst16|addr_int [2] & (\inst16|Add1~3  $ (GND))) # (!\inst16|addr_int [2] & (!\inst16|Add1~3  & VCC))
// \inst16|Add1~5  = CARRY((\inst16|addr_int [2] & !\inst16|Add1~3 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~3 ),
	.combout(\inst16|Add1~4_combout ),
	.cout(\inst16|Add1~5 ));
// synopsys translate_off
defparam \inst16|Add1~4 .lut_mask = 16'hC30C;
defparam \inst16|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
fiftyfivenm_lcell_comb \inst16|addr_int~5 (
// Equation(s):
// \inst16|addr_int~5_combout  = (\inst16|Add1~4_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|Add1~4_combout ),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~5 .lut_mask = 16'h0AAA;
defparam \inst16|addr_int~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N29
dffeas \inst16|addr_int[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~5_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[2] .is_wysiwyg = "true";
defparam \inst16|addr_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
fiftyfivenm_lcell_comb \inst16|Add1~6 (
// Equation(s):
// \inst16|Add1~6_combout  = (\inst16|addr_int [3] & (!\inst16|Add1~5 )) # (!\inst16|addr_int [3] & ((\inst16|Add1~5 ) # (GND)))
// \inst16|Add1~7  = CARRY((!\inst16|Add1~5 ) # (!\inst16|addr_int [3]))

	.dataa(\inst16|addr_int [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~5 ),
	.combout(\inst16|Add1~6_combout ),
	.cout(\inst16|Add1~7 ));
// synopsys translate_off
defparam \inst16|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst16|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
fiftyfivenm_lcell_comb \inst16|addr_int~6 (
// Equation(s):
// \inst16|addr_int~6_combout  = (\inst16|Add1~6_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|zero_state~q ),
	.datab(gnd),
	.datac(\inst16|Add1~6_combout ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~6 .lut_mask = 16'h50F0;
defparam \inst16|addr_int~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N5
dffeas \inst16|addr_int[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~6_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[3] .is_wysiwyg = "true";
defparam \inst16|addr_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
fiftyfivenm_lcell_comb \inst16|Add1~8 (
// Equation(s):
// \inst16|Add1~8_combout  = (\inst16|addr_int [4] & (\inst16|Add1~7  $ (GND))) # (!\inst16|addr_int [4] & (!\inst16|Add1~7  & VCC))
// \inst16|Add1~9  = CARRY((\inst16|addr_int [4] & !\inst16|Add1~7 ))

	.dataa(\inst16|addr_int [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~7 ),
	.combout(\inst16|Add1~8_combout ),
	.cout(\inst16|Add1~9 ));
// synopsys translate_off
defparam \inst16|Add1~8 .lut_mask = 16'hA50A;
defparam \inst16|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
fiftyfivenm_lcell_comb \inst16|addr_int~7 (
// Equation(s):
// \inst16|addr_int~7_combout  = (\inst16|Add1~8_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(gnd),
	.datab(\inst16|Add1~8_combout ),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~7 .lut_mask = 16'h0CCC;
defparam \inst16|addr_int~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N13
dffeas \inst16|addr_int[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~7_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[4] .is_wysiwyg = "true";
defparam \inst16|addr_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
fiftyfivenm_lcell_comb \inst16|Add1~10 (
// Equation(s):
// \inst16|Add1~10_combout  = (\inst16|addr_int [5] & (!\inst16|Add1~9 )) # (!\inst16|addr_int [5] & ((\inst16|Add1~9 ) # (GND)))
// \inst16|Add1~11  = CARRY((!\inst16|Add1~9 ) # (!\inst16|addr_int [5]))

	.dataa(gnd),
	.datab(\inst16|addr_int [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~9 ),
	.combout(\inst16|Add1~10_combout ),
	.cout(\inst16|Add1~11 ));
// synopsys translate_off
defparam \inst16|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst16|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
fiftyfivenm_lcell_comb \inst16|addr_int~8 (
// Equation(s):
// \inst16|addr_int~8_combout  = (\inst16|Add1~10_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|Add1~10_combout ),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~8 .lut_mask = 16'h0AAA;
defparam \inst16|addr_int~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N9
dffeas \inst16|addr_int[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~8_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[5] .is_wysiwyg = "true";
defparam \inst16|addr_int[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
fiftyfivenm_lcell_comb \inst16|Add1~12 (
// Equation(s):
// \inst16|Add1~12_combout  = (\inst16|addr_int [6] & (\inst16|Add1~11  $ (GND))) # (!\inst16|addr_int [6] & (!\inst16|Add1~11  & VCC))
// \inst16|Add1~13  = CARRY((\inst16|addr_int [6] & !\inst16|Add1~11 ))

	.dataa(\inst16|addr_int [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~11 ),
	.combout(\inst16|Add1~12_combout ),
	.cout(\inst16|Add1~13 ));
// synopsys translate_off
defparam \inst16|Add1~12 .lut_mask = 16'hA50A;
defparam \inst16|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
fiftyfivenm_lcell_comb \inst16|addr_int~9 (
// Equation(s):
// \inst16|addr_int~9_combout  = (\inst16|Add1~12_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(gnd),
	.datab(\inst16|Add1~12_combout ),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~9 .lut_mask = 16'h0CCC;
defparam \inst16|addr_int~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N9
dffeas \inst16|addr_int[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~9_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[6] .is_wysiwyg = "true";
defparam \inst16|addr_int[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
fiftyfivenm_lcell_comb \inst16|Add1~14 (
// Equation(s):
// \inst16|Add1~14_combout  = (\inst16|addr_int [7] & (!\inst16|Add1~13 )) # (!\inst16|addr_int [7] & ((\inst16|Add1~13 ) # (GND)))
// \inst16|Add1~15  = CARRY((!\inst16|Add1~13 ) # (!\inst16|addr_int [7]))

	.dataa(gnd),
	.datab(\inst16|addr_int [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~13 ),
	.combout(\inst16|Add1~14_combout ),
	.cout(\inst16|Add1~15 ));
// synopsys translate_off
defparam \inst16|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst16|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
fiftyfivenm_lcell_comb \inst16|addr_int~10 (
// Equation(s):
// \inst16|addr_int~10_combout  = (\inst16|Add1~14_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(gnd),
	.datab(\inst16|Add1~14_combout ),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~10 .lut_mask = 16'h0CCC;
defparam \inst16|addr_int~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \inst16|addr_int[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~10_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[7] .is_wysiwyg = "true";
defparam \inst16|addr_int[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
fiftyfivenm_lcell_comb \inst16|Add1~16 (
// Equation(s):
// \inst16|Add1~16_combout  = (\inst16|addr_int [8] & (\inst16|Add1~15  $ (GND))) # (!\inst16|addr_int [8] & (!\inst16|Add1~15  & VCC))
// \inst16|Add1~17  = CARRY((\inst16|addr_int [8] & !\inst16|Add1~15 ))

	.dataa(\inst16|addr_int [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~15 ),
	.combout(\inst16|Add1~16_combout ),
	.cout(\inst16|Add1~17 ));
// synopsys translate_off
defparam \inst16|Add1~16 .lut_mask = 16'hA50A;
defparam \inst16|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
fiftyfivenm_lcell_comb \inst16|addr_int~11 (
// Equation(s):
// \inst16|addr_int~11_combout  = (\inst16|Add1~16_combout  & ((!\inst16|zero_state~q ) # (!\inst16|Equal0~4_combout )))

	.dataa(\inst16|Equal0~4_combout ),
	.datab(\inst16|Add1~16_combout ),
	.datac(\inst16|zero_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|addr_int~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~11 .lut_mask = 16'h4C4C;
defparam \inst16|addr_int~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N1
dffeas \inst16|addr_int[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~11_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[8] .is_wysiwyg = "true";
defparam \inst16|addr_int[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
fiftyfivenm_lcell_comb \inst16|Add1~18 (
// Equation(s):
// \inst16|Add1~18_combout  = (\inst16|addr_int [9] & (!\inst16|Add1~17 )) # (!\inst16|addr_int [9] & ((\inst16|Add1~17 ) # (GND)))
// \inst16|Add1~19  = CARRY((!\inst16|Add1~17 ) # (!\inst16|addr_int [9]))

	.dataa(\inst16|addr_int [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~17 ),
	.combout(\inst16|Add1~18_combout ),
	.cout(\inst16|Add1~19 ));
// synopsys translate_off
defparam \inst16|Add1~18 .lut_mask = 16'h5A5F;
defparam \inst16|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
fiftyfivenm_lcell_comb \inst16|addr_int~12 (
// Equation(s):
// \inst16|addr_int~12_combout  = (\inst16|Add1~18_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|Add1~18_combout ),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~12 .lut_mask = 16'h0AAA;
defparam \inst16|addr_int~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas \inst16|addr_int[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~12_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[9] .is_wysiwyg = "true";
defparam \inst16|addr_int[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
fiftyfivenm_lcell_comb \inst16|Add1~20 (
// Equation(s):
// \inst16|Add1~20_combout  = (\inst16|addr_int [10] & (\inst16|Add1~19  $ (GND))) # (!\inst16|addr_int [10] & (!\inst16|Add1~19  & VCC))
// \inst16|Add1~21  = CARRY((\inst16|addr_int [10] & !\inst16|Add1~19 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~19 ),
	.combout(\inst16|Add1~20_combout ),
	.cout(\inst16|Add1~21 ));
// synopsys translate_off
defparam \inst16|Add1~20 .lut_mask = 16'hC30C;
defparam \inst16|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
fiftyfivenm_lcell_comb \inst16|addr_int~13 (
// Equation(s):
// \inst16|addr_int~13_combout  = (\inst16|Add1~20_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|Add1~20_combout ),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~13 .lut_mask = 16'h0AAA;
defparam \inst16|addr_int~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \inst16|addr_int[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~13_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[10] .is_wysiwyg = "true";
defparam \inst16|addr_int[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
fiftyfivenm_lcell_comb \inst16|Add1~22 (
// Equation(s):
// \inst16|Add1~22_combout  = (\inst16|addr_int [11] & ((\inst16|Add1~21 ) # (GND))) # (!\inst16|addr_int [11] & (!\inst16|Add1~21 ))
// \inst16|Add1~23  = CARRY((\inst16|addr_int [11]) # (!\inst16|Add1~21 ))

	.dataa(\inst16|addr_int [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~21 ),
	.combout(\inst16|Add1~22_combout ),
	.cout(\inst16|Add1~23 ));
// synopsys translate_off
defparam \inst16|Add1~22 .lut_mask = 16'hA5AF;
defparam \inst16|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
fiftyfivenm_lcell_comb \inst16|addr_int~14 (
// Equation(s):
// \inst16|addr_int~14_combout  = (\inst16|zero_state~q  & (!\inst16|Equal0~4_combout  & !\inst16|LessThan0~28_combout ))

	.dataa(\inst16|zero_state~q ),
	.datab(\inst16|Equal0~4_combout ),
	.datac(gnd),
	.datad(\inst16|LessThan0~28_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~14 .lut_mask = 16'h0022;
defparam \inst16|addr_int~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
fiftyfivenm_lcell_comb \inst16|addr_int~15 (
// Equation(s):
// \inst16|addr_int~15_combout  = (\inst16|process_0~0_combout  & ((\inst16|addr_int~14_combout  & (!\inst16|Add1~22_combout )) # (!\inst16|addr_int~14_combout  & ((\inst16|addr_int [11])))))

	.dataa(\inst16|process_0~0_combout ),
	.datab(\inst16|Add1~22_combout ),
	.datac(\inst16|addr_int [11]),
	.datad(\inst16|addr_int~14_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~15 .lut_mask = 16'h22A0;
defparam \inst16|addr_int~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \inst16|addr_int[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~15_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[11] .is_wysiwyg = "true";
defparam \inst16|addr_int[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
fiftyfivenm_lcell_comb \inst16|Add1~24 (
// Equation(s):
// \inst16|Add1~24_combout  = (\inst16|addr_int [12] & (\inst16|Add1~23  $ (GND))) # (!\inst16|addr_int [12] & (!\inst16|Add1~23  & VCC))
// \inst16|Add1~25  = CARRY((\inst16|addr_int [12] & !\inst16|Add1~23 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~23 ),
	.combout(\inst16|Add1~24_combout ),
	.cout(\inst16|Add1~25 ));
// synopsys translate_off
defparam \inst16|Add1~24 .lut_mask = 16'hC30C;
defparam \inst16|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
fiftyfivenm_lcell_comb \inst16|addr_int~16 (
// Equation(s):
// \inst16|addr_int~16_combout  = (\inst16|Add1~24_combout  & ((!\inst16|zero_state~q ) # (!\inst16|Equal0~4_combout )))

	.dataa(\inst16|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Add1~24_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~16 .lut_mask = 16'h5F00;
defparam \inst16|addr_int~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N21
dffeas \inst16|addr_int[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~16_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[12] .is_wysiwyg = "true";
defparam \inst16|addr_int[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
fiftyfivenm_lcell_comb \inst16|Add1~26 (
// Equation(s):
// \inst16|Add1~26_combout  = (\inst16|addr_int [13] & (!\inst16|Add1~25 )) # (!\inst16|addr_int [13] & ((\inst16|Add1~25 ) # (GND)))
// \inst16|Add1~27  = CARRY((!\inst16|Add1~25 ) # (!\inst16|addr_int [13]))

	.dataa(\inst16|addr_int [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~25 ),
	.combout(\inst16|Add1~26_combout ),
	.cout(\inst16|Add1~27 ));
// synopsys translate_off
defparam \inst16|Add1~26 .lut_mask = 16'h5A5F;
defparam \inst16|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
fiftyfivenm_lcell_comb \inst16|addr_int~2 (
// Equation(s):
// \inst16|addr_int~2_combout  = (\inst16|Add1~26_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|zero_state~q ),
	.datab(\inst16|Add1~26_combout ),
	.datac(gnd),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~2 .lut_mask = 16'h44CC;
defparam \inst16|addr_int~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N15
dffeas \inst16|addr_int[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~2_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[13] .is_wysiwyg = "true";
defparam \inst16|addr_int[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
fiftyfivenm_lcell_comb \inst14|addr[13]~14 (
// Equation(s):
// \inst14|addr[13]~14_combout  = (\inst14|a_read~q  & \inst16|addr_int [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst14|a_read~q ),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|addr[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[13]~14 .lut_mask = 16'hF000;
defparam \inst14|addr[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N11
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|addr[13]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
fiftyfivenm_lcell_comb \inst16|Add1~28 (
// Equation(s):
// \inst16|Add1~28_combout  = (\inst16|addr_int [14] & (\inst16|Add1~27  $ (GND))) # (!\inst16|addr_int [14] & (!\inst16|Add1~27  & VCC))
// \inst16|Add1~29  = CARRY((\inst16|addr_int [14] & !\inst16|Add1~27 ))

	.dataa(\inst16|addr_int [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|Add1~27 ),
	.combout(\inst16|Add1~28_combout ),
	.cout(\inst16|Add1~29 ));
// synopsys translate_off
defparam \inst16|Add1~28 .lut_mask = 16'hA50A;
defparam \inst16|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
fiftyfivenm_lcell_comb \inst16|addr_int~1 (
// Equation(s):
// \inst16|addr_int~1_combout  = (\inst16|Add1~28_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|zero_state~q ),
	.datab(gnd),
	.datac(\inst16|Add1~28_combout ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~1 .lut_mask = 16'h50F0;
defparam \inst16|addr_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N13
dffeas \inst16|addr_int[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~1_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[14] .is_wysiwyg = "true";
defparam \inst16|addr_int[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout  = ((!\inst16|addr_int [15] & (!\inst16|addr_int [13] & !\inst16|addr_int [14]))) # (!\inst14|a_read~q )

	.dataa(\inst16|addr_int [15]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [14]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 .lut_mask = 16'h3337;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
fiftyfivenm_lcell_comb \inst14|s_en~0 (
// Equation(s):
// \inst14|s_en~0_combout  = (\inst14|a_ready~q  & (((\inst14|s_en~q )) # (!\inst14|a_read~q ))) # (!\inst14|a_ready~q  & (!\inst16|rd_en~q  & ((\inst14|s_en~q ) # (!\inst14|a_read~q ))))

	.dataa(\inst14|a_ready~q ),
	.datab(\inst14|a_read~q ),
	.datac(\inst14|s_en~q ),
	.datad(\inst16|rd_en~q ),
	.cin(gnd),
	.combout(\inst14|s_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|s_en~0 .lut_mask = 16'hA2F3;
defparam \inst14|s_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \inst14|s_en (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|s_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|s_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|s_en .is_wysiwyg = "true";
defparam \inst14|s_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
fiftyfivenm_lcell_comb inst15(
// Equation(s):
// \inst15~combout  = LCELL((GLOBAL(\inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ) & \inst14|s_en~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.datad(\inst14|s_en~q ),
	.cin(gnd),
	.combout(\inst15~combout ),
	.cout());
// synopsys translate_off
defparam inst15.lut_mask = 16'hF000;
defparam inst15.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \inst15~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst15~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst15~clkctrl_outclk ));
// synopsys translate_off
defparam \inst15~clkctrl .clock_type = "global clock";
defparam \inst15~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N16
fiftyfivenm_lcell_comb \inst|state.decode~feeder (
// Equation(s):
// \inst|state.decode~feeder_combout  = \inst|state.fetch~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.fetch~q ),
	.cin(gnd),
	.combout(\inst|state.decode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state.decode~feeder .lut_mask = 16'hFF00;
defparam \inst|state.decode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N17
dffeas \inst|state.decode (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|state.decode~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode .is_wysiwyg = "true";
defparam \inst|state.decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
fiftyfivenm_lcell_comb \inst|WideOr7 (
// Equation(s):
// \inst|WideOr7~combout  = (!\inst|state.fetch~q  & !\inst|state.decode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.fetch~q ),
	.datad(\inst|state.decode~q ),
	.cin(gnd),
	.combout(\inst|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr7 .lut_mask = 16'h000F;
defparam \inst|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N25
dffeas \inst|state.fetch (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|WideOr7~combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch .is_wysiwyg = "true";
defparam \inst|state.fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
fiftyfivenm_lcell_comb \inst|PC[0]~11 (
// Equation(s):
// \inst|PC[0]~11_combout  = \inst|PC [0] $ (VCC)
// \inst|PC[0]~12  = CARRY(\inst|PC [0])

	.dataa(\inst|PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|PC[0]~11_combout ),
	.cout(\inst|PC[0]~12 ));
// synopsys translate_off
defparam \inst|PC[0]~11 .lut_mask = 16'h55AA;
defparam \inst|PC[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
fiftyfivenm_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|state.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state.init~feeder .lut_mask = 16'hFFFF;
defparam \inst|state.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y23_N7
dffeas \inst|state.init (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
fiftyfivenm_lcell_comb \inst|PC[0]~13 (
// Equation(s):
// \inst|PC[0]~13_combout  = (\inst1|altpll_component|auto_generated|wire_pll1_locked  & (\inst1|altpll_component|auto_generated|pll_lock_sync~q  & ((\inst|state.fetch~q ) # (!\inst|state.init~q ))))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\inst|state.init~q ),
	.datad(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\inst|PC[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC[0]~13 .lut_mask = 16'h8C00;
defparam \inst|PC[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N11
dffeas \inst|PC[0] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[0]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0] .is_wysiwyg = "true";
defparam \inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
fiftyfivenm_lcell_comb \inst14|addr[0]~0 (
// Equation(s):
// \inst14|addr[0]~0_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [0])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & (\inst|PC [0])))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst14|a_read~q ),
	.datac(\inst|PC [0]),
	.datad(\inst16|addr_int [0]),
	.cin(gnd),
	.combout(\inst14|addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[0]~0 .lut_mask = 16'hEC20;
defparam \inst14|addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
fiftyfivenm_lcell_comb \inst|PC[1]~14 (
// Equation(s):
// \inst|PC[1]~14_combout  = (\inst|PC [1] & (!\inst|PC[0]~12 )) # (!\inst|PC [1] & ((\inst|PC[0]~12 ) # (GND)))
// \inst|PC[1]~15  = CARRY((!\inst|PC[0]~12 ) # (!\inst|PC [1]))

	.dataa(\inst|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[0]~12 ),
	.combout(\inst|PC[1]~14_combout ),
	.cout(\inst|PC[1]~15 ));
// synopsys translate_off
defparam \inst|PC[1]~14 .lut_mask = 16'h5A5F;
defparam \inst|PC[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N13
dffeas \inst|PC[1] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[1]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1] .is_wysiwyg = "true";
defparam \inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
fiftyfivenm_lcell_comb \inst14|addr[1]~1 (
// Equation(s):
// \inst14|addr[1]~1_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [1])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & (\inst|PC [1])))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst14|a_read~q ),
	.datac(\inst|PC [1]),
	.datad(\inst16|addr_int [1]),
	.cin(gnd),
	.combout(\inst14|addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[1]~1 .lut_mask = 16'hEC20;
defparam \inst14|addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
fiftyfivenm_lcell_comb \inst|PC[2]~16 (
// Equation(s):
// \inst|PC[2]~16_combout  = (\inst|PC [2] & (\inst|PC[1]~15  $ (GND))) # (!\inst|PC [2] & (!\inst|PC[1]~15  & VCC))
// \inst|PC[2]~17  = CARRY((\inst|PC [2] & !\inst|PC[1]~15 ))

	.dataa(gnd),
	.datab(\inst|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[1]~15 ),
	.combout(\inst|PC[2]~16_combout ),
	.cout(\inst|PC[2]~17 ));
// synopsys translate_off
defparam \inst|PC[2]~16 .lut_mask = 16'hC30C;
defparam \inst|PC[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N15
dffeas \inst|PC[2] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[2]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2] .is_wysiwyg = "true";
defparam \inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
fiftyfivenm_lcell_comb \inst14|addr[2]~2 (
// Equation(s):
// \inst14|addr[2]~2_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [2])))) # (!\inst14|a_read~q  & (\inst|PC [2] & (\inst|state.fetch~q )))

	.dataa(\inst14|a_read~q ),
	.datab(\inst|PC [2]),
	.datac(\inst|state.fetch~q ),
	.datad(\inst16|addr_int [2]),
	.cin(gnd),
	.combout(\inst14|addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[2]~2 .lut_mask = 16'hEA40;
defparam \inst14|addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
fiftyfivenm_lcell_comb \inst|PC[3]~18 (
// Equation(s):
// \inst|PC[3]~18_combout  = (\inst|PC [3] & (!\inst|PC[2]~17 )) # (!\inst|PC [3] & ((\inst|PC[2]~17 ) # (GND)))
// \inst|PC[3]~19  = CARRY((!\inst|PC[2]~17 ) # (!\inst|PC [3]))

	.dataa(gnd),
	.datab(\inst|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[2]~17 ),
	.combout(\inst|PC[3]~18_combout ),
	.cout(\inst|PC[3]~19 ));
// synopsys translate_off
defparam \inst|PC[3]~18 .lut_mask = 16'h3C3F;
defparam \inst|PC[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N17
dffeas \inst|PC[3] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[3]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[3] .is_wysiwyg = "true";
defparam \inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
fiftyfivenm_lcell_comb \inst14|addr[3]~3 (
// Equation(s):
// \inst14|addr[3]~3_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [3])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & ((\inst|PC [3]))))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [3]),
	.datad(\inst|PC [3]),
	.cin(gnd),
	.combout(\inst14|addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[3]~3 .lut_mask = 16'hE2C0;
defparam \inst14|addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
fiftyfivenm_lcell_comb \inst|PC[4]~20 (
// Equation(s):
// \inst|PC[4]~20_combout  = (\inst|PC [4] & (\inst|PC[3]~19  $ (GND))) # (!\inst|PC [4] & (!\inst|PC[3]~19  & VCC))
// \inst|PC[4]~21  = CARRY((\inst|PC [4] & !\inst|PC[3]~19 ))

	.dataa(gnd),
	.datab(\inst|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[3]~19 ),
	.combout(\inst|PC[4]~20_combout ),
	.cout(\inst|PC[4]~21 ));
// synopsys translate_off
defparam \inst|PC[4]~20 .lut_mask = 16'hC30C;
defparam \inst|PC[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N19
dffeas \inst|PC[4] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[4]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[4] .is_wysiwyg = "true";
defparam \inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
fiftyfivenm_lcell_comb \inst14|addr[4]~4 (
// Equation(s):
// \inst14|addr[4]~4_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [4])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & (\inst|PC [4])))

	.dataa(\inst14|a_read~q ),
	.datab(\inst|state.fetch~q ),
	.datac(\inst|PC [4]),
	.datad(\inst16|addr_int [4]),
	.cin(gnd),
	.combout(\inst14|addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[4]~4 .lut_mask = 16'hEA40;
defparam \inst14|addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
fiftyfivenm_lcell_comb \inst|PC[5]~22 (
// Equation(s):
// \inst|PC[5]~22_combout  = (\inst|PC [5] & (!\inst|PC[4]~21 )) # (!\inst|PC [5] & ((\inst|PC[4]~21 ) # (GND)))
// \inst|PC[5]~23  = CARRY((!\inst|PC[4]~21 ) # (!\inst|PC [5]))

	.dataa(gnd),
	.datab(\inst|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[4]~21 ),
	.combout(\inst|PC[5]~22_combout ),
	.cout(\inst|PC[5]~23 ));
// synopsys translate_off
defparam \inst|PC[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|PC[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N21
dffeas \inst|PC[5] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[5]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[5] .is_wysiwyg = "true";
defparam \inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N2
fiftyfivenm_lcell_comb \inst14|addr[5]~5 (
// Equation(s):
// \inst14|addr[5]~5_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [5])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & ((\inst|PC [5]))))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [5]),
	.datad(\inst|PC [5]),
	.cin(gnd),
	.combout(\inst14|addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[5]~5 .lut_mask = 16'hE2C0;
defparam \inst14|addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
fiftyfivenm_lcell_comb \inst|PC[6]~24 (
// Equation(s):
// \inst|PC[6]~24_combout  = (\inst|PC [6] & (\inst|PC[5]~23  $ (GND))) # (!\inst|PC [6] & (!\inst|PC[5]~23  & VCC))
// \inst|PC[6]~25  = CARRY((\inst|PC [6] & !\inst|PC[5]~23 ))

	.dataa(\inst|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[5]~23 ),
	.combout(\inst|PC[6]~24_combout ),
	.cout(\inst|PC[6]~25 ));
// synopsys translate_off
defparam \inst|PC[6]~24 .lut_mask = 16'hA50A;
defparam \inst|PC[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N23
dffeas \inst|PC[6] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[6]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6] .is_wysiwyg = "true";
defparam \inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
fiftyfivenm_lcell_comb \inst14|addr[6]~6 (
// Equation(s):
// \inst14|addr[6]~6_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [6])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & (\inst|PC [6])))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst|PC [6]),
	.datac(\inst16|addr_int [6]),
	.datad(\inst14|a_read~q ),
	.cin(gnd),
	.combout(\inst14|addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[6]~6 .lut_mask = 16'hF088;
defparam \inst14|addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
fiftyfivenm_lcell_comb \inst|PC[7]~26 (
// Equation(s):
// \inst|PC[7]~26_combout  = (\inst|PC [7] & (!\inst|PC[6]~25 )) # (!\inst|PC [7] & ((\inst|PC[6]~25 ) # (GND)))
// \inst|PC[7]~27  = CARRY((!\inst|PC[6]~25 ) # (!\inst|PC [7]))

	.dataa(gnd),
	.datab(\inst|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[6]~25 ),
	.combout(\inst|PC[7]~26_combout ),
	.cout(\inst|PC[7]~27 ));
// synopsys translate_off
defparam \inst|PC[7]~26 .lut_mask = 16'h3C3F;
defparam \inst|PC[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N25
dffeas \inst|PC[7] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[7]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7] .is_wysiwyg = "true";
defparam \inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
fiftyfivenm_lcell_comb \inst14|addr[7]~7 (
// Equation(s):
// \inst14|addr[7]~7_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [7])))) # (!\inst14|a_read~q  & (\inst|PC [7] & (\inst|state.fetch~q )))

	.dataa(\inst14|a_read~q ),
	.datab(\inst|PC [7]),
	.datac(\inst|state.fetch~q ),
	.datad(\inst16|addr_int [7]),
	.cin(gnd),
	.combout(\inst14|addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[7]~7 .lut_mask = 16'hEA40;
defparam \inst14|addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
fiftyfivenm_lcell_comb \inst|PC[8]~28 (
// Equation(s):
// \inst|PC[8]~28_combout  = (\inst|PC [8] & (\inst|PC[7]~27  $ (GND))) # (!\inst|PC [8] & (!\inst|PC[7]~27  & VCC))
// \inst|PC[8]~29  = CARRY((\inst|PC [8] & !\inst|PC[7]~27 ))

	.dataa(\inst|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[7]~27 ),
	.combout(\inst|PC[8]~28_combout ),
	.cout(\inst|PC[8]~29 ));
// synopsys translate_off
defparam \inst|PC[8]~28 .lut_mask = 16'hA50A;
defparam \inst|PC[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N27
dffeas \inst|PC[8] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[8]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8] .is_wysiwyg = "true";
defparam \inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
fiftyfivenm_lcell_comb \inst14|addr[8]~8 (
// Equation(s):
// \inst14|addr[8]~8_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [8])))) # (!\inst14|a_read~q  & (\inst|PC [8] & (\inst|state.fetch~q )))

	.dataa(\inst14|a_read~q ),
	.datab(\inst|PC [8]),
	.datac(\inst|state.fetch~q ),
	.datad(\inst16|addr_int [8]),
	.cin(gnd),
	.combout(\inst14|addr[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[8]~8 .lut_mask = 16'hEA40;
defparam \inst14|addr[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
fiftyfivenm_lcell_comb \inst|PC[9]~30 (
// Equation(s):
// \inst|PC[9]~30_combout  = (\inst|PC [9] & (!\inst|PC[8]~29 )) # (!\inst|PC [9] & ((\inst|PC[8]~29 ) # (GND)))
// \inst|PC[9]~31  = CARRY((!\inst|PC[8]~29 ) # (!\inst|PC [9]))

	.dataa(gnd),
	.datab(\inst|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|PC[8]~29 ),
	.combout(\inst|PC[9]~30_combout ),
	.cout(\inst|PC[9]~31 ));
// synopsys translate_off
defparam \inst|PC[9]~30 .lut_mask = 16'h3C3F;
defparam \inst|PC[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N29
dffeas \inst|PC[9] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[9]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[9] .is_wysiwyg = "true";
defparam \inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
fiftyfivenm_lcell_comb \inst14|addr[9]~9 (
// Equation(s):
// \inst14|addr[9]~9_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [9])))) # (!\inst14|a_read~q  & (\inst|PC [9] & (\inst|state.fetch~q )))

	.dataa(\inst14|a_read~q ),
	.datab(\inst|PC [9]),
	.datac(\inst|state.fetch~q ),
	.datad(\inst16|addr_int [9]),
	.cin(gnd),
	.combout(\inst14|addr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[9]~9 .lut_mask = 16'hEA40;
defparam \inst14|addr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
fiftyfivenm_lcell_comb \inst|PC[10]~32 (
// Equation(s):
// \inst|PC[10]~32_combout  = \inst|PC [10] $ (!\inst|PC[9]~31 )

	.dataa(\inst|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|PC[9]~31 ),
	.combout(\inst|PC[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC[10]~32 .lut_mask = 16'hA5A5;
defparam \inst|PC[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y23_N31
dffeas \inst|PC[10] (
	.clk(\inst15~clkctrl_outclk ),
	.d(\inst|PC[10]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(!\inst|state.fetch~q ),
	.ena(\inst|PC[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10] .is_wysiwyg = "true";
defparam \inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
fiftyfivenm_lcell_comb \inst14|addr[10]~10 (
// Equation(s):
// \inst14|addr[10]~10_combout  = (\inst14|a_read~q  & (((\inst16|addr_int [10])))) # (!\inst14|a_read~q  & (\inst|state.fetch~q  & (\inst|PC [10])))

	.dataa(\inst|state.fetch~q ),
	.datab(\inst|PC [10]),
	.datac(\inst16|addr_int [10]),
	.datad(\inst14|a_read~q ),
	.cin(gnd),
	.combout(\inst14|addr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[10]~10 .lut_mask = 16'hF088;
defparam \inst14|addr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
fiftyfivenm_lcell_comb \inst14|addr[11]~11 (
// Equation(s):
// \inst14|addr[11]~11_combout  = (\inst14|a_read~q  & !\inst16|addr_int [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst14|a_read~q ),
	.datad(\inst16|addr_int [11]),
	.cin(gnd),
	.combout(\inst14|addr[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[11]~11 .lut_mask = 16'h00F0;
defparam \inst14|addr[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
fiftyfivenm_lcell_comb \inst14|addr[12]~12 (
// Equation(s):
// \inst14|addr[12]~12_combout  = (\inst14|a_read~q  & \inst16|addr_int [12])

	.dataa(\inst14|a_read~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int [12]),
	.cin(gnd),
	.combout(\inst14|addr[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[12]~12 .lut_mask = 16'hAA00;
defparam \inst14|addr[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100001C80E40000000001999801002126614200045821C89B8010001100240018010A072000000484209A8000040;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3] = (\inst16|addr_int [14] & (\inst14|a_read~q  & (!\inst16|addr_int [13] & !\inst16|addr_int [15])))

	.dataa(\inst16|addr_int [14]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [15]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] .lut_mask = 16'h0008;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hF4A4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3] = (!\inst16|addr_int [14] & (\inst14|a_read~q  & (\inst16|addr_int [13] & !\inst16|addr_int [15])))

	.dataa(\inst16|addr_int [14]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [15]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] .lut_mask = 16'h0040;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3] = (!\inst16|addr_int [15] & (\inst14|a_read~q  & (\inst16|addr_int [13] & \inst16|addr_int [14])))

	.dataa(\inst16|addr_int [15]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [14]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] .lut_mask = 16'h4000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~7_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~7_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|mux2|_~7_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hEC64;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3] = (!\inst16|addr_int [14] & (\inst14|a_read~q  & (!\inst16|addr_int [13] & \inst16|addr_int [15])))

	.dataa(\inst16|addr_int [14]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [15]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] .lut_mask = 16'h0400;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y2_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = (\inst16|addr_int [15] & (\inst14|a_read~q  & (\inst16|addr_int [13] & !\inst16|addr_int [14])))

	.dataa(\inst16|addr_int [15]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [14]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 16'h0080;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hF4A4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = (\inst16|addr_int [15] & (\inst14|a_read~q  & (\inst16|addr_int [13] & \inst16|addr_int [14])))

	.dataa(\inst16|addr_int [15]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [14]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 16'h8000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = (\inst16|addr_int [14] & (\inst14|a_read~q  & (!\inst16|addr_int [13] & \inst16|addr_int [15])))

	.dataa(\inst16|addr_int [14]),
	.datab(\inst14|a_read~q ),
	.datac(\inst16|addr_int [13]),
	.datad(\inst16|addr_int [15]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 16'h0800;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~5_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~5_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~5_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hE6C4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~6_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~8_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
fiftyfivenm_lcell_comb \inst14|a_data_latch[15]~0 (
// Equation(s):
// \inst14|a_data_latch[15]~0_combout  = (\inst14|a_read~q  & (\inst14|a_ready~q  & (\inst16|rd_en~q  & !\inst1|altpll_component|auto_generated|locked~combout )))

	.dataa(\inst14|a_read~q ),
	.datab(\inst14|a_ready~q ),
	.datac(\inst16|rd_en~q ),
	.datad(\inst1|altpll_component|auto_generated|locked~combout ),
	.cin(gnd),
	.combout(\inst14|a_data_latch[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|a_data_latch[15]~0 .lut_mask = 16'h0080;
defparam \inst14|a_data_latch[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N25
dffeas \inst14|a_data_latch[14] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[14] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC300100400488244C00008A5688880410232224004C15286448988010001120255814C52201200000148432AC8093240;
// synopsys translate_on

// Location: M9K_X73_Y43_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hF4A4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~12_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF588;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hADA8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hDDA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~11_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~13_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N11
dffeas \inst14|a_data_latch[13] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[13] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y1_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hADA8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y8_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~15_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~15_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hEC64;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y3_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C50010015B11D88F88008A7BD23224F702A4C8898FC08F24D100054A572803501510CBA348452D0B4191E5A810236D94;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hEE50;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~17_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hF588;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~16_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~18_combout )))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF3C0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N13
dffeas \inst14|a_data_latch[12] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[12] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E01001006AEA4A525120135AD04C5495903791526D4C135576A5750A5209732AEE227D17E34A88FA3E36DB36ECD9B7B80;
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hAEA4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hAFC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF4A4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~20_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hE6C4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~21_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~23_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N23
dffeas \inst14|a_data_latch[11] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[11] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y7_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C010010000000000000000000008000000210000000000002000000000000000000000000000000000040000800000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hEE50;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|mux2|_~27_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hE6C4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y49_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hAEA4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~25_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~25_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hEA4A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~26_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~28_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N1
dffeas \inst14|a_data_latch[10] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[10] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~35_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hDC98;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~36_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~35_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~35_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~35_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hEC64;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y2_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C1201007FB903C81DA00AFDEF7F76DBE021000040040AD4A0800102B00A81000400080185C200280A040114800000034;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~37_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hFA0C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~38_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~37_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~37_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~37_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hCFA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~39_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~36_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~38_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hAFA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N21
dffeas \inst14|a_data_latch[8] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[8] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000001000000000000000000000000000000000000000000000000000000000000000000000600000004000000004000000000000001100000000000000000000800048000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000002000000000000000000000020018000000020000000000000000000000000002002080008000020000000200200000100000000000080001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000020000000000040000000000000000000000000000000000000000000000000001000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000004000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009010000027413E000000000080000002FDDDFBFB011227936467D4FF5447FB0FB4000100002D0B4041A02800024800;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~42_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hB9A8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001080000000000200000200000002002001004000000040003008000000000000200000008000002000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC0002050020010000000000020000000000000000000000000000000080242020200008080992484861260303920C38000000E00100300000604000028800000AA000012A5004010800400003000000A0000418400043400000B80000A00004E010004000600000000000000000000000000000000400000000000000800000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000040000010000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000001000800001800000000100000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000001000000140080000000000000800000000040000000000080000000000820000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~43_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~42_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~42_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hEA4A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~40_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hE5E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~41_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~40_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~40_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hF858;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~44_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~41_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~43_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFA0A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N7
dffeas \inst14|a_data_latch[7] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[7] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y38_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y50_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~45_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hAEA4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~46_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~45_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~45_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~45_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hDDA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000001C040CFC0C463838E00041F000101E10180003041010404104104104104104C10400100040010004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000000000061F00047F865E0187A0047C0DF80103E00A6433333333333333333333333304CCCCCCCCCCCCCCCC11020816800044180000010100001C100400C02040092C180100410000013C000063000001F000011C000102000004180000C18100110000261300061C204110C10461C1021E00007A0007D000461000001888000989881078804003C04003E4007E4807E0100C000000104104104101010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F82047C0011F0841781053C0094F0014090000020002000008000000000000000000000000000100080080000000000000000000000000000000800100000000000000000000208F9FFFCFCFFC03FFFFFF1FEFFF8CFFF3FFFFFFFF023FE21FFFFF8FE039FC0104DC0C4041F5183DBE38037C00041700078F48F8068C7C0811788020F01F80400C903010324030100430C0101010C0C0400404010C0109;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000881007FBB7FDBFFE0040000081120002FDDDFFFB6112279B6455C4771589F852FCCCCADC6D52D4B04219480002481C;
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000010000000002000000002000020000000000048400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0400020040000000000000000000000000000000000000000000000000000000000000000000000001208001144901190C202041C200000048000000020800000000000001800000018000000000000000000000000040184001260010C8C00003240801210411040000E100027904424E64400336600B4980002012002048000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000100000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h000000000000000000000000000000020002000080000000000000000000100000400000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800004A0C802080208082008302040810001085001803000030001000300440104013210400041000000000000000000880089430F41C3F3C77E9DF8607E1007E0007F0073C1CE3833C40FFCF13898F24DC2124006490081815440244814910240009500042044800648120A40150008902424800900082C00242021242020802020002000000000000000000000002000000000200004000004000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000420000020002000000A020000003100000400008000000040080000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000124904051219013A482000301208003042080024100200000046600000C040000020040000000804000002000000000000000000080000040082400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~47_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hF0CA;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000196070010F7B09D81C0042C3F2761E0000C63270DEE01318CE6DC604CE04DA1C712380E6670F48E48CE3782498223C2C91C98026F1C039906022640600094190402418210090724041992400064E080E4E090404182404001000400000410080800C100800030008000000300320000000024000000104040000104380100000E4040000003040400000041260030133800200030E000000008038200000000020010120000000008000800000002400800000000000000000000000004000000000000000000000000000000200;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h20200000002000000008080000000000000900000000000000000410000000000000000000406100200012800010400000000200001048000000000000000330090000000000000000000000020000000000000000800000000000000000000000000000000000000000000000013290014ACF1812DC7D2400D2516868621A1886218842108408408408401000040404210101010000002003410081404000416113063643041984A60005440D9A15484C20D5A84BCE3120A00104CE04ED53060884A419A4A84803410B3344C84B012380A6019CC884008204800000084000000034800000010840100080000000000240000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h000000000000000000000010200000280010A03002100800006020000C000000000000000000208000020000000020202000000008000000080000400000000040000C000000000000000000040030D913800028604804020010C8300238401002000C3880042000008820004200000C2080000008000000000000000000000000000686868691A5081081081081081081000102010001000100010001000100010001000100010001000100010804201080420100010000000000800020000810240000004000000000000000000000000000000000000180DB0033866CCC1CCAB3960C0240000C210130010C00224A48000300968000000000410000300000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00C4C020000000C8080001000000002000000400008000000000000002000000000000000000000000000400000000000000000000000000200200200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000800010080000000000000000000000000000000000000100524980E219D3C018D060079191C65715FC051F001464710197040641F145F101CF101C7F011FC031FC091FC011FE045FF897800040000000000000000000000000000000000000000000000000000000000004000000000000000000020000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~48_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~47_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~47_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~47_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hDAD0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~49_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~46_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~48_combout )))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hF3C0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N29
dffeas \inst14|a_data_latch[6] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[6] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~50_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hDC98;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~51_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~50_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~50_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~50_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hE6C4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h03052D5544A480340010800400024208010864201627861B89B0826AAA08020A0820A00A00AA10820AA8282A008002830B230484324EA586256504C3A830395964AE2A153C796480F2547E564A4CDD27D174A6691BE4C12E60E944C7E500010513D082E44D0434301A811CB6E8B74ECD294CAD4EBD06AD3AF7A90BB87AD06DEFDF7CEEDAECA0AD6B3094AAD2664256AB25661582B25653540B5D3041D0C29605AD00B6960250A61BA0A6969BAA099683A6B661A08070B71A1AE06A120EA4C04C7333040136C00E108C013090194C200000214121200100004025842C0601801960A4308002600A4290B28001AC80020B20803A00DA868020E0080004290A19A5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h414000001415056580414169542500581A59A580020090AA9805AAAA9AA82A82A86B42840820012501488452928A4A50220244129292894B400414800D49013A54800948009452942040200401505410402565095594001A050A5056505095A5A50A010982A82A5ADACAA82086A4B5480468D3085E0EF22012AE69CD4D435350D4250962D8B40B40B40B41D0302C6C6C6B1B1B1AA6CC0820B44405335356CA228908B222E3AA4193441A094C8024B4C02830D4A9338A36D1006698E9E2C05A91100C88852F960017F9C407D6EF1110E3E7246AB2618ECFD8E1DEBDAD650B5AF6B580352EB5AC212A4AD69D16A5AF6BDB0A7EF6BDEFEBDAFBF7FFEFFFFFFFFFFF;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFBFFFFFFB7EFFBDEFF2AC9A48810C9889102901A9104A850540120024804020904C85040155210655004241045415530850415542D094142426960506960A5A11AA690A690AAB33A9A81824834A41601402D55D1494716A2D24892A48AA0A1312D0050A912814205252A91485525340520A1504285002854010035495508550A54D4D4D0C0202900901940841801802A84200002800A800A80028002800280028012800280028002000A80028108040010804A800A814280500010948403012EDAEFB6EBAEFB7BDEFB6DEEFBFBEEFBEFEFFBDFF6FBEE142020780A4C98D22C84913285E325816041400900064242190654D910556940664440A24045A640;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h0A6412412D21524548514A212B4801052B44A8A4953014001284014B415210005004D400554554156A44A948952B50AD40A10001021409501541540100000000081020009100000000000020000002000000080000000000000000000000000440C00000000000000000000010200000010128242030C46FDD3EFEFC76CEF9FF3FEEF9DF33F6FDFFBBF77DEFB9B621A782701470220A65231C09E378203D8F449F3524C8C0CC921D825809488F489304A920C29382A80922D08429884A6232810EE0F72C3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFCFFDFFFFFFFFFFFFFEFFFAFFFE07FFC0FFFE01FFFDFFFBFF7FFFBBBFC63F7B61B76E33B76EDFBFBB6E;
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010400110200012014155540000010555554001055555800001595410900801054006AAA802A8A0AAA800AA0AA811296FA012EB10A685200B4200B7811ACB41CB42046B490BD012BE306011B0028DA418B620000342F020018B1824421430408531601C201801001000000050804001000000041040010006800205180000421EB6BEA07AA9A9A800002A82000A0A000AAA00AAAC200AA88002BA30005ADBDFDB1A6B4BFA2D6D2DBE;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hE2F698DB8F6F69ADBCF6FE9BDBEFEBEDADBEF6FFFAFB6FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFF6C851C6CF69E2CF3219F97E399FF46F69DB1CB7DF4D17FFDF7DB63FF69DB60BFFF36FB7FFDB6DFFFFFFFDFFFFFFF8242AA784A3AA1B273A5D846A130C92D9B3A83EAEAB07D7DA7BC0CEACCBD30D4FD08740E96C8CFB094528B8C29C1FD60001F4F781F818C6F403C03630341D00070D5800560100007400040340000001420000005A0000042A00047BA7B7AA96AAA42A8000000A00A0AA08200AA000802AA0000A80000001AEC3FFF3FBFFFFBFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE27F0FF1FEFFF8F9FFCFFF8F9FFE33FFE241FFE2FFFF3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFE323FFF3FFF900FFE7CFFF913FFE71FFFC3FFF0FFFF0FFFF0FFFE01FFFECFFF03FFF93FFFBFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF89989FB38390954149050D0564143004941910681A67220685CC00248244624482498128892452C93349EF7FDFF7FFFFFFFFFFF77FF348AC389A0C18B982E60A5984B0987A11CC58024050D0121070CC61CED598774C49FFB2285757E03135917C248F303FF61BFD19F392FFB33EDD13FC0EFF62FCBD33F06FFF7C7FF9B9FDC93DFDF3FDFDFFF97FFFFFFFFFFFFFFFFFFFFFFDFFFFDF7FFDFFFFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CFFFFFCFFFD7FFC8F1FCE66FE3CA4FFFF3F03C0F81781F23E0F89F87EBE3F8DE7F7FFFDFDFFFFFFFF14001681A5A05600700BEB681E8438043AAE81A00A802B00A803A00A00A8028002C01F01860FF9D8DF7F7DF63FFFFF7DF6FFFFFDF7FFFFFFFFFFFFFFA8C4B9A1090E6C90053EF1828167BF8A0167BF878B416CFB783F3FFFC763AF8FFFD7C2F8FFFF75BAFFF3DD6DB7FFDF7D8DFFFFDAE1B1FFF1B8582FDD7EDF7FFFFEDFFFFFFFF9D0950970B709B004182A42A6E862B3AA6A6C9DA6C2B82A82A82A802A82A42AA1AA0AEC81D34D2401304B2493485120636404D00A0C00842020080248000140B01;
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hDFFFBF7EFFFFDB76EFEEDB0D86140D90974841400D96136550596486D04D81966990425909A65E9642029A082A84206DA6009845FBBB376EFFFFBBFFFFFFFBFFFFEFFBFFFFFFFFFFFFEFFFFFFE219C04AC08D4E447A4B181BDAA778637506E7EFA7BE9EEBAEBAEBAEBAEBAEEBAEB6BADAEB6BADAEB6B6B6B6B6B6B6BFFEFFBFFFB7FFBFFFFFFFFFFFFFEFFD806ED90800D90002C42420D00082F908210C20A1018821280020122402DA48021000A0B20084A0004842481280000100240800040804040120411524000024012004012000002008049242012409080201000050042414010054155505554155500005401096416940165D00682820802680AA82A;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hA2C20802A80B32C210D02C3353CED60CC98F4E58C1B9711999999999999999999999999BAEEE6EEEF672EF66AEA2CD3CB834B1A280620600A818182481A20C09120AC010A34A248AA52D92112C34D4024012C861123218EA35712408C59A300C586A02364F512399A0AED2A6BB1A9AD36EB535935CD575CD39708D381C24C519024050102205E88975890965F8B61380617C2246B690A6AAABA2AAAA2828ADACACA1284B20CAC02100500500100040210004010804001000401401000400100000A401000199421AC282A508029A00A900000842000082900000B2080212E0001368000001800400000240100092100090040024010594100090040001090000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h424010009090009090024260A424220090880A00020A0248002480249002492124B002400124241000100050400002004A4040000208416000820080810303004D36414C0134D954100553655042414D954109010D9641084996596AAAA184A0AAA497204221218384B588CEE224A1D0948739D08FE78D001DE083F24FF00FFCFF317CF33F9D7E227FC09F017F19FF3FF9FF823F8C3E49FFA03E67FE087E0EF8DFE127E3B0EC06E30C1796040000004090040C4031301451000100000010A54005600052140C5714E8F830918A604EA343550390D31828ACA7095294142352123388C15E81286120ACD12604A0A0C004B029A61A84A0A64212C009A806498282;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E841003FBB5FDAF7E00EF5AF7F77FBE02DDDDFFFB00AD421B40337ADEE888025048CCD8DC200280A1F455E935324837;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~52_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hADA8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~53_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~52_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~52_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hF588;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~54_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~51_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~53_combout )))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hCFC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N27
dffeas \inst14|a_data_latch[5] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[5] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~55_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hCBC8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~56_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~55_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~55_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hF858;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h280040810000248910112482E38A4AB1A8CA76A538F02E8AAA8ABD9529BA66E9C66DB5A58759A161A5046596D54130005162580E8545C8B1000046000000042000100400000000000010000003E623D10319E36F5154D8EA8C51265873BBB5D14C0D20379778E79F3B67B53DB6F45D51554DC7577CDC5C94D4949C940010040004800400000000000001002161517B66816C34D3AD69928D5650696F2325B58321672F634D92E5AADA4B6CDAFB3776D9373403EB6BD362D9C7FFEFFDBF7FFE9E7FBFBFECFBEE8DBFFFFC9FEDFFBFECFFFFFDFF7DB64B5FCD866C10426999DADA95B2AB4DDA2AAAACAAAB6AAAD999AA66C69A696A669A2999656D966596155655;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h452D34CD55B1DC8DEBCAD16DAE194BA3D17B392C9473B84677FEF6FEAFF6EEAEEAAAAAF8821191210B8D54B150103D464E8B064C551DDCBF0EE67BC94E58F4D55DE558F352D2EE3392D69D6AD68332F1BDAD349E2DAD2759F20CEFAE80708EF82A10AB7BF2C8CC6B5B517D792981E5BB85474B5C8D2F889AE60CEF5263B7845BFA77039EB3DC4F9A264A8A3C00938D90909CC992C57276FE58E8F7D87A3C5C5D5549D53553555B01CC9CE833BCCAF3068CD223C58E266989E66A6F5BBE66D999D95A6799986FED8535E55ABE6D679B569BDB9D0DB1BB457B9B934D36CD811B332C95EE48B0CCCB6D6A55BA6A956C6AD56C9BB55B36EA6A6CDD6D9B2562D6E9D8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hA5A268916969996A6A9D859B58DADD936371B5D33D3579B7FFDB71DA67FDA6DCD207FDBFFE91D3EE7FCFF88F3FFFFCF7B5AF3FFFF5F3BE1FFF75FE7F46DA9A19B2A1B2A966CBA6AAA99AAE8AAAA5A6AA2AA296E6A229A6963629A6955518235355534346BCF0AABEE3A31FF78D612A64836EEAD0218DD086B1075124130FD0A73089942C14A6D59482224536904252E5365259D577C0961039C09840971D901B20D2E45419DB2D5255491070CF551611DDD343346C554200774CFE5FED4E3A1FF23DE50C61C40E01CE09F19C062A364B3B4CE21DC665548B13331485532A2F53465BDB641256BD553A2EA88A696CBAAAEE4A1A00AA7FAB2C28B29EA34BBA2328;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E82100000E7473E8000A75AB6F6EDFE02FFDFEBDF00ED639F6CEFFEFFFD45FB1AB44003007D7FDFF0F7FDEA42448862;
// synopsys translate_on

// Location: M9K_X73_Y4_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFEFBFFEEFD9FCEDA6A6AAAAF777B2DAAAAAB776DAAAAA666666A6AA696996669AA66155566557595556E155355520F7E12B1A16D4F5CBADB8B05BB0183B72CC59728E150C564335428D2A806DCDC28090280451028595B0400400200B3A02114FE84987833B34336DED948CA91DAA329999899B29E6E789DD67659E866609A581494159855676566A665565B99595BBB555335550D3B5545CCD450DD0B636222A0D9D44079A3BF521;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h9183F07411109F51471903E42430141A72C109000504900000000100000000000000000000000400AC1121BC2CB1FCB422841A65884188379F43074D9D37C10F1E3CD0429CFCCB40811F1E93065F3001042230002120AEEC7D4871585842697A0985A1E618E2CA7148133E6A8412EA2736272DD39DAB03CB1A0079224C505C7EC073002A02827680A88400584090A040CC8024B229A60C2A82CA87292CC8A766030A6666672A59BB995A5B9999E55999A0454485569557A556ECEE195BB5955B6D39553334E55533B354CCDCEE0512C000C0400004004040000000000000000000000000000000001A76429D76897E2B564895E2B57089072A914888B562ADA0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h895650A1A02810A620029A8508881808A080606018400515009040352D428840AA100AD10025000200008000010000002AD26A914C9244B15496553255D26552ADD44D5509D54AB551AA45A351AAE5229556AF328855A988106D5054EC0340CD050D05B294D7861FAC7E4BDEA48EF2280C0CC59ADADBC4CA2BE86328880028382C5FDFD7FDDD7559D75D117554B01DD80F4906B053DB01B72CB271DEE2283FC5D16CF56DF87B026E0605122AFE9A63D4DE7F380A3181A1ABD8D996C003D74BD2A5AE968D00712E20B94062518873C02E6156A9C0D24CDB85047B0484A9DEADA5B22DA4B72CA924A6E904A46FBEA504B360A4A120A525366DA4272DB56425C524;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hB565246DA5276DB56565D525656526656D266CA12B5C9B2154E98F6643D42560359142F3050819031443C430845105005C0446492001C10522210104161AA6A39675B5929998B24149E714244C24551375B5556541B54E453953154454D6D73A0974810403470C1C70C541151871F1041030C00010000000000983308DAD002B301690D0371FAC34477E0C94C40F64ADA07C80EB4208C022900010481120102C3428811B0DB4C1432CB438404BF67C1002AD23D54A3A5AAC40505AA04040806396A96894896499A6655F55916054C55959B62590D46D54556D56ED56D5AD57255B513460CB09BF2CFB4DB6C27AEDF989B922E1531310225533145B0CCF2934CE;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~57_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hDC98;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h4CCAD2AABB5B670AD630399AE465A59667961E598C58610416494F9D55966595B6595935B955836D9556D455334CCD4C34F6D95F93301A7754D369B824D3363CDC0626E103591CA805468CA3CC911A934D2041B2C34BC265CE34608D48FF9885698D658B16366B1E75C8F75121A0C852EBBB4AEA805973C908578C4C0725F204100303251B569A94C3EFD2CBB987ABC9FD992A44DF9DAAAA6421A9A609335B9B1099169B17B2D43CAB6E63505296DBCA5D45B26ACE03502AA2379635688234700ED6D666C05B5D34AF2DB5176375256B5005A56AA264B91BA53C14959D9C66DB52F4C1F4CEE993D6B8B56DEB75D55B9D5B56453585616D750B3CCCCE5F15515A;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h2566766E7236A8B8196A5296AABA99A2459E1CA645996955666145956554D54D56130D40E858E2F8A637B2944472A1985D3D962554AA65202B5A22ED022B5AD8C9113AB5336BACA46966D99AA72DAB2DD2A9AA96AA6A2653989B6AAAADA9AA5A5A9598944D5655851B5554D34153BCECC7B39951C49260345C5026199998E266391657B52D4A94AD08928C22CB771696AD4D456CC71A7C53387A63546E915CB6341A0C110242BECEA4812400BDD5113C468B4C48DBE03179F992B7F0993CF92BFAC7723C978682D50284E527442F5E162D97D405131338718AB142C760FCD50BDAAB25FD5E4FE6DDCFF701EDFE509536BF810942083C25040800300000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h000004000000C810043281C4A435526F3D256B6523A13AD74AAD352AC5B2EC9752894A489AA536CA35AA0A9A3DAAA17536A61B9A6AAB21AEE765A29A39A99B58695805516158D15556C555520076963312563E78884E26BA511D89A7291A749F5E4E40FA0F46EC0F3DF89CC446B0A29883C0B301089048C8C02A62C8CAB6A2F1AAF529B999BDA17B9E7FE7EE3FF1EF7EFFD073DBC7F87EF07EF07EF87EF87EF87EF87FE87FF87FF87FF9FF707F717CE7FB7FEE7FB07FF27C3C7F8FBFEF02433817113D14F9BD59048421069A110404110410100420090451D1529205A4B54AED8F7AC4483A84E8441402A08AA8A93291655000A5FDA0A53F28BB0902BFAA19B9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hF503ED3DD2DEAD3924AE25DE84B7F2FAC43B571B628F232A042922B030A92CA8A8CA2BCCAABAABEA953A5217805687023E1EFFFEFD63F487C8BCA3DEFBFFFFFFF7EFDFFF2CFFFFFFFFFFFFDFFFFFFDFFFFFFE7FFFFFFFFFFFFFFFFFF7FFFFFF9B837FFFFFFDFFFFFFFFFFFFFEFDFFFFFFCFE545B5C532A5009E5050029390601E0044F20FC0A0200440882105652FAE9A4E79865A285B5A6B9DDA7FAEC28EE707A800E4610505D4401141823AB2A44D3955DDC6AD414584804E388A7304B7C2148440624F214300030401000001000100010001010620040021000500014000700038001C8000B8001680000000D0090005D402501869A48908C4A9120404491;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~58_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~57_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~57_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~57_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hBCB0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~59_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~56_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~58_combout )))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hCFC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N17
dffeas \inst14|a_data_latch[4] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[4] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~60_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hDC98;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~61_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~60_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~60_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hDAD0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hE008F3E7480CAFAF785FBDFA56FDB54650358373870DD075957700AA084194123D60C2CE5C3691AE531FDD5C65AADA3E9F01FFF91CAAFB9788A8F52620A1870422799C2222248121227488A823F8C77B4C33B8D675A188966689BA3AD615D36AA2629A896C1F59E4CCD99ED34D1DF2FFFBE33D9C8133F77EBEFEF6FE4A584E424ECA4E4A624A4202021382A833AA845A42D24F3BD29738FAA9D0AE88419E4B2606D0C95EF27C815544153354FCD0125760D0B7E9198B60C49AF6C2D88C33F7B7530E3D25D2C2281DD55532C0663C85D6DB68741F2199DDA1AD40B2C3956D1505624554B005D15593D9343669094A49193B26A6CB5B6C1A964D4176674C9164DA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h42039A665A2E6CAFB5AF0E2F0E3574D1B006347A3D40929888232B03720B33F1177777257D67E43222AE809BD77DD376686E4C99779CE94A51C7B699F93BF77C5C93747304A451D10765726A71CAEE2DA85B339AEFFCE61E96C1DBD3FBB05FA746CF06E022EB02E5397A1E7FB22D3C64B8BCBAAA2BB82E7396B3186E9050F234E58890E06E24612690AFFFC61B9C0ED37D84F7D1138F8D11E411186607C32225EEF63CFAFCBEA19EBBEB0EEE23BD0ED9FB9FFA12F1FA96FF1BB7B2A4419A66631795EC5BB4700B4D021E6B81A2F8B0AEE810628D1E04FFC0707CCFC9732224CCD5AE01F25C269C1245EA43956A9394A893E40AA4610D37932090E4FA6D0A0E1B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hD25F9BDE5692E395D97CFA6147143CF45CB0502B2EB2EE01AD9039934AD9340E994ED90B6CCB9AC217EB6E2BAD6DB5DE903FADB6FCD72A0D9638D5525A3565EA4D5E4756A974532575C4917C95D25255F2DE5BF505F2DAD83DE6CA5C5DD4EB98B165FAC1527CD5DE5278308B67A739C222C3C187D27A607F08F8D4273BBF08E176C2084BD20AB3DB5FFA22D2FF740AC6E61C374E7A7A0C7ED27BF6FAF4035A6C1B3B5AACEF3563D02ADE3916BB2F69FA05785189A6DEEBB05CC053D551E715351DF735A0732B8F4B73F6057201121A3398475C662380BB3CD69D6D669577490C810CA45A5D4D515D146D7771B51F848A00B6EFF5599B5897AEB9E03C683E3DC6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C06811000006DC36AA40048948581920202FDFDFFDB60020257C8915056419A0050488C9A5C5F12C4B1F65DC242401022;
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E9F8A8CD82E0162215859555408484D4755AAC00104B7AAA29999E5AB6969B955CAA6C1552EEC575B55480893894AAA081034E5B8BF092E7847A9C840F4C59D323E9F412CB2108B4EC11201B6885B27D94E5D548568DA0967AB6472FAA546E45FD04086E21D46E28A388AEDEAFC28E7EFCEF77EE4FD1C1C7E13DC5F518554954F228A42ED8DAA86AE979BEB4A176B37111B5F9CB5F2AD1F7E0B25870C90B768E0CD37D9A2CD33C3ABCD;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h2F3CF14EBBBBAE72E6A39176AE4A3D335E278BB28F8EB8280824A38210828A282008040202008E4AFE9A9C9187CC9A1A9154C8D6B523EA9A06FA5AA6A4D3BA61A4DDBF95F0AFB4175B67CCC47BF1EB7E7994EB7B4C960585726AA7975429E08B30BA73C9C8DCBBCF6758C4C19560161C9336F227681254B847ABE581E847E28B34F6996082172369D081E1EA0111DBA175DCFFE53C9C9D1B6D7F9AFFD7D8B83BBC8F6BD58AEE571077A7D17375277535504A888BAE9BA8ABEA072237F91D7FD1C587F799BF4DDFBC187ED98B10079444ADE1624A4E80C0E0A488092A2A0A8282A0A000080A0048120820D47E69A7BA812B8769AC008A76FE01664DB38A694097;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h3EA7373C8FCFEB70DF61257A1677E4F45F77FF9F6FBFECE8FE67BFFAB23D693F518FF508FFDCDFF9FFFEDFFF88FFEB7FD52D956EB36DBB4EA969AACDAA2D9AAD522BB2A2F62AB54AAE55BA5CAE551ADD6AA950C570AA5542BA6E5D29920B836F6623E71C5C7B04ECB2E02884C50BAD0E9ABDA4A38B88B59D3FA42770D5C3219E9A7993B8D11383DD38A5128F7D861225560071C48C0E4F6BA2DF787AA3A561A24DFB66A0599B0C849D40BCBD2165B63E26950A04237C75C8272A68FECBF87A937AA1E1E3A5E4C2DC9FB305113C1D3919170E7511C74680128E445D13D34D523C25E43728E776FB25179F3BA7296ADB0C293B5EF35ADAE19133D8D00ABFDA3AFF;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h4898F3925AD004429A8C2ADA9A9BF59A92F1835ED88554FE9D07082AA0155599FB2E86B87099C6FF70B8B1899B0D5A47B94D1805FD16B7B0F6FCDD12C163DD3E69CFC73FF75C1DC28F383A6CF2F4EB2C8F0DFCBFE68DA3CFC77FDD9FFD4A72A0DE8E9FA53D929F4B2FA434C0EFACB4D1E7EBAD97CFDBFDBFBBFF702E6FC25E019E0DEA5BDE68F286D7E8C1423DA23C7E16EA7C78296806C04FFF8587A91DE9F0561190041AFFEC3E5A68F13F16B36FCB749C90831BFC5B323D8E374E2CAE76886ABAE8F994B05FE75D5875694214CD5B597E3BB974C75FF55354455CD54BD4C16192F9C2832D3C84F00484ABFA61F8C13CD8DE4D2CE7D5A4954B94D53662C816;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~62_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hAEA4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hD0902080330332D664EF07741FDD6F556C6D30F322388AA82E8BA8B3BEAADADB09F3E79F13F628C53B7C7FFB9AD79A683BC4B1F08DE1648F8AEC3E0D024F84F80D41FB72B89E5AF654FE36452331C970955BD824E274A912D9165FF5237C97598A2747DE51AADB83A73440D9127DF1FADFCAFB2B2FC28CAC21F6604A8C3A0AA8289B91148EE3711EF061BF3D89DFB0D618D9EC2146EAEF4898FCB66A7B3AE574F3E3C3F6288C796061F3DCADBDFB643C288B8296610CA0435D20A9DE258F83F49139A9BDFB65304D51B23E783E2AFE99A9CAEDABFF9F47F8DEE57FFDB2509CACAF170D0BA91DDC1D46D781029E6E246BE4E5A79A65C2C289B1C35B6820FB2049;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFE8909B18DC91F866585B7465C454C7EF961E3797BB9B5956F88347A5A6A5362B48C16FA17DF9D0F79CB8DADFFD19F4798DEF75CEEAD5B7DA099DF91F9DC4607A3EE3656C4E38A424DAA277558D254F23E6E55CB7597F1ACA7A49595905C648CAD2A102F63545ABB0436AD286AA78992621C77260906E8238EB7DD2D2F802FE198FE0BAA699BF989F7F9F2AF78D4B57345D6BD17B1944FD863479D3782A87FCE51BAA5D958343B223F129643823BC7D2EB56B027EE7FC1F6065884C34417D4181F1F2562786CF449A08FFA3E3CE70DC3CBF84E068343E5617AC3DD7F133A3FD43D3E6FC2F996150F201244599B7DFA4D95D39FD339156F4E8AA0112842488400;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hA30826108A105A1C1A8304EB97CEDDC0C2FA049CFC12C1285748A9B5380B21E839EEFFBF697AE09AC25DF1B5C23552824959046B11581242285275E7CC5BA61F9E58C52EFE4F6F950542E6AC1B843011D780DDBB2639BCAAAB327D1D7811A11617D6D1A8EE2D44F6BC8AD495FE149CCB4CDE04FEE760A71F1FD31A2E120C18F010B09294B49D8B70DD53CAAC8BFA8BC274127818A07F29B729652B7D2BBD2BBD2F7D2A656E776C7B2C7EECF324FE128A42AD0D2437346136593E8B7546696000287FA5F0034451CFCCB6C5F3BF464C974658361E686F9E48E6DD69DF01828080F6B2BDEFCCBA76EB4B703F30454CE684D033EA049F0F08BF9CB9E30B7E2460A5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hD092A55D201A0998700CA9DD7807F07131B905A56C269EA3F946FC0DC606919706218198803803E014B108A63A862E109B544AD44DC9F22F822809946FD55F77A14A8B6A4E7AE7ABF2AFBA83EABDA8EEAAF3B67CB34EBDF3D73CD3D7FCF7D673A13FCF3D67FF39679D3A75D68B8D6DBFB64E4609D4185849BE68914D17E4DF82525A86ABCE8D4B8DB5AEEADCCFD41F21447A5F861DE85E8A764A53E7347C12019EA4FDCD8BFAB3AAFECFC55F565EFA040969B8CD5D254EDB6032AFC86334A1BF59DB374A726E8DDC8DBDECFDFDE5F3C5FDF5FFF1619F7D1F77EDBD2FFD4BBD5DE4513C5D3AE574AC558FB373B95EBBEF33F6F9FB5A1465BF707F6CEDE9C877F7;
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~63_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~62_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hEA62;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~64_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~61_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~63_combout )))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hF3C0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N15
dffeas \inst14|a_data_latch[3] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[3] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h9A3D072DBF56D22B2FEE340F338BD93D511D0B57C158E799198AD9C2E63B16759E873BC1470DE70E7580A0CCF6B0F7F2E40904AD214257735278B175726F290F6F75C1E9C597A7280EC12108BD7FBDE9449D0A2E6661379EBF352875A1936C88425A2D3FE371B2AE3B317C9F9280D2DBF1FE26215FE71731F086BF71D6390212214BFD3F11AD76CAB26B3037F374909738D5162224A13CFA0F4EDDF47C01CB1D4D6FC94983D748C09E011FF6BF85C0A2D5F4E8B5DD09CF830385DC8BD9721A9B93732CC0F9B3C493E8D2C201FCDB54CC76BE6E471BFB96C06C92522A62F0A203FF0A9706755B3C23D7525C3D0205E2A269A8E9E3CB9D1E5339F2A491609E966F;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hC237C782CEE0E74726BFB46583C6C34B35C1F0C3CC0A666D9071FF51C58E2CBF4CBC29038482280345535BA6B696B8DF9D1820CC0955899E5EAF289271B846A3BFEB2230D70D4F7F9C99340672D8922043141D580254B76C3BC198E8E9A37D77D5D7FE73B227D3F0A49446D791792CF1D35648902A76C1D6B7D1B196C277669014EC786EDEB4EB72FE6F18FC4AE5F3340D3276827CA99DD632808CFD16D1F0CBAEAD06DE8B67E489EE7C68A58C8437048FEE6160BB70184524444123EB0DECDC47FD79E5C2203302763B2955F91380AB7A2918D8DDF225014E24A038FC06DA0E0EF02EF700F16D036809F64CC2F0961130E93169B4107FD47C1EDA059912B2FE;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h08E79ECB55245DFB7D2705475FC0AD10134BDC9B4C67C491A851AED5DF6D1561A77500D3C59D193EFC07FD4B8312E137E150E8055F87E75612BAAEA60B4446034A1484BC0BF25866F80A1485EA1DDB5FFA3D6E3E52E0EB346C2C75777028E67F5C0396147688C7849196C7F8BC6F48F95837CD3C4C996AC4B5813485E0F2EE518DEA4943F39E02B786ACD503151B66FCA6C720CFFEA4776077B275AAF56FF56FF1B7640F3018A356F210A3E4FDE936D7C3F1815E0126B14FA9A134BCD26D4B5CB3A5A3840E18F78677A8D85200BE177ABD3DECC4F60D480E0B0EBCE8D8B1A2DDCD1FBF98DEBA8532A9FCFEF51382D941E30BBE563A7316D3C28D0BCCF35E14F9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hE5A4F1EBC4CF819AD5A7FA0C6371ABEC6C5326710D5680657FD505434E6CD2465F375743DD93F94B0358D17267CB7AE894F777DCB8CC2A3CE2360BBC5CDFA254E68DC4CF2A6A9CD80FE84CDC0F8A71117D96D583EDFB544B1C75F52DC7812F1A300D5952F8D4D6F1EFD4F68F4E41EFA058BCC609CFE30F53D5CADAA9CEB79B98C4FB9278CA678A416E4E8153AA6B5DFD1077D366D504D2293EAA1FCCBDD7CA177E46540BB6BEE10D983560B17CBF7AB72AE2723FB942385C032BD4B607B16823CF5C29977184F23B20020752860E3CEE1222511CCE329298CE6E400406A546B6BBEC03F42D6AF4DBA89229991BBB67BBB96C796A9784E353AD76D5B7F2F5CC30;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h63DD42028EE0F7F9C734EA7E2818F8BF5735A88E4709577668F153723F27B43708590E3A78808A5BAF95032104F105106ADDE9000538EE616B0B2420CE483C03489427A99CC83A9E14391311371E00A9064E279F6BCA6E26F7A1FE37A7820483428099056C83322070980EE9451A32E0E3D578275E9CA0DB9959D155613B672825E016300A2098FCDA6DD8300A338193B1A1224329A676C554A950C58D2290CBE0EF176405C6D32C7411472B762F95CE1EED1DD6678C191F3F8CCB302E5E17BBBBB18B84D0C821623BB9FF4DFD83CA5699A5CB7010F983F8038D986F3C220218ED5F667AA3B76A5226CB0A4E2CFCBBF299799834A40325B4E7A68AC8A21E9AA5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h4110A389A40E2CE7404FE9D4AC6C4976A3712BC03204D14FDE810963702B1537BFFFF7046B21771EF19C316F6BA7A99C52455E59B051935E3DF3E9CFBD79A6BE17B10371A478F7CDE20C2EC0434DE383C417FFD7BA76E3553F2A29258EB49CA1AD457CE50013A43C631402002417522C232CF7EF8EF182EB3FA4F2EFCB2E29146BC47CF958B2F9EF2C79F635C881FC6F592727510DA2C1013551102656D130E2819DCAC6C3D276CE26A28E1246550C41D18D7E7079D1BD5A3195809190E43B6E2C760A64644810496F31FC43D5A865E1D52D32A69FD0A903A975BED42658495E7A705C3587EBB3A097058892F3B595173534A30DC885C128833698B337551227;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h5DB877B9AE6E1C7521AF39283B6B8B0B3A660F14DE8DB9A6BB8217819EB8154E8B4ED1276C7D198F9069692EA715E57A1132278898560E86EE7DDF7A6E8553E5495DD55611045579166EE877A4BEF3B9CE1FA062B3DD0237317C3627A1B243FE1EBE18C59BF4FD06963AE43C82EC5DA4F2B9FCE7DF948A56501B2895E6431D3A8DCC8BA198605DC38281D1BECE4D68CC7870C666FD13495CCF706271ACA973A52D9D50A2F484B5B5BB3A0EAB1A4854E862D1E49535B9E9A0CE0418E6DFA500A1A82DBC94A2E3BD9811A7282271214635D6B9EAF6D2132EAA6BC9E009CC0700EC9F62D83C976871D0841A3B7E5ADFD3F43DBCE11A86B3D78D5D46A6C6AE015A3E;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030809003FBB63DB57C00EAC612D39284029D30AD5B4002279B645EB0A8C09A9210D884B2002002000040016A172490DB;
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000065E8472F7E447BC9C8CDB2AAA344885900EA5513AACB48557E52BA1A5515D607B2355931A6D10357A0A434976C76BD984C3A57FD0513973D034EEAF1D80ED44B78D44812CB293C2BC9080CF6E65A68100F6341C9923F864B085A3FAD13CFA507BEE81B4B0815CC48FB0618777B4E625344EC14D93E258B506B280850B2ACDFFBF545DDC3BA83FF8FF8D4AC1FDFC01EF84445E4E9DF097840D061F2ECD0AF651D5838F3D603C00FD9A28B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h041E6F101C48E3FF795724BE7D9976739352BF04B54DD383E799157CAE7841C3CBF7BAF4FCBA7488B0A547BF9302A642511A4FCB93EE9C8D38FD8F5A65469C4074F3403ED399805C5F3250E04FEBFE6049D45AED88D6504F9CDA8AB7E3C13FB413D39CAA43CD5A02F04D5E05DB8488C45DC5A1103C6DD815007F8417FB7E4DA00DDA501857DFA538D546156F3E1D4EB28F153558CE9BB25E5400C0298815C6C41FDA549AF85FF24562DC640FAF9DC7F7E86E8CCE63ECECFE3D7111080082603417FA58EA809A70436FC1B4E290ED1DEB03CECD82B47E7F570367B0C0409438385E0FFFB7F1EBA7EC34C8C63A8A7C36DC8502B179DEEAAB49546CD346006C32EE;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h6005074EF991400BFFFC6310EBBAC964153D4B087E9A3A02A1BE9A60C0A8E2B62F8592165F8A7AAE16BB35E8F25A90D9352D956EB2EDBB4EAFE962C9AC0699355013E2BAF602F5428E55BA1C8E570ADE8BA8C0CF366A5344DF8A68DC52D2BC62FCBE6C1E50E56205223C66AE5EF6CA7D0D52F0DE2F6203B2612D782F08D5CEDABF5B5475CC9F5E9704F1B5DAC0D07EA3BBDB74DD0AFCD082A66562502CDA5A2BFA7F3ABD69DBF4792048B375A18EE8A565406D612DE006C456179ED83DCAAED20A10CAA1CB1A98FA2918B3DC81D470C901466D23A210A045F720A19E0D24204C3EC2ABC06096B1F80002D690396E85BD21F33F2259BA84225FD0666201FA3B23;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h4E9F3F81767DA08A373229769498998C819D255FAA56A12E6F58BEC531A0D246A4D7E4FF256A12E7859E8FF6D4A4DB110AAFCD377CB34824B66945FF082ECC7E6B000D6C10A61A1360440F229C2A2E7B2A4892924E5FF0621BC077FE97AD1ACC0D68DE1116FEF8D8A57A0C2A1D0AAC9B04EDB5FCA0FD23C2FEDE20DA2B296DCBCF79655F827D40FBDF83F4DD44ADF3A84DE9F6E21D537D330593A9A8AE9B41657B97F653C74CB293CA37C724235760FDA7D11F9BABEC3F0E8883DD05B3934C1277AE35400FEDC0B8E36097E1D0F8E3ADEB091A8888906B86C76D0AE43AC43CD6DDD9A7B68C179F207F9CAAD232F571B66735DF10A4BCD88ACF29BAB3099781EB;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~67_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hBA98;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~68_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~67_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~67_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~67_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hAFC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y1_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~65_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hD9C8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~66_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~65_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~65_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~65_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hEC64;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~69_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~66_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~68_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N5
dffeas \inst14|a_data_latch[2] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[2] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y5_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~70_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hDC98;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~71_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~70_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~70_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hE6C4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A341A7B0A94398D613873556DD230206291A512C595748D455BF20164C3E136A2C964C7B3BD05F87ABABF771ED4FB0C2991C48365B411740FBA3E55CFE0C99935A42D3AA7518797075E5613D0EDCF9F0031330F67BEFDF924D56B007119EC442C292BFFA376CF27A7FA0088BEDB9337CD669C85D06EA29933F9234E1E96BEA7550CA8B5410D7275B5147F9152D8FF49E55ACF1576268CCD5A344B7A93229FEE480635E951D827B382B15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h2B80559F7D9DFE6D8F94557AE2911D92534FD90A57FBFE47B142D712DB1D740C9DA4F1BDD1DF2D91F3E4F50E6380E9120E3B7CE151970A7B07C2220214A91777046544AEB5729875909A8FACA94C68D02A29E76854FD00A997B5223EDECF462E6558D60E770287B48C32A231E22E31F396AE2051909FD4DC03030D4D81AC6F8B43F7DD547BBE4B13989A0E15212868A9C563F06FB3D1395664E391ECAB6DF66BA6559C6778D9B3D5448B3AE40004440A2BE7E58471B5F165149654CEC0D606E322A50DB6D73F2F3D0FBC378B9F44DA98152DFA80A73D7E6E18316A1D8DF1D76D085C2DC6907D3068CB37C9A301BA13F657BEE007374E1977F6BE4BEAD28C2CCC;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hDC26FAD455BDD715B8EE4261BB3F80824FA81D3FC376B0E2DF4917045496A31B14357120F0EFEDEB5D49C51B7A6389BEFE8530FD69657B8ACA61CDCFC96DCBA35367230DFE3C251B6ED57A747DA815AB788B217CFA85A1287A2D226AA90041962F963B5D2AFDDA0BBB0FCB40A1BDB37192601EC9C886F53631915ED4826B7947EA7A1FA0C3A05FAAFFD0E5C03EBE9307178250745EA91D541FDAD6F593409246295C826530585AD6928FECF3F42115215A6D9ACF969AB02E04DE1EF323718E1AB0C07BC6017AD574758DE2009D5FFC6E84004DDF10B7DA3E10E75B9C63663E62F169E10A15035F58DED946F9BC44D723B4D1FBE1BF24FBE497FCCBD6B584B8E0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h272B77E411F8F5FB62DA8BA46CCC01CB4695F5DD1112ECC612B661A8E1251C580026B8DA947AB20511CD9D232293C260A9A230D22AAB0A0BF1B4394CAE5CB24DD9CA82FDE73A5FD68A11BCF43112CB09A22F1F0106956CD451F06E68DA80B0C0487762348E0BB8E7B1EA278806F28CB25CB7A3FD2A812CD0043A167ABAD66A1CA6DFD98553073345B9DEEFABC280E66804221080B4BAEBDFFC81C2D29EF8BE5189556E622963E00B26F172C6FAE952E19DE740F7A6EEDB553DE06763E761A69258935A84756AE20789703314FD7DCDDE3C20353A4A66E53BC6BA7BE9279F20B7306149295A5BDCE7AD0B739F15267C2AA225498A54BFBFEC6867F43166D04EF4;
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h6259056DA0E7501962034B7D766BA5B4904BA17FD620A0E8EDD5C50C5DDC5FCF727284425CF7233DCA64D0682D776CBF3E0053D2C356B155C33190A9191F3302E5150714C30BFC42FF02EB07DC5D5C1058B8E1CCF3EE1DCFBBBCF28CCFA9FBCA79B36348D9F35856D9E76A8B5CC76E2E2E1ADD8896ACEB9C37EEA7DE21761C3F76B7A7A3999E6DD4F4C265F694CC75CD6E6B4547AB9D47499B63EF81E744CEC35319E90E7664EE7D0441D0854474135ED524591AB6C1831A2F4ADBB7515D08E95C3583D36B8E05A6599FAD9A840BF55E8EE0EE709BD08EDC14E2FD1B578AAFBFF6B20A335EDE64EE9581839BF3C5DF3B1CC9771C31F252C97059293976675D35;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h7E0EE5758B5A25167FA6DF6E36155049D84BDCC9D080BAA6A911CF296A68E99B380B463661A29365C37B233DAFF409736ABC23675872FB587180FDDE6D467CA3E7A90A3415B93F1C7097F8BA83DE95F1DCEFD40CBEABFD27F9540EBDD8ABF33C82EB76B61D3E4AF8886B9100C530D0549435CE3462EE207711E79EF386644AE8F3C645154349C8CF766291FE3503197C54646BBCD0DB7403EC3CB096E5E02D833BBA746C4C097C5F126574581488E29E72CF56413B4FF938263321EC0FF7C1DE52F6D8714A96A16284337CA40B0DDE7C49ABE75AC9376C670E20E01D28EDB3938608A2E097A82A3F7ABA656CD8026BCE80417CE98F714617D6440E8E9E297E25;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h4A1F054DA4CA72200B877FEF7E24BF7BAB7D9BFE5BD0E113521E824D2B0785023F513C6C84FEC6EA76B1C0E3D96744FB1139A5F7A7643A39B816735A60454DEBDEB8AA1FFB3A1CDB8C21C190E4145E5A3A6EDD6DD069BF20EA74ABA114F66203DD4811346BCFFE9D449E4ED9C8D7FFF8B8C3A0893756C867D593774DD0532A055244A4A881012B5B1AACCF5BC400DAEADAC1F8E3225B272863925A8F4478C04245B8B17AA4A6FEFE9F3FF066761E119B366A3096C8DFC16ECCCFEE0B2058DD54BB13D75F44EF8EA940BE56E6A18566630EF1B5A95FD4C57D92D2DC829EAEC5B9D947A5099987BC5F3FE642AEC28EA8795BBBB3D73D473656CA8781D7BBBE0D3A;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042E805002D3B75DBEA600E68C7082973002F5F9E3C200A0021B6029F657E5DE49194C0349842018C6B1F74CA32210000D;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~72_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hB9A8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h3098764A84B5995129F7D374CF3305DB9A7410A0900C4AEC1950CC9409F9F676946C25A00E3C6DC2FCC587A7097C10BBCF00DAB11227A91B2E76205F45D91BE4710E98FE4317DC2F7B0445E28A351DFAF98F1D7096499258966B3E211C5B8B9BA3B89B23D3C6E2A61CE7C35425A9F907CA95CB684BF1B03CFA1F23401108239139CF441E947C2B7271E064DAEA91394EE785B0D43DC015660E514653872C88CDF734C2702D975B03B93DD9C9C66C5DD83743F7E296AD9CDC702A778B159FB9E3E5A3DDB155E6317F9568E464BD2F95C4171743D31F2BA94D4CC3A6A53392DDD43903F7D4AD2487D05F5BB3B58FCEE6F0812DB48642AE8D5CF601E29337C1E065;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hA1BD400107A7B10EEC04297D760DFECD5D01EB3CF54592608037BA0215D756E8812BC859DF030EC247D1D60F18387EC68E869BFDE2A64CA6791BF20570D624330EBEB5329911BD81570D04C418C8EDC40F4ED024D6D47A29AD74A2DD5B655BF001D0F4DBECDB446CD153F4F7BC4B97A258BF2A383DC3130A9F3EECA6742255EB04EF3E23612C45BF93BCFC0B88B64F1ABF21CEE62367E44D21C6E0556E4D90EAB5574B1D07087114546147B9C2511C01FDCC9094DD90F944200484CEB2BB278A20AC4F3602DDB165D813E5EF64E6324DCCEE06BDB6B3FC6FD93EFF267A8BB72303E931A399F2A211D2293BB27FE5192CF3A7AB7FB5E9BD36FE28AFDBABD35BA5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hD038556B20FF659022FC3344BA6500A3A03234235D1465EDF93C69C84A9C0FB6AF1338B8B802C606DA64FB44F056150E2BE23CEBDC5DF140943B4E1391F8D1B0F535EDFE58905A60CDA459EF44B7360F23459FB71397D019E3499564BEB4CE7ED9ACD19DCB78AD46586F1837D4B5821455BDC812727D6829EDC2D53F4025C9D68AF7FFAA2060EE9B5C633588938B64CDC1D21FEBD9AB7B6157B7A9A73A605CD03190FDC181F51A0553E29A92CB40A84CB136886801C458672E05E74B83CF50FC791A2B0C871AB25C2A6B1A036D3FAE559F9551B3ABCB3B784D149698D3DFB6ACF9D3B2C696882F2048D2AB9248C1E6FE8CFFDF40BF8ECFA74FE0A4D437A7DBA2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hF9ADA8B611FEFCEC46FAB51BD65F14511F656E7F1C0CF93483D8966B17942DBC6DEB889249944698D1F894C1E88A43D0D5D058B4E5F8138B131C2AF4FE24B8D4B7D27B7662C5B83E7D32575F96E2D98F993973BAF710E49E67C9EE2999395A989FA98EF8B538FCEC412F82F9905F00869253C5B4CAD0179BE0ADDB63950E0D4E909323890DFDFEE852024BD191FB09A3D5FC2625B670AADA706741DD435635A280F269260B8E575E1ED2675FC86B83C8CAF8D8409D5FED5FC768CE8F4AFA4D3C6E870EF2197F27637F9A49F07BE85D6B0EE5027CA7D743A41E1657AF1330E3E89FF92D84288CA6E1E8429C0146098082AF1347846EAFF16CB6DC55084C069ED5;
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~73_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~72_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~72_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hEA62;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~74_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~71_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~73_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hAFA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N3
dffeas \inst14|a_data_latch[1] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[1] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~75_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout  & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hAAE4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~76_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~75_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~75_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~75_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hDAD0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0484AFE1FD7930CEF1FE07D508973D153C9E050DAD40FCCCBD8A0ECE39158506E5CE1FBCB74FF9210CDE7A4EDF413C1885D1943F96EA2B3325A2885A87F6175BB48AB7EFA2BB339581C9790382BEB0F5206B665A38049CB6BF1092CA9DC7E384A109BD85C6DE56537172A5864E034CD6AA27707A8A43366D665F4B2D2F21258D1E88FC298D659673B99A5A3931B114916EA1A6F24DA56FA15CED367DE2F39CCD28522FDB9E742F909DA18B05C203AA32FC0713B4E550DDF5315869933D683B8A5A941271A6BABD95ADF27E8C6738FA7BBDAD4F23B8EB84608E7C67A023DEA9CD06F7B8D27BFE24CC16EE9A984FDA968412D49BF1E8B328FB0623B2887B1C1597;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h2FAF5E5ADCB4D8B64CEA80D0A30FA0D9E66B03AB89AF42178E2D2D21557DE111B1E03D63135C17C805691C5D8D77DE65D5D3E2D8C2DF344DD4021FD5E951BB32A3EED19EE73A35002A0829EC79ED4D1BEF7DEFAB4A2EC2076A9EE7ECE274C468DCA478C94E28D956A9116EFF2027FEA96AF5EC869180C405C595B1434A445A168556A1BCD66CB773E3A4939736CA9ADE5A92E50CA1D5DFF6AAD7CA708CC66363FBF51241AF7DE66D685BE20C9A3CFD458C37B6222BEF927218404855608E39FD05BD92AB3FE03D1FE64A11C52234A1274A20C0BB99B35A793AB78ED2161803F2C20CA7A097FFF6D3F344C7D9C44FD24DF56AC4F0DB13DDE2D5EC40B516A58D45;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h7DDBC175B17DB4CFD7F848C21C84091CA4D4D006126D3FAF68C1F1C973E160AD7E69950D3BE6467144EEE5A24BD83B9978AF78E616FAD81F95646A220C4F55223C799B9634A0EC8C89E5D69EEEBA1507D18261D9D0011936E9E35E6769619FCD821EF7D6A7C5525775ED22AF64D30F2CFB9AFE936F23107E8727F9790751B45FE8695B8E920BEB91F8CC8C15CAB0F148088234B2D47A0D9F0D0E6D87EEDEBA5449428EF46D11B2CA66F13683CBA6A7923286CD2439D896745E5824AC9081A0E0587BE9FDF25FF922F1897BD58E790C1BAD3BFC878DEA8913EB916FC5F9F76043981E3CC6950595EF1E086C793B4C164B22602AABFA3C45A7F3A15D3A5AC53A12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008030076A873439CA00EF4348BDE86C027FFFA76A004FC659611B2CED98892003214CC8A464240981E893EA8B182324;
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC3B9831A65607ECC5CDECBB2E09107BDC057E6D2B62C416DF67323877C02DA06765BAB0445212F7753FFB707C3474FDDC1930AEE7D88B8200CC17D62770A50FF3D7D6DF1F7AE834BFF72478CAAE8E9722474966ECEF24334D1C21AFEF47174F6C2BC785015705A9EEB55989F129821391E391AEE0FF26BD91A1E68F0D66A9475B9303568A6C48E5E7FA29FE3CD9F570D517A0C88CA53D22A52FD9DAB84A59A7A83FC1FDEE11E2E67F71;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h892A8BBB412541ADD28428682A0556FA5EF15BCACD6DBFEB1B88099902073DE77B0329B2879B92B5C6FDDA04756DEACB385A9E0FFA791FC5961134D672678480CF3B5721BF1D467936ED0C6315B92ED913782674D24AEB2735D6F14AE48D038E450467B1A74931634590CCE648CC7C22BAD1D8EB8CE716208A89DF39F4F9A3F9CF6586376B8ADC212A925A4474894B5A946A56EB1FE5F975E3FD6146C2BE9CA8A8399B4B3C59AB67679377550C35FF1A6142C9BDF6FA1C0312F557BB574F4ABA4E4907AFC20F808B6C0ECD46C24F7DBA6385A9B85E160F8D5BC1EA265DA449E50F7EAD21074D2280E33155914EF2B3A4D0C43558E2E884E680E0C36514E9F88F;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h493F469F6FCE27CD83E48D3879BC6818C33D86E3DE5DD2EE15C6B56542BC1E89B4C26C6CC61675475592CD8791B4BD37B03FC31B45B4FA2F774A6AB5B478F65FC83B39EE752F2185BC058B32B90C7CF051897926A9E20A36F03E66CE92A539660E8C73D4522839C46E7610EB717210F3DA9362571D52F00CFC9714928A09EED1B3AD8909F7619CA0747C8218DA5A8AD58514F53001CB9DC66AC87360EE21682DC5CB183982211B9CC14A1CB12BBF63310EDA72A896881298906C1F87BD8B6FEDE13E468A66E8F185EE9EB4B202C905605B3AC3CE1C95234F4C33C697E2FBB7F0979B7A710730276AEFD37B48AB468F643979838B691C4D9D57E267C2ABAC0315;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h8FA18905E9B82F55A92FE5438768A3643E87F729FCAF755205A1F9BCE420B513396D12B915A6D8C6B7762EAF9043B9E67B45FC0BBBFC27BC3CB7560AA6E34DF07F0B8BA9A072F19664C168494B5C291F21BDA259E3C23183448CD37F617A48625642F5D4D136D333AB953E480413D7B84763BF63500E176DF81F7024B416FE3F30DBF1282CF057E0D33C35FFE7C38DB835519F6607F956412CEF8BCEC734B79ADADD38C17537D590DEAA3241C8127B04FA2F051686C19DD18A87706099F926418FE731134E977413F7E535F92D6ADD16B908E727D51FAAFD68694F122D9D13360BF199C382BFD354215DE8A5780E7384015C33C1F785AC904147B06C0C92D00F;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~77_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hFA44;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hC197205A987A5E46C99253E7EA84506A5C91C3CC38FCD3E5DBFEC4A262EA5AA2799B03DADE62AF9A2F2CD5857AD3E9668C35A830309287EEE7A0590C3C191EF5F6A6B31950C5847E1183DD78201A1C0A49A9F175818A0D25AF18A8A8F19E7F56803B68B0C8628E84E089FE03B47977DB41E0247BCF115E27A1B2A3BF6CE43A6EA9E9B91B617AE9F42DA1F7CE78A0E31F5D685F96525BCCBC0FC45A165C0CB732838612C8080C9F50B914E73E417ACE032E6D970EACB7179CF0CDDEBC7AF88B9FF9CD89100B9F04EFD089215D4BE2473D75C378C4624723A651C51CA4AD2517B854BD8D3698D877C8F5E47D3CC010EA75065B04C31C7930EA74153FD4E0E809D8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h86F1D0C6BA8684ACCFE5F87CD219EC68915423339C480CC0B0F9A1FFFAA7C56000315008DB787489F0AE1AA79487AE62636B445FABC79DAA8653013432BDBFA98255FFDF7C7F2662FE0A5E29EA090A3B65469ADD8726CB64CE433620696041E05239A096F8D87D6002EA7A95B68CCF49DE53C016F02BED7D7254E207B6CB908811CE147114F00BDF37C0347130728A15B0AEDF448DB8FC3F7091D1FE2826760981D3097977C9CB398856D473038463E3FD1CC9178D50E7178F8956718EF4F059E9D712BFE7E406234BDF25BDB936C80BEF8A6188B56D4F426CD237125C6112F8ED13AD37695538724D69DA15907E174EDF3576B79676340184EFD2A460304737;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hB666DF92B9E74E8A46652439B0B8FE1A63E277056606EDA1399AFB8FAF6E7406ED77C59F6F799FF723E377666CF3EC27B47C3AED9A65EE1534211C12C782B4E9F307E99F1BAB11BF7A66E637DBBF57B317B0C1942F714382588ACDC51F451C7305ACE6F0C04BDBBA98794021684CB283F1D12DACC9973C34661E3DAAAB4F0E47E9DBF898EFD3099F18CC7EE4191A7F84174A6B0F70988D91EEB34F756150864142059EBE145F1CD564A1B70233D67AA160DB8DDB78CBD6335C4A44DFFF39F8AC8FB5673237C472368D52F61B43D2BEF3B93D4064108E048D83C89F4675EE65D78D67C20883E142D25A225175497955190B2F9FA6A69084FAC3B69A94C0F0B920;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hE72884E7D1BE6A67C76F2AA66B7A145D8264A67CDAFD2C57BFC6B5BDE1D942ABC58DDDA8E8281E4ED33D8E9F95AE0D1FBF447E65304FC1EF950BEAD2BC1F6A0026D394D771AA8E670D8AD59BEEBA7EDE7554095C0FA2E08EE42817ED49751BFB013C4216C193AF1B46EDD313E15AC051CE6A11E02E36CE3679419C7FF0445D35E2C1A98C7A4B4EF08D3E3F9A4179A2328F64CBF22000E6B89749F62049DCE5C1DC7869A7FAF1F30701ECE2D05FD1D8B7E4D0625E40077A09829FA95CB82E68A028F210C0549639F51427BF076158DA2474450072C496E3AEB2FDFF98127A94258AB96BB65D3D4361F8F03A0FB5DDD5D55D29268EE8CE2631FC48E09850D3CEEB;
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~78_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~77_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~77_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hEA4A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~79_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~76_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~78_combout )))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hF3C0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \inst14|a_data_latch[0] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[0] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
fiftyfivenm_lcell_comb \inst16|LessThan0~1 (
// Equation(s):
// \inst16|LessThan0~1_cout  = CARRY((\inst14|a_data_latch [0] & !\inst16|counter [0]))

	.dataa(\inst14|a_data_latch [0]),
	.datab(\inst16|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst16|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst16|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
fiftyfivenm_lcell_comb \inst16|LessThan0~3 (
// Equation(s):
// \inst16|LessThan0~3_cout  = CARRY((\inst14|a_data_latch [1] & (\inst16|counter [1] & !\inst16|LessThan0~1_cout )) # (!\inst14|a_data_latch [1] & ((\inst16|counter [1]) # (!\inst16|LessThan0~1_cout ))))

	.dataa(\inst14|a_data_latch [1]),
	.datab(\inst16|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~1_cout ),
	.combout(),
	.cout(\inst16|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
fiftyfivenm_lcell_comb \inst16|LessThan0~5 (
// Equation(s):
// \inst16|LessThan0~5_cout  = CARRY((\inst14|a_data_latch [2] & ((!\inst16|LessThan0~3_cout ) # (!\inst16|counter [2]))) # (!\inst14|a_data_latch [2] & (!\inst16|counter [2] & !\inst16|LessThan0~3_cout )))

	.dataa(\inst14|a_data_latch [2]),
	.datab(\inst16|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~3_cout ),
	.combout(),
	.cout(\inst16|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
fiftyfivenm_lcell_comb \inst16|LessThan0~7 (
// Equation(s):
// \inst16|LessThan0~7_cout  = CARRY((\inst16|counter [3] & ((!\inst16|LessThan0~5_cout ) # (!\inst14|a_data_latch [3]))) # (!\inst16|counter [3] & (!\inst14|a_data_latch [3] & !\inst16|LessThan0~5_cout )))

	.dataa(\inst16|counter [3]),
	.datab(\inst14|a_data_latch [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~5_cout ),
	.combout(),
	.cout(\inst16|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
fiftyfivenm_lcell_comb \inst16|LessThan0~9 (
// Equation(s):
// \inst16|LessThan0~9_cout  = CARRY((\inst16|counter [4] & (\inst14|a_data_latch [4] & !\inst16|LessThan0~7_cout )) # (!\inst16|counter [4] & ((\inst14|a_data_latch [4]) # (!\inst16|LessThan0~7_cout ))))

	.dataa(\inst16|counter [4]),
	.datab(\inst14|a_data_latch [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~7_cout ),
	.combout(),
	.cout(\inst16|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
fiftyfivenm_lcell_comb \inst16|LessThan0~11 (
// Equation(s):
// \inst16|LessThan0~11_cout  = CARRY((\inst16|counter [5] & ((!\inst16|LessThan0~9_cout ) # (!\inst14|a_data_latch [5]))) # (!\inst16|counter [5] & (!\inst14|a_data_latch [5] & !\inst16|LessThan0~9_cout )))

	.dataa(\inst16|counter [5]),
	.datab(\inst14|a_data_latch [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~9_cout ),
	.combout(),
	.cout(\inst16|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
fiftyfivenm_lcell_comb \inst16|LessThan0~13 (
// Equation(s):
// \inst16|LessThan0~13_cout  = CARRY((\inst16|counter [6] & (\inst14|a_data_latch [6] & !\inst16|LessThan0~11_cout )) # (!\inst16|counter [6] & ((\inst14|a_data_latch [6]) # (!\inst16|LessThan0~11_cout ))))

	.dataa(\inst16|counter [6]),
	.datab(\inst14|a_data_latch [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~11_cout ),
	.combout(),
	.cout(\inst16|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
fiftyfivenm_lcell_comb \inst16|LessThan0~15 (
// Equation(s):
// \inst16|LessThan0~15_cout  = CARRY((\inst14|a_data_latch [7] & (\inst16|counter [7] & !\inst16|LessThan0~13_cout )) # (!\inst14|a_data_latch [7] & ((\inst16|counter [7]) # (!\inst16|LessThan0~13_cout ))))

	.dataa(\inst14|a_data_latch [7]),
	.datab(\inst16|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~13_cout ),
	.combout(),
	.cout(\inst16|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~15 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
fiftyfivenm_lcell_comb \inst16|LessThan0~17 (
// Equation(s):
// \inst16|LessThan0~17_cout  = CARRY((\inst14|a_data_latch [8] & ((!\inst16|LessThan0~15_cout ) # (!\inst16|counter [8]))) # (!\inst14|a_data_latch [8] & (!\inst16|counter [8] & !\inst16|LessThan0~15_cout )))

	.dataa(\inst14|a_data_latch [8]),
	.datab(\inst16|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~15_cout ),
	.combout(),
	.cout(\inst16|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~17 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
fiftyfivenm_lcell_comb \inst16|LessThan0~19 (
// Equation(s):
// \inst16|LessThan0~19_cout  = CARRY((\inst14|a_data_latch [9] & (\inst16|counter [9] & !\inst16|LessThan0~17_cout )) # (!\inst14|a_data_latch [9] & ((\inst16|counter [9]) # (!\inst16|LessThan0~17_cout ))))

	.dataa(\inst14|a_data_latch [9]),
	.datab(\inst16|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~17_cout ),
	.combout(),
	.cout(\inst16|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~19 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
fiftyfivenm_lcell_comb \inst16|LessThan0~21 (
// Equation(s):
// \inst16|LessThan0~21_cout  = CARRY((\inst16|counter [10] & (\inst14|a_data_latch [10] & !\inst16|LessThan0~19_cout )) # (!\inst16|counter [10] & ((\inst14|a_data_latch [10]) # (!\inst16|LessThan0~19_cout ))))

	.dataa(\inst16|counter [10]),
	.datab(\inst14|a_data_latch [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~19_cout ),
	.combout(),
	.cout(\inst16|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~21 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
fiftyfivenm_lcell_comb \inst16|LessThan0~23 (
// Equation(s):
// \inst16|LessThan0~23_cout  = CARRY((\inst14|a_data_latch [11] & (\inst16|counter [11] & !\inst16|LessThan0~21_cout )) # (!\inst14|a_data_latch [11] & ((\inst16|counter [11]) # (!\inst16|LessThan0~21_cout ))))

	.dataa(\inst14|a_data_latch [11]),
	.datab(\inst16|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~21_cout ),
	.combout(),
	.cout(\inst16|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~23 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
fiftyfivenm_lcell_comb \inst16|LessThan0~25 (
// Equation(s):
// \inst16|LessThan0~25_cout  = CARRY((\inst16|counter [12] & (\inst14|a_data_latch [12] & !\inst16|LessThan0~23_cout )) # (!\inst16|counter [12] & ((\inst14|a_data_latch [12]) # (!\inst16|LessThan0~23_cout ))))

	.dataa(\inst16|counter [12]),
	.datab(\inst14|a_data_latch [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~23_cout ),
	.combout(),
	.cout(\inst16|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~25 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
fiftyfivenm_lcell_comb \inst16|LessThan0~27 (
// Equation(s):
// \inst16|LessThan0~27_cout  = CARRY((\inst16|counter [13] & ((!\inst16|LessThan0~25_cout ) # (!\inst14|a_data_latch [13]))) # (!\inst16|counter [13] & (!\inst14|a_data_latch [13] & !\inst16|LessThan0~25_cout )))

	.dataa(\inst16|counter [13]),
	.datab(\inst14|a_data_latch [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~25_cout ),
	.combout(),
	.cout(\inst16|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~27 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
fiftyfivenm_lcell_comb \inst16|LessThan0~28 (
// Equation(s):
// \inst16|LessThan0~28_combout  = (\inst16|counter [14] & (!\inst16|LessThan0~27_cout  & \inst14|a_data_latch [14])) # (!\inst16|counter [14] & ((\inst14|a_data_latch [14]) # (!\inst16|LessThan0~27_cout )))

	.dataa(gnd),
	.datab(\inst16|counter [14]),
	.datac(gnd),
	.datad(\inst14|a_data_latch [14]),
	.cin(\inst16|LessThan0~27_cout ),
	.combout(\inst16|LessThan0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LessThan0~28 .lut_mask = 16'h3F03;
defparam \inst16|LessThan0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
fiftyfivenm_lcell_comb \inst16|rd_en~0 (
// Equation(s):
// \inst16|rd_en~0_combout  = (\inst16|zero_state~q  & ((\inst16|Equal0~4_combout ) # (!\inst16|LessThan0~28_combout )))

	.dataa(\inst16|zero_state~q ),
	.datab(\inst16|LessThan0~28_combout ),
	.datac(gnd),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|rd_en~0 .lut_mask = 16'hAA22;
defparam \inst16|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N19
dffeas \inst16|rd_en (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst16|rd_en~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|rd_en .is_wysiwyg = "true";
defparam \inst16|rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
fiftyfivenm_lcell_comb \inst14|a_ready~0 (
// Equation(s):
// \inst14|a_ready~0_combout  = (\inst16|rd_en~q ) # ((\inst14|a_read~q  & \inst14|a_ready~q ))

	.dataa(gnd),
	.datab(\inst14|a_read~q ),
	.datac(\inst14|a_ready~q ),
	.datad(\inst16|rd_en~q ),
	.cin(gnd),
	.combout(\inst14|a_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|a_ready~0 .lut_mask = 16'hFFC0;
defparam \inst14|a_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \inst14|a_ready (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|a_ready~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_ready .is_wysiwyg = "true";
defparam \inst14|a_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
fiftyfivenm_lcell_comb \inst14|a_read~0 (
// Equation(s):
// \inst14|a_read~0_combout  = (\inst16|rd_en~q  & (!\inst14|a_ready~q )) # (!\inst16|rd_en~q  & ((\inst14|a_read~q )))

	.dataa(\inst14|a_ready~q ),
	.datab(gnd),
	.datac(\inst14|a_read~q ),
	.datad(\inst16|rd_en~q ),
	.cin(gnd),
	.combout(\inst14|a_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|a_read~0 .lut_mask = 16'h55F0;
defparam \inst14|a_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N5
dffeas \inst14|a_read (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|a_read~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_read .is_wysiwyg = "true";
defparam \inst14|a_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
fiftyfivenm_lcell_comb \inst14|addr[14]~13 (
// Equation(s):
// \inst14|addr[14]~13_combout  = (\inst14|a_read~q  & \inst16|addr_int [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst14|a_read~q ),
	.datad(\inst16|addr_int [14]),
	.cin(gnd),
	.combout(\inst14|addr[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[14]~13 .lut_mask = 16'hF000;
defparam \inst14|addr[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N29
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|addr[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054010000000000000000000008000000210000000000002000000000000000000000000000000000040002800000000;
// synopsys translate_on

// Location: M9K_X73_Y6_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hAEA4;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hDA8A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y48_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hADA8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~30_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hF588;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~31_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~33_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N31
dffeas \inst14|a_data_latch[9] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[9] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
fiftyfivenm_lcell_comb \inst16|Equal0~1 (
// Equation(s):
// \inst16|Equal0~1_combout  = (!\inst14|a_data_latch [9] & (!\inst14|a_data_latch [10] & (!\inst14|a_data_latch [11] & !\inst14|a_data_latch [8])))

	.dataa(\inst14|a_data_latch [9]),
	.datab(\inst14|a_data_latch [10]),
	.datac(\inst14|a_data_latch [11]),
	.datad(\inst14|a_data_latch [8]),
	.cin(gnd),
	.combout(\inst16|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~1 .lut_mask = 16'h0001;
defparam \inst16|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
fiftyfivenm_lcell_comb \inst16|Equal0~2 (
// Equation(s):
// \inst16|Equal0~2_combout  = (!\inst14|a_data_latch [7] & (!\inst14|a_data_latch [4] & (!\inst14|a_data_latch [5] & !\inst14|a_data_latch [6])))

	.dataa(\inst14|a_data_latch [7]),
	.datab(\inst14|a_data_latch [4]),
	.datac(\inst14|a_data_latch [5]),
	.datad(\inst14|a_data_latch [6]),
	.cin(gnd),
	.combout(\inst16|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~2 .lut_mask = 16'h0001;
defparam \inst16|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
fiftyfivenm_lcell_comb \inst16|Equal0~0 (
// Equation(s):
// \inst16|Equal0~0_combout  = (!\inst14|a_data_latch [12] & (!\inst14|a_data_latch [14] & (!\inst14|a_data_latch [15] & !\inst14|a_data_latch [13])))

	.dataa(\inst14|a_data_latch [12]),
	.datab(\inst14|a_data_latch [14]),
	.datac(\inst14|a_data_latch [15]),
	.datad(\inst14|a_data_latch [13]),
	.cin(gnd),
	.combout(\inst16|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~0 .lut_mask = 16'h0001;
defparam \inst16|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
fiftyfivenm_lcell_comb \inst16|Equal0~3 (
// Equation(s):
// \inst16|Equal0~3_combout  = (!\inst14|a_data_latch [0] & (!\inst14|a_data_latch [1] & (!\inst14|a_data_latch [3] & !\inst14|a_data_latch [2])))

	.dataa(\inst14|a_data_latch [0]),
	.datab(\inst14|a_data_latch [1]),
	.datac(\inst14|a_data_latch [3]),
	.datad(\inst14|a_data_latch [2]),
	.cin(gnd),
	.combout(\inst16|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~3 .lut_mask = 16'h0001;
defparam \inst16|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
fiftyfivenm_lcell_comb \inst16|Equal0~4 (
// Equation(s):
// \inst16|Equal0~4_combout  = (\inst16|Equal0~1_combout  & (\inst16|Equal0~2_combout  & (\inst16|Equal0~0_combout  & \inst16|Equal0~3_combout )))

	.dataa(\inst16|Equal0~1_combout ),
	.datab(\inst16|Equal0~2_combout ),
	.datac(\inst16|Equal0~0_combout ),
	.datad(\inst16|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst16|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~4 .lut_mask = 16'h8000;
defparam \inst16|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
fiftyfivenm_lcell_comb \inst16|process_0~0 (
// Equation(s):
// \inst16|process_0~0_combout  = (!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|zero_state~q ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|process_0~0 .lut_mask = 16'h0FFF;
defparam \inst16|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \inst16|zero_state (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|process_0~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|zero_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|zero_state .is_wysiwyg = "true";
defparam \inst16|zero_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
fiftyfivenm_lcell_comb \inst16|Add1~30 (
// Equation(s):
// \inst16|Add1~30_combout  = \inst16|addr_int [15] $ (\inst16|Add1~29 )

	.dataa(\inst16|addr_int [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|Add1~29 ),
	.combout(\inst16|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~30 .lut_mask = 16'h5A5A;
defparam \inst16|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
fiftyfivenm_lcell_comb \inst16|addr_int~0 (
// Equation(s):
// \inst16|addr_int~0_combout  = (\inst16|Add1~30_combout  & ((!\inst16|Equal0~4_combout ) # (!\inst16|zero_state~q )))

	.dataa(\inst16|zero_state~q ),
	.datab(gnd),
	.datac(\inst16|Add1~30_combout ),
	.datad(\inst16|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int~0 .lut_mask = 16'h50F0;
defparam \inst16|addr_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N11
dffeas \inst16|addr_int[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int~0_combout ),
	.asdata(vcc),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[15] .is_wysiwyg = "true";
defparam \inst16|addr_int[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
fiftyfivenm_lcell_comb \inst14|addr[15]~15 (
// Equation(s):
// \inst14|addr[15]~15_combout  = (\inst16|addr_int [15] & \inst14|a_read~q )

	.dataa(gnd),
	.datab(\inst16|addr_int [15]),
	.datac(\inst14|a_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|addr[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|addr[15]~15 .lut_mask = 16'hC0C0;
defparam \inst14|addr[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N5
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|addr[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y3_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000402801424015021000012410100000004800018603202108842EC05A84A13250080FD7F5203A90C02C7EDAB;
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCBC8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hF388;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hE5E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst14|addr[12]~12_combout ,\inst14|addr[11]~11_combout ,\inst14|addr[10]~10_combout ,\inst14|addr[9]~9_combout ,\inst14|addr[8]~8_combout ,\inst14|addr[7]~7_combout ,\inst14|addr[6]~6_combout ,\inst14|addr[5]~5_combout ,\inst14|addr[4]~4_combout ,
\inst14|addr[3]~3_combout ,\inst14|addr[2]~2_combout ,\inst14|addr[1]~1_combout ,\inst14|addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .init_file = "Up.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_35r3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~0_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|mux2|_~0_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hEC64;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~3_combout ))

	.dataa(gnd),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFC30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N9
dffeas \inst14|a_data_latch[15] (
	.clk(!\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|a_data_latch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data_latch [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data_latch[15] .is_wysiwyg = "true";
defparam \inst14|a_data_latch[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
fiftyfivenm_lcell_comb \inst5|count_10Hz[0]~19 (
// Equation(s):
// \inst5|count_10Hz[0]~19_combout  = \inst5|count_10Hz [0] $ (VCC)
// \inst5|count_10Hz[0]~20  = CARRY(\inst5|count_10Hz [0])

	.dataa(gnd),
	.datab(\inst5|count_10Hz [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|count_10Hz[0]~19_combout ),
	.cout(\inst5|count_10Hz[0]~20 ));
// synopsys translate_off
defparam \inst5|count_10Hz[0]~19 .lut_mask = 16'h33CC;
defparam \inst5|count_10Hz[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N15
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
fiftyfivenm_lcell_comb \inst5|count_10Hz[1]~21 (
// Equation(s):
// \inst5|count_10Hz[1]~21_combout  = (\inst5|count_10Hz [1] & (!\inst5|count_10Hz[0]~20 )) # (!\inst5|count_10Hz [1] & ((\inst5|count_10Hz[0]~20 ) # (GND)))
// \inst5|count_10Hz[1]~22  = CARRY((!\inst5|count_10Hz[0]~20 ) # (!\inst5|count_10Hz [1]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[0]~20 ),
	.combout(\inst5|count_10Hz[1]~21_combout ),
	.cout(\inst5|count_10Hz[1]~22 ));
// synopsys translate_off
defparam \inst5|count_10Hz[1]~21 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
fiftyfivenm_lcell_comb \inst5|count_10Hz[2]~23 (
// Equation(s):
// \inst5|count_10Hz[2]~23_combout  = (\inst5|count_10Hz [2] & (\inst5|count_10Hz[1]~22  $ (GND))) # (!\inst5|count_10Hz [2] & (!\inst5|count_10Hz[1]~22  & VCC))
// \inst5|count_10Hz[2]~24  = CARRY((\inst5|count_10Hz [2] & !\inst5|count_10Hz[1]~22 ))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[1]~22 ),
	.combout(\inst5|count_10Hz[2]~23_combout ),
	.cout(\inst5|count_10Hz[2]~24 ));
// synopsys translate_off
defparam \inst5|count_10Hz[2]~23 .lut_mask = 16'hC30C;
defparam \inst5|count_10Hz[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
fiftyfivenm_lcell_comb \inst5|count_10Hz[3]~25 (
// Equation(s):
// \inst5|count_10Hz[3]~25_combout  = (\inst5|count_10Hz [3] & (!\inst5|count_10Hz[2]~24 )) # (!\inst5|count_10Hz [3] & ((\inst5|count_10Hz[2]~24 ) # (GND)))
// \inst5|count_10Hz[3]~26  = CARRY((!\inst5|count_10Hz[2]~24 ) # (!\inst5|count_10Hz [3]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[2]~24 ),
	.combout(\inst5|count_10Hz[3]~25_combout ),
	.cout(\inst5|count_10Hz[3]~26 ));
// synopsys translate_off
defparam \inst5|count_10Hz[3]~25 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N21
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
fiftyfivenm_lcell_comb \inst5|count_10Hz[4]~27 (
// Equation(s):
// \inst5|count_10Hz[4]~27_combout  = (\inst5|count_10Hz [4] & (\inst5|count_10Hz[3]~26  $ (GND))) # (!\inst5|count_10Hz [4] & (!\inst5|count_10Hz[3]~26  & VCC))
// \inst5|count_10Hz[4]~28  = CARRY((\inst5|count_10Hz [4] & !\inst5|count_10Hz[3]~26 ))

	.dataa(\inst5|count_10Hz [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[3]~26 ),
	.combout(\inst5|count_10Hz[4]~27_combout ),
	.cout(\inst5|count_10Hz[4]~28 ));
// synopsys translate_off
defparam \inst5|count_10Hz[4]~27 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N23
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
fiftyfivenm_lcell_comb \inst5|count_10Hz[5]~29 (
// Equation(s):
// \inst5|count_10Hz[5]~29_combout  = (\inst5|count_10Hz [5] & (!\inst5|count_10Hz[4]~28 )) # (!\inst5|count_10Hz [5] & ((\inst5|count_10Hz[4]~28 ) # (GND)))
// \inst5|count_10Hz[5]~30  = CARRY((!\inst5|count_10Hz[4]~28 ) # (!\inst5|count_10Hz [5]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[4]~28 ),
	.combout(\inst5|count_10Hz[5]~29_combout ),
	.cout(\inst5|count_10Hz[5]~30 ));
// synopsys translate_off
defparam \inst5|count_10Hz[5]~29 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N25
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
fiftyfivenm_lcell_comb \inst5|count_10Hz[6]~31 (
// Equation(s):
// \inst5|count_10Hz[6]~31_combout  = (\inst5|count_10Hz [6] & (\inst5|count_10Hz[5]~30  $ (GND))) # (!\inst5|count_10Hz [6] & (!\inst5|count_10Hz[5]~30  & VCC))
// \inst5|count_10Hz[6]~32  = CARRY((\inst5|count_10Hz [6] & !\inst5|count_10Hz[5]~30 ))

	.dataa(\inst5|count_10Hz [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[5]~30 ),
	.combout(\inst5|count_10Hz[6]~31_combout ),
	.cout(\inst5|count_10Hz[6]~32 ));
// synopsys translate_off
defparam \inst5|count_10Hz[6]~31 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N27
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
fiftyfivenm_lcell_comb \inst5|count_10Hz[7]~33 (
// Equation(s):
// \inst5|count_10Hz[7]~33_combout  = (\inst5|count_10Hz [7] & (!\inst5|count_10Hz[6]~32 )) # (!\inst5|count_10Hz [7] & ((\inst5|count_10Hz[6]~32 ) # (GND)))
// \inst5|count_10Hz[7]~34  = CARRY((!\inst5|count_10Hz[6]~32 ) # (!\inst5|count_10Hz [7]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[6]~32 ),
	.combout(\inst5|count_10Hz[7]~33_combout ),
	.cout(\inst5|count_10Hz[7]~34 ));
// synopsys translate_off
defparam \inst5|count_10Hz[7]~33 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N29
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
fiftyfivenm_lcell_comb \inst5|count_10Hz[8]~35 (
// Equation(s):
// \inst5|count_10Hz[8]~35_combout  = (\inst5|count_10Hz [8] & (\inst5|count_10Hz[7]~34  $ (GND))) # (!\inst5|count_10Hz [8] & (!\inst5|count_10Hz[7]~34  & VCC))
// \inst5|count_10Hz[8]~36  = CARRY((\inst5|count_10Hz [8] & !\inst5|count_10Hz[7]~34 ))

	.dataa(\inst5|count_10Hz [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[7]~34 ),
	.combout(\inst5|count_10Hz[8]~35_combout ),
	.cout(\inst5|count_10Hz[8]~36 ));
// synopsys translate_off
defparam \inst5|count_10Hz[8]~35 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N31
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
fiftyfivenm_lcell_comb \inst5|count_10Hz[9]~37 (
// Equation(s):
// \inst5|count_10Hz[9]~37_combout  = (\inst5|count_10Hz [9] & (!\inst5|count_10Hz[8]~36 )) # (!\inst5|count_10Hz [9] & ((\inst5|count_10Hz[8]~36 ) # (GND)))
// \inst5|count_10Hz[9]~38  = CARRY((!\inst5|count_10Hz[8]~36 ) # (!\inst5|count_10Hz [9]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[8]~36 ),
	.combout(\inst5|count_10Hz[9]~37_combout ),
	.cout(\inst5|count_10Hz[9]~38 ));
// synopsys translate_off
defparam \inst5|count_10Hz[9]~37 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
fiftyfivenm_lcell_comb \inst5|count_10Hz[10]~39 (
// Equation(s):
// \inst5|count_10Hz[10]~39_combout  = (\inst5|count_10Hz [10] & (\inst5|count_10Hz[9]~38  $ (GND))) # (!\inst5|count_10Hz [10] & (!\inst5|count_10Hz[9]~38  & VCC))
// \inst5|count_10Hz[10]~40  = CARRY((\inst5|count_10Hz [10] & !\inst5|count_10Hz[9]~38 ))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[9]~38 ),
	.combout(\inst5|count_10Hz[10]~39_combout ),
	.cout(\inst5|count_10Hz[10]~40 ));
// synopsys translate_off
defparam \inst5|count_10Hz[10]~39 .lut_mask = 16'hC30C;
defparam \inst5|count_10Hz[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
fiftyfivenm_lcell_comb \inst5|count_10Hz[11]~41 (
// Equation(s):
// \inst5|count_10Hz[11]~41_combout  = (\inst5|count_10Hz [11] & (!\inst5|count_10Hz[10]~40 )) # (!\inst5|count_10Hz [11] & ((\inst5|count_10Hz[10]~40 ) # (GND)))
// \inst5|count_10Hz[11]~42  = CARRY((!\inst5|count_10Hz[10]~40 ) # (!\inst5|count_10Hz [11]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[10]~40 ),
	.combout(\inst5|count_10Hz[11]~41_combout ),
	.cout(\inst5|count_10Hz[11]~42 ));
// synopsys translate_off
defparam \inst5|count_10Hz[11]~41 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N5
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
fiftyfivenm_lcell_comb \inst5|count_10Hz[12]~43 (
// Equation(s):
// \inst5|count_10Hz[12]~43_combout  = (\inst5|count_10Hz [12] & (\inst5|count_10Hz[11]~42  $ (GND))) # (!\inst5|count_10Hz [12] & (!\inst5|count_10Hz[11]~42  & VCC))
// \inst5|count_10Hz[12]~44  = CARRY((\inst5|count_10Hz [12] & !\inst5|count_10Hz[11]~42 ))

	.dataa(\inst5|count_10Hz [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[11]~42 ),
	.combout(\inst5|count_10Hz[12]~43_combout ),
	.cout(\inst5|count_10Hz[12]~44 ));
// synopsys translate_off
defparam \inst5|count_10Hz[12]~43 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N7
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
fiftyfivenm_lcell_comb \inst5|count_10Hz[13]~45 (
// Equation(s):
// \inst5|count_10Hz[13]~45_combout  = (\inst5|count_10Hz [13] & (!\inst5|count_10Hz[12]~44 )) # (!\inst5|count_10Hz [13] & ((\inst5|count_10Hz[12]~44 ) # (GND)))
// \inst5|count_10Hz[13]~46  = CARRY((!\inst5|count_10Hz[12]~44 ) # (!\inst5|count_10Hz [13]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[12]~44 ),
	.combout(\inst5|count_10Hz[13]~45_combout ),
	.cout(\inst5|count_10Hz[13]~46 ));
// synopsys translate_off
defparam \inst5|count_10Hz[13]~45 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N9
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
fiftyfivenm_lcell_comb \inst5|count_10Hz[14]~47 (
// Equation(s):
// \inst5|count_10Hz[14]~47_combout  = (\inst5|count_10Hz [14] & (\inst5|count_10Hz[13]~46  $ (GND))) # (!\inst5|count_10Hz [14] & (!\inst5|count_10Hz[13]~46  & VCC))
// \inst5|count_10Hz[14]~48  = CARRY((\inst5|count_10Hz [14] & !\inst5|count_10Hz[13]~46 ))

	.dataa(\inst5|count_10Hz [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[13]~46 ),
	.combout(\inst5|count_10Hz[14]~47_combout ),
	.cout(\inst5|count_10Hz[14]~48 ));
// synopsys translate_off
defparam \inst5|count_10Hz[14]~47 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N11
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
fiftyfivenm_lcell_comb \inst5|count_10Hz[15]~49 (
// Equation(s):
// \inst5|count_10Hz[15]~49_combout  = (\inst5|count_10Hz [15] & (!\inst5|count_10Hz[14]~48 )) # (!\inst5|count_10Hz [15] & ((\inst5|count_10Hz[14]~48 ) # (GND)))
// \inst5|count_10Hz[15]~50  = CARRY((!\inst5|count_10Hz[14]~48 ) # (!\inst5|count_10Hz [15]))

	.dataa(\inst5|count_10Hz [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[14]~48 ),
	.combout(\inst5|count_10Hz[15]~49_combout ),
	.cout(\inst5|count_10Hz[15]~50 ));
// synopsys translate_off
defparam \inst5|count_10Hz[15]~49 .lut_mask = 16'h5A5F;
defparam \inst5|count_10Hz[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N13
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
fiftyfivenm_lcell_comb \inst5|count_10Hz[16]~51 (
// Equation(s):
// \inst5|count_10Hz[16]~51_combout  = (\inst5|count_10Hz [16] & (\inst5|count_10Hz[15]~50  $ (GND))) # (!\inst5|count_10Hz [16] & (!\inst5|count_10Hz[15]~50  & VCC))
// \inst5|count_10Hz[16]~52  = CARRY((\inst5|count_10Hz [16] & !\inst5|count_10Hz[15]~50 ))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[15]~50 ),
	.combout(\inst5|count_10Hz[16]~51_combout ),
	.cout(\inst5|count_10Hz[16]~52 ));
// synopsys translate_off
defparam \inst5|count_10Hz[16]~51 .lut_mask = 16'hC30C;
defparam \inst5|count_10Hz[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N15
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
fiftyfivenm_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = (((!\inst5|count_10Hz [13] & !\inst5|count_10Hz [14])) # (!\inst5|count_10Hz [16])) # (!\inst5|count_10Hz [15])

	.dataa(\inst5|count_10Hz [15]),
	.datab(\inst5|count_10Hz [16]),
	.datac(\inst5|count_10Hz [13]),
	.datad(\inst5|count_10Hz [14]),
	.cin(gnd),
	.combout(\inst5|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~1 .lut_mask = 16'h777F;
defparam \inst5|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
fiftyfivenm_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = (!\inst5|count_10Hz [12] & (!\inst5|count_10Hz [10] & (!\inst5|count_10Hz [11] & !\inst5|count_10Hz [9])))

	.dataa(\inst5|count_10Hz [12]),
	.datab(\inst5|count_10Hz [10]),
	.datac(\inst5|count_10Hz [11]),
	.datad(\inst5|count_10Hz [9]),
	.cin(gnd),
	.combout(\inst5|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .lut_mask = 16'h0001;
defparam \inst5|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
fiftyfivenm_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = (\inst5|LessThan4~1_combout ) # ((\inst5|LessThan4~2_combout  & (!\inst5|count_10Hz [8] & !\inst5|count_10Hz [14])))

	.dataa(\inst5|LessThan4~1_combout ),
	.datab(\inst5|LessThan4~2_combout ),
	.datac(\inst5|count_10Hz [8]),
	.datad(\inst5|count_10Hz [14]),
	.cin(gnd),
	.combout(\inst5|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .lut_mask = 16'hAAAE;
defparam \inst5|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
fiftyfivenm_lcell_comb \inst5|LessThan4~5 (
// Equation(s):
// \inst5|LessThan4~5_combout  = (((!\inst5|count_10Hz [2]) # (!\inst5|count_10Hz [0])) # (!\inst5|count_10Hz [3])) # (!\inst5|count_10Hz [1])

	.dataa(\inst5|count_10Hz [1]),
	.datab(\inst5|count_10Hz [3]),
	.datac(\inst5|count_10Hz [0]),
	.datad(\inst5|count_10Hz [2]),
	.cin(gnd),
	.combout(\inst5|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~5 .lut_mask = 16'h7FFF;
defparam \inst5|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
fiftyfivenm_lcell_comb \inst5|LessThan4~6 (
// Equation(s):
// \inst5|LessThan4~6_combout  = (!\inst5|count_10Hz [14] & (\inst5|LessThan4~2_combout  & ((\inst5|LessThan4~5_combout ) # (!\inst5|count_10Hz [4]))))

	.dataa(\inst5|count_10Hz [14]),
	.datab(\inst5|LessThan4~2_combout ),
	.datac(\inst5|count_10Hz [4]),
	.datad(\inst5|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\inst5|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~6 .lut_mask = 16'h4404;
defparam \inst5|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
fiftyfivenm_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = (!\inst5|count_10Hz [7] & (!\inst5|count_10Hz [6] & !\inst5|count_10Hz [5]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [7]),
	.datac(\inst5|count_10Hz [6]),
	.datad(\inst5|count_10Hz [5]),
	.cin(gnd),
	.combout(\inst5|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .lut_mask = 16'h0003;
defparam \inst5|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
fiftyfivenm_lcell_comb \inst5|count_10Hz[17]~53 (
// Equation(s):
// \inst5|count_10Hz[17]~53_combout  = (\inst5|count_10Hz [17] & (!\inst5|count_10Hz[16]~52 )) # (!\inst5|count_10Hz [17] & ((\inst5|count_10Hz[16]~52 ) # (GND)))
// \inst5|count_10Hz[17]~54  = CARRY((!\inst5|count_10Hz[16]~52 ) # (!\inst5|count_10Hz [17]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[16]~52 ),
	.combout(\inst5|count_10Hz[17]~53_combout ),
	.cout(\inst5|count_10Hz[17]~54 ));
// synopsys translate_off
defparam \inst5|count_10Hz[17]~53 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N17
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
fiftyfivenm_lcell_comb \inst5|count_10Hz[18]~55 (
// Equation(s):
// \inst5|count_10Hz[18]~55_combout  = \inst5|count_10Hz[17]~54  $ (!\inst5|count_10Hz [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|count_10Hz [18]),
	.cin(\inst5|count_10Hz[17]~54 ),
	.combout(\inst5|count_10Hz[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|count_10Hz[18]~55 .lut_mask = 16'hF00F;
defparam \inst5|count_10Hz[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N19
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
fiftyfivenm_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = (!\inst5|count_10Hz [18]) # (!\inst5|count_10Hz [17])

	.dataa(gnd),
	.datab(\inst5|count_10Hz [17]),
	.datac(gnd),
	.datad(\inst5|count_10Hz [18]),
	.cin(gnd),
	.combout(\inst5|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~0 .lut_mask = 16'h33FF;
defparam \inst5|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
fiftyfivenm_lcell_comb \inst5|LessThan4~7 (
// Equation(s):
// \inst5|LessThan4~7_combout  = (!\inst5|LessThan4~3_combout  & (!\inst5|LessThan4~0_combout  & ((!\inst5|LessThan4~4_combout ) # (!\inst5|LessThan4~6_combout ))))

	.dataa(\inst5|LessThan4~3_combout ),
	.datab(\inst5|LessThan4~6_combout ),
	.datac(\inst5|LessThan4~4_combout ),
	.datad(\inst5|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst5|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~7 .lut_mask = 16'h0015;
defparam \inst5|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
fiftyfivenm_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = \inst5|LessThan4~7_combout  $ (\inst5|clock_10Hz_int~q )

	.dataa(gnd),
	.datab(\inst5|LessThan4~7_combout ),
	.datac(\inst5|clock_10Hz_int~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .lut_mask = 16'h3C3C;
defparam \inst5|clock_10Hz_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N7
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
fiftyfivenm_lcell_comb \inst5|clock_10Hz~feeder (
// Equation(s):
// \inst5|clock_10Hz~feeder_combout  = \inst5|clock_10Hz_int~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|clock_10Hz_int~q ),
	.cin(gnd),
	.combout(\inst5|clock_10Hz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clock_10Hz~feeder .lut_mask = 16'hFF00;
defparam \inst5|clock_10Hz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \inst5|clock_10Hz (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|clock_10Hz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
fiftyfivenm_lcell_comb \inst11|D~0 (
// Equation(s):
// \inst11|D~0_combout  = !\inst11|D~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|D~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|D~0 .lut_mask = 16'h0F0F;
defparam \inst11|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N9
dffeas \inst11|D (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst11|D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|D .is_wysiwyg = "true";
defparam \inst11|D .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N15
fiftyfivenm_io_ibuf \GSENSOR_SCLK~input (
	.i(GSENSOR_SCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SCLK~input_o ));
// synopsys translate_off
defparam \GSENSOR_SCLK~input .bus_hold = "false";
defparam \GSENSOR_SCLK~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
