$date
	Tue Mar 11 21:28:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module program_counter_tb $end
$var wire 32 ! PC [31:0] $end
$var reg 32 " PCNext [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 32 % PCNext [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 32 & PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
0#
bx "
b0 !
$end
#10000
1#
#20000
0#
#30000
1#
#40000
0#
#50000
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1#
#100000
0#
b100 "
b100 %
#110000
1#
#120000
0#
0$
#130000
b100 !
b100 &
1#
#140000
0#
b1000 "
b1000 %
#150000
b1000 !
b1000 &
1#
#160000
0#
b1100 "
b1100 %
#170000
b1100 !
b1100 &
1#
#180000
0#
b10000 "
b10000 %
#190000
b10000 !
b10000 &
1#
#200000
0#
b10100 "
b10100 %
#210000
b10100 !
b10100 &
1#
#220000
0#
b11000 "
b11000 %
#230000
b11000 !
b11000 &
1#
#240000
0#
b11100 "
b11100 %
#250000
b11100 !
b11100 &
1#
#260000
0#
#270000
1#
#280000
0#
#290000
1#
#300000
0#
#310000
1#
#320000
0#
#330000
1#
#340000
0#
