Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu May  5 02:34:34 2022
| Host              : Jarvis running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file cordic_top_timing_summary_routed.rpt -pb cordic_top_timing_summary_routed.pb -rpx cordic_top_timing_summary_routed.rpx -warn_on_violation
| Design            : cordic_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    256.556        0.000                      0                   92        0.055        0.000                      0                   92      129.725        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               256.556        0.000                      0                   92        0.055        0.000                      0                   92      129.725        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      256.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             256.556ns  (required time - arrival time)
  Source:                 u_CORDIC_CTRL/r_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_inData_I_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.951ns (28.203%)  route 2.421ns (71.797%))
  Logic Levels:           7  (CARRY8=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 261.583 - 260.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.171ns, distribution 0.861ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.155ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.032     1.946    u_CORDIC_CTRL/CLK
    SLICE_X68Y177        FDPE                                         r  u_CORDIC_CTRL/r_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.025 f  u_CORDIC_CTRL/r_currentState_reg[0]/Q
                         net (fo=52, routed)          0.768     2.793    u_CORDIC_CTRL/r_currentState[0]
    SLICE_X69Y184        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.861 r  u_CORDIC_CTRL/r_currentAngle[15]_i_36/O
                         net (fo=27, routed)          0.654     3.515    u_CORDIC_CTRL/r_currentAngle[15]_i_36_n_0
    SLICE_X70Y180        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.660 r  u_CORDIC_CTRL/r_inData_I[7]_i_36/O
                         net (fo=2, routed)           0.328     3.988    u_CORDIC_CTRL/r_inData_I[7]_i_36_n_0
    SLICE_X66Y180        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.110 r  u_CORDIC_CTRL/r_inData_I[7]_i_20/O
                         net (fo=1, routed)           0.268     4.378    u_CORDIC_CTRL/r_inData_I[7]_i_20_n_0
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.501 r  u_CORDIC_CTRL/r_inData_I[7]_i_7/O
                         net (fo=1, routed)           0.007     4.508    u_CORDIC_CTRL/r_inData_I[7]_i_7_n_0
    SLICE_X69Y181        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.661 r  u_CORDIC_CTRL/r_inData_I_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.687    u_CORDIC_CTRL/r_inData_I_reg[7]_i_2_n_0
    SLICE_X69Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.803 r  u_CORDIC_CTRL/r_inData_I_reg[15]_i_2/O[7]
                         net (fo=1, routed)           0.304     5.107    u_CORDIC_CTRL/r_inData_I_reg[15]_i_2_n_8
    SLICE_X67Y183        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.252 r  u_CORDIC_CTRL/r_inData_I[15]_i_1/O
                         net (fo=1, routed)           0.066     5.318    p_0_in__2[15]
    SLICE_X67Y183        FDCE                                         r  r_inData_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.954   261.583    i_clk_IBUF_BUFG
    SLICE_X67Y183        FDCE                                         r  r_inData_I_reg[15]/C
                         clock pessimism              0.301   261.884    
                         clock uncertainty           -0.035   261.849    
    SLICE_X67Y183        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025   261.874    r_inData_I_reg[15]
  -------------------------------------------------------------------
                         required time                        261.874    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                256.556    

Slack (MET) :             256.631ns  (required time - arrival time)
  Source:                 u_CORDIC_CTRL/r_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_inData_I_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.904ns (27.369%)  route 2.399ns (72.631%))
  Logic Levels:           7  (CARRY8=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 261.589 - 260.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.171ns, distribution 0.861ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.155ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.032     1.946    u_CORDIC_CTRL/CLK
    SLICE_X68Y177        FDPE                                         r  u_CORDIC_CTRL/r_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.025 f  u_CORDIC_CTRL/r_currentState_reg[0]/Q
                         net (fo=52, routed)          0.768     2.793    u_CORDIC_CTRL/r_currentState[0]
    SLICE_X69Y184        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.861 r  u_CORDIC_CTRL/r_currentAngle[15]_i_36/O
                         net (fo=27, routed)          0.654     3.515    u_CORDIC_CTRL/r_currentAngle[15]_i_36_n_0
    SLICE_X70Y180        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.660 r  u_CORDIC_CTRL/r_inData_I[7]_i_36/O
                         net (fo=2, routed)           0.328     3.988    u_CORDIC_CTRL/r_inData_I[7]_i_36_n_0
    SLICE_X66Y180        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.110 r  u_CORDIC_CTRL/r_inData_I[7]_i_20/O
                         net (fo=1, routed)           0.268     4.378    u_CORDIC_CTRL/r_inData_I[7]_i_20_n_0
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.501 r  u_CORDIC_CTRL/r_inData_I[7]_i_7/O
                         net (fo=1, routed)           0.007     4.508    u_CORDIC_CTRL/r_inData_I[7]_i_7_n_0
    SLICE_X69Y181        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.661 r  u_CORDIC_CTRL/r_inData_I_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.687    u_CORDIC_CTRL/r_inData_I_reg[7]_i_2_n_0
    SLICE_X69Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.743 r  u_CORDIC_CTRL/r_inData_I_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.318     5.061    u_CORDIC_CTRL/r_inData_I_reg[15]_i_2_n_15
    SLICE_X71Y182        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     5.219 r  u_CORDIC_CTRL/r_inData_I[8]_i_1/O
                         net (fo=1, routed)           0.030     5.249    p_0_in__2[8]
    SLICE_X71Y182        FDCE                                         r  r_inData_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.960   261.589    i_clk_IBUF_BUFG
    SLICE_X71Y182        FDCE                                         r  r_inData_I_reg[8]/C
                         clock pessimism              0.301   261.890    
                         clock uncertainty           -0.035   261.855    
    SLICE_X71Y182        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025   261.880    r_inData_I_reg[8]
  -------------------------------------------------------------------
                         required time                        261.880    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                256.631    

Slack (MET) :             256.646ns  (required time - arrival time)
  Source:                 r_inData_I_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_I_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.737ns (53.054%)  route 1.537ns (46.946%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 261.584 - 260.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.171ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.155ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.086     2.000    i_clk_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  r_inData_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.078 f  r_inData_I_reg[14]/Q
                         net (fo=14, routed)          1.210     3.288    u_CMPLX_MUL/o_Yr1/A[14]
    DSP48E2_X7Y72        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     3.480 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     3.480    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     3.556 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     3.556    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[18])
                                                      0.505     4.061 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     4.061    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<18>
    DSP48E2_X7Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     4.108 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     4.108    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<18>
    DSP48E2_X7Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     4.693 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.693    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X7Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     4.802 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.255     5.057    u_CMPLX_MUL/p_1_in[8]
    SLICE_X70Y185        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.202 r  u_CMPLX_MUL/o_I[8]_i_1/O
                         net (fo=1, routed)           0.072     5.274    u_CMPLX_MUL_n_23
    SLICE_X70Y185        FDCE                                         r  o_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.955   261.584    i_clk_IBUF_BUFG
    SLICE_X70Y185        FDCE                                         r  o_I_reg[8]/C
                         clock pessimism              0.347   261.930    
                         clock uncertainty           -0.035   261.895    
    SLICE_X70Y185        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   261.920    o_I_reg[8]
  -------------------------------------------------------------------
                         required time                        261.920    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                256.646    

Slack (MET) :             256.654ns  (required time - arrival time)
  Source:                 r_inData_I_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_I_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.714ns (52.496%)  route 1.551ns (47.504%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 261.583 - 260.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.171ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.155ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.086     2.000    i_clk_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  r_inData_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.078 f  r_inData_I_reg[14]/Q
                         net (fo=14, routed)          1.210     3.288    u_CMPLX_MUL/o_Yr1/A[14]
    DSP48E2_X7Y72        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     3.480 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     3.480    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     3.556 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     3.556    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[22])
                                                      0.505     4.061 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     4.061    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<22>
    DSP48E2_X7Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     4.108 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     4.108    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<22>
    DSP48E2_X7Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     4.693 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     4.693    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     4.802 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.269     5.071    u_CMPLX_MUL/p_1_in[12]
    SLICE_X70Y188        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.193 r  u_CMPLX_MUL/o_I[12]_i_1/O
                         net (fo=1, routed)           0.072     5.265    u_CMPLX_MUL_n_19
    SLICE_X70Y188        FDCE                                         r  o_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.954   261.583    i_clk_IBUF_BUFG
    SLICE_X70Y188        FDCE                                         r  o_I_reg[12]/C
                         clock pessimism              0.347   261.929    
                         clock uncertainty           -0.035   261.894    
    SLICE_X70Y188        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   261.919    o_I_reg[12]
  -------------------------------------------------------------------
                         required time                        261.919    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                256.654    

Slack (MET) :             256.663ns  (required time - arrival time)
  Source:                 r_inData_I_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_I_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.755ns (53.818%)  route 1.506ns (46.182%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 261.588 - 260.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.171ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.155ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.086     2.000    i_clk_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  r_inData_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.078 f  r_inData_I_reg[14]/Q
                         net (fo=14, routed)          1.210     3.288    u_CMPLX_MUL/o_Yr1/A[14]
    DSP48E2_X7Y72        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     3.480 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     3.480    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     3.556 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     3.556    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[17])
                                                      0.505     4.061 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.061    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<17>
    DSP48E2_X7Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.108 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.108    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<17>
    DSP48E2_X7Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     4.693 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     4.693    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     4.802 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.273     5.075    u_CMPLX_MUL/p_1_in[7]
    SLICE_X70Y187        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.238 r  u_CMPLX_MUL/o_I[7]_i_1/O
                         net (fo=1, routed)           0.023     5.261    u_CMPLX_MUL_n_24
    SLICE_X70Y187        FDCE                                         r  o_I_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.959   261.588    i_clk_IBUF_BUFG
    SLICE_X70Y187        FDCE                                         r  o_I_reg[7]/C
                         clock pessimism              0.347   261.934    
                         clock uncertainty           -0.035   261.899    
    SLICE_X70Y187        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025   261.924    o_I_reg[7]
  -------------------------------------------------------------------
                         required time                        261.924    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                256.663    

Slack (MET) :             256.665ns  (required time - arrival time)
  Source:                 u_CORDIC_CTRL/r_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_inData_I_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.905ns (27.795%)  route 2.351ns (72.205%))
  Logic Levels:           7  (CARRY8=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 261.576 - 260.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.171ns, distribution 0.861ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.155ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.032     1.946    u_CORDIC_CTRL/CLK
    SLICE_X68Y177        FDPE                                         r  u_CORDIC_CTRL/r_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.025 f  u_CORDIC_CTRL/r_currentState_reg[0]/Q
                         net (fo=52, routed)          0.768     2.793    u_CORDIC_CTRL/r_currentState[0]
    SLICE_X69Y184        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.861 r  u_CORDIC_CTRL/r_currentAngle[15]_i_36/O
                         net (fo=27, routed)          0.654     3.515    u_CORDIC_CTRL/r_currentAngle[15]_i_36_n_0
    SLICE_X70Y180        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.660 r  u_CORDIC_CTRL/r_inData_I[7]_i_36/O
                         net (fo=2, routed)           0.328     3.988    u_CORDIC_CTRL/r_inData_I[7]_i_36_n_0
    SLICE_X66Y180        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.110 r  u_CORDIC_CTRL/r_inData_I[7]_i_20/O
                         net (fo=1, routed)           0.268     4.378    u_CORDIC_CTRL/r_inData_I[7]_i_20_n_0
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.501 r  u_CORDIC_CTRL/r_inData_I[7]_i_7/O
                         net (fo=1, routed)           0.007     4.508    u_CORDIC_CTRL/r_inData_I[7]_i_7_n_0
    SLICE_X69Y181        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.661 r  u_CORDIC_CTRL/r_inData_I_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.687    u_CORDIC_CTRL/r_inData_I_reg[7]_i_2_n_0
    SLICE_X69Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.803 r  u_CORDIC_CTRL/r_inData_I_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.251     5.054    u_CORDIC_CTRL/r_inData_I_reg[15]_i_2_n_10
    SLICE_X68Y183        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.153 r  u_CORDIC_CTRL/r_inData_I[13]_i_1/O
                         net (fo=1, routed)           0.049     5.202    p_0_in__2[13]
    SLICE_X68Y183        FDCE                                         r  r_inData_I_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.947   261.576    i_clk_IBUF_BUFG
    SLICE_X68Y183        FDCE                                         r  r_inData_I_reg[13]/C
                         clock pessimism              0.301   261.877    
                         clock uncertainty           -0.035   261.842    
    SLICE_X68Y183        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   261.867    r_inData_I_reg[13]
  -------------------------------------------------------------------
                         required time                        261.867    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                256.665    

Slack (MET) :             256.670ns  (required time - arrival time)
  Source:                 u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_inData_Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.819ns (25.200%)  route 2.431ns (74.800%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 261.585 - 260.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.171ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.155ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.042     1.956    u_CORDIC_CTRL/CLK
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y177        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.037 f  u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=40, routed)          1.007     3.044    u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X66Y179        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.080 f  u_CORDIC_CTRL/r_currentAngle[15]_i_40/O
                         net (fo=37, routed)          0.613     3.693    u_CORDIC_CTRL/r_currentAngle[15]_i_40_n_0
    SLICE_X70Y178        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     3.838 r  u_CORDIC_CTRL/r_inData_Q[7]_i_30/O
                         net (fo=1, routed)           0.188     4.026    u_CORDIC_CTRL/r_inData_Q[7]_i_30_n_0
    SLICE_X68Y178        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.172 r  u_CORDIC_CTRL/r_inData_Q[7]_i_10/O
                         net (fo=1, routed)           0.265     4.437    u_CORDIC_CTRL/r_inData_Q[7]_i_10_n_0
    SLICE_X68Y181        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.627 r  u_CORDIC_CTRL/r_inData_Q_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.653    u_CORDIC_CTRL/r_inData_Q_reg[7]_i_2_n_0
    SLICE_X68Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     4.739 r  u_CORDIC_CTRL/r_inData_Q_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.302     5.041    u_CORDIC_CTRL/r_inData_Q_reg[15]_i_2_n_11
    SLICE_X70Y182        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.176 r  u_CORDIC_CTRL/r_inData_Q[12]_i_1/O
                         net (fo=1, routed)           0.030     5.206    p_0_in__1[12]
    SLICE_X70Y182        FDCE                                         r  r_inData_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.956   261.585    i_clk_IBUF_BUFG
    SLICE_X70Y182        FDCE                                         r  r_inData_Q_reg[12]/C
                         clock pessimism              0.301   261.886    
                         clock uncertainty           -0.035   261.851    
    SLICE_X70Y182        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025   261.876    r_inData_Q_reg[12]
  -------------------------------------------------------------------
                         required time                        261.876    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                256.670    

Slack (MET) :             256.679ns  (required time - arrival time)
  Source:                 r_inData_I_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_I_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 1.737ns (53.595%)  route 1.504ns (46.405%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 261.584 - 260.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.171ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.155ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.086     2.000    i_clk_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  r_inData_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.078 f  r_inData_I_reg[14]/Q
                         net (fo=14, routed)          1.210     3.288    u_CMPLX_MUL/o_Yr1/A[14]
    DSP48E2_X7Y72        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     3.480 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     3.480    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     3.556 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     3.556    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[20])
                                                      0.505     4.061 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     4.061    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<20>
    DSP48E2_X7Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     4.108 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     4.108    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<20>
    DSP48E2_X7Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     4.693 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.693    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<20>
    DSP48E2_X7Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     4.802 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.222     5.024    u_CMPLX_MUL/p_1_in[10]
    SLICE_X70Y186        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.169 r  u_CMPLX_MUL/o_I[10]_i_1/O
                         net (fo=1, routed)           0.072     5.241    u_CMPLX_MUL_n_21
    SLICE_X70Y186        FDCE                                         r  o_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.955   261.584    i_clk_IBUF_BUFG
    SLICE_X70Y186        FDCE                                         r  o_I_reg[10]/C
                         clock pessimism              0.347   261.930    
                         clock uncertainty           -0.035   261.895    
    SLICE_X70Y186        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   261.920    o_I_reg[10]
  -------------------------------------------------------------------
                         required time                        261.920    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                256.679    

Slack (MET) :             256.681ns  (required time - arrival time)
  Source:                 u_CORDIC_CTRL/r_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_inData_I_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.871ns (26.825%)  route 2.376ns (73.175%))
  Logic Levels:           7  (CARRY8=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 261.583 - 260.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.171ns, distribution 0.861ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.155ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.032     1.946    u_CORDIC_CTRL/CLK
    SLICE_X68Y177        FDPE                                         r  u_CORDIC_CTRL/r_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y177        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.025 f  u_CORDIC_CTRL/r_currentState_reg[0]/Q
                         net (fo=52, routed)          0.768     2.793    u_CORDIC_CTRL/r_currentState[0]
    SLICE_X69Y184        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.861 r  u_CORDIC_CTRL/r_currentAngle[15]_i_36/O
                         net (fo=27, routed)          0.654     3.515    u_CORDIC_CTRL/r_currentAngle[15]_i_36_n_0
    SLICE_X70Y180        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.660 r  u_CORDIC_CTRL/r_inData_I[7]_i_36/O
                         net (fo=2, routed)           0.328     3.988    u_CORDIC_CTRL/r_inData_I[7]_i_36_n_0
    SLICE_X66Y180        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.110 r  u_CORDIC_CTRL/r_inData_I[7]_i_20/O
                         net (fo=1, routed)           0.268     4.378    u_CORDIC_CTRL/r_inData_I[7]_i_20_n_0
    SLICE_X69Y181        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.501 r  u_CORDIC_CTRL/r_inData_I[7]_i_7/O
                         net (fo=1, routed)           0.007     4.508    u_CORDIC_CTRL/r_inData_I[7]_i_7_n_0
    SLICE_X69Y181        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.661 r  u_CORDIC_CTRL/r_inData_I_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     4.687    u_CORDIC_CTRL/r_inData_I_reg[7]_i_2_n_0
    SLICE_X69Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.769 r  u_CORDIC_CTRL/r_inData_I_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.253     5.022    u_CORDIC_CTRL/r_inData_I_reg[15]_i_2_n_12
    SLICE_X67Y183        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.121 r  u_CORDIC_CTRL/r_inData_I[11]_i_1/O
                         net (fo=1, routed)           0.072     5.193    p_0_in__2[11]
    SLICE_X67Y183        FDCE                                         r  r_inData_I_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.954   261.583    i_clk_IBUF_BUFG
    SLICE_X67Y183        FDCE                                         r  r_inData_I_reg[11]/C
                         clock pessimism              0.301   261.884    
                         clock uncertainty           -0.035   261.849    
    SLICE_X67Y183        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   261.874    r_inData_I_reg[11]
  -------------------------------------------------------------------
                         required time                        261.874    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                256.681    

Slack (MET) :             256.681ns  (required time - arrival time)
  Source:                 r_inData_I_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_I_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.682ns (51.866%)  route 1.561ns (48.134%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 261.588 - 260.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.171ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.155ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554     0.554 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.554    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.554 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.886    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.914 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          1.086     2.000    i_clk_IBUF_BUFG
    SLICE_X67Y182        FDCE                                         r  r_inData_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.078 f  r_inData_I_reg[14]/Q
                         net (fo=14, routed)          1.210     3.288    u_CMPLX_MUL/o_Yr1/A[14]
    DSP48E2_X7Y72        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     3.480 r  u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     3.480    u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X7Y72        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     3.556 r  u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     3.556    u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X7Y72        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[16])
                                                      0.505     4.061 f  u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     4.061    u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<16>
    DSP48E2_X7Y72        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     4.108 r  u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     4.108    u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<16>
    DSP48E2_X7Y72        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     4.693 f  u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     4.693    u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<16>
    DSP48E2_X7Y72        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     4.802 r  u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.292     5.094    u_CMPLX_MUL/p_1_in[6]
    SLICE_X70Y187        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.184 r  u_CMPLX_MUL/o_I[6]_i_1/O
                         net (fo=1, routed)           0.059     5.243    u_CMPLX_MUL_n_25
    SLICE_X70Y187        FDCE                                         r  o_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AH22                                              0.000   260.000 r  i_clk (IN)
                         net (fo=0)                   0.000   260.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.304   260.304 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.304    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.304 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301   260.605    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.629 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.959   261.588    i_clk_IBUF_BUFG
    SLICE_X70Y187        FDCE                                         r  o_I_reg[6]/C
                         clock pessimism              0.347   261.934    
                         clock uncertainty           -0.035   261.899    
    SLICE_X70Y187        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025   261.924    o_I_reg[6]
  -------------------------------------------------------------------
                         required time                        261.924    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                256.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_CORDIC_CTRL/r_addressCounter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_CORDIC_CTRL/r_addressCounter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.667%)  route 0.036ns (33.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.108ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.588     0.988    u_CORDIC_CTRL/CLK
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y177        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.027 r  u_CORDIC_CTRL/r_addressCounter_reg[2]/Q
                         net (fo=49, routed)          0.030     1.057    u_CORDIC_CTRL/r_addressCounter_reg[2]
    SLICE_X69Y177        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.090 r  u_CORDIC_CTRL/r_addressCounter[3]_i_1/O
                         net (fo=1, routed)           0.006     1.096    u_CORDIC_CTRL/p_0_in__0[3]
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.673     1.301    u_CORDIC_CTRL/CLK
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                         clock pessimism             -0.307     0.994    
    SLICE_X69Y177        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.041    u_CORDIC_CTRL/r_addressCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.070ns (59.322%)  route 0.048ns (40.678%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.614     1.014    i_clk_IBUF_BUFG
    SLICE_X67Y187        FDCE                                         r  r_currentAngle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y187        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.052 r  r_currentAngle_reg[17]/Q
                         net (fo=2, routed)           0.029     1.081    u_CORDIC_CTRL/r_inData_Q_reg[7][17]
    SLICE_X67Y187        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.095 r  u_CORDIC_CTRL/r_currentAngle[20]_i_9/O
                         net (fo=1, routed)           0.012     1.107    u_CORDIC_CTRL/r_currentAngle[20]_i_9_n_0
    SLICE_X67Y187        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.125 r  u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.132    u_CORDIC_CTRL_n_38
    SLICE_X67Y187        FDCE                                         r  r_currentAngle_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.702     1.330    i_clk_IBUF_BUFG
    SLICE_X67Y187        FDCE                                         r  r_currentAngle_reg[17]/C
                         clock pessimism             -0.310     1.020    
    SLICE_X67Y187        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.066    r_currentAngle_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_CORDIC_CTRL/r_addressCounter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_CORDIC_CTRL/r_addressCounter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.074ns (61.667%)  route 0.046ns (38.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.108ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.588     0.988    u_CORDIC_CTRL/CLK
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y177        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.027 r  u_CORDIC_CTRL/r_addressCounter_reg[2]/Q
                         net (fo=49, routed)          0.030     1.057    u_CORDIC_CTRL/r_addressCounter_reg[2]
    SLICE_X69Y177        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.092 r  u_CORDIC_CTRL/r_addressCounter[2]_i_1/O
                         net (fo=1, routed)           0.016     1.108    u_CORDIC_CTRL/p_0_in__0[2]
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.673     1.301    u_CORDIC_CTRL/CLK
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[2]/C
                         clock pessimism             -0.307     0.994    
    SLICE_X69Y177        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.040    u_CORDIC_CTRL/r_addressCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.071ns (58.197%)  route 0.051ns (41.803%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.614     1.014    i_clk_IBUF_BUFG
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y186        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.052 r  r_currentAngle_reg[10]/Q
                         net (fo=2, routed)           0.030     1.082    u_CORDIC_CTRL/r_inData_Q_reg[7][10]
    SLICE_X67Y186        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.096 r  u_CORDIC_CTRL/r_currentAngle[15]_i_15/O
                         net (fo=1, routed)           0.014     1.110    u_CORDIC_CTRL/r_currentAngle[15]_i_15_n_0
    SLICE_X67Y186        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.129 r  u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.136    u_CORDIC_CTRL_n_45
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.702     1.330    i_clk_IBUF_BUFG
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[10]/C
                         clock pessimism             -0.310     1.020    
    SLICE_X67Y186        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.066    r_currentAngle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.071ns (58.197%)  route 0.051ns (41.803%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.614     1.014    i_clk_IBUF_BUFG
    SLICE_X67Y187        FDCE                                         r  r_currentAngle_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y187        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.052 r  r_currentAngle_reg[18]/Q
                         net (fo=2, routed)           0.030     1.082    u_CORDIC_CTRL/r_inData_Q_reg[7][18]
    SLICE_X67Y187        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.096 r  u_CORDIC_CTRL/r_currentAngle[20]_i_8/O
                         net (fo=1, routed)           0.014     1.110    u_CORDIC_CTRL/r_currentAngle[20]_i_8_n_0
    SLICE_X67Y187        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.129 r  u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.136    u_CORDIC_CTRL_n_37
    SLICE_X67Y187        FDCE                                         r  r_currentAngle_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.702     1.330    i_clk_IBUF_BUFG
    SLICE_X67Y187        FDCE                                         r  r_currentAngle_reg[18]/C
                         clock pessimism             -0.310     1.020    
    SLICE_X67Y187        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.066    r_currentAngle_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.072ns (58.537%)  route 0.051ns (41.463%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.108ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.613     1.013    i_clk_IBUF_BUFG
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y186        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.052 r  r_currentAngle_reg[15]/Q
                         net (fo=2, routed)           0.032     1.084    u_CORDIC_CTRL/r_inData_Q_reg[7][15]
    SLICE_X67Y186        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.099 r  u_CORDIC_CTRL/r_currentAngle[15]_i_10/O
                         net (fo=1, routed)           0.012     1.111    u_CORDIC_CTRL/r_currentAngle[15]_i_10_n_0
    SLICE_X67Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.129 r  u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.136    u_CORDIC_CTRL_n_40
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.701     1.329    i_clk_IBUF_BUFG
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[15]/C
                         clock pessimism             -0.310     1.019    
    SLICE_X67Y186        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.065    r_currentAngle_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.072ns (58.537%)  route 0.051ns (41.463%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.108ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.613     1.013    i_clk_IBUF_BUFG
    SLICE_X67Y185        FDCE                                         r  r_currentAngle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.052 r  r_currentAngle_reg[7]/Q
                         net (fo=2, routed)           0.032     1.084    u_CORDIC_CTRL/r_inData_Q_reg[7][7]
    SLICE_X67Y185        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.099 r  u_CORDIC_CTRL/r_currentAngle[7]_i_11/O
                         net (fo=1, routed)           0.012     1.111    u_CORDIC_CTRL/r_currentAngle[7]_i_11_n_0
    SLICE_X67Y185        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.129 r  u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.136    u_CORDIC_CTRL_n_48
    SLICE_X67Y185        FDCE                                         r  r_currentAngle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.701     1.329    i_clk_IBUF_BUFG
    SLICE_X67Y185        FDCE                                         r  r_currentAngle_reg[7]/C
                         clock pessimism             -0.310     1.019    
    SLICE_X67Y185        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.065    r_currentAngle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.614ns (routing 0.096ns, distribution 0.518ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.108ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.614     1.014    i_clk_IBUF_BUFG
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y186        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.052 r  r_currentAngle_reg[9]/Q
                         net (fo=2, routed)           0.029     1.081    u_CORDIC_CTRL/r_inData_Q_reg[7][9]
    SLICE_X67Y186        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.103 r  u_CORDIC_CTRL/r_currentAngle[15]_i_16/O
                         net (fo=1, routed)           0.012     1.115    u_CORDIC_CTRL/r_currentAngle[15]_i_16_n_0
    SLICE_X67Y186        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.133 r  u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.140    u_CORDIC_CTRL_n_46
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.702     1.330    i_clk_IBUF_BUFG
    SLICE_X67Y186        FDCE                                         r  r_currentAngle_reg[9]/C
                         clock pessimism             -0.310     1.020    
    SLICE_X67Y186        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.066    r_currentAngle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_CORDIC_CTRL/r_addressCounter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_cordicValid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.061ns (36.970%)  route 0.104ns (63.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.588     0.988    u_CORDIC_CTRL/CLK
    SLICE_X69Y177        FDPE                                         r  u_CORDIC_CTRL/r_addressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y177        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.027 r  u_CORDIC_CTRL/r_addressCounter_reg[2]/Q
                         net (fo=49, routed)          0.088     1.115    u_CORDIC_CTRL/r_addressCounter_reg[2]
    SLICE_X68Y177        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.137 r  u_CORDIC_CTRL/o_cordicValid_i_1/O
                         net (fo=1, routed)           0.016     1.153    w_WE
    SLICE_X68Y177        FDCE                                         r  o_cordicValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.667     1.295    i_clk_IBUF_BUFG
    SLICE_X68Y177        FDCE                                         r  o_cordicValid_reg/C
                         clock pessimism             -0.265     1.030    
    SLICE_X68Y177        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.076    o_cordicValid_reg
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_currentAngle_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            r_currentAngle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.079ns (60.769%)  route 0.051ns (39.231%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.108ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.189     0.189 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.189    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.189 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.383    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.400 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.613     1.013    i_clk_IBUF_BUFG
    SLICE_X67Y185        FDCE                                         r  r_currentAngle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.052 r  r_currentAngle_reg[6]/Q
                         net (fo=2, routed)           0.032     1.084    u_CORDIC_CTRL/r_inData_Q_reg[7][6]
    SLICE_X67Y185        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.106 r  u_CORDIC_CTRL/r_currentAngle[7]_i_12/O
                         net (fo=1, routed)           0.012     1.118    u_CORDIC_CTRL/r_currentAngle[7]_i_12_n_0
    SLICE_X67Y185        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     1.136 r  u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.143    u_CORDIC_CTRL_n_49
    SLICE_X67Y185        FDCE                                         r  r_currentAngle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH22                                              0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    AH22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.609    i_clk_IBUF
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.628 r  i_clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=92, routed)          0.701     1.329    i_clk_IBUF_BUFG
    SLICE_X67Y185        FDCE                                         r  r_currentAngle_reg[6]/C
                         clock pessimism             -0.310     1.019    
    SLICE_X67Y185        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.065    r_currentAngle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         260.000     258.710    BUFGCE_X1Y50   i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         260.000     259.450    SLICE_X68Y178  u_CORDIC_CTRL/r_addressCounter_reg[0]/C
Min Period        n/a     FDPE/C    n/a            0.550         260.000     259.450    SLICE_X70Y185  u_CORDIC_CTRL/r_addressCounter_reg[1]/C
Min Period        n/a     FDPE/C    n/a            0.550         260.000     259.450    SLICE_X69Y177  u_CORDIC_CTRL/r_addressCounter_reg[2]/C
Min Period        n/a     FDPE/C    n/a            0.550         260.000     259.450    SLICE_X69Y177  u_CORDIC_CTRL/r_addressCounter_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y185  r_currentAngle_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y185  r_currentAngle_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y185  r_currentAngle_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y185  r_currentAngle_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y185  r_currentAngle_reg[6]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X70Y185  u_CORDIC_CTRL/r_addressCounter_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y183  r_inData_I_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X68Y183  r_inData_I_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y183  r_inData_I_reg[15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X71Y182  r_inData_I_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X71Y182  r_inData_I_reg[8]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X68Y183  r_inData_Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y183  r_inData_Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y183  r_inData_Q_reg[4]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X68Y177  u_CORDIC_CTRL/r_currentState_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X68Y178  u_CORDIC_CTRL/r_addressCounter_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X68Y178  u_CORDIC_CTRL/r_addressCounter_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X69Y177  u_CORDIC_CTRL/r_addressCounter_reg[2]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X69Y177  u_CORDIC_CTRL/r_addressCounter_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y185  r_currentAngle_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y185  r_currentAngle_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y185  r_currentAngle_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y185  r_currentAngle_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y185  r_currentAngle_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y185  r_currentAngle_reg[7]/C



