<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Data_Block</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./Data_Block.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./Data_Block_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./Data_Block.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\Communication_Builder.vhd" module_class="HdlModule" name="Communication_Builder" state="GOOD" type="2"/><module module_class="ComponentModule" name="COREFIFO_C10::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="Event_Info_RAM_Block::work" state="GOOD" type="1"/><module file="hdl\FIFOs_Reader.vhd" module_class="HdlModule" name="FIFOs_Reader" state="GOOD" type="2"/><module module_class="ComponentModule" name="Input_Data_Part::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="Sample_RAM_Block::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="Trigger_Top_Part::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>TRG_Control</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>C_read_data_frame</componentSignalName><busSignalName>C_read_data_frame</busSignalName></signal><signal><componentSignalName>C_enable_cmd</componentSignalName><busSignalName>C_enable_cmd</busSignalName></signal><signal><componentSignalName>C_write_read</componentSignalName><busSignalName>C_write_read</busSignalName></signal><signal><componentSignalName>C_addr_frame</componentSignalName><busSignalName>C_addr_frame</busSignalName></signal><signal><componentSignalName>C_write_data_frame</componentSignalName><busSignalName>C_write_data_frame</busSignalName></signal><signal><componentSignalName>C_busy</componentSignalName><busSignalName>C_busy</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>C_enable_cmd</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>C_write_read</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>C_busy</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Communication_Read</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Communication_Empty</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Diag_0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Diag_1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Diag_2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Communication_Builder_RUN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Diag_3</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Fifo_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Communication_Data_Req</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Reset_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Clock</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Control_Test_Generator_Enable</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>C_read_data_frame</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>C_addr_frame</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>C_write_data_frame</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Communication_Data_Frame</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_0_00</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_3_00</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_2_00</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_1_00</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_0_01</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_3_01</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_2_01</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data_1_01</name><direction>in</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>