// Seed: 3878762443
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  function reg id_3;
    input id_4;
    id_3 <= 1;
  endfunction
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    input wand id_6,
    output wire id_7,
    input tri id_8,
    output uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input tri1 id_12,
    output supply1 id_13
);
  assign id_13 = 1;
  and (id_1, id_12, id_3, id_4, id_6, id_8);
  module_0();
endmodule
