 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : ascon_top
Version: R-2020.09-SP2
Date   : Sun Sep  7 18:26:26 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lplvttc
Wire Load Model Mode: segmented

  Startpoint: mealy_fsm/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[1][50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[3]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[3]/Q (DFCNQD1LVT)           0.13       0.13 f
  mealy_fsm/U23/ZN (ND2D0LVT)                             0.04       0.17 r
  mealy_fsm/U61/ZN (CKND1LVT)                             0.02       0.19 f
  mealy_fsm/U62/ZN (ND2D1LVT)                             0.03       0.22 r
  mealy_fsm/U63/ZN (NR2D2LVT)                             0.03       0.25 f
  mealy_fsm/U65/ZN (AOI32D2LVT)                           0.06       0.31 r
  mealy_fsm/U145/ZN (OAI211D1LVT)                         0.07       0.38 f
  mealy_fsm/sel_padding (fsm)                             0.00       0.38 f
  U6104/ZN (CKND1LVT)                                     0.04       0.42 r
  U4872/ZN (AOI21D1LVT)                                   0.03       0.45 f
  U6285/ZN (AOI31D2LVT)                                   0.07       0.52 r
  U6286/ZN (CKND1LVT)                                     0.03       0.56 f
  U6287/ZN (NR2D2LVT)                                     0.05       0.61 r
  U4902/ZN (INR2XD1LVT)                                   0.06       0.67 r
  U8755/ZN (ND2D0LVT)                                     0.03       0.70 f
  U8756/ZN (MUX2ND0LVT)                                   0.05       0.76 f
  U8758/ZN (AOI22D0LVT)                                   0.05       0.80 r
  U5701/ZN (OAI211D0LVT)                                  0.06       0.86 f
  gen_state_regs[0].state_reg_share/data_in[114] (state_register_2)
                                                          0.00       0.86 f
  gen_state_regs[0].state_reg_share/U10/ZN (AOI22D0LVT)
                                                          0.07       0.93 r
  gen_state_regs[0].state_reg_share/U1077/ZN (OAI211D0LVT)
                                                          0.06       0.98 f
  gen_state_regs[0].state_reg_share/state_reg[1][50]/D (DFCNQD1LVT)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[1][50]/CP (DFCNQD1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[2][52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U289/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[2][52]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[2][52]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[1][61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U373/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[1][61]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[1][61]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[1][52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U364/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[1][52]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[1][52]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[1][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U339/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[1][28]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[1][28]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U385/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[0][7]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[0][7]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U384/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[0][6]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[0][6]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U383/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[0][5]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[0][5]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U382/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[0][4]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[0][4]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mealy_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[1].state_reg_share/state_reg[2][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[2]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[2]/Q (DFCNQD1LVT)           0.11       0.11 f
  mealy_fsm/U40/Z (BUFFD2LVT)                             0.04       0.15 f
  mealy_fsm/U57/ZN (NR2D1LVT)                             0.05       0.20 r
  mealy_fsm/U71/ZN (ND2D0LVT)                             0.06       0.26 f
  mealy_fsm/U85/ZN (CKND1LVT)                             0.03       0.29 r
  mealy_fsm/U13/ZN (OAI21D1LVT)                           0.02       0.31 f
  mealy_fsm/U146/ZN (OAI211D0LVT)                         0.07       0.38 r
  mealy_fsm/shift_en (fsm)                                0.00       0.38 r
  U5846/Z (BUFFD2LVT)                                     0.08       0.46 r
  gen_state_regs[1].state_reg_share/shift_en (state_register_1)
                                                          0.00       0.46 r
  gen_state_regs[1].state_reg_share/U3/ZN (IND3D1LVT)     0.12       0.59 f
  gen_state_regs[1].state_reg_share/U2/Z (CKBD6LVT)       0.15       0.74 f
  gen_state_regs[1].state_reg_share/U7/Z (BUFFD2LVT)      0.15       0.89 f
  gen_state_regs[1].state_reg_share/U255/ZN (OAI222D0LVT)
                                                          0.08       0.96 r
  gen_state_regs[1].state_reg_share/state_reg[2][27]/D (DFCND1LVT)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[1].state_reg_share/state_reg[2][27]/CP (DFCND1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
