

================================================================
== Vitis HLS Report for 'Compute_CRC_Pipeline_VITIS_LOOP_81_2'
================================================================
* Date:           Tue Dec 19 07:23:46 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.833 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_2  |       21|       21|         1|          1|          1|    21|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_21 = alloca i32 1" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 4 'alloca' 'i_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_reversed_reload_read = read i168 @_ssdm_op_Read.ap_auto.i168, i168 %data_reversed_reload"   --->   Operation 5 'read' 'data_reversed_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.03ns)   --->   "%store_ln81 = store i5 0, i5 %i_21" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 6 'store' 'store_ln81' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i5 %i_21" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.36ns)   --->   "%icmp_ln81 = icmp_eq  i5 %i, i5 21" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 9 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%add_ln81 = add i5 %i, i5 1" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 10 'add' 'add_ln81' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc63.split.i, void %for.inc.i.i.preheader.exitStub" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 11 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %i" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 12 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 13 'specpipeline' 'specpipeline_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 15 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %shl_ln" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 17 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bit_select_i1_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 18 'bitselect' 'bit_select_i1_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln83 = or i8 %shl_ln, i8 1" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 19 'or' 'or_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i8 %or_ln83" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 20 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bit_select_i2_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_1" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 21 'bitselect' 'bit_select_i2_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln83_1 = or i8 %shl_ln, i8 2" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 22 'or' 'or_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i8 %or_ln83_1" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 23 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bit_select_i3_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_2" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 24 'bitselect' 'bit_select_i3_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln83_2 = or i8 %shl_ln, i8 3" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 25 'or' 'or_ln83_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i8 %or_ln83_2" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 26 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bit_select_i4_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_3" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 27 'bitselect' 'bit_select_i4_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln83_3 = or i8 %shl_ln, i8 4" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 28 'or' 'or_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i8 %or_ln83_3" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 29 'zext' 'zext_ln83_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bit_select_i5_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_4" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 30 'bitselect' 'bit_select_i5_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln83_4 = or i8 %shl_ln, i8 5" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 31 'or' 'or_ln83_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i8 %or_ln83_4" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 32 'zext' 'zext_ln83_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bit_select_i6_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_5" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 33 'bitselect' 'bit_select_i6_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln83_5 = or i8 %shl_ln, i8 6" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 34 'or' 'or_ln83_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i8 %or_ln83_5" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 35 'zext' 'zext_ln83_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bit_select_i7_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_6" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 36 'bitselect' 'bit_select_i7_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln83_6 = or i8 %shl_ln, i8 7" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 37 'or' 'or_ln83_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln83_7 = zext i8 %or_ln83_6" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 38 'zext' 'zext_ln83_7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bit_select_i8_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %data_reversed_reload_read, i32 %zext_ln83_7" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 39 'bitselect' 'bit_select_i8_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln83_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %bit_select_i8_i, i1 %bit_select_i7_i, i1 %bit_select_i6_i, i1 %bit_select_i5_i, i1 %bit_select_i4_i, i1 %bit_select_i3_i, i1 %bit_select_i2_i, i1 %bit_select_i1_i" [emitter.cpp:83->emitter.cpp:502]   --->   Operation 40 'bitconcatenate' 'or_ln83_i' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%list_bytes_addr = getelementptr i8 %list_bytes, i64 0, i64 %zext_ln81" [emitter.cpp:84->emitter.cpp:502]   --->   Operation 41 'getelementptr' 'list_bytes_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.42ns)   --->   "%store_ln84 = store i8 %or_ln83_i, i5 %list_bytes_addr" [emitter.cpp:84->emitter.cpp:502]   --->   Operation 42 'store' 'store_ln84' <Predicate = (!icmp_ln81)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 21> <RAM>
ST_1 : Operation 43 [1/1] (1.03ns)   --->   "%store_ln81 = store i5 %add_ln81, i5 %i_21" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 43 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.03>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc63.i" [emitter.cpp:81->emitter.cpp:502]   --->   Operation 44 'br' 'br_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_reversed_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ list_bytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_21                      (alloca           ) [ 01]
data_reversed_reload_read (read             ) [ 00]
store_ln81                (store            ) [ 00]
br_ln0                    (br               ) [ 00]
i                         (load             ) [ 00]
icmp_ln81                 (icmp             ) [ 01]
add_ln81                  (add              ) [ 00]
br_ln81                   (br               ) [ 00]
zext_ln81                 (zext             ) [ 00]
specpipeline_ln81         (specpipeline     ) [ 00]
speclooptripcount_ln81    (speclooptripcount) [ 00]
specloopname_ln81         (specloopname     ) [ 00]
shl_ln                    (bitconcatenate   ) [ 00]
zext_ln83                 (zext             ) [ 00]
bit_select_i1_i           (bitselect        ) [ 00]
or_ln83                   (or               ) [ 00]
zext_ln83_1               (zext             ) [ 00]
bit_select_i2_i           (bitselect        ) [ 00]
or_ln83_1                 (or               ) [ 00]
zext_ln83_2               (zext             ) [ 00]
bit_select_i3_i           (bitselect        ) [ 00]
or_ln83_2                 (or               ) [ 00]
zext_ln83_3               (zext             ) [ 00]
bit_select_i4_i           (bitselect        ) [ 00]
or_ln83_3                 (or               ) [ 00]
zext_ln83_4               (zext             ) [ 00]
bit_select_i5_i           (bitselect        ) [ 00]
or_ln83_4                 (or               ) [ 00]
zext_ln83_5               (zext             ) [ 00]
bit_select_i6_i           (bitselect        ) [ 00]
or_ln83_5                 (or               ) [ 00]
zext_ln83_6               (zext             ) [ 00]
bit_select_i7_i           (bitselect        ) [ 00]
or_ln83_6                 (or               ) [ 00]
zext_ln83_7               (zext             ) [ 00]
bit_select_i8_i           (bitselect        ) [ 00]
or_ln83_i                 (bitconcatenate   ) [ 00]
list_bytes_addr           (getelementptr    ) [ 00]
store_ln84                (store            ) [ 00]
store_ln81                (store            ) [ 00]
br_ln81                   (br               ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_reversed_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reversed_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="list_bytes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="list_bytes"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i168"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i168.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_21_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_21/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_reversed_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="168" slack="0"/>
<pin id="60" dir="0" index="1" bw="168" slack="0"/>
<pin id="61" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_reversed_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="list_bytes_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="list_bytes_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln84_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln81_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="5" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln81_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln81_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln81_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shl_ln_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln83_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bit_select_i1_i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="168" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i1_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="or_ln83_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln83_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bit_select_i2_i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="168" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i2_i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="or_ln83_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln83_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bit_select_i3_i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="168" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i3_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln83_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln83_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bit_select_i4_i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="168" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i4_i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln83_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln83_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bit_select_i5_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="168" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i5_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln83_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln83_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bit_select_i6_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="168" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i6_i/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln83_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_5/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln83_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bit_select_i7_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="168" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i7_i/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln83_6_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_6/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln83_7_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_7/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bit_select_i8_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="168" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i8_i/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln83_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="0" index="3" bw="1" slack="0"/>
<pin id="253" dir="0" index="4" bw="1" slack="0"/>
<pin id="254" dir="0" index="5" bw="1" slack="0"/>
<pin id="255" dir="0" index="6" bw="1" slack="0"/>
<pin id="256" dir="0" index="7" bw="1" slack="0"/>
<pin id="257" dir="0" index="8" bw="1" slack="0"/>
<pin id="258" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln83_i/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln81_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_21_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="82" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="58" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="102" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="58" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="102" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="58" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="102" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="102" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="58" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="102" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="58" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="102" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="58" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="102" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="58" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="240" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="261"><net_src comp="222" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="262"><net_src comp="204" pin="3"/><net_sink comp="248" pin=3"/></net>

<net id="263"><net_src comp="186" pin="3"/><net_sink comp="248" pin=4"/></net>

<net id="264"><net_src comp="168" pin="3"/><net_sink comp="248" pin=5"/></net>

<net id="265"><net_src comp="150" pin="3"/><net_sink comp="248" pin=6"/></net>

<net id="266"><net_src comp="132" pin="3"/><net_sink comp="248" pin=7"/></net>

<net id="267"><net_src comp="114" pin="3"/><net_sink comp="248" pin=8"/></net>

<net id="268"><net_src comp="248" pin="9"/><net_sink comp="71" pin=1"/></net>

<net id="273"><net_src comp="91" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="54" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: list_bytes | {1 }
 - Input state : 
	Port: Compute_CRC_Pipeline_VITIS_LOOP_81_2 : data_reversed_reload | {1 }
  - Chain level:
	State 1
		store_ln81 : 1
		i : 1
		icmp_ln81 : 2
		add_ln81 : 2
		br_ln81 : 3
		zext_ln81 : 2
		shl_ln : 2
		zext_ln83 : 3
		bit_select_i1_i : 4
		or_ln83 : 3
		zext_ln83_1 : 3
		bit_select_i2_i : 4
		or_ln83_1 : 3
		zext_ln83_2 : 3
		bit_select_i3_i : 4
		or_ln83_2 : 3
		zext_ln83_3 : 3
		bit_select_i4_i : 4
		or_ln83_3 : 3
		zext_ln83_4 : 3
		bit_select_i5_i : 4
		or_ln83_4 : 3
		zext_ln83_5 : 3
		bit_select_i6_i : 4
		or_ln83_5 : 3
		zext_ln83_6 : 3
		bit_select_i7_i : 4
		or_ln83_6 : 3
		zext_ln83_7 : 3
		bit_select_i8_i : 4
		or_ln83_i : 5
		list_bytes_addr : 3
		store_ln84 : 6
		store_ln81 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   icmp   |            icmp_ln81_fu_85           |    0    |    13   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln81_fu_91            |    0    |    13   |
|----------|--------------------------------------|---------|---------|
|   read   | data_reversed_reload_read_read_fu_58 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |            zext_ln81_fu_97           |    0    |    0    |
|          |           zext_ln83_fu_110           |    0    |    0    |
|          |          zext_ln83_1_fu_128          |    0    |    0    |
|          |          zext_ln83_2_fu_146          |    0    |    0    |
|   zext   |          zext_ln83_3_fu_164          |    0    |    0    |
|          |          zext_ln83_4_fu_182          |    0    |    0    |
|          |          zext_ln83_5_fu_200          |    0    |    0    |
|          |          zext_ln83_6_fu_218          |    0    |    0    |
|          |          zext_ln83_7_fu_236          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|             shl_ln_fu_102            |    0    |    0    |
|          |           or_ln83_i_fu_248           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |        bit_select_i1_i_fu_114        |    0    |    0    |
|          |        bit_select_i2_i_fu_132        |    0    |    0    |
|          |        bit_select_i3_i_fu_150        |    0    |    0    |
| bitselect|        bit_select_i4_i_fu_168        |    0    |    0    |
|          |        bit_select_i5_i_fu_186        |    0    |    0    |
|          |        bit_select_i6_i_fu_204        |    0    |    0    |
|          |        bit_select_i7_i_fu_222        |    0    |    0    |
|          |        bit_select_i8_i_fu_240        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |            or_ln83_fu_122            |    0    |    0    |
|          |           or_ln83_1_fu_140           |    0    |    0    |
|          |           or_ln83_2_fu_158           |    0    |    0    |
|    or    |           or_ln83_3_fu_176           |    0    |    0    |
|          |           or_ln83_4_fu_194           |    0    |    0    |
|          |           or_ln83_5_fu_212           |    0    |    0    |
|          |           or_ln83_6_fu_230           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    26   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_21_reg_274|    5   |
+------------+--------+
|    Total   |    5   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
