Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab4_2\shifter.v" into library work
Parsing module <shifter>.
Analyzing Verilog file "D:\Programming\EE2230\Lab4_2\freq_div.v" into library work
Parsing module <freq_div>.
Analyzing Verilog file "D:\Programming\EE2230\Lab4_2\display_decoder.v" into library work
Parsing module <scan_ctl>.
Analyzing Verilog file "D:\Programming\EE2230\Lab4_2\display.v" into library work
Parsing module <display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <display>.

Elaborating module <freq_div>.

Elaborating module <scan_ctl>.

Elaborating module <shifter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <display>.
    Related source file is "D:\Programming\EE2230\Lab4_2\display.v".
    Summary:
	no macro.
Unit <display> synthesized.

Synthesizing Unit <freq_div>.
    Related source file is "D:\Programming\EE2230\Lab4_2\freq_div.v".
    Found 2-bit register for signal <clk_scn>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_cnt>.
    Found 25-bit adder for signal <cnt_tmp> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <freq_div> synthesized.

Synthesizing Unit <scan_ctl>.
    Related source file is "D:\Programming\EE2230\Lab4_2\display_decoder.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit 4-to-1 multiplexer for signal <display> created at line 40.
    Summary:
	inferred   1 Multiplexer(s).
Unit <scan_ctl> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "D:\Programming\EE2230\Lab4_2\shifter.v".
    Found 1-bit register for signal <p<5>>.
    Found 1-bit register for signal <p<4>>.
    Found 1-bit register for signal <p<3>>.
    Found 1-bit register for signal <p<2>>.
    Found 1-bit register for signal <p<1>>.
    Found 1-bit register for signal <p<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <shifter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Registers                                            : 94
 1-bit register                                        : 91
 15-bit register                                       : 1
 2-bit register                                        : 1
 7-bit register                                        : 1
# Multiplexers                                         : 1
 19-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Registers                                            : 115
 Flip-Flops                                            : 115
# Multiplexers                                         : 1
 19-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <display>: instances <S8>, <S7> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <display>: instances <S6>, <S5> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <display>: instances <S6>, <S4> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <display>: instances <S6>, <S3> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <display>: instances <S6>, <S2> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <display>: instances <S6>, <S1> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <display>: instances <S6>, <S0> of unit <shifter> are equivalent, second instance is removed
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    p_5 in unit <shifter>
    p_4 in unit <shifter>
    p_3 in unit <shifter>
    p_2 in unit <shifter>
    p_1 in unit <shifter>
    p_0 in unit <shifter>


Optimizing unit <display> ...

Optimizing unit <freq_div> ...

Optimizing unit <shifter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 89
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 4
#      LUT6                        : 8
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 73
#      FDC                         : 52
#      FDP                         : 21
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  18224     0%  
 Number of Slice LUTs:                   38  out of   9112     0%  
    Number used as Logic:                38  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:       3  out of     76     3%  
   Number with an unused LUT:            38  out of     76    50%  
   Number of fully used LUT-FF pairs:    35  out of     76    46%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
divider/clk_cnt                    | BUFG                   | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.191ns (Maximum Frequency: 456.319MHz)
   Minimum input arrival time before clock: 4.136ns
   Maximum output required time after clock: 5.291ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.191ns (frequency: 456.319MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.191ns (Levels of Logic = 11)
  Source:            divider/clk_scn_0 (FF)
  Destination:       divider/clk_cnt (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider/clk_scn_0 to divider/clk_cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.933  divider/clk_scn_0 (divider/clk_scn_0)
     LUT1:I0->O            1   0.205   0.000  divider/Madd_cnt_tmp_cy<15>_rt (divider/Madd_cnt_tmp_cy<15>_rt)
     MUXCY:S->O            1   0.172   0.000  divider/Madd_cnt_tmp_cy<15> (divider/Madd_cnt_tmp_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<16> (divider/Madd_cnt_tmp_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<17> (divider/Madd_cnt_tmp_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<18> (divider/Madd_cnt_tmp_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<19> (divider/Madd_cnt_tmp_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<20> (divider/Madd_cnt_tmp_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<21> (divider/Madd_cnt_tmp_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  divider/Madd_cnt_tmp_cy<22> (divider/Madd_cnt_tmp_cy<22>)
     MUXCY:CI->O           0   0.019   0.000  divider/Madd_cnt_tmp_cy<23> (divider/Madd_cnt_tmp_cy<23>)
     XORCY:CI->O           1   0.180   0.000  divider/Madd_cnt_tmp_xor<24> (divider/cnt_tmp<24>)
     FDC:D                     0.102          divider/clk_cnt
    ----------------------------------------
    Total                      2.191ns (1.258ns logic, 0.933ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_cnt'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            S6/p_4 (FF)
  Destination:       S6/p_5 (FF)
  Source Clock:      divider/clk_cnt rising
  Destination Clock: divider/clk_cnt rising

  Data Path: S6/p_4 to S6/p_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  S6/p_4 (S6/p_4)
     FDP:D                     0.102          S6/p_5
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.136ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       divider/clk_scn_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to divider/clk_scn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             73   0.206   1.699  divider/rst_n_inv1_INV_0 (divider/rst_n_inv)
     FDC:CLR                   0.430          divider/cnt_l_0
    ----------------------------------------
    Total                      4.136ns (1.858ns logic, 2.278ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider/clk_cnt'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              4.136ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       S6/p_5 (FF)
  Destination Clock: divider/clk_cnt rising

  Data Path: rst_n to S6/p_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             73   0.206   1.699  divider/rst_n_inv1_INV_0 (divider/rst_n_inv)
     FDP:PRE                   0.430          S6/p_5
    ----------------------------------------
    Total                      4.136ns (1.858ns logic, 2.278ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 38 / 19
-------------------------------------------------------------------------
Offset:              5.291ns (Levels of Logic = 2)
  Source:            divider/clk_scn_0 (FF)
  Destination:       display<6> (PAD)
  Source Clock:      clk rising

  Data Path: divider/clk_scn_0 to display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.297  divider/clk_scn_0 (divider/clk_scn_0)
     LUT6:I0->O            7   0.203   0.773  display<1>1 (display_1_OBUF)
     OBUF:I->O                 2.571          display_6_OBUF (display<6>)
    ----------------------------------------
    Total                      5.291ns (3.221ns logic, 2.070ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider/clk_cnt'
  Total number of paths / destination ports: 60 / 15
-------------------------------------------------------------------------
Offset:              4.858ns (Levels of Logic = 2)
  Source:            S6/p_4 (FF)
  Destination:       display<6> (PAD)
  Source Clock:      divider/clk_cnt rising

  Data Path: S6/p_4 to display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.864  S6/p_4 (S6/p_4)
     LUT6:I2->O            7   0.203   0.773  display<1>1 (display_1_OBUF)
     OBUF:I->O                 2.571          display_6_OBUF (display<6>)
    ----------------------------------------
    Total                      4.858ns (3.221ns logic, 1.637ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.191|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clk_cnt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider/clk_cnt|    1.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.53 secs
 
--> 

Total memory usage is 223304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

