// Seed: 1263805869
module module_0 ();
  assign id_0 = 1;
  type_4(
      id_1, id_1, 1'd0
  ); type_5(
      id_0
  );
  logic id_2;
  logic id_3;
  assign id_3 = 1;
endmodule
`timescale 1ps / 1ps
