<module name="VIDEOSYSC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VIDEOSYSC_REVISION" acronym="VIDEOSYSC_REVISION" offset="0x0" width="32" description="This register contains the IP revision code (reset value to be defined by design team for each version of the module)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="ReservedRead returns 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision3:0 Minor revision7:4 Major revision" range="" rwaccess="R"/>
  </register>
  <register id="VIDEOSYSC_SYSCONFIG" acronym="VIDEOSYSC_SYSCONFIG" offset="0x8" width="32" description="This register allows controlling various parameters of the video system controller module">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="ReservedWrite 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal auto-clock gating strategy0: Clock is free running1: Automatic clock gating strategy is applied" range="" rwaccess="RW"/>
  </register>
  <register id="VIDEOSYSC_IRQMASK" acronym="VIDEOSYSC_IRQMASK" offset="0x40" width="32" description="This register contains the interrupt mask bits: when.MirqN is set, input event N does not trigger the interrupt line to the sequencer (default) when .MirqN is clear, input event N triggers the interrupt line to the sequencer">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved (not implemented)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="7" end="7" resetval="0x1" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_MBX" width="1" begin="6" end="6" resetval="0x1" description="SEQ Mailbox IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="5" end="5" resetval="0x1" description="DMA error IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="HOST_ERROR" width="1" begin="4" end="4" resetval="0x1" description="HOST error IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x1" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0x1" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x1" description="iLF IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x1" description="iME IRQ mask" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="VIDEOSYSC_IRQCLR" acronym="VIDEOSYSC_IRQCLR" offset="0x44" width="32" description="This register is used to clear the interrupt bits in write 0: no effect write 1: clears the corresponding bit in the register and clears the interrupt line if this action clears last active and enabled (in ) input event(s). reads always return 0">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved (not implemented)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="7" end="7" resetval="0x0" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_MBX" width="1" begin="6" end="6" resetval="0x0" description="SEQ Mailbox IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="5" end="5" resetval="0x0" description="DMA error IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="HOST_ERROR" width="1" begin="4" end="4" resetval="0x0" description="HOST error IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x0" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x0" description="iLF IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x0" description="iME IRQ clear" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="VIDEOSYSC_IRQSET" acronym="VIDEOSYSC_IRQSET" offset="0x48" width="32" description="This register is used to set the interrupt bits (used to test interrupt): write 0: no effect write 1: sets the corresponding bit in the register, and triggers the interrupt line if not already active and the associated event is enabled in reads always return 0">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved (not implemented)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="7" end="7" resetval="0x0" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_MBX" width="1" begin="6" end="6" resetval="0x0" description="SEQ Mailbox IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="5" end="5" resetval="0x0" description="DMA error IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="HOST_ERROR" width="1" begin="4" end="4" resetval="0x0" description="HOST error IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x0" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x0" description="iLF IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x0" description="iME IRQ set" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="VIDEOSYSC_IRQSTATE" acronym="VIDEOSYSC_IRQSTATE" offset="0x4C" width="32" description="This register holds the interrupt status bits">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved (not implemented)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="7" end="7" resetval="0x0" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_MBX" width="1" begin="6" end="6" resetval="0x0" description="SEQ Mailbox IRQ status" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="5" end="5" resetval="0x0" description="DMA error IRQ status" range="" rwaccess="w/1toSet"/>
    <bitfield id="HOST_ERROR" width="1" begin="4" end="4" resetval="0x0" description="HOST error IRQ status" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x0" description="Spare interrupt (reserved for future use)" range="" rwaccess="w/1toSet"/>
    <bitfield id="Reserved" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x0" description="iLF IRQ status" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x0" description="iME IRQ status" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="VIDEOSYSC_CLKCTL" acronym="VIDEOSYSC_CLKCTL" offset="0x60" width="32" description="Video accelerator clock control: Writing a 0 forces the module to leave the idle state (modules input clock goes active) Writing a 1 requests the module enter the idle state when no request/commands pending for the module. (Allows module input clock to be stopped). Module automatically exits the idle state and clock starts each time new requests/commands are present. Clock status can be checked in register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="ReservedRead returns 0" range="" rwaccess="W"/>
    <bitfield id="SL2IFCLKEN" width="1" begin="5" end="5" resetval="0x0" description="Clock control of the SL2IF module(iLF and iME modules must be idled as well):0: Exit idle state and start SL2IF clock1: Request SL2IF logic to go to idle and stop SL2IF input clock" range="" rwaccess="W"/>
    <bitfield id="SEQMEMCLKEN" width="1" begin="4" end="4" resetval="0x0" description="Clock control of the sequencer memory and slave port module:0: Exit idle state and start SEQ memory and slave port clock1: Request SEQ slave port logic to go to idle and stop SEQ clock (if SEQ in standby)" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="ReservedRead returns 0" range="" rwaccess="W"/>
    <bitfield id="iMECLKEN" width="1" begin="1" end="1" resetval="0x0" description="Clock control of the iME module:0: Exit idle state and start iME clock1: Request iME logic to go to idle and stop iME input clock" range="" rwaccess="W"/>
    <bitfield id="iLFCLKEN" width="1" begin="0" end="0" resetval="0x0" description="Clock control of the iLF module:0: Exit idle state and start iLF clock1: Request iLF logic to go to idle and stop iLF input clock" range="" rwaccess="W"/>
  </register>
  <register id="VIDEOSYSC_CLKDIV" acronym="VIDEOSYSC_CLKDIV" offset="0x64" width="32" description="Video accelerator sequencer clock division">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="ReservedRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="SEQCLKDIV" width="2" begin="1" end="0" resetval="0x0" description="Sequencer clock division control" range="" rwaccess="RW">
      <bitenum value="0" token="SEQCLKDIV_0" description="No clock division - SEQ operates at the same clock as video accelerators"/>
      <bitenum value="1" token="SEQCLKDIV_1" description="Clock divide by two - SEQ operates at half the video accelerators clock"/>
      <bitenum value="2" token="SEQCLKDIV_2" description="Clock divide by three - SEQ operates at one third the video accelerators clock"/>
      <bitenum value="3" token="SEQCLKDIV_3" description="Clock divide by four - SEQ operates at one fourth the video accelerators clock"/>
    </bitfield>
  </register>
  <register id="VIDEOSYSC_CLKST" acronym="VIDEOSYSC_CLKST" offset="0x68" width="32" description="Video accelerator clock status: 0: Logic is active and the input modules input clock is running 1: Logic is idled (Clock stopped if autoidle bit also 1) Clock is only automatically stopped when logic is idled if the autoidle bit in register is set">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="ReservedRead returns 0" range="" rwaccess="R"/>
    <bitfield id="SEQSTANDBY" width="1" begin="8" end="8" resetval="0x0" description="SEQ is in Standby:0: SEQ is not in standby1: SEQ is in Standby" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="ReservedRead returns 0" range="" rwaccess="R"/>
    <bitfield id="SL2IFCLKST" width="1" begin="5" end="5" resetval="0x0" description="Clock control of the SL2IF module0: SL2IF logic is active 1: SL2IF logic is idled" range="" rwaccess="R"/>
    <bitfield id="SEQMEMCLKST" width="1" begin="4" end="4" resetval="0x0" description="Clock control of the SEQ memory and slave port:0: SEQ Slave port is active 1: SEQ Slave port is Idled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="ReservedRead returns 0" range="" rwaccess="R"/>
    <bitfield id="iMECLKST" width="1" begin="1" end="1" resetval="0x0" description="Clock control of the iME module:0: iME logic is active 1: iME logic is idled" range="" rwaccess="R"/>
    <bitfield id="iLFCLKST" width="1" begin="0" end="0" resetval="0x0" description="Clock control of the iLF module:0: iLF logic is active 1: iLF logic is idled" range="" rwaccess="R"/>
  </register>
</module>
