EESchema-LIBRARY Version 2.3  Date: 7/2/2012 9:33:16 AM
#encoding utf-8
#
# AP7361_DFN
#
DEF AP7361_DFN IC 0 40 Y Y 1 F N
F0 "IC" -200 -200 50 H V C CNN
F1 "AP7361_DFN" 0 350 50 H V C CNN
DRAW
T 0 0 250 40 0 0 0 DFN  Normal 0 C C
S 250 300 -250 -150 0 1 2 f
X OUT 1 400 200 150 L 40 40 1 1 w
X NC 2 150 -250 100 U 30 30 1 1 N
X ADJ 3 400 0 150 L 40 40 1 1 P
X GND 4 -50 -300 150 U 40 40 1 1 W
X EN 5 -400 100 150 R 40 40 1 1 I
X NC 6 -350 0 100 R 30 30 1 1 N
X NC 7 -350 -100 100 R 30 30 1 1 N
X IN 8 -400 200 150 R 40 40 1 1 W
X GND-PAD 9 50 -300 150 U 30 30 1 1 W
ENDDRAW
ENDDEF
#
# C_MINI
#
DEF C_MINI C 0 0 N N 1 F N
F0 "C" -50 40 30 V V C CNN
F1 "C_MINI" 50 70 25 V V C CNN
DRAW
P 3 0 1 0  -25 -50  -25 50  -25 50 f
P 3 0 1 0  25 -50  25 50  25 50 f
X A 1 -100 0 75 R 25 25 1 1 P
X B 2 100 0 75 L 25 25 1 1 P
ENDDRAW
ENDDEF
#
# CONN_1
#
DEF ~CONN_1 P 0 30 N N 1 F N
F0 "P" 80 0 40 H V L CNN
F1 "CONN_1" 0 55 30 H I C CNN
DRAW
C 0 0 31 0 1 0 N
P 2 0 1 0  -30 0  -50 0 N
X 1 1 -150 0 100 R 60 60 1 1 P
ENDDRAW
ENDDEF
#
# CONN_18
#
DEF CONN_18 P 0 40 Y N 1 F N
F0 "P" 50 0 60 V V C CNN
F1 "CONN_18" 150 0 60 V V C CNN
DRAW
S 200 900 0 -900 0 1 2 f
X P1 1 -250 850 250 R 50 50 1 1 P I
X P2 2 -250 750 250 R 50 50 1 1 P I
X P3 3 -250 650 250 R 50 50 1 1 P I
X P4 4 -250 550 250 R 50 50 1 1 P I
X P5 5 -250 450 250 R 50 50 1 1 P I
X P6 6 -250 350 250 R 50 50 1 1 P I
X P7 7 -250 250 250 R 50 50 1 1 P I
X P8 8 -250 150 250 R 50 50 1 1 P I
X P9 9 -250 50 250 R 50 50 1 1 P I
X P10 10 -250 -50 250 R 50 50 1 1 P I
X P11 11 -250 -150 250 R 50 50 1 1 P I
X P12 12 -250 -250 250 R 50 50 1 1 P I
X P13 13 -250 -350 250 R 50 50 1 1 P I
X P14 14 -250 -450 250 R 50 50 1 1 P I
X P15 15 -250 -550 250 R 50 50 1 1 P I
X P16 16 -250 -650 250 R 50 50 1 1 P I
X P17 17 -250 -750 250 R 50 50 1 1 P I
X P18 18 -250 -850 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# CONN_8
#
DEF CONN_8 P 0 40 Y N 1 F N
F0 "P" -50 0 60 V V C CNN
F1 "CONN_8" 50 0 60 V V C CNN
DRAW
S -100 400 100 -400 0 1 0 N
X P1 1 -350 350 250 R 50 50 1 1 P I
X P2 2 -350 250 250 R 50 50 1 1 P I
X P3 3 -350 150 250 R 50 50 1 1 P I
X P4 4 -350 50 250 R 50 50 1 1 P I
X P5 5 -350 -50 250 R 50 50 1 1 P I
X P6 6 -350 -150 250 R 50 50 1 1 P I
X P7 7 -350 -250 250 R 50 50 1 1 P I
X P8 8 -350 -350 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# CONN_CORTEX_DEBUG
#
DEF CONN_CORTEX_DEBUG U 0 40 Y Y 1 F N
F0 "U" 0 -300 50 H V C CNN
F1 "CONN_CORTEX_DEBUG" 0 300 35 H V C CNN
DRAW
T 0 50 100 30 0 0 0 (SWDCLK)  Normal 0 C C
T 0 75 200 30 0 0 0 (SWDIO)  Normal 0 C C
T 0 100 0 30 0 0 0 (SWO)  Normal 0 C C
S -350 50 -330 -50 0 1 2 F
S -350 250 350 -250 0 1 2 f
X VDD 1 -500 200 150 R 40 40 1 1 W
X TMS 2 500 200 150 L 40 40 1 1 B
X GND 3 -500 100 150 R 40 40 1 1 W
X TCK 4 500 100 150 L 40 40 1 1 B
X GND 5 -500 0 150 R 40 40 1 1 W
X TDO 6 500 0 150 L 40 40 1 1 B
X NC/RTCK 7 -500 -100 150 R 40 40 1 1 P
X TDI 8 500 -100 150 L 40 40 1 1 B
X GND 9 -500 -200 150 R 40 40 1 1 W
X nRST 10 500 -200 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# CRYSTAL_4Pin_Mini_GND
#
DEF CRYSTAL_4Pin_Mini_GND X 0 40 Y N 1 F N
F0 "X" 0 -100 35 H V C CNN
F1 "CRYSTAL_4Pin_Mini_GND" 0 200 25 H V C CNN
DRAW
S -50 50 -50 -50 0 1 2 N
S -25 75 25 -75 0 1 2 N
S 50 50 50 -50 0 1 2 N
P 3 0 1 0  -50 0  -100 0  -100 0 N
P 3 0 1 0  50 0  100 0  100 0 N
P 5 0 1 0  -75 25  -75 100  75 100  75 25  75 25 N
X A 1 -150 0 50 R 30 30 1 1 P
X GND 2 -50 150 50 D 25 30 1 1 P
X B 3 150 0 50 L 30 30 1 1 P
X GND 4 50 150 50 D 25 30 1 1 P
ENDDRAW
ENDDEF
#
# CRYSTAL_Mini_v2
#
DEF CRYSTAL_Mini_v2 X 0 40 Y N 1 F N
F0 "X" 0 -100 35 H V C CNN
F1 "CRYSTAL_Mini_v2" 0 100 25 H V C CNN
DRAW
S -50 50 -50 -50 0 1 2 N
S -25 75 25 -75 0 1 2 N
S 50 50 50 -50 0 1 2 N
P 3 0 1 0  -50 0  -100 0  -100 0 N
P 3 0 1 0  50 0  100 0  100 0 N
X A 1 -150 0 50 R 30 30 1 1 P
X B 2 150 0 50 L 30 30 1 1 P
ENDDRAW
ENDDEF
#
# D_schottky
#
DEF D_schottky D 0 40 N N 1 F N
F0 "D" -90 -50 35 V V C CNN
F1 "D_schottky" 100 -75 30 V V C CNN
$FPLIST
 D?
 SO*
 SM*
 SLP1006P2
$ENDFPLIST
DRAW
P 3 0 1 7  50 50  50 -50  50 -50 N
P 4 0 1 7  50 -50  30 -50  30 -30  30 -30 N
P 4 0 1 7  50 50  70 50  70 30  70 30 N
P 5 0 1 0  50 0  -50 50  -50 -50  50 0  50 0 F
X K 1 150 0 100 L 40 40 1 1 P
X A 2 -150 0 100 R 40 40 1 1 P
ENDDRAW
ENDDEF
#
# ESD
#
DEF ~ESD CR 0 0 N N 1 F N
F0 "CR" 0 60 30 H V C CNN
F1 "ESD" 0 -50 20 H I C CNN
DRAW
P 3 0 1 5  0 -20  -20 -40  -20 -40 F
P 3 0 1 5  0 20  0 -20  0 -20 F
P 3 0 1 5  0 20  20 40  20 40 F
P 4 0 1 2  0 0  -50 25  -50 -25  -50 -25 F
P 4 0 1 2  0 0  50 25  50 -25  50 -25 F
X cathode 1 100 0 50 L 40 40 0 1 P
X Anode 2 -100 0 50 R 40 40 0 1 P
ENDDRAW
ENDDEF
#
# FUSE-MINI
#
DEF FUSE-MINI F 0 40 N N 1 F N
F0 "F" 50 25 20 H V C CNN
F1 "FUSE-MINI" 0 -75 20 H V C CNN
DRAW
A -50 0 50 1 1799 0 1 0 N 0 0 -100 0
A 50 0 50 -1799 -1 0 1 0 N 0 0 100 0
X A 1 150 0 50 L 50 50 1 1 P
X B 2 -150 0 50 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF ~GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 0 30 H I C CNN
F1 "GND" 0 -70 30 H I C CNN
DRAW
P 4 0 1 0  -50 0  0 -50  50 0  -50 0 N
X GND 1 0 0 0 U 30 30 1 1 W N
ENDDRAW
ENDDEF
#
# GNDPWR
#
DEF GNDPWR #PWR 0 0 N N 1 F P
F0 "#PWR" 0 50 40 H I C CNN
F1 "GNDPWR" 0 -80 40 H V C CNN
DRAW
P 3 0 1 8  -40 0  -50 -30  -50 -30 N
P 3 0 1 8  -20 0  -30 -30  -30 -30 N
P 3 0 1 8  0 0  -10 -30  -10 -30 N
P 3 0 1 8  20 0  10 -30  10 -30 N
P 3 0 1 10  40 0  -40 0  -40 0 N
P 4 0 1 8  40 0  30 -30  30 -30  30 -30 N
X GNDPWR 1 0 0 0 U 40 40 1 1 W N
ENDDRAW
ENDDEF
#
# L_MINI
#
DEF L_MINI L 0 0 N N 1 F N
F0 "L" -75 -50 30 H V C CNN
F1 "L_MINI" 50 -50 22 H V C CNN
DRAW
A -50 0 25 -1799 -1 0 1 0 N -75 0 -25 0
A 0 0 25 -1799 -1 0 1 0 N -25 0 25 0
A 50 0 25 -1799 -1 0 1 0 N 25 0 75 0
X A 1 -100 0 25 R 25 25 1 1 P
X B 2 100 0 25 L 25 25 1 1 P
ENDDRAW
ENDDEF
#
# LPC182x_TFBGA100
#
DEF LPC182x_TFBGA100 IC 0 40 Y Y 13 L N
F0 "IC" -50 0 60 V V C CNN
F1 "LPC182x_TFBGA100" -150 0 60 V V C CNN
DRAW
T 900 100 0 60 0 1 0 External~Memory~Interface  Normal 0 C C
T 900 100 0 60 0 2 0 LCD  Normal 0 C C
T 0 1300 0 60 0 2 0 Not~available~in~TFBGA100~Package  Normal 0 C C
S 2750 200 0 -200 2 0 2 f
T 900 100 0 60 0 3 0 MMC  Normal 0 C C
T 0 1300 0 60 0 3 0 Not~available~in~TFBGA100~Package  Normal 0 C C
S 0 200 2750 -200 3 0 2 f
T 0 2350 350 40 0 4 0 ENET_MDC~is~A13~in~EMI  Normal 0 C C
T 0 550 350 50 0 4 0 Ethernet~only~in~LPC183x  Normal 0 C C
T 900 75 -50 60 0 4 0 RMII~Ethernet  Normal 0 C C
S 2750 550 0 -500 4 0 2 f
T 900 100 0 60 0 5 0 I2S~Audio  Normal 0 C C
T 900 100 0 60 0 6 0 Serial1  Normal 0 C C
S 0 200 2750 -200 6 0 2 f
T 0 1850 0 50 0 7 0 Fast-Mode~Plus~Compatible  Normal 0 C C
T 900 100 0 60 0 7 0 Serial0  Normal 0 C C
S 0 200 2750 -200 7 0 2 f
T 900 100 0 60 0 8 0 Analog  Normal 0 C C
S 2750 300 0 -300 8 0 2 f
T 900 100 0 60 0 9 0 USB  Normal 0 C C
T 0 1700 -250 50 0 9 0 USB1~only~in~LPC183x~TFBGA100  Normal 0 C C
S 2750 450 0 -400 9 0 2 f
T 900 100 0 60 0 10 0 System  Normal 0 C C
T 900 100 0 60 0 11 0 SPIFI  Normal 0 C C
T 900 100 0 60 0 12 0 GPIO  Normal 0 C C
S 2750 150 0 -150 12 0 2 f
T 0 400 0 80 0 13 0 Power  Normal 0 C C
S 2750 1600 0 -1650 1 1 2 f
X P1_0/GPIO0[4]/CTIN_3/SSP0_SSEL/EMC_A5 H1 2900 1000 150 L 40 40 1 1 B
X P1_3/GPIO0[10]/CTOUT_8/USB0_IND1/SSP1_MISO/MMC_RST/~EMC_OE~ J1 2900 -900 150 L 40 40 1 1 B
X P1_2/GPIO0[9]/CTOUT_6/SSP0_MOSI/EMC_A7 K1 2900 800 150 L 40 40 1 1 B
X P1_4/GPIO0[11]/CTOUT_9/USB0_IND0/SSP1_MOSI/MMC_VOLT1/~EMC_BLS0~ J2 2900 -1100 150 L 40 40 1 1 B
X P1_1/GPIO0[8]/CTOUT_7/SSP0_MISO/EMC_A6 K2 2900 900 150 L 40 40 1 1 B
X CLK0/EMC_CLK0/CLKOUT/MMC_CLK/EMC_CLK01/ENET_TX_CLK/ENET_REF_CLK/SSP1_SCK K3 2900 -1450 150 L 40 40 1 1 B
X P1_7/GPIO1[0]/U1_DSR/CTOUT_13/USB0_PWR_EN/EMC_D0 G4 2900 50 150 L 40 40 1 1 B
X P1_5/GPIO1[8]/CTOUT_10/USB0_PWR_FAULT/SSP1_SSEL/MMC_POW/~EMC_CS0~ J4 2900 -1000 150 L 40 40 1 1 B
X P1_6/GPIO1[9]/CTIN_5/MMC_CMD/~EMC_WE~ K4 2900 -800 150 L 40 40 1 1 B
X P2_2/U0_UCLK/USB0_IND1/GPIO5[2]/CTOUT_6/T3_CAP2/EMC_A11 F5 2900 400 150 L 40 40 1 1 B
X P1_8/GPIO1[1]/U1_DTR/CTOUT_12/MMC_VOLT0/EMC_D1 H5 2900 -50 150 L 40 40 1 1 B
X P1_9/GPIO1[2]/U1_RTS/CTOUT_11/MMC_DAT0/EMC_D2 J5 2900 -150 150 L 40 40 1 1 B
X P2_8/CTOUT_0/U3_DIR/GPIO5[7]/EMC_A8 C6 2900 700 150 L 40 40 1 1 B
X P6_4/GPIO3[3]/CTIN_6/U0_TXD/~EMC_CAS~ F6 2900 -1200 150 L 40 40 1 1 B
X P1_10/GPIO1[3]/U1_RI/CTOUT_14/MMC_DAT1/EMC_D3 H6 2900 -250 150 L 40 40 1 1 B
X CLK2/CLKOUT/MMC_CLK/I2S1_RX_SCK/I2S0_TX_MCLK/EMC_CLK23/EMC_CLK3 K6 2900 -1550 150 L 40 40 1 1 B
X P2_1/U0_RXD/USB0_PWR_FAULT/GPIO5[1]/T3_CAP1/EMC_A12 G7 2900 300 150 L 40 40 1 1 B
X P1_11/GPIO1[4]/U1_CTS/CTOUT_15/MMC_DAT2/EMC_D4 J7 2900 -350 150 L 40 40 1 1 B
X P1_12/GPIO1[5]/U1_DCD/T0_CAP1/MMC_DAT3/EMC_D5 K7 2900 -450 150 L 40 40 1 1 B
X P2_10/GPIO0[14]/CTOUT_2/U2_TXD/EMC_A1 E8 2900 1400 150 L 40 40 1 1 B
X P1_13/GPIO1[6]/U1_TXD/T0_CAP0/MMC_CD/EMC_D6 H8 2900 -550 150 L 40 40 1 1 B
X P1_14/GPIO1[7]/U1_RXD/T0_MAT2/EMC_D7 J8 2900 -650 150 L 40 40 1 1 B
X P2_11/GPIO1[11]/CTOUT_5/U2_RXD/EMC_A2 A9 2900 1300 150 L 40 40 1 1 B
X P2_12/GPIO1[12]/CTOUT_4/U2_UCLK/EMC_A3 B9 2900 1200 150 L 40 40 1 1 B
X P6_5/GPIO3[4]/CTOUT_6/U0_RXD/~EMC_RAS~ F9 2900 -1300 150 L 40 40 1 1 B
X P2_6/U0_DIR/USB0_IND0/GPIO5[6]/CTIN_7/T3_CAP3/EMC_A10 G9 2900 500 150 L 40 40 1 1 B
X P2_13/GPIO1[13]/CTIN_4/U2_DIR/EMC_A4 A10 2900 1100 150 L 40 40 1 1 B
X P2_9/GPIO1[10]/CTOUT_3/U3_BAUD/EMC_A0 B10 2900 1500 150 L 40 40 1 1 B
X P2_7/GPIO0[7]/CTOUT_1/U3_UCLK/T3_MAT3/EMC_A9 C10 2900 600 150 L 40 40 1 1 B
X P2_0/U0_TXD/USB0_PWR_EN/GPIO5[0]/T3_CAP0/ENET_MDC/EMC_A13 G10 2900 200 150 L 40 40 1 1 B
X P0_1/GPIO0[1]/SSP1_MOSI/ENET_COL/I2S1_TX_SDA/ENET_TX_EN G1 2900 -400 150 L 40 40 4 1 B
X P0_0/GPIO0[0]/SSP1_MISO/I2S0_TX_WS/I2S1_TX_WS/ENET_RXD1 G2 2900 100 150 L 40 40 4 1 B
X P1_15/GPIO0[2]/U2_TXD/T0_MAT1/ENET_RXD0 K8 2900 200 150 L 40 40 4 1 B
X P1_16/GPIO0[3]/U2_RXD/T0_MAT0/ENET_CRS/ENET_RX_DV H9 2900 -200 150 L 40 40 4 1 B
X P1_19/ENET_TX_CLK/SSP1_SCK/CLKOUT/I2S0_RX_MCLK/I2S1_TX_SCK/ENET_REF_CLK K9 2900 -300 150 L 40 40 4 1 B
X P1_17/GPIO0[12]/U2_UCLK/T0_CAP3/CAN1_TD/ENET_MDIO H10 2900 450 150 L 40 40 4 1 B
X P1_18/GPIO0[13]/U2_DIR/T0_MAT3/CAN1_RD/ENET_TXD0 J10 2900 0 150 L 40 40 4 1 B
X P1_20/GPIO0[15]/SSP1_SSEL/T0_CAP2/ENET_TXD1 K10 2900 -100 150 L 40 40 4 1 B
S 2750 500 0 -500 5 1 2 f
X PF_4/SSP1_SCK/GP_CLKIN/TRACECLK/I2S0_RX_SCK/LCD_CLKIN/I2S0_TX_MCLK H4 2900 400 150 L 40 40 5 1 B
X xP6_1/GPIO3[0]/~EMC_DYCS1~/U0_UCLK/T2_CAP0/I2S0_RX_WS G5 2900 -400 150 L 40 40 5 1 B
X P3_2/CAN0_TD/USB1_IND0/GPIO5[9]/LCD_VD14/I2S0_RX_SDA/I2S0_TX_SDA G6 2900 200 150 L 40 40 5 1 B
X P3_1/CAN0_RD/USB1_IND1/GPIO5[8]/LCD_VD15/I2S0_RX_WS/I2S0_TX_WS F7 2900 100 150 L 40 40 5 1 B
X xP6_0/I2S0_RX_MCLK/I2S0_RX_SCK H7 2900 -200 150 L 40 40 5 1 B
X P3_0/I2S0_RX_MCLK/I2S0_TX_MCLK/SSP0_SCK/I2S0_RX_SCK/I2S0_TX_SCK A8 2900 300 150 L 40 40 5 1 B
X xP6_2/GPIO3[1]/EMC_CKEOUT1/U0_DIR/T2_CAP1/I2S0_RX_SDA J9 2900 -300 150 L 40 40 5 1 B
X P2_3/U3_TXD/CTIN_1/GPIO5[3]/T3_MAT0/USB0_PWR_EN/I2C1_SDA D8 2900 50 150 L 40 40 6 1 B
X P2_4/U3_RXD/CTIN_0/GPIO5[4]/T3_MAT1/USB0_PWR_FAULT/I2C1_SCL D9 2900 -50 150 L 40 40 6 1 B
X I2C0_SCL D6 2900 50 150 L 40 40 7 1 B
X I2C0_SDA E6 2900 -50 150 L 40 40 7 1 B
X ADC0_1/ADC1_1 A1 2900 0 150 L 40 40 8 1 I
X ADC0_0/ADC1_0/DAC A2 2900 100 150 L 40 40 8 1 I
X ADC0_3/ADC1_3 A3 2900 -200 150 L 40 40 8 1 I
X ADC0_2/ADC1_2 B3 2900 -100 150 L 40 40 8 1 I
X P2_5/CTIN_2/USB1_VBUS/GPIO5[5]/T3_MAT2/USB0_IND0/ADCTRIG1 D10 2900 200 150 L 40 40 8 1 B
X USB0_DP E1 2900 350 150 L 40 40 9 1 B
X USB0_ID F1 2900 0 150 L 40 40 9 1 I
X USB0_DM E2 2900 250 150 L 40 40 9 1 B
X USB0_VBUS E3 2900 100 150 L 40 40 9 1 I
X USB1_DP E9 2900 -200 150 L 40 40 9 1 B
X USB1_DM E10 2900 -300 150 L 40 40 9 1 B
S 2750 1400 0 -1400 10 1 2 f
X XTAL1 B1 2900 900 150 L 40 40 10 1 I
X XTAL2 C1 2900 600 150 L 40 40 10 1 O
X TCK/SWDCLK H2 2900 -250 150 L 40 40 10 1 I
X RTC_ALARM C3 2900 -1300 150 L 40 40 10 1 O
X TDI G3 2900 -650 150 L 40 40 10 1 I
X TDO/SWDO H3 2900 -550 150 L 40 40 10 1 O
X WAKEUP0 A4 2900 -850 150 L 40 40 10 1 I
X ~TRST~ B4 2900 -350 150 L 40 40 10 1 I
X TMS/SWDIO C4 2900 -450 150 L 40 40 10 1 I
X RTCX1 A5 2900 400 150 L 40 40 10 1 I
X RTCX2 B5 2900 100 150 L 40 40 10 1 O
X DBGEN A6 2900 -150 150 L 40 40 10 1 I
X ~RESET~ B6 2900 1300 150 L 40 40 10 1 I
S 2750 350 0 -350 11 1 2 f
X P3_3/SSP0_SCK/CGU_OUT1/I2S0_TX_MCLK/I2S1_TX_SCK/SPIFI_SCK A7 2900 150 150 L 40 40 11 1 B
X P3_5/GPIO1[15]/U1_RXD/I2S0_TX_SDA/I2S1_RX_WS/LCD_VD12/SPIFI_SIO2 B7 2900 -150 150 L 40 40 11 1 B
X P3_6/GPIO0[6]/SSP0_SSEL/SSP0_MISO/SPIFI_MISO C7 2900 -50 150 L 40 40 11 1 B
X P3_7/SSP0_MISO/GPIO5[10]/SSP0_MOSI/SPIFI_MOSI D7 2900 50 150 L 40 40 11 1 B
X P3_8/SSP0_MOSI/GPIO5[11]/SSP0_SSEL/SPIFI_CS E7 2900 250 150 L 40 40 11 1 B
X P3_4/GPIO1[14]/U1_TXD/I2S0_TX_WS/I2S1_RX_SDA/LCD_VD13/SPIFI_SIO3 B8 2900 -250 150 L 40 40 11 1 B
X P6_9/~EMC_DYCS0~/T2_MAT2/GPIO3[5] F8 2900 50 150 L 40 40 12 1 B
X P6_11/EMC_CKEOUT0/T2_MAT3/GPIO3[7] C9 2900 -50 150 L 40 40 12 1 B
S -1400 850 1400 -850 13 1 2 f
X USB0_VDDA_3V3_DRIVER D1 -1300 1000 150 D 40 40 13 1 W
X VDDA B2 -900 1000 150 D 40 40 13 1 W
X VSSA C2 -1300 -1000 150 U 40 40 13 1 W
X USB0_VDDA_3V3 D2 -1200 1000 150 D 40 40 13 1 W
X USB0_VSSA_REF F2 1300 -1000 150 U 40 40 13 1 W
X USB0_VSSA_TERM D3 1200 -1000 150 U 40 40 13 1 W
X USB0_RREF F3 1550 0 150 L 40 40 13 1 P
X VSS J3 -700 -1000 150 U 40 40 13 1 W
X VSS D4 -1000 -1000 150 U 40 40 13 1 W
X VDDREG E4 -700 1000 150 D 40 40 13 1 W
X VDDREG F4 -400 1000 150 D 40 40 13 1 W
X VBAT C5 1300 1000 150 D 40 40 13 1 W
X VSS D5 -900 -1000 150 U 40 40 13 1 W
X VDDREG E5 -600 1000 150 D 40 40 13 1 W
X VDDIO K5 50 1000 150 D 40 40 13 1 W
X VSS J6 -600 -1000 150 U 40 40 13 1 W
X VSS C8 -1100 -1000 150 U 40 40 13 1 W
X VSS G8 -800 -1000 150 U 40 40 13 1 W
X VDDIO F10 -50 1000 150 D 40 40 13 1 W
ENDDRAW
ENDDEF
#
# R_MINI
#
DEF R_MINI R 0 0 N N 1 F N
F0 "R" -70 50 25 H V C CNN
F1 "R_MINI" 70 50 20 H V C CNN
DRAW
P 3 0 1 0  -50 25  -75 0  -75 0 N
P 3 0 1 0  50 25  75 0  75 0 N
P 6 0 1 0  -50 25  -25 -25  0 25  25 -25  50 25  50 25 N
X A 1 100 0 25 L 25 25 1 1 P
X B 2 -100 0 25 R 25 25 1 1 P
ENDDRAW
ENDDEF
#
# SPI_FLASH_25Q
#
DEF SPI_FLASH_25Q IC 0 40 Y Y 1 F N
F0 "IC" 0 -250 60 H V C CNN
F1 "SPI_FLASH_25Q" 0 250 60 H V C CNN
DRAW
S 350 200 -350 -200 0 1 2 f
X nCS 1 -550 150 200 R 40 40 1 1 I I
X DO/IO1 2 -550 50 200 R 40 40 1 1 B
X nWP/IO2 3 -550 -50 200 R 40 40 1 1 I I
X GND 4 -550 -150 200 R 40 40 1 1 W
X DI/IO0 5 550 -150 200 L 40 40 1 1 B
X CLK 6 550 -50 200 L 40 40 1 1 I C
X nHOLD/IO3 7 550 50 200 L 40 40 1 1 B
X VCC 8 550 150 200 L 40 40 1 1 W
ENDDRAW
ENDDEF
#
# USBCONN
#
DEF USBCONN U 0 40 Y Y 1 F N
F0 "U" 50 -300 60 H V C CNN
F1 "USBCONN" 200 300 40 H V C CNN
DRAW
S 0 250 400 -250 0 1 0 f
X VBUS 1 -250 0 250 R 50 50 1 1 W
X DN 2 -250 100 250 R 50 50 1 1 B
X DP 3 -250 200 250 R 50 50 1 1 B
X GND 4 -250 -100 250 R 50 50 1 1 W
X SHIELD 5 -250 -200 250 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# USBCONN-HostCapable
#
DEF USBCONN-HostCapable U 0 40 Y Y 1 F N
F0 "U" 0 -350 60 H V C CNN
F1 "USBCONN-HostCapable" 150 325 20 H V C CNN
DRAW
S -50 300 350 -300 0 1 2 f
X VBUS 1 -300 50 250 R 50 50 1 1 W
X DN 2 -300 150 250 R 50 50 1 1 B
X DP 3 -300 250 250 R 50 50 1 1 B
X GND 4 -300 -50 250 R 50 50 1 1 W
X SHIELD 5 -300 -150 250 R 50 50 1 1 W
X ID 6 -300 -250 250 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# VBUS
#
DEF VBUS #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 30 H I C CNN
F1 "VBUS" 0 100 30 H V C CNN
DRAW
X VBUS 1 0 0 0 U 20 20 0 0 W N
C 0 50 20 0 1 4 N
P 3 0 1 4  0 0  0 30  0 30 N
ENDDRAW
ENDDEF
#
# VDD_3V3
#
DEF VDD_3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 30 H I C CNN
F1 "VDD_3V3" 0 100 30 H V C CNN
DRAW
X VDD_3V3 1 0 0 0 U 20 20 0 0 W N
C 0 50 20 0 1 4 N
P 3 0 1 4  0 0  0 30  0 30 N
ENDDRAW
ENDDEF
#
# VDDA
#
DEF VDDA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 30 H I C CNN
F1 "VDDA" 0 100 30 H V C CNN
DRAW
X VDDA 1 0 0 0 U 20 20 0 0 W N
C 0 50 20 0 1 4 N
P 3 0 1 4  0 0  0 30  0 30 N
ENDDRAW
ENDDEF
#
# VIA
#
DEF ~VIA V 0 40 N Y 1 F N
F0 "V" 25 100 20 V V C CNN
F1 "VIA" 0 200 60 H I C CNN
DRAW
X Via 1 0 0 25 U 20 20 1 1 P
ENDDRAW
ENDDEF
#
# VIN
#
DEF VIN #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 30 H I C CNN
F1 "VIN" 0 100 30 H V C CNN
DRAW
X VIN 1 0 0 0 U 20 20 0 0 W N
C 0 50 20 0 1 4 N
P 3 0 1 4  0 0  0 30  0 30 N
ENDDRAW
ENDDEF
#
# VSSA
#
DEF VSSA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 0 30 H I C CNN
F1 "VSSA" 0 -70 30 H V C CNN
DRAW
P 4 0 1 0  -50 0  0 -50  50 0  -50 0 N
X VSSA 1 0 0 0 U 30 30 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
