{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@62:72@HdlIdDef", "  output reg  [31:0]  up_rdata,\n  output reg          up_rack);\n\n  // internal registers\n\n  reg     [31:0]  up_version = 32'h00020000;\n  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_interpolation_ratio_a = 32'h0;\n  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@60:70", "  output  reg [31:0]  up_rdata,\n  output  reg         up_rack);\n\n  // internal registers\n\n  reg     [31:0]  up_version = 32'h00010000;\n  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_decimation_ratio = 32'h0;\n  reg     [ 2:0]  up_filter_mask = 32'h0;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@63:73", "  output reg          up_rack);\n\n  // internal registers\n\n  reg     [31:0]  up_version = 32'h00020000;\n  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_interpolation_ratio_a = 32'h0;\n  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@65:75", "  // internal registers\n\n  reg     [31:0]  up_version = 32'h00020000;\n  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_interpolation_ratio_a = 32'h0;\n  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n"]], "Diff Content": {"Delete": [[67, "  reg     [31:0]  up_version = 32'h00020000;\n"]], "Add": [[67, "  reg     [31:0]  up_version = 32'h00020100;\n"]]}}