{
  "summary": {
    "total_ci_verified_benchmarks": 11,
    "benchmarks_with_error_data": 11,
    "microbenchmarks_with_error": 11,
    "polybench_with_error": 0,
    "embench_sim_only": 0,
    "infeasible_benchmarks": 6,
    "average_error": 0.4117,
    "micro_average_error": 0.4117,
    "polybench_average_error": null,
    "h5_target_met": false,
    "note": "After PR #70 (AfterBranch fix) and PR #71 merge: microbench average error regressed to 41.17% (was 14.21%). All 7 PolyBench benchmarks now timeout at 5B cycle limit (regression). Data from accuracy-consolidated run 22069383457. See issue #149 for regression details."
  },
  "benchmarks": [
    {
      "name": "arithmetic",
      "category": "microbenchmark",
      "simulated_cpi": 0.219,
      "hardware_cpi": 0.296,
      "error": 0.3516,
      "ci_verified": true
    },
    {
      "name": "dependency",
      "category": "microbenchmark",
      "simulated_cpi": 1.015,
      "hardware_cpi": 1.088,
      "error": 0.0719,
      "ci_verified": true
    },
    {
      "name": "branch",
      "category": "microbenchmark",
      "simulated_cpi": 1.311,
      "hardware_cpi": 1.303,
      "error": 0.0061,
      "ci_verified": true
    },
    {
      "name": "memorystrided",
      "category": "microbenchmark",
      "simulated_cpi": 0.750,
      "hardware_cpi": 2.648,
      "error": 2.5307,
      "ci_verified": true
    },
    {
      "name": "loadheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.349,
      "hardware_cpi": 0.429,
      "error": 0.2292,
      "ci_verified": true
    },
    {
      "name": "storeheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.522,
      "hardware_cpi": 0.612,
      "error": 0.1724,
      "ci_verified": true
    },
    {
      "name": "branchheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.941,
      "hardware_cpi": 0.714,
      "error": 0.3179,
      "ci_verified": true
    },
    {
      "name": "vectorsum",
      "category": "microbenchmark",
      "simulated_cpi": 0.354,
      "hardware_cpi": 0.402,
      "error": 0.1356,
      "ci_verified": true
    },
    {
      "name": "vectoradd",
      "category": "microbenchmark",
      "simulated_cpi": 0.302,
      "hardware_cpi": 0.329,
      "error": 0.0894,
      "ci_verified": true
    },
    {
      "name": "reductiontree",
      "category": "microbenchmark",
      "simulated_cpi": 0.406,
      "hardware_cpi": 0.480,
      "error": 0.1823,
      "ci_verified": true
    },
    {
      "name": "strideindirect",
      "category": "microbenchmark",
      "simulated_cpi": 0.761,
      "hardware_cpi": 0.528,
      "error": 0.4413,
      "ci_verified": true
    }
  ],
  "polybench_regression": [
    {
      "name": "atax",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 953 instructions. Previously completed (CPI 0.186). Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    },
    {
      "name": "bicg",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 776 instructions. Previously completed (CPI 0.392). Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    },
    {
      "name": "jacobi-1d",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 1068 instructions. Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    },
    {
      "name": "mvt",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 459 instructions. Previously completed (CPI 0.279). Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    },
    {
      "name": "gemm",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 30912 instructions. Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    },
    {
      "name": "2mm",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 167 instructions. Previously completed (CPI 0.340). Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    },
    {
      "name": "3mm",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 197 instructions. Previously completed (CPI 0.343). Regression after PRs #66-#70.",
      "ci_verified": true,
      "ci_run": 22062557956
    }
  ],
  "infeasible": [
    {
      "name": "crc32",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1. Retired 12,499,991,230 instructions in 5B cycles (44m29s wall time). CPI at limit: 0.400. Single iteration of 1024 CRC ops — already at minimum workload, no further reduction possible without altering benchmark semantics.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 12499991230,
      "wall_time_at_limit": "44m29s",
      "ci_run": 22019560953
    },
    {
      "name": "edn",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1. Retired 13,000,000,936 instructions in 5B cycles (45m10s wall time). CPI at limit: 0.385. Parameters N=100, ORDER=50 could theoretically be reduced, but requires cross-compilation rebuild.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 13000000936,
      "wall_time_at_limit": "45m10s",
      "ci_run": 22019560953,
      "reduction_possible": "N=100, ORDER=50 could be reduced but requires cross-compiler rebuild"
    },
    {
      "name": "statemate",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1. Retired 9,210,526,236 instructions in 5B cycles (35m17s wall time). CPI at limit: 0.543. Complex auto-generated state machine with no obvious size reduction parameter.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 9210526236,
      "wall_time_at_limit": "35m17s",
      "ci_run": 22019560953
    },
    {
      "name": "primecount",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit at LOCAL_SCALE_FACTOR=1, CPU_MHZ=1, SZ=3, NPRIMES=9 (already maximally reduced). Retired 9,999,999,968 instructions in 5B cycles (42m49s wall time). CPI at limit: 0.500. No further reduction possible — SZ=3 is the absolute minimum.",
      "ci_verified": true,
      "cycles_at_limit": 5000000000,
      "instructions_at_limit": 9999999968,
      "wall_time_at_limit": "42m49s",
      "ci_run": 22019560953
    },
    {
      "name": "huffbench",
      "category": "embench",
      "status": "infeasible",
      "reason": "CI timeout after 2h30m wall-time; test killed before reaching 5B cycle limit; running in memory-intensive loop (Memory.Write64)",
      "ci_verified": true,
      "ci_run": 22019560953,
      "reduction_possible": "TEST_SIZE=500 could be reduced but requires cross-compiler rebuild"
    },
    {
      "name": "matmult-int",
      "category": "embench",
      "status": "infeasible",
      "reason": "CI timeout; never started due to huffbench consuming full job allocation (4h10m); expected to exceed 5B cycles based on compute intensity",
      "ci_verified": true,
      "ci_run": 22019560953,
      "reduction_possible": "UPPERLIMIT=20 could be reduced (e.g. to 5) but requires cross-compiler rebuild"
    }
  ]
}
