\BOOKMARK [1][-]{section.1}{Digital representasjon og bin\346r logikk:}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Tallsystemer:}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Konvertering:}{section.1}% 3
\BOOKMARK [3][-]{subsubsection.1.2.1}{Konvertering fra grunntall r til desimaltall:}{subsection.1.2}% 4
\BOOKMARK [3][-]{subsubsection.1.2.2}{Konvertering av desimal til bin\346r:}{subsection.1.2}% 5
\BOOKMARK [3][-]{subsubsection.1.2.3}{Konvertering fra desimal til grunntall \215r\216:}{subsection.1.2}% 6
\BOOKMARK [3][-]{subsubsection.1.2.4}{Sannhetstabell:}{subsection.1.2}% 7
\BOOKMARK [2][-]{subsection.1.3}{Huntington's postulater}{section.1}% 8
\BOOKMARK [1][-]{section.2}{Boolsk algebra:}{}% 9
\BOOKMARK [2][-]{subsection.2.1}{Boolske funksjoner med sannhetstabell}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.2}{Forenkling av uttryk}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.3}{Maksterm/Minterm}{section.2}% 12
\BOOKMARK [3][-]{subsubsection.2.3.1}{Minterm:}{subsection.2.3}% 13
\BOOKMARK [3][-]{subsubsection.2.3.2}{Maksterm:}{subsection.2.3}% 14
\BOOKMARK [2][-]{subsection.2.4}{Designprosedyre }{section.2}% 15
\BOOKMARK [1][-]{section.3}{Karnaugh diagram:}{}% 16
\BOOKMARK [1][-]{section.4}{Kobinatorisk logikk:}{}% 17
\BOOKMARK [2][-]{subsection.4.1}{Bin\346r addisjon:}{section.4}% 18
\BOOKMARK [2][-]{subsection.4.2}{Bin\346r substraksjon:}{section.4}% 19
\BOOKMARK [2][-]{subsection.4.3}{Bin\346re addere:}{section.4}% 20
\BOOKMARK [3][-]{subsubsection.4.3.1}{Halvadder:}{subsection.4.3}% 21
\BOOKMARK [3][-]{subsubsection.4.3.2}{Fulladder:}{subsection.4.3}% 22
\BOOKMARK [3][-]{subsubsection.4.3.3}{Et adder system}{subsection.4.3}% 23
\BOOKMARK [2][-]{subsection.4.4}{\216Carry Lookahead\216}{section.4}% 24
\BOOKMARK [2][-]{subsection.4.5}{Komparator:}{section.4}% 25
\BOOKMARK [2][-]{subsection.4.6}{Dekoder:}{section.4}% 26
\BOOKMARK [2][-]{subsection.4.7}{Enkoder:}{section.4}% 27
\BOOKMARK [2][-]{subsection.4.8}{Multiplekser \(MUX\):}{section.4}% 28
\BOOKMARK [2][-]{subsection.4.9}{Demulitplekser:}{section.4}% 29
\BOOKMARK [2][-]{subsection.4.10}{Aritmetisk logisk enhet \(ALU\):}{section.4}% 30
\BOOKMARK [1][-]{section.5}{Sekvensiell logikk:}{}% 31
\BOOKMARK [2][-]{subsection.5.1}{Logisk dybde}{section.5}% 32
\BOOKMARK [2][-]{subsection.5.2}{Latcher\(l\345sekretser\):}{section.5}% 33
\BOOKMARK [2][-]{subsection.5.3}{Flip-Floper:}{section.5}% 34
\BOOKMARK [1][-]{section.6}{Tilstandsmaskiner:}{}% 35
\BOOKMARK [2][-]{subsection.6.1}{Tilstandstabell}{section.6}% 36
\BOOKMARK [2][-]{subsection.6.2}{Tilstandsdiagram}{section.6}% 37
\BOOKMARK [2][-]{subsection.6.3}{Reduksjon av antall tilstander}{section.6}% 38
\BOOKMARK [2][-]{subsection.6.4}{Tilordning av tilstandskoder}{section.6}% 39
\BOOKMARK [2][-]{subsection.6.5}{Ubrukte tilstander}{section.6}% 40
\BOOKMARK [2][-]{subsection.6.6}{Designprosedyre\(basert p\345 D flip-floper\)}{section.6}% 41
\BOOKMARK [2][-]{subsection.6.7}{Eksempel}{section.6}% 42
\BOOKMARK [1][-]{section.7}{Datamaskinarkitektur}{}% 43
\BOOKMARK [2][-]{subsection.7.1}{Pipelining}{section.7}% 44
\BOOKMARK [3][-]{subsubsection.7.1.1}{ERROR 404 - Pipeline}{subsection.7.1}% 45
\BOOKMARK [1][-]{section.8}{CMOS - Komplement\346r metalloksidhalvleder}{}% 46
\BOOKMARK [2][-]{subsection.8.1}{Transistor som bryter}{section.8}% 47
\BOOKMARK [3][-]{subsubsection.8.1.1}{nMOS}{subsection.8.1}% 48
\BOOKMARK [3][-]{subsubsection.8.1.2}{pMOS}{subsection.8.1}% 49
\BOOKMARK [3][-]{subsubsection.8.1.3}{pMOS + cMOS}{subsection.8.1}% 50
\BOOKMARK [2][-]{subsection.8.2}{MOS transistorer}{section.8}% 51
\BOOKMARK [2][-]{subsection.8.3}{Fakta og regler}{section.8}% 52
\BOOKMARK [2][-]{subsection.8.4}{Kombinatorisk logikk}{section.8}% 53
\BOOKMARK [3][-]{subsubsection.8.4.1}{Serie og parallelkobling}{subsection.8.4}% 54
\BOOKMARK [2][-]{subsection.8.5}{Komplement\346r logikk}{section.8}% 55
