

================================================================
== Vitis HLS Report for 'runTestAfterInit_Block_entry1119_proc7'
================================================================
* Date:           Tue Oct  4 21:03:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1206|  18.000 ns|  21.708 us|    1|  1206|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2  |        2|       17|         2|          -|          -|  1 ~ 8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 7 
2 --> 7 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 5 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 8 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copyInputAOV_in, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read311"   --->   Operation 10 'read' 'p_read_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 11 'read' 'p_read_10' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 12 'read' 'p_read_11' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 13 'read' 'p_read_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 14 'read' 'p_read_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 15 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 16 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 17 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read315 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 18 'read' 'p_read315' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 19 'read' 'p_read214' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 20 'read' 'p_read113' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 21 'read' 'p_read12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%copyInputAOV_in_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %copyInputAOV_in"   --->   Operation 22 'read' 'copyInputAOV_in_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%switch_ln552 = switch i8 %p_read12, void %if.end31, i8 2, void %land.lhs.true, i8 3, void %if.then21" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 28 'switch' 'switch_ln552' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i8 %p_read214" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 29 'trunc' 'trunc_ln556' <Predicate = (p_read12 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (7.73ns)   --->   "%call_ln556 = call void @insert_point, i32 %regions, i6 %trunc_ln556, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 30 'call' 'call_ln556' <Predicate = (p_read12 == 3)> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 31 'zext' 'zext_ln552' <Predicate = (p_read12 == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i32 0, i32 %zext_ln552" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 32 'getelementptr' 'errorInTask_addr' <Predicate = (p_read12 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 33 'load' 'errorInTask_load' <Predicate = (p_read12 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln556 = call void @insert_point, i32 %regions, i6 %trunc_ln556, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 34 'call' 'call_ln556' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln559 = br void %if.end31" [detector_solid/abs_solid_detector.cpp:559]   --->   Operation 35 'br' 'br_ln559' <Predicate = true> <Delay = 1.58>

State 3 <SV = 1> <Delay = 3.91>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 36 'trunc' 'trunc_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 37 'trunc' 'trunc_ln552_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 38 'load' 'errorInTask_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln552 = br i1 %errorInTask_load, void %if.then, void %if.end31" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 39 'br' 'br_ln552' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 40 'alloca' 'i' <Predicate = (!errorInTask_load)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i32 0, i32 %zext_ln552" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 41 'getelementptr' 'n_regions_V_addr' <Predicate = (!errorInTask_load)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 42 'load' 'n_regions_V_load' <Predicate = (!errorInTask_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 0, i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 43 'store' 'store_ln74' <Predicate = (!errorInTask_load)> <Delay = 1.58>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 44 [1/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 44 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 45 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.73>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln74 = icmp_eq  i4 %i_1, i4 8" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 47 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln74 = add i4 %i_1, i4 1" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 49 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body.i.split.i, void %lor.rhs.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 50 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i4 %i_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 51 'mux' 'p_x_assign' <Predicate = (!icmp_ln74)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 52 'fcmp' 'cmp_i_i_i' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 53 'bitcast' 'bitcast_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 55 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 56 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln76_1 = icmp_eq  i23 %trunc_ln76, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 57 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 58 'fcmp' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 59 'fcmp' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [2/2] (5.07ns)   --->   "%tmp_i1 = call i32 @find_region, i32 %regions, i6 %trunc_ln552, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V_load, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 60 'call' 'tmp_i1' <Predicate = (icmp_ln74)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 7.99>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 61 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 62 'fcmp' 'cmp_i_i_i' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%or_ln76 = or i1 %icmp_ln76_1, i1 %icmp_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 63 'or' 'or_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 64 'fcmp' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 65 'fcmp' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%or_ln76_1 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 66 'or' 'or_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%and_ln76 = and i1 %or_ln76, i1 %or_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 67 'and' 'and_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln76_2 = or i1 %and_ln76, i1 %cmp_i_i_i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 68 'or' 'or_ln76_2' <Predicate = (!icmp_ln74)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76_2, void %for.inc.i.i, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 69 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (!icmp_ln74 & !or_ln76_2)> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 71 'br' 'br_ln74' <Predicate = (!icmp_ln74 & !or_ln76_2)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln74 & or_ln76_2)> <Delay = 1.58>
ST_6 : Operation 73 [1/2] (0.00ns)   --->   "%tmp_i1 = call i32 @find_region, i32 %regions, i6 %trunc_ln552, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V_load, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 73 'call' 'tmp_i1' <Predicate = (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i1, i32 31" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 74 'bitselect' 'tmp' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln527 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 75 'br' 'br_ln527' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%error = phi i1 %tmp, void %lor.rhs.i, i1 1, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 76 'phi' 'error' <Predicate = (or_ln76_2) | (icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln554 = call void @writeOutcome, i1 %errorInTask, i4 %trunc_ln552_1, i8 %p_read214, i8 %p_read113, i16 %p_read_9, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 77 'call' 'call_ln554' <Predicate = (or_ln76_2) | (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.58>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln554 = call void @writeOutcome, i1 %errorInTask, i4 %trunc_ln552_1, i8 %p_read214, i8 %p_read113, i16 %p_read_9, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 78 'call' 'call_ln554' <Predicate = (p_read12 == 2 & !errorInTask_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln555 = br void %if.end31" [detector_solid/abs_solid_detector.cpp:555]   --->   Operation 79 'br' 'br_ln555' <Predicate = (p_read12 == 2 & !errorInTask_load)> <Delay = 1.58>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%copyInputAOV_copy_1 = phi i8 0, void %run_test.exit, i8 %copyInputAOV_in_read, void %newFuncRoot, i8 0, void %if.then21, i8 %copyInputAOV_in_read, void %land.lhs.true"   --->   Operation 80 'phi' 'copyInputAOV_copy_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %copyInputAOV_out, i8 %copyInputAOV_copy_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 11.4ns
The critical path consists of the following:
	wire read operation ('data') on port 'p_read10' [28]  (3.63 ns)
	'call' operation ('call_ln556', detector_solid/abs_solid_detector.cpp:556) to 'insert_point' [48]  (7.73 ns)

 <State 2>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('copyInputAOV_copy_1') with incoming values : ('copyInputAOV') [99]  (1.59 ns)

 <State 3>: 3.91ns
The critical path consists of the following:
	'load' operation ('errorInTask_load', detector_solid/abs_solid_detector.cpp:552) on array 'errorInTask' [55]  (2.32 ns)
	multiplexor before 'phi' operation ('copyInputAOV_copy_1') with incoming values : ('copyInputAOV') [99]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('n_regions_V_load', detector_solid/abs_solid_detector.cpp:553) on array 'n_regions_V' [60]  (2.32 ns)

 <State 5>: 7.73ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:74) on local variable 'i' [64]  (0 ns)
	'mux' operation ('__x', detector_solid/abs_solid_detector.cpp:76) [71]  (2.3 ns)
	'fcmp' operation ('cmp_i_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [72]  (5.43 ns)

 <State 6>: 8ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [72]  (5.43 ns)
	'or' operation ('or_ln76_2', detector_solid/abs_solid_detector.cpp:76) [83]  (0.978 ns)
	blocking operation 1.59 ns on control path)

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('copyInputAOV_copy_1') with incoming values : ('copyInputAOV') [99]  (1.59 ns)
	'phi' operation ('copyInputAOV_copy_1') with incoming values : ('copyInputAOV') [99]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
