/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sat Jun  3 21:38:32 CST 2017
 * 
 */

/* Generation options: */
#ifndef __mkMatchTable_PipelineRewindRewindTable_h__
#define __mkMatchTable_PipelineRewindRewindTable_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkMatchTable_PipelineRewindRewindTable module */
class MOD_mkMatchTable_PipelineRewindRewindTable : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
  std::string const PARAM_param1;
 
 /* Module state */
 public:
  MOD_Fifo<tUInt64> INST_ret_ifc_delay2_ff;
  MOD_Fifo<tUInt64> INST_ret_ifc_delay_ff;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_0;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_1;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_2;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_3;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_0;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_1;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_2;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_3;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_mslot;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_0_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_0_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_0_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_0_is_miss;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_1_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_1_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_1_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_1_is_miss;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_2_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_2_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_2_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_2_is_miss;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_3_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_3_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_3_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_3_is_miss;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_inited;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_is_hit_wire;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_abort;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_start_reg;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_start_reg_1;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_start_reg_2;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_start_wire;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_state_can_overlap;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_state_fired;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_ret_ifc_dmhc_ldvn_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_state_overlap_pw;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_state_set_pw;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ret_ifc_dmhc_m_table;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_miss_service;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_counter;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_abort;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_reg;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_reg_1;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_reg_2;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_wire;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_fired;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_set_pw;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_mslot_to_repair;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_0;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_1;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_2;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_3;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_0;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_1;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_2;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_3;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_mslot;
  MOD_Wire<tUWide> INST_ret_ifc_dmhc_rec_value;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_repair_g_index;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslot;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_0;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_1;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_2;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_3;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_0;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_1;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_2;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_3;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_mslot;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_stage;
  MOD_Fifo<tUInt64> INST_ret_ifc_dmhc_stage1_ff;
  MOD_Fifo<tUInt64> INST_ret_ifc_dmhc_stage2_ff;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_victim_g_index;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_victim_gslot;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_victim_mslot;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_victim_mslot_addr;
  MOD_Fifo<tUWide> INST_ret_ifc_readDataFifo;
  MOD_Fifo<tUInt64> INST_ret_ifc_readReqFifo;
 
 /* Constructor */
 public:
  MOD_mkMatchTable_PipelineRewindRewindTable(tSimStateHdl simHdl,
					     char const *name,
					     Module *parent,
					     std::string ARG_param1);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_add_entry_put;
  tUWide PORT_modify_entry_put;
  tUWide PORT_add_entry_put;
  tUWide PORT_lookupPort_response_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_add_entry_put;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
  tUInt8 DEF_ret_ifc_dmhc_inited___d857;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_init__h386;
  tUWide DEF_ret_ifc_dmhc_victim_gslot___d838;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d359;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h55752;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d332;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d333;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h55750;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h91570;
  tUInt8 DEF_ret_ifc_dmhc_miss_service__h107441;
  tUInt8 DEF__read_degree__h91048;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d362;
  tUInt8 DEF_ret_ifc_dmhc_victim_gslot_38_BITS_1_TO_0_39_EQ_0___d840;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d363;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d334;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__32__ETC___d854;
 
 /* Local definitions */
 private:
  tUInt8 DEF_ret_ifc_dmhc_is_hit_wire_wget____d1070;
  tUInt8 DEF_ret_ifc_dmhc_is_hit_wire_whas____d1069;
  tUInt8 DEF_x2__h107525;
  tUInt64 DEF_v___1__h107393;
  tUInt64 DEF_v__h107195;
  tUInt64 DEF_v__h106923;
  tUInt64 DEF_v__h106793;
  tUInt64 DEF_v___1__h106624;
  tUInt64 DEF_v__h106534;
  tUInt64 DEF_v___1__h93228;
  tUInt64 DEF_v__h92579;
  tUInt64 DEF_v__h92400;
  tUInt64 DEF_v__h91837;
  tUInt64 DEF_v__h91173;
  tUWide DEF_ret_ifc_dmhc_mslot_to_repair___d64;
  tUWide DEF_ret_ifc_dmhc_new_mslot___d582;
  tUWide DEF_ret_ifc_dmhc_evictee_mslot___d367;
  tUWide DEF_ret_ifc_dmhc_m_table_a_read____d61;
  tUWide DEF_ret_ifc_dmhc_new_gslots_3___d751;
  tUWide DEF_ret_ifc_dmhc_new_gslots_2___d753;
  tUWide DEF_ret_ifc_dmhc_new_gslots_1___d755;
  tUWide DEF_ret_ifc_dmhc_new_gslots_0___d757;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_3___d237;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_2___d239;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_1___d241;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_0___d243;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_3___d564;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_2___d555;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_1___d546;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_0___d537;
  tUWide DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d234;
  tUWide DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d233;
  tUWide DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d232;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d231;
  tUWide DEF_ret_ifc_readDataFifo_first____d1088;
  tUWide DEF_x_wget__h2155;
  tUInt8 DEF_x2__h91229;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2___d569;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2___d560;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2___d551;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2___d542;
  tUWide DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10___d812;
  tUWide DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10___d816;
  tUWide DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10___d820;
  tUWide DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10___d824;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10___d290;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10___d295;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10___d305;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10___d300;
  tUWide DEF_x_a_read_value__h17927;
  tUWide DEF__read_value__h73774;
  tUWide DEF__read_value__h18848;
  tUWide DEF_x_a_read_value__h33043;
  tUWide DEF_x_a_read_value__h32926;
  tUWide DEF_x_a_read_value__h32809;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d869;
  tUWide DEF__read_value__h88256;
  tUWide DEF__read_value__h88234;
  tUWide DEF__read_value__h88206;
  tUWide DEF__read_value__h88178;
  tUWide DEF__read_value__h33524;
  tUWide DEF__read_value__h33502;
  tUWide DEF__read_value__h33446;
  tUWide DEF__read_value__h33474;
  tUWide DEF_value__h107255;
  tUWide DEF_v_snd__h107424;
  tUInt8 DEF__read_degree__h88259;
  tUInt8 DEF__read_degree__h88237;
  tUInt8 DEF__read_degree__h88209;
  tUInt8 DEF__read_degree__h88181;
  tUInt8 DEF__read_degree__h33527;
  tUInt8 DEF__read_degree__h33505;
  tUInt8 DEF__read_degree__h33449;
  tUInt8 DEF__read_degree__h33477;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d827;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_3_81_THEN_ETC___d811;
  tUWide DEF_ret_ifc_dmhc_new_gslots_3_51_BITS_90_TO_10_24__ETC___d826;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_2_82_THEN_ETC___d823;
  tUWide DEF_ret_ifc_dmhc_new_gslots_2_53_BITS_90_TO_10_20__ETC___d822;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_1_83_THEN_ETC___d819;
  tUWide DEF_ret_ifc_dmhc_new_gslots_1_55_BITS_90_TO_10_16__ETC___d818;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_79_EQ_0_80_THEN_ETC___d815;
  tUWide DEF_ret_ifc_dmhc_new_gslots_0_57_BITS_90_TO_10_12__ETC___d814;
  tUWide DEF_IF_ret_ifc_dmhc_new_gslots_3_51_BITS_1_TO_0_52_ETC___d766;
  tUWide DEF_IF_ret_ifc_dmhc_new_gslots_2_53_BITS_1_TO_0_54_ETC___d765;
  tUWide DEF_IF_ret_ifc_dmhc_new_gslots_1_55_BITS_1_TO_0_56_ETC___d764;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_1_TO__ETC___d572;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_3_64_BITS_90_TO_2__ETC___d571;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_1_TO__ETC___d563;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_2_55_BITS_90_TO_2__ETC___d562;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_1_TO__ETC___d554;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_1_46_BITS_90_TO_2__ETC___d553;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_1_TO__ETC___d545;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_0_37_BITS_90_TO_2__ETC___d544;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d309;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_3_60_THEN_ETC___d289;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_3_37_BITS_90_TO_10__ETC___d308;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_2_61_THEN_ETC___d304;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_2_39_BITS_90_TO_10__ETC___d303;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_0_59_THEN_ETC___d294;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_0_43_BITS_90_TO_10__ETC___d293;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_58_EQ_1_62_THEN_ETC___d299;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_1_41_BITS_90_TO_10__ETC___d298;
  tUWide DEF_IF_ret_ifc_dmhc_repair_gslots_3_37_BITS_1_TO_0_ETC___d252;
  tUWide DEF_IF_ret_ifc_dmhc_repair_gslots_2_39_BITS_1_TO_0_ETC___d251;
  tUWide DEF_IF_ret_ifc_dmhc_repair_gslots_1_41_BITS_1_TO_0_ETC___d250;
  tUWide DEF_IF_ret_ifc_readDataFifo_first__088_BIT_73_089__ETC___d1092;
  tUWide DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret__ETC___d1080;
  tUInt8 DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1071;
  tUWide DEF_IF_ret_ifc_dmhc_rec_value_whas__077_THEN_ret_i_ETC___d1079;
  tUWide DEF__theResult_____2_fst_value__h89206;
  tUWide DEF__theResult_____2_fst_value__h89202;
  tUWide DEF__theResult_____2_fst_value__h89170;
  tUWide DEF__theResult_____2_fst_value__h89198;
  tUWide DEF__theResult_____2_fst_value__h89174;
  tUWide DEF__theResult_____2_fst_value__h89194;
  tUWide DEF__theResult_____2_fst_value__h89178;
  tUWide DEF__theResult_____2_fst_value__h34353;
  tUWide DEF__theResult_____2_fst_value__h34349;
  tUWide DEF__theResult_____2_fst_value__h34317;
  tUWide DEF__theResult_____2_fst_value__h34345;
  tUWide DEF__theResult_____2_fst_value__h34321;
  tUWide DEF__theResult_____2_fst_value__h34341;
  tUWide DEF__theResult_____2_fst_value__h34325;
  tUInt8 DEF_x__h90765;
  tUWide DEF__1_CONCAT_add_entry_put___d1098;
  tUWide DEF_n_value__h34280;
  tUWide DEF_n_value__h89129;
  tUWide DEF_ret_ifc_dmhc_is_hit_wire_whas__069_AND_ret_ifc_ETC___d1081;
  tUWide DEF_re_value__h92112;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d873;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__31_B_ETC___d871;
 
 /* Rules */
 public:
  void RL_ret_ifc_dmhc_hash_units_0_init_table();
  void RL_ret_ifc_dmhc_hash_units_1_init_table();
  void RL_ret_ifc_dmhc_hash_units_2_init_table();
  void RL_ret_ifc_dmhc_hash_units_3_init_table();
  void RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update();
  void RL_ret_ifc_dmhc_ldvn_state_handle_abort();
  void RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update();
  void RL_ret_ifc_dmhc_ldvn_state_every();
  void RL_ret_ifc_dmhc_ldvn_restart();
  void RL_ret_ifc_dmhc_ldvn_action_l22c9();
  void RL_ret_ifc_dmhc_ldvn_action_l30c9();
  void RL_ret_ifc_dmhc_ldvn_action_l41c9();
  void RL_ret_ifc_dmhc_ldvn_action_l52c9();
  void RL_ret_ifc_dmhc_ldvn_action_l60c9();
  void RL_ret_ifc_dmhc_ldvn_action_l99c9();
  void RL_ret_ifc_dmhc_ldvn_action_l107c9();
  void RL_ret_ifc_dmhc_ldvn_idle_l20c1();
  void RL_ret_ifc_dmhc_ldvn_fsm_start();
  void RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update();
  void RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort();
  void RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update();
  void RL_ret_ifc_dmhc_mslot_replacement_state_every();
  void RL_ret_ifc_dmhc_mslot_replacement_restart();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l121c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l128c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l138c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l149c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l164c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l172c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l182c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l192c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l201c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l243c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l251c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l258c9();
  void RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1();
  void RL_ret_ifc_dmhc_mslot_replacement_fsm_start();
  void RL_ret_ifc_dmhc_init_tables();
  void RL_ret_ifc_dmhc_lookup_gtables();
  void RL_ret_ifc_dmhc_lookup_mtable();
  void RL_ret_ifc_do_read();
  void RL_ret_ifc_do_delay();
  void RL_ret_ifc_do_resp();
  void __me_check_9();
  void __me_check_10();
  void __me_check_11();
  void __me_check_12();
  void __me_check_13();
  void __me_check_14();
  void __me_check_23();
  void __me_check_24();
  void __me_check_25();
  void __me_check_26();
  void __me_check_27();
  void __me_check_28();
  void __me_check_29();
  void __me_check_30();
  void __me_check_31();
  void __me_check_32();
  void __me_check_33();
 
 /* Methods */
 public:
  void METH_lookupPort_request_put(tUInt64 ARG_lookupPort_request_put);
  tUInt8 METH_RDY_lookupPort_request_put();
  tUWide METH_lookupPort_response_get();
  tUInt8 METH_RDY_lookupPort_response_get();
  void METH_add_entry_put(tUWide ARG_add_entry_put);
  tUInt8 METH_RDY_add_entry_put();
  void METH_delete_entry_put(tUInt8 ARG_delete_entry_put);
  tUInt8 METH_RDY_delete_entry_put();
  void METH_modify_entry_put(tUWide ARG_modify_entry_put);
  tUInt8 METH_RDY_modify_entry_put();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt,
		unsigned int levels,
		MOD_mkMatchTable_PipelineRewindRewindTable &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMatchTable_PipelineRewindRewindTable &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMatchTable_PipelineRewindRewindTable &backing);
};

#endif /* ifndef __mkMatchTable_PipelineRewindRewindTable_h__ */
