// Seed: 813758856
module module_0 #(
    parameter id_2 = 32'd26
);
  reg id_1, _id_2;
  localparam id_3 = 1;
  assign module_1.id_0 = 0;
  initial id_1 = 1;
  logic [-1 : id_2] id_4;
  assign id_1 = id_3;
  assign id_4 = 1;
  always @(posedge 1'b0 - id_3) begin : LABEL_0
    if (id_3) begin : LABEL_1
      id_1 <= 1;
      $signed(95);
      ;
    end
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd19
) (
    input supply0 id_0,
    input tri1 _id_1,
    input tri0 id_2,
    output logic id_3,
    input tri id_4
);
  tri1 [id_1 : 1] id_6 = 1;
  wand id_7 = -1;
  localparam id_8 = 1;
  always @* begin : LABEL_0
    id_3 <= 1'b0;
  end
  wand [1 : -1] id_9 = 1;
  module_0 modCall_1 ();
endmodule
