$date
	Wed Jul  2 03:30:12 2014
$end

$version
	Synopsys VCS version A-2008.09
$end

$timescale
	10ps
$end

$comment Csum: 1 6e4045d75130a91c $end


$scope module decoder_test $end
$var reg 4 ! code [3:0] $end
$var reg 1 " rd_enable $end
$var reg 1 # clock $end
$var wire 1 $ BCD [7] $end
$var wire 1 % BCD [6] $end
$var wire 1 & BCD [5] $end
$var wire 1 ' BCD [4] $end
$var wire 1 ( BCD [3] $end
$var wire 1 ) BCD [2] $end
$var wire 1 * BCD [1] $end
$var wire 1 + BCD [0] $end

$scope module d1 $end
$var reg 8 , BCD [7:0] $end
$var wire 4 ! code [3:0] $end
$var wire 1 " rd_enable $end
$var wire 1 # clock $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
0#
0"
bxxxxxxxx ,
bxxxx !
$end
#500
1#
#1000
0#
#1500
1#
#2000
1"
b0010 !
0#
#2500
1#
b00000010 ,
0$
0%
0&
0'
0(
0)
1*
0+
#3000
0"
0#
#3500
1#
#4000
0#
#4500
1#
#5000
b1101 !
0#
#5500
1#
#6000
1"
b1001 !
0#
#6500
1#
b00001001 ,
1(
0*
1+
#7000
b1011 !
0#
#7500
1#
b00010001 ,
1'
0(
#8000
b1101 !
0#
#8500
1#
b00010011 ,
1*
#9000
b1011 !
0#
#9500
1#
b00010001 ,
0*
#10000
b1101 !
0#
#10500
1#
b00010011 ,
1*
#11000
0#
#11500
1#
#12000
0#
#12500
1#
#13000
0#
#13500
1#
#14000
0#
#14500
1#
#15000
0#
#15500
1#
#16000
0#
#16500
1#
#17000
0#
#17500
1#
#18000
0#
#18500
1#
#19000
0#
#19500
1#
#20000
0#
#20500
1#
#21000
0#
#21500
1#
#22000
0#
#22500
1#
#23000
0#
#23500
1#
#24000
0#
#24500
1#
#25000
0#
#25500
1#
#26000
0#
#26500
1#
#27000
0#
#27500
1#
#28000
0#
#28500
1#
#29000
0#
#29500
1#
