// Seed: 991919349
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wor id_7,
    input tri1 id_8,
    output wor id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13
);
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri0 id_5
);
  logic [-1 : 1] id_7;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_5,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
