#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dbdc304f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001dbdc407970_0 .net "PC", 31 0, v000001dbdc401620_0;  1 drivers
v000001dbdc407010_0 .var "clk", 0 0;
v000001dbdc406cf0_0 .net "clkout", 0 0, L_000001dbdc450830;  1 drivers
v000001dbdc406250_0 .net "cycles_consumed", 31 0, v000001dbdc4049c0_0;  1 drivers
v000001dbdc4070b0_0 .var "rst", 0 0;
S_000001dbdc2a6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001dbdc304f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001dbdc319a40 .param/l "RType" 0 4 2, C4<000000>;
P_000001dbdc319a78 .param/l "add" 0 4 5, C4<100000>;
P_000001dbdc319ab0 .param/l "addi" 0 4 8, C4<001000>;
P_000001dbdc319ae8 .param/l "addu" 0 4 5, C4<100001>;
P_000001dbdc319b20 .param/l "and_" 0 4 5, C4<100100>;
P_000001dbdc319b58 .param/l "andi" 0 4 8, C4<001100>;
P_000001dbdc319b90 .param/l "beq" 0 4 10, C4<000100>;
P_000001dbdc319bc8 .param/l "bne" 0 4 10, C4<000101>;
P_000001dbdc319c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001dbdc319c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dbdc319c70 .param/l "j" 0 4 12, C4<000010>;
P_000001dbdc319ca8 .param/l "jal" 0 4 12, C4<000011>;
P_000001dbdc319ce0 .param/l "jr" 0 4 6, C4<001000>;
P_000001dbdc319d18 .param/l "lw" 0 4 8, C4<100011>;
P_000001dbdc319d50 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dbdc319d88 .param/l "or_" 0 4 5, C4<100101>;
P_000001dbdc319dc0 .param/l "ori" 0 4 8, C4<001101>;
P_000001dbdc319df8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dbdc319e30 .param/l "sll" 0 4 6, C4<000000>;
P_000001dbdc319e68 .param/l "slt" 0 4 5, C4<101010>;
P_000001dbdc319ea0 .param/l "slti" 0 4 8, C4<101010>;
P_000001dbdc319ed8 .param/l "srl" 0 4 6, C4<000010>;
P_000001dbdc319f10 .param/l "sub" 0 4 5, C4<100010>;
P_000001dbdc319f48 .param/l "subu" 0 4 5, C4<100011>;
P_000001dbdc319f80 .param/l "sw" 0 4 8, C4<101011>;
P_000001dbdc319fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dbdc319ff0 .param/l "xori" 0 4 8, C4<001110>;
L_000001dbdc2e63f0 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc450910 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc450600 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc4504b0 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc4507c0 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc450130 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc4502f0 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc4506e0 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc450830 .functor OR 1, v000001dbdc407010_0, v000001dbdc308b30_0, C4<0>, C4<0>;
L_000001dbdc450b40 .functor OR 1, L_000001dbdc407bf0, L_000001dbdc407c90, C4<0>, C4<0>;
L_000001dbdc450360 .functor AND 1, L_000001dbdc4066b0, L_000001dbdc407650, C4<1>, C4<1>;
L_000001dbdc450440 .functor NOT 1, v000001dbdc4070b0_0, C4<0>, C4<0>, C4<0>;
L_000001dbdc450d70 .functor OR 1, L_000001dbdc4632a0, L_000001dbdc4647e0, C4<0>, C4<0>;
L_000001dbdc450210 .functor OR 1, L_000001dbdc450d70, L_000001dbdc464060, C4<0>, C4<0>;
L_000001dbdc4503d0 .functor OR 1, L_000001dbdc4638e0, L_000001dbdc463660, C4<0>, C4<0>;
L_000001dbdc4509f0 .functor AND 1, L_000001dbdc463840, L_000001dbdc4503d0, C4<1>, C4<1>;
L_000001dbdc450520 .functor OR 1, L_000001dbdc4642e0, L_000001dbdc464d80, C4<0>, C4<0>;
L_000001dbdc450670 .functor AND 1, L_000001dbdc464b00, L_000001dbdc450520, C4<1>, C4<1>;
L_000001dbdc450bb0 .functor NOT 1, L_000001dbdc450830, C4<0>, C4<0>, C4<0>;
v000001dbdc400d60_0 .net "ALUOp", 3 0, v000001dbdc309350_0;  1 drivers
v000001dbdc4007c0_0 .net "ALUResult", 31 0, v000001dbdc339440_0;  1 drivers
v000001dbdc400900_0 .net "ALUSrc", 0 0, v000001dbdc3083b0_0;  1 drivers
v000001dbdc400b80_0 .net "ALUin2", 31 0, L_000001dbdc464f60;  1 drivers
v000001dbdc400ae0_0 .net "MemReadEn", 0 0, v000001dbdc308130_0;  1 drivers
v000001dbdc400180_0 .net "MemWriteEn", 0 0, v000001dbdc308450_0;  1 drivers
v000001dbdc401c60_0 .net "MemtoReg", 0 0, v000001dbdc307870_0;  1 drivers
v000001dbdc401440_0 .net "PC", 31 0, v000001dbdc401620_0;  alias, 1 drivers
v000001dbdc401bc0_0 .net "PCPlus1", 31 0, L_000001dbdc406570;  1 drivers
v000001dbdc400860_0 .net "PCsrc", 1 0, v000001dbdc3391c0_0;  1 drivers
v000001dbdc4009a0_0 .net "RegDst", 0 0, v000001dbdc3095d0_0;  1 drivers
v000001dbdc4011c0_0 .net "RegWriteEn", 0 0, v000001dbdc308d10_0;  1 drivers
v000001dbdc4005e0_0 .net "WriteRegister", 4 0, L_000001dbdc464100;  1 drivers
v000001dbdc400680_0 .net *"_ivl_0", 0 0, L_000001dbdc2e63f0;  1 drivers
L_000001dbdc408120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dbdc401080_0 .net/2u *"_ivl_10", 4 0, L_000001dbdc408120;  1 drivers
L_000001dbdc408510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc401800_0 .net *"_ivl_101", 15 0, L_000001dbdc408510;  1 drivers
v000001dbdc400cc0_0 .net *"_ivl_102", 31 0, L_000001dbdc406610;  1 drivers
L_000001dbdc408558 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc400ea0_0 .net *"_ivl_105", 25 0, L_000001dbdc408558;  1 drivers
L_000001dbdc4085a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc400400_0 .net/2u *"_ivl_106", 31 0, L_000001dbdc4085a0;  1 drivers
v000001dbdc400e00_0 .net *"_ivl_108", 0 0, L_000001dbdc4066b0;  1 drivers
L_000001dbdc4085e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001dbdc4014e0_0 .net/2u *"_ivl_110", 5 0, L_000001dbdc4085e8;  1 drivers
v000001dbdc401ee0_0 .net *"_ivl_112", 0 0, L_000001dbdc407650;  1 drivers
v000001dbdc400f40_0 .net *"_ivl_115", 0 0, L_000001dbdc450360;  1 drivers
v000001dbdc400220_0 .net *"_ivl_116", 47 0, L_000001dbdc4069d0;  1 drivers
L_000001dbdc408630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc400fe0_0 .net *"_ivl_119", 15 0, L_000001dbdc408630;  1 drivers
L_000001dbdc408168 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dbdc4002c0_0 .net/2u *"_ivl_12", 5 0, L_000001dbdc408168;  1 drivers
v000001dbdc401120_0 .net *"_ivl_120", 47 0, L_000001dbdc407830;  1 drivers
L_000001dbdc408678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc401a80_0 .net *"_ivl_123", 15 0, L_000001dbdc408678;  1 drivers
v000001dbdc401d00_0 .net *"_ivl_125", 0 0, L_000001dbdc4076f0;  1 drivers
v000001dbdc4000e0_0 .net *"_ivl_126", 31 0, L_000001dbdc407e70;  1 drivers
v000001dbdc401b20_0 .net *"_ivl_128", 47 0, L_000001dbdc406890;  1 drivers
v000001dbdc401940_0 .net *"_ivl_130", 47 0, L_000001dbdc4067f0;  1 drivers
v000001dbdc4016c0_0 .net *"_ivl_132", 47 0, L_000001dbdc406a70;  1 drivers
v000001dbdc4004a0_0 .net *"_ivl_134", 47 0, L_000001dbdc406930;  1 drivers
L_000001dbdc4086c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dbdc400720_0 .net/2u *"_ivl_138", 1 0, L_000001dbdc4086c0;  1 drivers
v000001dbdc401760_0 .net *"_ivl_14", 0 0, L_000001dbdc4078d0;  1 drivers
v000001dbdc400a40_0 .net *"_ivl_140", 0 0, L_000001dbdc406ed0;  1 drivers
L_000001dbdc408708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001dbdc4018a0_0 .net/2u *"_ivl_142", 1 0, L_000001dbdc408708;  1 drivers
v000001dbdc401300_0 .net *"_ivl_144", 0 0, L_000001dbdc406f70;  1 drivers
L_000001dbdc408750 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dbdc401f80_0 .net/2u *"_ivl_146", 1 0, L_000001dbdc408750;  1 drivers
v000001dbdc4019e0_0 .net *"_ivl_148", 0 0, L_000001dbdc464c40;  1 drivers
L_000001dbdc408798 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001dbdc400540_0 .net/2u *"_ivl_150", 31 0, L_000001dbdc408798;  1 drivers
L_000001dbdc4087e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001dbdc4013a0_0 .net/2u *"_ivl_152", 31 0, L_000001dbdc4087e0;  1 drivers
v000001dbdc401da0_0 .net *"_ivl_154", 31 0, L_000001dbdc4641a0;  1 drivers
v000001dbdc400360_0 .net *"_ivl_156", 31 0, L_000001dbdc464600;  1 drivers
L_000001dbdc4081b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001dbdc403ef0_0 .net/2u *"_ivl_16", 4 0, L_000001dbdc4081b0;  1 drivers
v000001dbdc4034f0_0 .net *"_ivl_160", 0 0, L_000001dbdc450440;  1 drivers
L_000001dbdc408870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc402550_0 .net/2u *"_ivl_162", 31 0, L_000001dbdc408870;  1 drivers
L_000001dbdc408948 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001dbdc403f90_0 .net/2u *"_ivl_166", 5 0, L_000001dbdc408948;  1 drivers
v000001dbdc403450_0 .net *"_ivl_168", 0 0, L_000001dbdc4632a0;  1 drivers
L_000001dbdc408990 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001dbdc402ff0_0 .net/2u *"_ivl_170", 5 0, L_000001dbdc408990;  1 drivers
v000001dbdc403590_0 .net *"_ivl_172", 0 0, L_000001dbdc4647e0;  1 drivers
v000001dbdc403630_0 .net *"_ivl_175", 0 0, L_000001dbdc450d70;  1 drivers
L_000001dbdc4089d8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001dbdc402d70_0 .net/2u *"_ivl_176", 5 0, L_000001dbdc4089d8;  1 drivers
v000001dbdc4027d0_0 .net *"_ivl_178", 0 0, L_000001dbdc464060;  1 drivers
v000001dbdc4039f0_0 .net *"_ivl_181", 0 0, L_000001dbdc450210;  1 drivers
L_000001dbdc408a20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc402eb0_0 .net/2u *"_ivl_182", 15 0, L_000001dbdc408a20;  1 drivers
v000001dbdc4025f0_0 .net *"_ivl_184", 31 0, L_000001dbdc464560;  1 drivers
v000001dbdc402690_0 .net *"_ivl_187", 0 0, L_000001dbdc4646a0;  1 drivers
v000001dbdc403090_0 .net *"_ivl_188", 15 0, L_000001dbdc464740;  1 drivers
v000001dbdc403810_0 .net *"_ivl_19", 4 0, L_000001dbdc4061b0;  1 drivers
v000001dbdc402b90_0 .net *"_ivl_190", 31 0, L_000001dbdc463e80;  1 drivers
v000001dbdc402730_0 .net *"_ivl_194", 31 0, L_000001dbdc464880;  1 drivers
L_000001dbdc408a68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc402c30_0 .net *"_ivl_197", 25 0, L_000001dbdc408a68;  1 drivers
L_000001dbdc408ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc402870_0 .net/2u *"_ivl_198", 31 0, L_000001dbdc408ab0;  1 drivers
L_000001dbdc4080d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc4036d0_0 .net/2u *"_ivl_2", 5 0, L_000001dbdc4080d8;  1 drivers
v000001dbdc403130_0 .net *"_ivl_20", 4 0, L_000001dbdc407d30;  1 drivers
v000001dbdc403b30_0 .net *"_ivl_200", 0 0, L_000001dbdc463840;  1 drivers
L_000001dbdc408af8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc402cd0_0 .net/2u *"_ivl_202", 5 0, L_000001dbdc408af8;  1 drivers
v000001dbdc402e10_0 .net *"_ivl_204", 0 0, L_000001dbdc4638e0;  1 drivers
L_000001dbdc408b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dbdc402910_0 .net/2u *"_ivl_206", 5 0, L_000001dbdc408b40;  1 drivers
v000001dbdc4029b0_0 .net *"_ivl_208", 0 0, L_000001dbdc463660;  1 drivers
v000001dbdc4038b0_0 .net *"_ivl_211", 0 0, L_000001dbdc4503d0;  1 drivers
v000001dbdc403310_0 .net *"_ivl_213", 0 0, L_000001dbdc4509f0;  1 drivers
L_000001dbdc408b88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dbdc402a50_0 .net/2u *"_ivl_214", 5 0, L_000001dbdc408b88;  1 drivers
v000001dbdc4024b0_0 .net *"_ivl_216", 0 0, L_000001dbdc463f20;  1 drivers
L_000001dbdc408bd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dbdc402f50_0 .net/2u *"_ivl_218", 31 0, L_000001dbdc408bd0;  1 drivers
v000001dbdc402230_0 .net *"_ivl_220", 31 0, L_000001dbdc463a20;  1 drivers
v000001dbdc4031d0_0 .net *"_ivl_224", 31 0, L_000001dbdc464240;  1 drivers
L_000001dbdc408c18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc403950_0 .net *"_ivl_227", 25 0, L_000001dbdc408c18;  1 drivers
L_000001dbdc408c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc403270_0 .net/2u *"_ivl_228", 31 0, L_000001dbdc408c60;  1 drivers
v000001dbdc402af0_0 .net *"_ivl_230", 0 0, L_000001dbdc464b00;  1 drivers
L_000001dbdc408ca8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc4033b0_0 .net/2u *"_ivl_232", 5 0, L_000001dbdc408ca8;  1 drivers
v000001dbdc403a90_0 .net *"_ivl_234", 0 0, L_000001dbdc4642e0;  1 drivers
L_000001dbdc408cf0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dbdc403770_0 .net/2u *"_ivl_236", 5 0, L_000001dbdc408cf0;  1 drivers
v000001dbdc403bd0_0 .net *"_ivl_238", 0 0, L_000001dbdc464d80;  1 drivers
v000001dbdc402410_0 .net *"_ivl_24", 0 0, L_000001dbdc450600;  1 drivers
v000001dbdc403c70_0 .net *"_ivl_241", 0 0, L_000001dbdc450520;  1 drivers
v000001dbdc403d10_0 .net *"_ivl_243", 0 0, L_000001dbdc450670;  1 drivers
L_000001dbdc408d38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dbdc4020f0_0 .net/2u *"_ivl_244", 5 0, L_000001dbdc408d38;  1 drivers
v000001dbdc403db0_0 .net *"_ivl_246", 0 0, L_000001dbdc463ca0;  1 drivers
v000001dbdc403e50_0 .net *"_ivl_248", 31 0, L_000001dbdc464e20;  1 drivers
L_000001dbdc4081f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dbdc402190_0 .net/2u *"_ivl_26", 4 0, L_000001dbdc4081f8;  1 drivers
v000001dbdc4022d0_0 .net *"_ivl_29", 4 0, L_000001dbdc406d90;  1 drivers
v000001dbdc402370_0 .net *"_ivl_32", 0 0, L_000001dbdc4504b0;  1 drivers
L_000001dbdc408240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dbdc405be0_0 .net/2u *"_ivl_34", 4 0, L_000001dbdc408240;  1 drivers
v000001dbdc4041a0_0 .net *"_ivl_37", 4 0, L_000001dbdc407790;  1 drivers
v000001dbdc405fa0_0 .net *"_ivl_40", 0 0, L_000001dbdc4507c0;  1 drivers
L_000001dbdc408288 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc4055a0_0 .net/2u *"_ivl_42", 15 0, L_000001dbdc408288;  1 drivers
v000001dbdc405f00_0 .net *"_ivl_45", 15 0, L_000001dbdc406bb0;  1 drivers
v000001dbdc404380_0 .net *"_ivl_48", 0 0, L_000001dbdc450130;  1 drivers
v000001dbdc404880_0 .net *"_ivl_5", 5 0, L_000001dbdc4071f0;  1 drivers
L_000001dbdc4082d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc405e60_0 .net/2u *"_ivl_50", 36 0, L_000001dbdc4082d0;  1 drivers
L_000001dbdc408318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc404420_0 .net/2u *"_ivl_52", 31 0, L_000001dbdc408318;  1 drivers
v000001dbdc405d20_0 .net *"_ivl_55", 4 0, L_000001dbdc406e30;  1 drivers
v000001dbdc405000_0 .net *"_ivl_56", 36 0, L_000001dbdc407ab0;  1 drivers
v000001dbdc404e20_0 .net *"_ivl_58", 36 0, L_000001dbdc406c50;  1 drivers
v000001dbdc405b40_0 .net *"_ivl_62", 0 0, L_000001dbdc4502f0;  1 drivers
L_000001dbdc408360 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc404920_0 .net/2u *"_ivl_64", 5 0, L_000001dbdc408360;  1 drivers
v000001dbdc404d80_0 .net *"_ivl_67", 5 0, L_000001dbdc407510;  1 drivers
v000001dbdc404100_0 .net *"_ivl_70", 0 0, L_000001dbdc4506e0;  1 drivers
L_000001dbdc4083a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc405a00_0 .net/2u *"_ivl_72", 57 0, L_000001dbdc4083a8;  1 drivers
L_000001dbdc4083f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc405820_0 .net/2u *"_ivl_74", 31 0, L_000001dbdc4083f0;  1 drivers
v000001dbdc405640_0 .net *"_ivl_77", 25 0, L_000001dbdc407f10;  1 drivers
v000001dbdc4042e0_0 .net *"_ivl_78", 57 0, L_000001dbdc4064d0;  1 drivers
v000001dbdc404600_0 .net *"_ivl_8", 0 0, L_000001dbdc450910;  1 drivers
v000001dbdc405500_0 .net *"_ivl_80", 57 0, L_000001dbdc407dd0;  1 drivers
L_000001dbdc408438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dbdc404240_0 .net/2u *"_ivl_84", 31 0, L_000001dbdc408438;  1 drivers
L_000001dbdc408480 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dbdc4047e0_0 .net/2u *"_ivl_88", 5 0, L_000001dbdc408480;  1 drivers
v000001dbdc4044c0_0 .net *"_ivl_90", 0 0, L_000001dbdc407bf0;  1 drivers
L_000001dbdc4084c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dbdc4056e0_0 .net/2u *"_ivl_92", 5 0, L_000001dbdc4084c8;  1 drivers
v000001dbdc4046a0_0 .net *"_ivl_94", 0 0, L_000001dbdc407c90;  1 drivers
v000001dbdc404560_0 .net *"_ivl_97", 0 0, L_000001dbdc450b40;  1 drivers
v000001dbdc405aa0_0 .net *"_ivl_98", 47 0, L_000001dbdc4075b0;  1 drivers
v000001dbdc405780_0 .net "adderResult", 31 0, L_000001dbdc406b10;  1 drivers
v000001dbdc405dc0_0 .net "address", 31 0, L_000001dbdc407b50;  1 drivers
v000001dbdc404740_0 .net "clk", 0 0, L_000001dbdc450830;  alias, 1 drivers
v000001dbdc4049c0_0 .var "cycles_consumed", 31 0;
o000001dbdc3d1048 .functor BUFZ 1, C4<z>; HiZ drive
v000001dbdc4050a0_0 .net "excep_flag", 0 0, o000001dbdc3d1048;  0 drivers
v000001dbdc404a60_0 .net "extImm", 31 0, L_000001dbdc463480;  1 drivers
v000001dbdc4058c0_0 .net "funct", 5 0, L_000001dbdc4073d0;  1 drivers
v000001dbdc404ba0_0 .net "hlt", 0 0, v000001dbdc308b30_0;  1 drivers
v000001dbdc404b00_0 .net "imm", 15 0, L_000001dbdc407330;  1 drivers
v000001dbdc405c80_0 .net "immediate", 31 0, L_000001dbdc463ac0;  1 drivers
v000001dbdc405960_0 .net "input_clk", 0 0, v000001dbdc407010_0;  1 drivers
v000001dbdc404c40_0 .net "instruction", 31 0, L_000001dbdc464ec0;  1 drivers
v000001dbdc404ce0_0 .net "memoryReadData", 31 0, v000001dbdc33a700_0;  1 drivers
v000001dbdc404f60_0 .net "nextPC", 31 0, L_000001dbdc463980;  1 drivers
v000001dbdc404ec0_0 .net "opcode", 5 0, L_000001dbdc407a10;  1 drivers
v000001dbdc4053c0_0 .net "rd", 4 0, L_000001dbdc406430;  1 drivers
v000001dbdc405140_0 .net "readData1", 31 0, L_000001dbdc450980;  1 drivers
v000001dbdc4051e0_0 .net "readData1_w", 31 0, L_000001dbdc464ba0;  1 drivers
v000001dbdc405280_0 .net "readData2", 31 0, L_000001dbdc4501a0;  1 drivers
v000001dbdc405320_0 .net "rs", 4 0, L_000001dbdc407290;  1 drivers
v000001dbdc405460_0 .net "rst", 0 0, v000001dbdc4070b0_0;  1 drivers
v000001dbdc4062f0_0 .net "rt", 4 0, L_000001dbdc407fb0;  1 drivers
v000001dbdc407470_0 .net "shamt", 31 0, L_000001dbdc406390;  1 drivers
v000001dbdc406110_0 .net "wire_instruction", 31 0, L_000001dbdc4508a0;  1 drivers
v000001dbdc406750_0 .net "writeData", 31 0, L_000001dbdc463700;  1 drivers
v000001dbdc407150_0 .net "zero", 0 0, L_000001dbdc463340;  1 drivers
L_000001dbdc4071f0 .part L_000001dbdc464ec0, 26, 6;
L_000001dbdc407a10 .functor MUXZ 6, L_000001dbdc4071f0, L_000001dbdc4080d8, L_000001dbdc2e63f0, C4<>;
L_000001dbdc4078d0 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc408168;
L_000001dbdc4061b0 .part L_000001dbdc464ec0, 11, 5;
L_000001dbdc407d30 .functor MUXZ 5, L_000001dbdc4061b0, L_000001dbdc4081b0, L_000001dbdc4078d0, C4<>;
L_000001dbdc406430 .functor MUXZ 5, L_000001dbdc407d30, L_000001dbdc408120, L_000001dbdc450910, C4<>;
L_000001dbdc406d90 .part L_000001dbdc464ec0, 21, 5;
L_000001dbdc407290 .functor MUXZ 5, L_000001dbdc406d90, L_000001dbdc4081f8, L_000001dbdc450600, C4<>;
L_000001dbdc407790 .part L_000001dbdc464ec0, 16, 5;
L_000001dbdc407fb0 .functor MUXZ 5, L_000001dbdc407790, L_000001dbdc408240, L_000001dbdc4504b0, C4<>;
L_000001dbdc406bb0 .part L_000001dbdc464ec0, 0, 16;
L_000001dbdc407330 .functor MUXZ 16, L_000001dbdc406bb0, L_000001dbdc408288, L_000001dbdc4507c0, C4<>;
L_000001dbdc406e30 .part L_000001dbdc464ec0, 6, 5;
L_000001dbdc407ab0 .concat [ 5 32 0 0], L_000001dbdc406e30, L_000001dbdc408318;
L_000001dbdc406c50 .functor MUXZ 37, L_000001dbdc407ab0, L_000001dbdc4082d0, L_000001dbdc450130, C4<>;
L_000001dbdc406390 .part L_000001dbdc406c50, 0, 32;
L_000001dbdc407510 .part L_000001dbdc464ec0, 0, 6;
L_000001dbdc4073d0 .functor MUXZ 6, L_000001dbdc407510, L_000001dbdc408360, L_000001dbdc4502f0, C4<>;
L_000001dbdc407f10 .part L_000001dbdc464ec0, 0, 26;
L_000001dbdc4064d0 .concat [ 26 32 0 0], L_000001dbdc407f10, L_000001dbdc4083f0;
L_000001dbdc407dd0 .functor MUXZ 58, L_000001dbdc4064d0, L_000001dbdc4083a8, L_000001dbdc4506e0, C4<>;
L_000001dbdc407b50 .part L_000001dbdc407dd0, 0, 32;
L_000001dbdc406570 .arith/sum 32, v000001dbdc401620_0, L_000001dbdc408438;
L_000001dbdc407bf0 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc408480;
L_000001dbdc407c90 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc4084c8;
L_000001dbdc4075b0 .concat [ 32 16 0 0], L_000001dbdc407b50, L_000001dbdc408510;
L_000001dbdc406610 .concat [ 6 26 0 0], L_000001dbdc407a10, L_000001dbdc408558;
L_000001dbdc4066b0 .cmp/eq 32, L_000001dbdc406610, L_000001dbdc4085a0;
L_000001dbdc407650 .cmp/eq 6, L_000001dbdc4073d0, L_000001dbdc4085e8;
L_000001dbdc4069d0 .concat [ 32 16 0 0], L_000001dbdc450980, L_000001dbdc408630;
L_000001dbdc407830 .concat [ 32 16 0 0], v000001dbdc401620_0, L_000001dbdc408678;
L_000001dbdc4076f0 .part L_000001dbdc407330, 15, 1;
LS_000001dbdc407e70_0_0 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_4 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_8 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_12 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_16 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_20 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_24 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_0_28 .concat [ 1 1 1 1], L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0, L_000001dbdc4076f0;
LS_000001dbdc407e70_1_0 .concat [ 4 4 4 4], LS_000001dbdc407e70_0_0, LS_000001dbdc407e70_0_4, LS_000001dbdc407e70_0_8, LS_000001dbdc407e70_0_12;
LS_000001dbdc407e70_1_4 .concat [ 4 4 4 4], LS_000001dbdc407e70_0_16, LS_000001dbdc407e70_0_20, LS_000001dbdc407e70_0_24, LS_000001dbdc407e70_0_28;
L_000001dbdc407e70 .concat [ 16 16 0 0], LS_000001dbdc407e70_1_0, LS_000001dbdc407e70_1_4;
L_000001dbdc406890 .concat [ 16 32 0 0], L_000001dbdc407330, L_000001dbdc407e70;
L_000001dbdc4067f0 .arith/sum 48, L_000001dbdc407830, L_000001dbdc406890;
L_000001dbdc406a70 .functor MUXZ 48, L_000001dbdc4067f0, L_000001dbdc4069d0, L_000001dbdc450360, C4<>;
L_000001dbdc406930 .functor MUXZ 48, L_000001dbdc406a70, L_000001dbdc4075b0, L_000001dbdc450b40, C4<>;
L_000001dbdc406b10 .part L_000001dbdc406930, 0, 32;
L_000001dbdc406ed0 .cmp/eq 2, v000001dbdc3391c0_0, L_000001dbdc4086c0;
L_000001dbdc406f70 .cmp/eq 2, v000001dbdc3391c0_0, L_000001dbdc408708;
L_000001dbdc464c40 .cmp/eq 2, v000001dbdc3391c0_0, L_000001dbdc408750;
L_000001dbdc4641a0 .functor MUXZ 32, L_000001dbdc4087e0, L_000001dbdc408798, L_000001dbdc464c40, C4<>;
L_000001dbdc464600 .functor MUXZ 32, L_000001dbdc4641a0, L_000001dbdc406b10, L_000001dbdc406f70, C4<>;
L_000001dbdc463980 .functor MUXZ 32, L_000001dbdc464600, L_000001dbdc406570, L_000001dbdc406ed0, C4<>;
L_000001dbdc464ec0 .functor MUXZ 32, L_000001dbdc4508a0, L_000001dbdc408870, L_000001dbdc450440, C4<>;
L_000001dbdc4632a0 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc408948;
L_000001dbdc4647e0 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc408990;
L_000001dbdc464060 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc4089d8;
L_000001dbdc464560 .concat [ 16 16 0 0], L_000001dbdc407330, L_000001dbdc408a20;
L_000001dbdc4646a0 .part L_000001dbdc407330, 15, 1;
LS_000001dbdc464740_0_0 .concat [ 1 1 1 1], L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0;
LS_000001dbdc464740_0_4 .concat [ 1 1 1 1], L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0;
LS_000001dbdc464740_0_8 .concat [ 1 1 1 1], L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0;
LS_000001dbdc464740_0_12 .concat [ 1 1 1 1], L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0, L_000001dbdc4646a0;
L_000001dbdc464740 .concat [ 4 4 4 4], LS_000001dbdc464740_0_0, LS_000001dbdc464740_0_4, LS_000001dbdc464740_0_8, LS_000001dbdc464740_0_12;
L_000001dbdc463e80 .concat [ 16 16 0 0], L_000001dbdc407330, L_000001dbdc464740;
L_000001dbdc463480 .functor MUXZ 32, L_000001dbdc463e80, L_000001dbdc464560, L_000001dbdc450210, C4<>;
L_000001dbdc464880 .concat [ 6 26 0 0], L_000001dbdc407a10, L_000001dbdc408a68;
L_000001dbdc463840 .cmp/eq 32, L_000001dbdc464880, L_000001dbdc408ab0;
L_000001dbdc4638e0 .cmp/eq 6, L_000001dbdc4073d0, L_000001dbdc408af8;
L_000001dbdc463660 .cmp/eq 6, L_000001dbdc4073d0, L_000001dbdc408b40;
L_000001dbdc463f20 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc408b88;
L_000001dbdc463a20 .functor MUXZ 32, L_000001dbdc463480, L_000001dbdc408bd0, L_000001dbdc463f20, C4<>;
L_000001dbdc463ac0 .functor MUXZ 32, L_000001dbdc463a20, L_000001dbdc406390, L_000001dbdc4509f0, C4<>;
L_000001dbdc464240 .concat [ 6 26 0 0], L_000001dbdc407a10, L_000001dbdc408c18;
L_000001dbdc464b00 .cmp/eq 32, L_000001dbdc464240, L_000001dbdc408c60;
L_000001dbdc4642e0 .cmp/eq 6, L_000001dbdc4073d0, L_000001dbdc408ca8;
L_000001dbdc464d80 .cmp/eq 6, L_000001dbdc4073d0, L_000001dbdc408cf0;
L_000001dbdc463ca0 .cmp/eq 6, L_000001dbdc407a10, L_000001dbdc408d38;
L_000001dbdc464e20 .functor MUXZ 32, L_000001dbdc450980, v000001dbdc401620_0, L_000001dbdc463ca0, C4<>;
L_000001dbdc464ba0 .functor MUXZ 32, L_000001dbdc464e20, L_000001dbdc4501a0, L_000001dbdc450670, C4<>;
S_000001dbdc2a6710 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dbdc2f34b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dbdc450280 .functor NOT 1, v000001dbdc3083b0_0, C4<0>, C4<0>, C4<0>;
v000001dbdc307c30_0 .net *"_ivl_0", 0 0, L_000001dbdc450280;  1 drivers
v000001dbdc308c70_0 .net "in1", 31 0, L_000001dbdc4501a0;  alias, 1 drivers
v000001dbdc3092b0_0 .net "in2", 31 0, L_000001dbdc463ac0;  alias, 1 drivers
v000001dbdc308590_0 .net "out", 31 0, L_000001dbdc464f60;  alias, 1 drivers
v000001dbdc307a50_0 .net "s", 0 0, v000001dbdc3083b0_0;  alias, 1 drivers
L_000001dbdc464f60 .functor MUXZ 32, L_000001dbdc463ac0, L_000001dbdc4501a0, L_000001dbdc450280, C4<>;
S_000001dbdc2529c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001dbdc338b10 .param/l "RType" 0 4 2, C4<000000>;
P_000001dbdc338b48 .param/l "add" 0 4 5, C4<100000>;
P_000001dbdc338b80 .param/l "addi" 0 4 8, C4<001000>;
P_000001dbdc338bb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001dbdc338bf0 .param/l "and_" 0 4 5, C4<100100>;
P_000001dbdc338c28 .param/l "andi" 0 4 8, C4<001100>;
P_000001dbdc338c60 .param/l "beq" 0 4 10, C4<000100>;
P_000001dbdc338c98 .param/l "bne" 0 4 10, C4<000101>;
P_000001dbdc338cd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dbdc338d08 .param/l "j" 0 4 12, C4<000010>;
P_000001dbdc338d40 .param/l "jal" 0 4 12, C4<000011>;
P_000001dbdc338d78 .param/l "jr" 0 4 6, C4<001000>;
P_000001dbdc338db0 .param/l "lw" 0 4 8, C4<100011>;
P_000001dbdc338de8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dbdc338e20 .param/l "or_" 0 4 5, C4<100101>;
P_000001dbdc338e58 .param/l "ori" 0 4 8, C4<001101>;
P_000001dbdc338e90 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dbdc338ec8 .param/l "sll" 0 4 6, C4<000000>;
P_000001dbdc338f00 .param/l "slt" 0 4 5, C4<101010>;
P_000001dbdc338f38 .param/l "slti" 0 4 8, C4<101010>;
P_000001dbdc338f70 .param/l "srl" 0 4 6, C4<000010>;
P_000001dbdc338fa8 .param/l "sub" 0 4 5, C4<100010>;
P_000001dbdc338fe0 .param/l "subu" 0 4 5, C4<100011>;
P_000001dbdc339018 .param/l "sw" 0 4 8, C4<101011>;
P_000001dbdc339050 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dbdc339088 .param/l "xori" 0 4 8, C4<001110>;
v000001dbdc309350_0 .var "ALUOp", 3 0;
v000001dbdc3083b0_0 .var "ALUSrc", 0 0;
v000001dbdc308130_0 .var "MemReadEn", 0 0;
v000001dbdc308450_0 .var "MemWriteEn", 0 0;
v000001dbdc307870_0 .var "MemtoReg", 0 0;
v000001dbdc3095d0_0 .var "RegDst", 0 0;
v000001dbdc308d10_0 .var "RegWriteEn", 0 0;
v000001dbdc308630_0 .net "funct", 5 0, L_000001dbdc4073d0;  alias, 1 drivers
v000001dbdc308b30_0 .var "hlt", 0 0;
v000001dbdc309670_0 .net "opcode", 5 0, L_000001dbdc407a10;  alias, 1 drivers
v000001dbdc308090_0 .net "rst", 0 0, v000001dbdc4070b0_0;  alias, 1 drivers
E_000001dbdc2f2c30 .event anyedge, v000001dbdc308090_0, v000001dbdc309670_0, v000001dbdc308630_0;
S_000001dbdc252b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001dbdc2f3230 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001dbdc4508a0 .functor BUFZ 32, L_000001dbdc464a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbdc3081d0_0 .net "Data_Out", 31 0, L_000001dbdc4508a0;  alias, 1 drivers
v000001dbdc3084f0 .array "InstMem", 0 1023, 31 0;
v000001dbdc308bd0_0 .net *"_ivl_0", 31 0, L_000001dbdc464a60;  1 drivers
v000001dbdc308770_0 .net *"_ivl_3", 9 0, L_000001dbdc463b60;  1 drivers
v000001dbdc3088b0_0 .net *"_ivl_4", 11 0, L_000001dbdc4644c0;  1 drivers
L_000001dbdc408828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dbdc2e5840_0 .net *"_ivl_7", 1 0, L_000001dbdc408828;  1 drivers
v000001dbdc2e5b60_0 .net "addr", 31 0, v000001dbdc401620_0;  alias, 1 drivers
v000001dbdc339800_0 .var/i "i", 31 0;
L_000001dbdc464a60 .array/port v000001dbdc3084f0, L_000001dbdc4644c0;
L_000001dbdc463b60 .part v000001dbdc401620_0, 0, 10;
L_000001dbdc4644c0 .concat [ 10 2 0 0], L_000001dbdc463b60, L_000001dbdc408828;
S_000001dbdc2a4c30 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001dbdc450980 .functor BUFZ 32, L_000001dbdc463c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dbdc4501a0 .functor BUFZ 32, L_000001dbdc463160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dbdc33a480_0 .net *"_ivl_0", 31 0, L_000001dbdc463c00;  1 drivers
v000001dbdc339760_0 .net *"_ivl_10", 6 0, L_000001dbdc4635c0;  1 drivers
L_000001dbdc408900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dbdc33a020_0 .net *"_ivl_13", 1 0, L_000001dbdc408900;  1 drivers
v000001dbdc339940_0 .net *"_ivl_2", 6 0, L_000001dbdc464ce0;  1 drivers
L_000001dbdc4088b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dbdc33a840_0 .net *"_ivl_5", 1 0, L_000001dbdc4088b8;  1 drivers
v000001dbdc33ab60_0 .net *"_ivl_8", 31 0, L_000001dbdc463160;  1 drivers
v000001dbdc3393a0_0 .net "clk", 0 0, L_000001dbdc450830;  alias, 1 drivers
v000001dbdc339d00_0 .var/i "i", 31 0;
v000001dbdc33ac00_0 .net "readData1", 31 0, L_000001dbdc450980;  alias, 1 drivers
v000001dbdc33a8e0_0 .net "readData2", 31 0, L_000001dbdc4501a0;  alias, 1 drivers
v000001dbdc339f80_0 .net "readRegister1", 4 0, L_000001dbdc407290;  alias, 1 drivers
v000001dbdc339c60_0 .net "readRegister2", 4 0, L_000001dbdc407fb0;  alias, 1 drivers
v000001dbdc339da0 .array "registers", 31 0, 31 0;
v000001dbdc33a0c0_0 .net "rst", 0 0, v000001dbdc4070b0_0;  alias, 1 drivers
v000001dbdc339b20_0 .net "we", 0 0, v000001dbdc308d10_0;  alias, 1 drivers
v000001dbdc339bc0_0 .net "writeData", 31 0, L_000001dbdc463700;  alias, 1 drivers
v000001dbdc33a980_0 .net "writeRegister", 4 0, L_000001dbdc464100;  alias, 1 drivers
E_000001dbdc2f3030/0 .event negedge, v000001dbdc308090_0;
E_000001dbdc2f3030/1 .event posedge, v000001dbdc3393a0_0;
E_000001dbdc2f3030 .event/or E_000001dbdc2f3030/0, E_000001dbdc2f3030/1;
L_000001dbdc463c00 .array/port v000001dbdc339da0, L_000001dbdc464ce0;
L_000001dbdc464ce0 .concat [ 5 2 0 0], L_000001dbdc407290, L_000001dbdc4088b8;
L_000001dbdc463160 .array/port v000001dbdc339da0, L_000001dbdc4635c0;
L_000001dbdc4635c0 .concat [ 5 2 0 0], L_000001dbdc407fb0, L_000001dbdc408900;
S_000001dbdc2a4dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001dbdc2a4c30;
 .timescale 0 0;
v000001dbdc33afc0_0 .var/i "i", 31 0;
S_000001dbdc28ede0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001dbdc2f2ab0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001dbdc450590 .functor NOT 1, v000001dbdc3095d0_0, C4<0>, C4<0>, C4<0>;
v000001dbdc33a160_0 .net *"_ivl_0", 0 0, L_000001dbdc450590;  1 drivers
v000001dbdc339120_0 .net "in1", 4 0, L_000001dbdc407fb0;  alias, 1 drivers
v000001dbdc33aca0_0 .net "in2", 4 0, L_000001dbdc406430;  alias, 1 drivers
v000001dbdc3399e0_0 .net "out", 4 0, L_000001dbdc464100;  alias, 1 drivers
v000001dbdc339620_0 .net "s", 0 0, v000001dbdc3095d0_0;  alias, 1 drivers
L_000001dbdc464100 .functor MUXZ 5, L_000001dbdc406430, L_000001dbdc407fb0, L_000001dbdc450590, C4<>;
S_000001dbdc28ef70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dbdc2f2930 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dbdc450750 .functor NOT 1, v000001dbdc307870_0, C4<0>, C4<0>, C4<0>;
v000001dbdc33a660_0 .net *"_ivl_0", 0 0, L_000001dbdc450750;  1 drivers
v000001dbdc33ad40_0 .net "in1", 31 0, v000001dbdc339440_0;  alias, 1 drivers
v000001dbdc3396c0_0 .net "in2", 31 0, v000001dbdc33a700_0;  alias, 1 drivers
v000001dbdc33af20_0 .net "out", 31 0, L_000001dbdc463700;  alias, 1 drivers
v000001dbdc3394e0_0 .net "s", 0 0, v000001dbdc307870_0;  alias, 1 drivers
L_000001dbdc463700 .functor MUXZ 32, v000001dbdc33a700_0, v000001dbdc339440_0, L_000001dbdc450750, C4<>;
S_000001dbdc2d2a60 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001dbdc2d2bf0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001dbdc2d2c28 .param/l "AND" 0 9 12, C4<0010>;
P_000001dbdc2d2c60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001dbdc2d2c98 .param/l "OR" 0 9 12, C4<0011>;
P_000001dbdc2d2cd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001dbdc2d2d08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001dbdc2d2d40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001dbdc2d2d78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001dbdc2d2db0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001dbdc2d2de8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001dbdc2d2e20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001dbdc2d2e58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001dbdc408d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dbdc339e40_0 .net/2u *"_ivl_0", 31 0, L_000001dbdc408d80;  1 drivers
v000001dbdc33a520_0 .net "opSel", 3 0, v000001dbdc309350_0;  alias, 1 drivers
v000001dbdc33aa20_0 .net "operand1", 31 0, L_000001dbdc464ba0;  alias, 1 drivers
v000001dbdc33ade0_0 .net "operand2", 31 0, L_000001dbdc464f60;  alias, 1 drivers
v000001dbdc339440_0 .var "result", 31 0;
v000001dbdc339a80_0 .net "zero", 0 0, L_000001dbdc463340;  alias, 1 drivers
E_000001dbdc2f2f30 .event anyedge, v000001dbdc309350_0, v000001dbdc33aa20_0, v000001dbdc308590_0;
L_000001dbdc463340 .cmp/eq 32, v000001dbdc339440_0, L_000001dbdc408d80;
S_000001dbdc2bb070 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001dbdc33d0f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001dbdc33d128 .param/l "add" 0 4 5, C4<100000>;
P_000001dbdc33d160 .param/l "addi" 0 4 8, C4<001000>;
P_000001dbdc33d198 .param/l "addu" 0 4 5, C4<100001>;
P_000001dbdc33d1d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001dbdc33d208 .param/l "andi" 0 4 8, C4<001100>;
P_000001dbdc33d240 .param/l "beq" 0 4 10, C4<000100>;
P_000001dbdc33d278 .param/l "bne" 0 4 10, C4<000101>;
P_000001dbdc33d2b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dbdc33d2e8 .param/l "j" 0 4 12, C4<000010>;
P_000001dbdc33d320 .param/l "jal" 0 4 12, C4<000011>;
P_000001dbdc33d358 .param/l "jr" 0 4 6, C4<001000>;
P_000001dbdc33d390 .param/l "lw" 0 4 8, C4<100011>;
P_000001dbdc33d3c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dbdc33d400 .param/l "or_" 0 4 5, C4<100101>;
P_000001dbdc33d438 .param/l "ori" 0 4 8, C4<001101>;
P_000001dbdc33d470 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dbdc33d4a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001dbdc33d4e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001dbdc33d518 .param/l "slti" 0 4 8, C4<101010>;
P_000001dbdc33d550 .param/l "srl" 0 4 6, C4<000010>;
P_000001dbdc33d588 .param/l "sub" 0 4 5, C4<100010>;
P_000001dbdc33d5c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001dbdc33d5f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001dbdc33d630 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dbdc33d668 .param/l "xori" 0 4 8, C4<001110>;
v000001dbdc3391c0_0 .var "PCsrc", 1 0;
v000001dbdc33a200_0 .net "excep_flag", 0 0, o000001dbdc3d1048;  alias, 0 drivers
v000001dbdc33a2a0_0 .net "funct", 5 0, L_000001dbdc4073d0;  alias, 1 drivers
v000001dbdc33aac0_0 .net "opcode", 5 0, L_000001dbdc407a10;  alias, 1 drivers
v000001dbdc339260_0 .net "operand1", 31 0, L_000001dbdc450980;  alias, 1 drivers
v000001dbdc33a340_0 .net "operand2", 31 0, L_000001dbdc464f60;  alias, 1 drivers
v000001dbdc339ee0_0 .net "rst", 0 0, v000001dbdc4070b0_0;  alias, 1 drivers
E_000001dbdc2f32b0/0 .event anyedge, v000001dbdc308090_0, v000001dbdc33a200_0, v000001dbdc309670_0, v000001dbdc33ac00_0;
E_000001dbdc2f32b0/1 .event anyedge, v000001dbdc308590_0, v000001dbdc308630_0;
E_000001dbdc2f32b0 .event/or E_000001dbdc2f32b0/0, E_000001dbdc2f32b0/1;
S_000001dbdc2bb200 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001dbdc33a3e0 .array "DataMem", 0 1023, 31 0;
v000001dbdc33a5c0_0 .net "address", 31 0, v000001dbdc339440_0;  alias, 1 drivers
v000001dbdc33ae80_0 .net "clock", 0 0, L_000001dbdc450bb0;  1 drivers
v000001dbdc339300_0 .net "data", 31 0, L_000001dbdc4501a0;  alias, 1 drivers
v000001dbdc339580_0 .var/i "i", 31 0;
v000001dbdc33a700_0 .var "q", 31 0;
v000001dbdc33a7a0_0 .net "rden", 0 0, v000001dbdc308130_0;  alias, 1 drivers
v000001dbdc400c20_0 .net "wren", 0 0, v000001dbdc308450_0;  alias, 1 drivers
E_000001dbdc2f2e70 .event posedge, v000001dbdc33ae80_0;
S_000001dbdc286ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001dbdc2a6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001dbdc2f30b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001dbdc401580_0 .net "PCin", 31 0, L_000001dbdc463980;  alias, 1 drivers
v000001dbdc401620_0 .var "PCout", 31 0;
v000001dbdc401e40_0 .net "clk", 0 0, L_000001dbdc450830;  alias, 1 drivers
v000001dbdc401260_0 .net "rst", 0 0, v000001dbdc4070b0_0;  alias, 1 drivers
    .scope S_000001dbdc2bb070;
T_0 ;
    %wait E_000001dbdc2f32b0;
    %load/vec4 v000001dbdc339ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dbdc3391c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dbdc33a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dbdc3391c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001dbdc33aac0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001dbdc339260_0;
    %load/vec4 v000001dbdc33a340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001dbdc33aac0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001dbdc339260_0;
    %load/vec4 v000001dbdc33a340_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001dbdc33aac0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001dbdc33aac0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001dbdc33aac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001dbdc33a2a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dbdc3391c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dbdc3391c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dbdc286ab0;
T_1 ;
    %wait E_000001dbdc2f3030;
    %load/vec4 v000001dbdc401260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dbdc401620_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dbdc401580_0;
    %assign/vec4 v000001dbdc401620_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dbdc252b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbdc339800_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001dbdc339800_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dbdc339800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %load/vec4 v000001dbdc339800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbdc339800_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc3084f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001dbdc2529c0;
T_3 ;
    %wait E_000001dbdc2f2c30;
    %load/vec4 v000001dbdc308090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001dbdc308b30_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbdc308450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbdc307870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dbdc308130_0, 0;
    %assign/vec4 v000001dbdc3095d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001dbdc308b30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001dbdc309350_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001dbdc3083b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dbdc308d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dbdc308450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dbdc307870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dbdc308130_0, 0, 1;
    %store/vec4 v000001dbdc3095d0_0, 0, 1;
    %load/vec4 v000001dbdc309670_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308b30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3095d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %load/vec4 v000001dbdc308630_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3095d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dbdc3095d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc307870_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc308450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dbdc3083b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dbdc309350_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dbdc2a4c30;
T_4 ;
    %wait E_000001dbdc2f3030;
    %fork t_1, S_000001dbdc2a4dc0;
    %jmp t_0;
    .scope S_000001dbdc2a4dc0;
t_1 ;
    %load/vec4 v000001dbdc33a0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbdc33afc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001dbdc33afc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dbdc33afc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc339da0, 0, 4;
    %load/vec4 v000001dbdc33afc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbdc33afc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dbdc339b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001dbdc339bc0_0;
    %load/vec4 v000001dbdc33a980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc339da0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc339da0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001dbdc2a4c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dbdc2a4c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbdc339d00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001dbdc339d00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001dbdc339d00_0;
    %ix/getv/s 4, v000001dbdc339d00_0;
    %load/vec4a v000001dbdc339da0, 4;
    %ix/getv/s 4, v000001dbdc339d00_0;
    %load/vec4a v000001dbdc339da0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dbdc339d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbdc339d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001dbdc2d2a60;
T_6 ;
    %wait E_000001dbdc2f2f30;
    %load/vec4 v000001dbdc33a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %add;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %sub;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %and;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %or;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %xor;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %or;
    %inv;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001dbdc33aa20_0;
    %load/vec4 v000001dbdc33ade0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001dbdc33ade0_0;
    %load/vec4 v000001dbdc33aa20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001dbdc33aa20_0;
    %ix/getv 4, v000001dbdc33ade0_0;
    %shiftl 4;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001dbdc33aa20_0;
    %ix/getv 4, v000001dbdc33ade0_0;
    %shiftr 4;
    %assign/vec4 v000001dbdc339440_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dbdc2bb200;
T_7 ;
    %wait E_000001dbdc2f2e70;
    %load/vec4 v000001dbdc33a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001dbdc33a5c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dbdc33a3e0, 4;
    %assign/vec4 v000001dbdc33a700_0, 0;
T_7.0 ;
    %load/vec4 v000001dbdc400c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001dbdc339300_0;
    %ix/getv 3, v000001dbdc33a5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dbdc33a3e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dbdc2bb200;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001dbdc2bb200;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dbdc339580_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001dbdc339580_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001dbdc339580_0;
    %load/vec4a v000001dbdc33a3e0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001dbdc339580_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dbdc339580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dbdc339580_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001dbdc2a6580;
T_10 ;
    %wait E_000001dbdc2f3030;
    %load/vec4 v000001dbdc405460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dbdc4049c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dbdc4049c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dbdc4049c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001dbdc304f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdc407010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdc4070b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001dbdc304f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001dbdc407010_0;
    %inv;
    %assign/vec4 v000001dbdc407010_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dbdc304f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbdc4070b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbdc4070b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001dbdc406250_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
