<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-06-08, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; TS_USER_CLK * 4; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="1"><twSigConn><twSig>CPU/alu/N15</twSig><twDriver>SLICE_X99Y76.C</twDriver><twLoad>SLICE_X99Y76.C1</twLoad></twSigConn></twCycles><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.709</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.001</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twNet><twDel>0.709</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.001</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y274.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.709</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.181</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.181</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.703</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.007</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twNet><twDel>0.703</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.007</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.DQ</twSrc><twDest>IODELAY_X0Y244.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.181</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.181</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.DQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.181</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.181</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.DQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.709</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.001</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.709</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.001</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.DQ</twSrc><twDest>IODELAY_X0Y75.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.709</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.181</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.181</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.DQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.71 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.690</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.020</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.690</twDel><twTimeConst>0.710</twTimeConst><twAbsSlack>0.020</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.DQ</twSrc><twDest>IODELAY_X0Y87.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.690</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y274.DATAOUT</twSrc><twDest>ILOGIC_X0Y274.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y244.DATAOUT</twSrc><twDest>ILOGIC_X0Y244.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y75.DATAOUT</twSrc><twDest>ILOGIC_X0Y75.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y87.DATAOUT</twSrc><twDest>ILOGIC_X0Y87.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT1" logResource="user_clk_pll/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clk200"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT2" logResource="user_clk_pll/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clk0"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="user_clk_pll/CLKOUT3" logResource="user_clk_pll/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clk90"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.124</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4 (SLICE_X9Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>34.876</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4</twDest><twTotPathDel>4.633</twTotPathDel><twClkSkew dest = "3.415" src = "3.698">0.283</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.153</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;32&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>4.097</twRouteDel><twTotDel>4.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38 (SLICE_X6Y78.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>35.098</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38</twDest><twTotPathDel>4.479</twTotPathDel><twClkSkew dest = "3.483" src = "3.698">0.215</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;38&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.943</twRouteDel><twTotDel>4.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (SLICE_X8Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>35.419</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twTotPathDel>4.090</twTotPathDel><twClkSkew dest = "3.415" src = "3.698">0.283</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.558</twRouteDel><twTotDel>4.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35 (SLICE_X7Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>35.442</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35</twDest><twTotPathDel>4.377</twTotPathDel><twClkSkew dest = "1.343" src = "1.436">0.093</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15 (SLICE_X9Y51.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>35.502</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15</twDest><twTotPathDel>4.373</twTotPathDel><twClkSkew dest = "0.631" src = "0.668">0.037</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.465</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.827</twRouteDel><twTotDel>4.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X9Y103.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>35.535</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twTotPathDel>4.367</twTotPathDel><twClkSkew dest = "1.426" src = "1.436">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.821</twRouteDel><twTotDel>4.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34 (SLICE_X6Y74.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>35.552</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34</twDest><twTotPathDel>4.296</twTotPathDel><twClkSkew dest = "1.372" src = "1.436">0.064</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;34&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.748</twRouteDel><twTotDel>4.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38 (SLICE_X4Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>35.559</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38</twDest><twTotPathDel>4.257</twTotPathDel><twClkSkew dest = "1.340" src = "1.436">0.096</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;38&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>4.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36 (SLICE_X4Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>35.592</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36</twDest><twTotPathDel>4.224</twTotPathDel><twClkSkew dest = "1.340" src = "1.436">0.096</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.614</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_3_or0000</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.692</twRouteDel><twTotDel>4.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4 (SLICE_X8Y89.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathFromToDelay"><twSlack>35.640</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4</twDest><twTotPathDel>3.869</twTotPathDel><twClkSkew dest = "3.415" src = "3.698">0.283</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;32&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>3.337</twRouteDel><twTotDel>3.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_USER_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4 (SLICE_X9Y48.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="49"><twSlack>0.363</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4</twDest><twClkSkew dest = "3.779" src = "3.504">0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_4_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>0.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (SLICE_X9Y48.B6), 1 path
</twPathRptBanner><twRacePath anchorID="50"><twSlack>0.366</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5</twDest><twClkSkew dest = "3.779" src = "3.504">0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_5_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.631</twRouteDel><twTotDel>0.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (SLICE_X13Y43.A6), 1 path
</twPathRptBanner><twRacePath anchorID="51"><twSlack>0.390</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twDest><twClkSkew dest = "3.779" src = "3.504">0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_8_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.656</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (SLICE_X13Y43.B6), 1 path
</twPathRptBanner><twRacePath anchorID="52"><twSlack>0.393</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twDest><twClkSkew dest = "3.779" src = "3.504">0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_9_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>0.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0 (SLICE_X11Y47.A4), 1 path
</twPathRptBanner><twRacePath anchorID="53"><twSlack>0.426</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0</twDest><twClkSkew dest = "3.783" src = "3.504">0.279</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_0_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1 (SLICE_X11Y47.B4), 1 path
</twPathRptBanner><twRacePath anchorID="54"><twSlack>0.428</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1</twDest><twClkSkew dest = "3.783" src = "3.504">0.279</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y47.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_1_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.697</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31 (SLICE_X11Y51.D5), 1 path
</twPathRptBanner><twRacePath anchorID="55"><twSlack>0.467</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31</twDest><twClkSkew dest = "3.777" src = "3.504">0.273</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_31_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.729</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25 (SLICE_X10Y50.B5), 1 path
</twPathRptBanner><twRacePath anchorID="56"><twSlack>0.505</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25</twDest><twClkSkew dest = "3.796" src = "3.504">0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;27&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_25_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10 (SLICE_X11Y41.C6), 1 path
</twPathRptBanner><twRacePath anchorID="57"><twSlack>0.552</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10</twDest><twClkSkew dest = "3.803" src = "3.504">0.299</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_10_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.840</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6 (SLICE_X10Y45.C4), 1 path
</twPathRptBanner><twRacePath anchorID="58"><twSlack>0.571</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6</twDest><twClkSkew dest = "3.820" src = "3.504">0.316</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_6_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.876</twRouteDel><twTotDel>1.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="59" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.527</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51 (SLICE_X9Y111.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>36.473</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51</twDest><twTotPathDel>3.451</twTotPathDel><twClkSkew dest = "1.409" src = "1.406">-0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y111.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.952</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_51_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>2.952</twRouteDel><twTotDel>3.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50 (SLICE_X9Y111.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>36.475</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew dest = "1.409" src = "1.406">-0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.949</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_50_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>2.949</twRouteDel><twTotDel>3.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62 (SLICE_X13Y120.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>36.603</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twDest><twTotPathDel>3.398</twTotPathDel><twClkSkew dest = "1.486" src = "1.406">-0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y120.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.898</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_62_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>2.898</twRouteDel><twTotDel>3.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49 (SLICE_X7Y112.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>36.711</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49</twDest><twTotPathDel>3.235</twTotPathDel><twClkSkew dest = "1.431" src = "1.406">-0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_49_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>2.737</twRouteDel><twTotDel>3.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48 (SLICE_X7Y112.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>36.809</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48</twDest><twTotPathDel>3.137</twTotPathDel><twClkSkew dest = "1.431" src = "1.406">-0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.640</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_48_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>2.640</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52 (SLICE_X9Y116.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>36.842</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52</twDest><twTotPathDel>3.102</twTotPathDel><twClkSkew dest = "1.429" src = "1.406">-0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.605</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_52_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>2.605</twRouteDel><twTotDel>3.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54 (SLICE_X6Y113.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>36.907</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54</twDest><twTotPathDel>3.068</twTotPathDel><twClkSkew dest = "1.460" src = "1.406">-0.054</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.568</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_54_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53 (SLICE_X9Y116.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>36.938</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53</twDest><twTotPathDel>3.006</twTotPathDel><twClkSkew dest = "1.429" src = "1.406">-0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_53_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>3.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60 (SLICE_X13Y120.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>36.951</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60</twDest><twTotPathDel>3.050</twTotPathDel><twClkSkew dest = "1.486" src = "1.406">-0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_60_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>2.553</twRouteDel><twTotDel>3.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50 (SLICE_X7Y112.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>37.019</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50</twDest><twTotPathDel>2.927</twTotPathDel><twClkSkew dest = "1.431" src = "1.406">-0.025</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.427</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_50_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>2.427</twRouteDel><twTotDel>2.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;
        TS_USER_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0 (SLICE_X11Y47.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="80"><twSlack>0.630</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0</twDest><twClkSkew dest = "0.684" src = "0.596">0.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_0_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5 (SLICE_X9Y48.B5), 1 path
</twPathRptBanner><twRacePath anchorID="81"><twSlack>0.714</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5</twDest><twClkSkew dest = "0.680" src = "0.596">0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_5_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.561</twRouteDel><twTotDel>0.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4 (SLICE_X10Y45.A6), 1 path
</twPathRptBanner><twRacePath anchorID="82"><twSlack>0.757</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4</twDest><twClkSkew dest = "0.721" src = "0.596">0.125</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_4_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>0.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5 (SLICE_X10Y45.B6), 1 path
</twPathRptBanner><twRacePath anchorID="83"><twSlack>0.764</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5</twDest><twClkSkew dest = "0.721" src = "0.596">0.125</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_5_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.652</twRouteDel><twTotDel>0.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27 (SLICE_X10Y50.D6), 1 path
</twPathRptBanner><twRacePath anchorID="84"><twSlack>0.815</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27</twDest><twClkSkew dest = "0.697" src = "0.596">0.101</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;27&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_27_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>0.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12 (SLICE_X9Y37.A6), 1 path
</twPathRptBanner><twRacePath anchorID="85"><twSlack>0.853</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12</twDest><twClkSkew dest = "1.611" src = "1.375">0.236</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_12_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.853</twRouteDel><twTotDel>1.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (SLICE_X13Y43.B5), 1 path
</twPathRptBanner><twRacePath anchorID="86"><twSlack>0.856</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twDest><twClkSkew dest = "0.680" src = "0.596">0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_9_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>0.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13 (SLICE_X9Y37.B6), 1 path
</twPathRptBanner><twRacePath anchorID="87"><twSlack>0.857</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13</twDest><twClkSkew dest = "1.611" src = "1.375">0.236</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_13_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>1.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (SLICE_X13Y43.A5), 1 path
</twPathRptBanner><twRacePath anchorID="88"><twSlack>0.857</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twDest><twClkSkew dest = "0.680" src = "0.596">0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_8_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.705</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7 (SLICE_X9Y48.D5), 1 path
</twPathRptBanner><twRacePath anchorID="89"><twSlack>0.889</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7</twDest><twClkSkew dest = "0.680" src = "0.596">0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X20Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_7_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>0.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="90" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_USER_CLK * 4;</twConstName><twItemCnt>295</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>295</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.114</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107 (SLICE_X4Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>33.886</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107</twDest><twTotPathDel>5.634</twTotPathDel><twClkSkew dest = "3.436" src = "3.708">0.272</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;107&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.543</twRouteDel><twTotDel>5.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106 (SLICE_X4Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>33.889</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106</twDest><twTotPathDel>5.631</twTotPathDel><twClkSkew dest = "3.436" src = "3.708">0.272</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;107&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>4.543</twRouteDel><twTotDel>5.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105 (SLICE_X4Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>33.892</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105</twDest><twTotPathDel>5.628</twTotPathDel><twClkSkew dest = "3.436" src = "3.708">0.272</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;107&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>4.543</twRouteDel><twTotDel>5.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122 (SLICE_X2Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>33.950</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twDest><twTotPathDel>5.615</twTotPathDel><twClkSkew dest = "3.481" src = "3.708">0.227</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.524</twRouteDel><twTotDel>5.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123 (SLICE_X2Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathFromToDelay"><twSlack>33.950</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123</twDest><twTotPathDel>5.615</twTotPathDel><twClkSkew dest = "3.481" src = "3.708">0.227</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.524</twRouteDel><twTotDel>5.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121 (SLICE_X2Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>33.952</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twDest><twTotPathDel>5.613</twTotPathDel><twClkSkew dest = "3.481" src = "3.708">0.227</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.524</twRouteDel><twTotDel>5.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (SLICE_X3Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>34.076</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126</twDest><twTotPathDel>5.478</twTotPathDel><twClkSkew dest = "3.470" src = "3.708">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;127&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.387</twRouteDel><twTotDel>5.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127 (SLICE_X3Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>34.076</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127</twDest><twTotPathDel>5.478</twTotPathDel><twClkSkew dest = "3.470" src = "3.708">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;127&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.387</twRouteDel><twTotDel>5.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (SLICE_X3Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>34.078</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125</twDest><twTotPathDel>5.476</twTotPathDel><twClkSkew dest = "3.470" src = "3.708">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;127&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.387</twRouteDel><twTotDel>5.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119 (SLICE_X0Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>34.101</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119</twDest><twTotPathDel>5.442</twTotPathDel><twClkSkew dest = "3.459" src = "3.708">0.249</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.252</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;119&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.351</twRouteDel><twTotDel>5.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_USER_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54 (SLICE_X4Y95.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="111"><twSlack>0.392</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54</twDest><twClkSkew dest = "3.719" src = "3.449">0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;54&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.678</twRouteDel><twTotDel>0.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53 (SLICE_X4Y95.A5), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>0.398</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53</twDest><twClkSkew dest = "3.719" src = "3.449">0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;55&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;53&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.681</twRouteDel><twTotDel>0.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57 (SLICE_X2Y95.A6), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.482</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57</twDest><twClkSkew dest = "3.758" src = "3.449">0.309</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;57&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>0.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58 (SLICE_X2Y95.B6), 1 path
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.489</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twDest><twClkSkew dest = "3.758" src = "3.449">0.309</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;58&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.788</twRouteDel><twTotDel>1.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111 (SLICE_X4Y92.C6), 1 path
</twPathRptBanner><twRacePath anchorID="115"><twSlack>0.491</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twDest><twClkSkew dest = "3.707" src = "3.449">0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;111&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;111&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>0.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125 (SLICE_X3Y95.A6), 1 path
</twPathRptBanner><twRacePath anchorID="116"><twSlack>0.498</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125</twDest><twClkSkew dest = "3.731" src = "3.449">0.282</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;127&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;125&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.771</twRouteDel><twTotDel>0.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126 (SLICE_X3Y95.B6), 1 path
</twPathRptBanner><twRacePath anchorID="117"><twSlack>0.502</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126</twDest><twClkSkew dest = "3.731" src = "3.449">0.282</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;127&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;126&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>0.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117 (SLICE_X0Y95.A6), 1 path
</twPathRptBanner><twRacePath anchorID="118"><twSlack>0.509</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117</twDest><twClkSkew dest = "3.719" src = "3.449">0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;119&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;117&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.792</twRouteDel><twTotDel>0.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118 (SLICE_X0Y95.B6), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.513</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118</twDest><twClkSkew dest = "3.719" src = "3.449">0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;119&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;118&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.799</twRouteDel><twTotDel>0.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42 (SLICE_X2Y94.B5), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.538</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42</twDest><twClkSkew dest = "3.754" src = "3.449">0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;42&gt;11</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">clk90_g</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_USER_CLK * 4;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="122" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.332</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathFromToDelay"><twSlack>37.668</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.825</twTotPathDel><twClkSkew dest = "3.403" src = "3.702">0.299</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X12Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>37.859</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.634</twTotPathDel><twClkSkew dest = "3.403" src = "3.702">0.299</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X12Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>1.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>37.936</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.557</twTotPathDel><twClkSkew dest = "3.403" src = "3.702">0.299</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X12Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.079</twRouteDel><twTotDel>1.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y75.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>38.074</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.425</twTotPathDel><twClkSkew dest = "3.426" src = "3.719">0.293</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>1.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y74.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>38.085</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.404</twTotPathDel><twClkSkew dest = "3.401" src = "3.704">0.303</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X18Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.947</twRouteDel><twTotDel>1.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y90.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathFromToDelay"><twSlack>38.109</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.400</twTotPathDel><twClkSkew dest = "3.403" src = "3.686">0.283</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y90.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.943</twRouteDel><twTotDel>1.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y74.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathFromToDelay"><twSlack>38.138</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.379</twTotPathDel><twClkSkew dest = "3.423" src = "3.698">0.275</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>38.210</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.279</twTotPathDel><twClkSkew dest = "3.430" src = "3.733">0.303</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.822</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>38.239</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.250</twTotPathDel><twClkSkew dest = "3.430" src = "3.733">0.303</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y75.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>38.256</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.243</twTotPathDel><twClkSkew dest = "3.426" src = "3.719">0.293</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.786</twRouteDel><twTotDel>1.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_USER_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="143"><twSlack>0.020</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.688" src = "3.445">0.243</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y74.A4), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.080</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.680" src = "3.430">0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.B4), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>0.082</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.688" src = "3.440">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.B5), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>0.088</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.659" src = "3.403">0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.360</twRouteDel><twTotDel>0.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y90.A5), 1 path
</twPathRptBanner><twRacePath anchorID="147"><twSlack>0.089</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.659" src = "3.407">0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;35&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;33&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.B5), 1 path
</twPathRptBanner><twRacePath anchorID="148"><twSlack>0.091</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.688" src = "3.440">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y74.A5), 1 path
</twPathRptBanner><twRacePath anchorID="149"><twSlack>0.105</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.680" src = "3.430">0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X13Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y77.A5), 1 path
</twPathRptBanner><twRacePath anchorID="150"><twSlack>0.107</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.688" src = "3.445">0.243</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A5), 1 path
</twPathRptBanner><twRacePath anchorID="151"><twSlack>0.118</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.659" src = "3.429">0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X14Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;31&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y75.A5), 1 path
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.130</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.683" src = "3.459">0.224</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.876</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>38.124</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.424</twTotPathDel><twClkSkew dest = "3.273" src = "3.517">0.244</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.946</twRouteDel><twTotDel>1.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>38.372</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.176</twTotPathDel><twClkSkew dest = "3.273" src = "3.517">0.244</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>1.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>38.452</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "3.273" src = "3.517">0.244</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>38.678</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.870</twTotPathDel><twClkSkew dest = "3.273" src = "3.517">0.244</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>0.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>38.796</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.748</twTotPathDel><twClkSkew dest = "3.273" src = "3.521">0.248</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_USER_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.011</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.519" src = "3.275">0.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X45Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A5), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.119</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.519" src = "3.271">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A3), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.326</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.519" src = "3.271">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A4), 1 path
</twPathRptBanner><twRacePath anchorID="167"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.519" src = "3.271">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.642</twRouteDel><twTotDel>0.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y66.A2), 1 path
</twPathRptBanner><twRacePath anchorID="168"><twSlack>0.629</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.519" src = "3.271">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X44Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.871</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="169" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.889</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>38.111</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.425</twTotPathDel><twClkSkew dest = "3.413" src = "3.669">0.256</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>1.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>38.385</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew dest = "3.413" src = "3.669">0.256</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>38.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.060</twTotPathDel><twClkSkew dest = "3.413" src = "3.669">0.256</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>38.518</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.018</twTotPathDel><twClkSkew dest = "3.413" src = "3.669">0.256</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.561</twRouteDel><twTotDel>1.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>38.632</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew dest = "3.413" src = "3.658">0.245</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X35Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_USER_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="180"><twSlack>0.142</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.669" src = "3.403">0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X35Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A5), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>0.247</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.669" src = "3.413">0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.516</twRouteDel><twTotDel>0.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A3), 1 path
</twPathRptBanner><twRacePath anchorID="182"><twSlack>0.286</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.669" src = "3.413">0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.555</twRouteDel><twTotDel>0.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A4), 1 path
</twPathRptBanner><twRacePath anchorID="183"><twSlack>0.369</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.669" src = "3.413">0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.638</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y56.A2), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.621</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.669" src = "3.413">0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X33Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.890</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="185" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.870</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.980</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>2.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.980</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>2.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>0.986</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathFromToDelay"><twSlack>0.999</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.851</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>2.851</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="202"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="203"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y102.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="204"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y100.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y100.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y100.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="205"><twSlack>2.763</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="206"><twSlack>2.911</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y87.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y87.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y87.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.635</twRouteDel><twTotDel>2.911</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="207"><twSlack>2.923</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y244.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y244.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y244.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;5&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="208"><twSlack>2.929</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y274.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y274.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y274.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.929</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="209"><twSlack>2.929</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y75.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y75.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y75.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>2.929</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="210" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.035</twMaxDel><twMinPer>4.022</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>0.365</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>0.389</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y249.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.052</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.043</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.067</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.067</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>0.400</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>2.043</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>0.496</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.945</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>1.945</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>0.520</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.921</twTotPathDel><twClkSkew dest = "0.272" src = "0.196">-0.076</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y111.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>1.921</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>0.501</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.949</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.851</twRouteDel><twTotDel>1.949</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>0.525</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.925</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y112.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.851</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>0.527</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>0.551</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.863</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.863</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>0.527</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>0.551</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.863</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.863</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>0.530</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.784</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.686</twRouteDel><twTotDel>1.784</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>0.554</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.760</twTotPathDel><twClkSkew dest = "0.260" src = "0.311">0.051</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y269.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.686</twRouteDel><twTotDel>1.760</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>0.548</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>0.572</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.857</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>1.857</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>0.568</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>0.592</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="251"><twSlack>0.913</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="252"><twSlack>0.939</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.303" src = "0.281">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y87.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.961</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>79.4</twPctLog><twPctRoute>20.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="253"><twSlack>0.921</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="254"><twSlack>0.947</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.311" src = "0.290">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="255"><twSlack>0.998</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="256"><twSlack>1.024</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.105</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="257"><twSlack>1.001</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="258"><twSlack>1.027</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="259"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="260"><twSlack>1.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="261"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="262"><twSlack>1.030</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="263"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.051</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="264"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.207">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y104.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y104.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="265"><twSlack>1.013</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.075</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="266"><twSlack>1.039</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y105.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y105.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.101</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="267"><twSlack>1.018</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="268"><twSlack>1.044</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="269"><twSlack>1.029</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="270"><twSlack>1.055</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.318" src = "0.290">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y274.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y274.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y277.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twFalling">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="271" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>648718084</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11651</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.900</twMinPer></twConstHead><twPathRptBanner iPaths="508104" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_rd1_11 (SLICE_X92Y38.D2), 508104 paths
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_11</twDest><twTotPathDel>19.769</twTotPathDel><twClkSkew dest = "1.478" src = "1.510">0.032</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/pip1/out_rd1&lt;11&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;20&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_11</twBEL></twPathDel><twLogDel>1.870</twLogDel><twRouteDel>17.899</twRouteDel><twTotDel>19.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">CPU/pip2/OUT_PC_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_11</twDest><twTotPathDel>19.711</twTotPathDel><twClkSkew dest = "1.478" src = "1.513">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip2/OUT_PC_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_11</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;3&gt;</twComp><twBEL>CPU/pip2/OUT_PC_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_lut&lt;2&gt;_INV_0</twBEL><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>CPU/r_wd_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/rs2_dmem&lt;10&gt;</twComp><twBEL>CPU/r_wd&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>CPU/r_wd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/pip1/out_rd1&lt;11&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;20&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_11</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>17.152</twRouteDel><twTotDel>19.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_11</twDest><twTotPathDel>19.677</twTotPathDel><twClkSkew dest = "1.478" src = "1.510">0.032</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;219</twComp><twBEL>CPU/input2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.788</twDelInfo><twComp>CPU/input2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000155</twComp><twBEL>CPU/alu/Out_or000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>CPU/alu/Out_or000111</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>CPU/pip1/out_rd1&lt;11&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;20&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_11</twBEL></twPathDel><twLogDel>1.870</twLogDel><twRouteDel>17.807</twRouteDel><twTotDel>19.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="508104" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_rd1_24 (SLICE_X98Y43.A1), 508104 paths
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_24</twDest><twTotPathDel>19.779</twTotPathDel><twClkSkew dest = "0.657" src = "0.673">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_24</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.008</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/pip1/out_rd1&lt;27&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;7&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_24</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>17.893</twRouteDel><twTotDel>19.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">CPU/pip2/OUT_PC_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_24</twDest><twTotPathDel>19.721</twTotPathDel><twClkSkew dest = "0.657" src = "0.676">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip2/OUT_PC_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_24</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;3&gt;</twComp><twBEL>CPU/pip2/OUT_PC_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_lut&lt;2&gt;_INV_0</twBEL><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>CPU/r_wd_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/rs2_dmem&lt;10&gt;</twComp><twBEL>CPU/r_wd&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>CPU/r_wd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.008</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/pip1/out_rd1&lt;27&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;7&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_24</twBEL></twPathDel><twLogDel>2.575</twLogDel><twRouteDel>17.146</twRouteDel><twTotDel>19.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_24</twDest><twTotPathDel>19.687</twTotPathDel><twClkSkew dest = "0.657" src = "0.673">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_24</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;219</twComp><twBEL>CPU/input2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.788</twDelInfo><twComp>CPU/input2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000155</twComp><twBEL>CPU/alu/Out_or000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>CPU/alu/Out_or000111</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.008</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/pip1/out_rd1&lt;27&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;7&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_24</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>17.801</twRouteDel><twTotDel>19.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="508104" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_rd1_25 (SLICE_X98Y43.B1), 508104 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_25</twDest><twTotPathDel>19.774</twTotPathDel><twClkSkew dest = "0.657" src = "0.673">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_25</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU/pip1/out_rd1&lt;27&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;6&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_25</twBEL></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>17.887</twRouteDel><twTotDel>19.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">CPU/pip2/OUT_PC_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_25</twDest><twTotPathDel>19.716</twTotPathDel><twClkSkew dest = "0.657" src = "0.676">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip2/OUT_PC_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_25</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;3&gt;</twComp><twBEL>CPU/pip2/OUT_PC_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_lut&lt;2&gt;_INV_0</twBEL><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>CPU/r_wd_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/rs2_dmem&lt;10&gt;</twComp><twBEL>CPU/r_wd&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>CPU/r_wd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU/pip1/out_rd1&lt;27&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;6&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_25</twBEL></twPathDel><twLogDel>2.576</twLogDel><twRouteDel>17.140</twRouteDel><twTotDel>19.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_25</twDest><twTotPathDel>19.682</twTotPathDel><twClkSkew dest = "0.657" src = "0.673">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_25</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;219</twComp><twBEL>CPU/input2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.788</twDelInfo><twComp>CPU/input2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000155</twComp><twBEL>CPU/alu/Out_or000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>CPU/alu/Out_or000111</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU/pip1/out_rd1&lt;27&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;6&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_25</twBEL></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>17.795</twRouteDel><twTotDel>19.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="508104" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_rd1_10 (SLICE_X92Y38.C2), 508104 paths
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_10</twDest><twTotPathDel>19.757</twTotPathDel><twClkSkew dest = "1.478" src = "1.510">0.032</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_10</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/pip1/out_rd1&lt;11&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;21&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_10</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>17.888</twRouteDel><twTotDel>19.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">CPU/pip2/OUT_PC_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_10</twDest><twTotPathDel>19.699</twTotPathDel><twClkSkew dest = "1.478" src = "1.513">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip2/OUT_PC_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_10</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;3&gt;</twComp><twBEL>CPU/pip2/OUT_PC_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_lut&lt;2&gt;_INV_0</twBEL><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>CPU/r_wd_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/rs2_dmem&lt;10&gt;</twComp><twBEL>CPU/r_wd&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>CPU/r_wd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/pip1/out_rd1&lt;11&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;21&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_10</twBEL></twPathDel><twLogDel>2.558</twLogDel><twRouteDel>17.141</twRouteDel><twTotDel>19.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_10</twDest><twTotPathDel>19.665</twTotPathDel><twClkSkew dest = "1.478" src = "1.510">0.032</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_10</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;219</twComp><twBEL>CPU/input2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.788</twDelInfo><twComp>CPU/input2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000155</twComp><twBEL>CPU/alu/Out_or000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>CPU/alu/Out_or000111</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.003</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CPU/pip1/out_rd1&lt;11&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;21&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_10</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>17.796</twRouteDel><twTotDel>19.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="508104" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_rd1_28 (SLICE_X87Y62.A2), 508104 paths
</twPathRptBanner><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_28</twDest><twTotPathDel>19.544</twTotPathDel><twClkSkew dest = "1.271" src = "1.510">0.239</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_28</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/pip1/out_rd1&lt;31&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;3&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_28</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>17.658</twRouteDel><twTotDel>19.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">CPU/pip2/OUT_PC_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_28</twDest><twTotPathDel>19.486</twTotPathDel><twClkSkew dest = "1.271" src = "1.513">0.242</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip2/OUT_PC_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_28</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;3&gt;</twComp><twBEL>CPU/pip2/OUT_PC_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_lut&lt;2&gt;_INV_0</twBEL><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>CPU/r_wd_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/rs2_dmem&lt;10&gt;</twComp><twBEL>CPU/r_wd&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>CPU/r_wd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/pip1/out_rd1&lt;31&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;3&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_28</twBEL></twPathDel><twLogDel>2.575</twLogDel><twRouteDel>16.911</twRouteDel><twTotDel>19.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_28</twDest><twTotPathDel>19.452</twTotPathDel><twClkSkew dest = "1.271" src = "1.510">0.239</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_28</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;219</twComp><twBEL>CPU/input2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.788</twDelInfo><twComp>CPU/input2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000155</twComp><twBEL>CPU/alu/Out_or000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>CPU/alu/Out_or000111</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>CPU/pip1/out_rd1&lt;31&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;3&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_28</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>17.566</twRouteDel><twTotDel>19.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="508104" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_rd1_29 (SLICE_X87Y62.B2), 508104 paths
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_29</twDest><twTotPathDel>19.542</twTotPathDel><twClkSkew dest = "1.271" src = "1.510">0.239</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_29</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU/pip1/out_rd1&lt;31&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;2&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_29</twBEL></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>17.655</twRouteDel><twTotDel>19.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">CPU/pip2/OUT_PC_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_29</twDest><twTotPathDel>19.484</twTotPathDel><twClkSkew dest = "1.271" src = "1.513">0.242</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip2/OUT_PC_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_29</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X90Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;3&gt;</twComp><twBEL>CPU/pip2/OUT_PC_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>CPU/pip2/OUT_PC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y52.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_lut&lt;2&gt;_INV_0</twBEL><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twComp><twBEL>CPU/Madd_r_wd_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>CPU/r_wd_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/rs2_dmem&lt;10&gt;</twComp><twBEL>CPU/r_wd&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>CPU/r_wd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;1197</twComp><twBEL>CPU/input2&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>CPU/input2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/myreaderforuart/UARTOut&lt;18&gt;</twComp><twBEL>CPU/alu/Out_or000181_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>N1162</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU/pip1/out_rd1&lt;31&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;2&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_29</twBEL></twPathDel><twLogDel>2.576</twLogDel><twRouteDel>16.908</twRouteDel><twTotDel>19.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_2</twSrc><twDest BELType="FF">CPU/pip1/out_rd1_29</twDest><twTotPathDel>19.450</twTotPathDel><twClkSkew dest = "1.271" src = "1.510">0.239</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>CPU/pip1/out_inst_2</twSrc><twDest BELType='FF'>CPU/pip1/out_rd1_29</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X95Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X95Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU/pip1/out_inst&lt;3&gt;</twComp><twBEL>CPU/pip1/out_inst_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip2/out2_take_branch</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and000090</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N979</twComp><twBEL>CPU/fwdUnit/r_rs2forward_and0000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/fwdUnit/r_rs2forward_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/input2&lt;25&gt;</twComp><twBEL>CPU/fwdUnit/r_rs2forward1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>CPU/rs2forward</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;219</twComp><twBEL>CPU/input2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.788</twDelInfo><twComp>CPU/input2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000155</twComp><twBEL>CPU/alu/Out_or000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>CPU/alu/Out_or000111</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/alu/Out_or000144</twComp><twBEL>CPU/alu/Out_or000181</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>CPU/alu/Out_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>CPU/input2&lt;16&gt;</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;_66</twBEL><twBEL>CPU/alu/ALUop&lt;3&gt;_5_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>CPU/alu/ALUop&lt;3&gt;_5_f76</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1241</twComp><twBEL>CPU/alu/ALUop&lt;3&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y64.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>CPU/alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1256</twComp><twBEL>CPU/take_branch162_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>N1256</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch237</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU/take_branch237</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/currPC&lt;19&gt;</twComp><twBEL>CPU/take_branch275</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>CPU/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/pip1/out_regWrite</twComp><twBEL>CPU/pip1_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.770</twDelInfo><twComp>CPU/pip1_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU/pip1/out_rd1&lt;31&gt;</twComp><twBEL>CPU/pip1/out_rd1_mux0000&lt;2&gt;1</twBEL><twBEL>CPU/pip1/out_rd1_29</twBEL></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>17.563</twRouteDel><twTotDel>19.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="922" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/regfile/reg5_12 (SLICE_X106Y41.CE), 922 paths
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType="FF">CPU/regfile/reg5_12</twDest><twTotPathDel>19.981</twTotPathDel><twClkSkew dest = "1.502" src = "1.288">-0.214</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType='FF'>CPU/regfile/reg5_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X70Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp><twBEL>mem_arch/icache/cs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>236</twFanCnt><twDelInfo twEdge="twRising">4.299</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/af_addr_din&lt;9&gt;</twComp><twBEL>mem_arch/req_con/addr_din&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>mem_arch/req_con/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_12</twBEL></twPathDel><twLogDel>1.337</twLogDel><twRouteDel>18.644</twRouteDel><twTotDel>19.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="FF">CPU/regfile/reg5_12</twDest><twTotPathDel>19.095</twTotPathDel><twClkSkew dest = "1.502" src = "1.693">0.191</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='FF'>CPU/regfile/reg5_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X1Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.037</twDelInfo><twComp>mem_arch/af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_12</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>17.272</twRouteDel><twTotDel>19.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.531</twSlack><twSrc BELType="RAM">mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType="FF">CPU/regfile/reg5_12</twDest><twTotPathDel>18.253</twTotPathDel><twClkSkew dest = "1.502" src = "1.619">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType='FF'>CPU/regfile/reg5_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X3Y20.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL3</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twComp><twBEL>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>mem_arch/dcache/tag_line_out_padded2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y101.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_lut&lt;1&gt;</twBEL><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/N111</twComp><twBEL>mem_arch/dcache/tag_hit21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mem_arch/dcache/tag_hit2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/write_miss_hold2_and0000</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In132</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>mem_arch/dcache/cs_FSM_N10</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_12</twBEL></twPathDel><twLogDel>3.826</twLogDel><twRouteDel>14.427</twRouteDel><twTotDel>18.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="922" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/regfile/reg5_13 (SLICE_X106Y41.CE), 922 paths
</twPathRptBanner><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType="FF">CPU/regfile/reg5_13</twDest><twTotPathDel>19.981</twTotPathDel><twClkSkew dest = "1.502" src = "1.288">-0.214</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType='FF'>CPU/regfile/reg5_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X70Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp><twBEL>mem_arch/icache/cs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>236</twFanCnt><twDelInfo twEdge="twRising">4.299</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/af_addr_din&lt;9&gt;</twComp><twBEL>mem_arch/req_con/addr_din&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>mem_arch/req_con/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_13</twBEL></twPathDel><twLogDel>1.337</twLogDel><twRouteDel>18.644</twRouteDel><twTotDel>19.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="FF">CPU/regfile/reg5_13</twDest><twTotPathDel>19.095</twTotPathDel><twClkSkew dest = "1.502" src = "1.693">0.191</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='FF'>CPU/regfile/reg5_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X1Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.037</twDelInfo><twComp>mem_arch/af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_13</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>17.272</twRouteDel><twTotDel>19.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.531</twSlack><twSrc BELType="RAM">mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType="FF">CPU/regfile/reg5_13</twDest><twTotPathDel>18.253</twTotPathDel><twClkSkew dest = "1.502" src = "1.619">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType='FF'>CPU/regfile/reg5_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X3Y20.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL3</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twComp><twBEL>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>mem_arch/dcache/tag_line_out_padded2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y101.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_lut&lt;1&gt;</twBEL><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/N111</twComp><twBEL>mem_arch/dcache/tag_hit21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mem_arch/dcache/tag_hit2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/write_miss_hold2_and0000</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In132</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>mem_arch/dcache/cs_FSM_N10</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_13</twBEL></twPathDel><twLogDel>3.826</twLogDel><twRouteDel>14.427</twRouteDel><twTotDel>18.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="922" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/regfile/reg5_14 (SLICE_X106Y41.CE), 922 paths
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType="FF">CPU/regfile/reg5_14</twDest><twTotPathDel>19.981</twTotPathDel><twClkSkew dest = "1.502" src = "1.288">-0.214</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType='FF'>CPU/regfile/reg5_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X70Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp><twBEL>mem_arch/icache/cs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>236</twFanCnt><twDelInfo twEdge="twRising">4.299</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/af_addr_din&lt;9&gt;</twComp><twBEL>mem_arch/req_con/addr_din&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>mem_arch/req_con/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_14</twBEL></twPathDel><twLogDel>1.337</twLogDel><twRouteDel>18.644</twRouteDel><twTotDel>19.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="FF">CPU/regfile/reg5_14</twDest><twTotPathDel>19.095</twTotPathDel><twClkSkew dest = "1.502" src = "1.693">0.191</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='FF'>CPU/regfile/reg5_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X1Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.037</twDelInfo><twComp>mem_arch/af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_14</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>17.272</twRouteDel><twTotDel>19.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.531</twSlack><twSrc BELType="RAM">mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType="FF">CPU/regfile/reg5_14</twDest><twTotPathDel>18.253</twTotPathDel><twClkSkew dest = "1.502" src = "1.619">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType='FF'>CPU/regfile/reg5_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X3Y20.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL3</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twComp><twBEL>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>mem_arch/dcache/tag_line_out_padded2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y101.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_lut&lt;1&gt;</twBEL><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/N111</twComp><twBEL>mem_arch/dcache/tag_hit21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mem_arch/dcache/tag_hit2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/write_miss_hold2_and0000</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In132</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>mem_arch/dcache/cs_FSM_N10</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_14</twBEL></twPathDel><twLogDel>3.826</twLogDel><twRouteDel>14.427</twRouteDel><twTotDel>18.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="922" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/regfile/reg5_15 (SLICE_X106Y41.CE), 922 paths
</twPathRptBanner><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType="FF">CPU/regfile/reg5_15</twDest><twTotPathDel>19.981</twTotPathDel><twClkSkew dest = "1.502" src = "1.288">-0.214</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/icache/cs_FSM_FFd3</twSrc><twDest BELType='FF'>CPU/regfile/reg5_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X70Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X70Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp><twBEL>mem_arch/icache/cs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>236</twFanCnt><twDelInfo twEdge="twRising">4.299</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/af_addr_din&lt;9&gt;</twComp><twBEL>mem_arch/req_con/addr_din&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>mem_arch/req_con/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_15</twBEL></twPathDel><twLogDel>1.337</twLogDel><twRouteDel>18.644</twRouteDel><twTotDel>19.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="FF">CPU/regfile/reg5_15</twDest><twTotPathDel>19.095</twTotPathDel><twClkSkew dest = "1.502" src = "1.693">0.191</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='FF'>CPU/regfile/reg5_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X1Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">5.037</twDelInfo><twComp>mem_arch/af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_full</twComp><twBEL>mem_arch/req_con/d_wdf_full1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>mem_arch/d_af_full</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In43</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In43</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_15</twBEL></twPathDel><twLogDel>1.823</twLogDel><twRouteDel>17.272</twRouteDel><twTotDel>19.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.531</twSlack><twSrc BELType="RAM">mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType="FF">CPU/regfile/reg5_15</twDest><twTotPathDel>18.253</twTotPathDel><twClkSkew dest = "1.502" src = "1.619">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twSrc><twDest BELType='FF'>CPU/regfile/reg5_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X3Y20.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>RAMB36_X3Y20.DOADOL3</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twComp><twBEL>mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>mem_arch/dcache/tag_line_out_padded2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y101.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_lut&lt;1&gt;</twBEL><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp><twBEL>mem_arch/dcache/Mcompar_tag_equal2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>mem_arch/dcache/tag_equal2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/N111</twComp><twBEL>mem_arch/dcache/tag_hit21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mem_arch/dcache/tag_hit2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/write_miss_hold2_and0000</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In132</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>mem_arch/dcache/cs_FSM_N10</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3</twComp><twBEL>mem_arch/dcache/cs_FSM_FFd3-In120</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>mem_arch/dcache/cs_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/icache/cs_FSM_FFd1</twComp><twBEL>mem_arch/stall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>GPIO_LED_2_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/mux57_82</twComp><twBEL>CPU/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>CPU/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU/regfile/reg28&lt;23&gt;</twComp><twBEL>CPU/regfile/reg5_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>CPU/regfile/reg5_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU/regfile/reg5&lt;15&gt;</twComp><twBEL>CPU/regfile/reg5_15</twBEL></twPathDel><twLogDel>3.826</twLogDel><twRouteDel>14.427</twRouteDel><twTotDel>18.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_P_PC_7 (SLICE_X90Y59.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">CPU/currPC_7</twSrc><twDest BELType="FF">CPU/pip1/out_P_PC_7</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.680" src = "0.598">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/currPC_7</twSrc><twDest BELType='FF'>CPU/pip1/out_P_PC_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X89Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/currPC&lt;7&gt;</twComp><twBEL>CPU/currPC_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>CPU/currPC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>CPU/pip1/out_P_PC&lt;7&gt;</twComp><twBEL>CPU/pip1/out_P_PC_mux0000&lt;24&gt;1</twBEL><twBEL>CPU/pip1/out_P_PC_7</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_P_PC_6 (SLICE_X90Y59.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">CPU/currPC_6</twSrc><twDest BELType="FF">CPU/pip1/out_P_PC_6</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew dest = "0.680" src = "0.598">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/currPC_6</twSrc><twDest BELType='FF'>CPU/pip1/out_P_PC_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X89Y59.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/currPC&lt;7&gt;</twComp><twBEL>CPU/currPC_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>CPU/currPC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>CPU/pip1/out_P_PC&lt;7&gt;</twComp><twBEL>CPU/pip1/out_P_PC_mux0000&lt;25&gt;1</twBEL><twBEL>CPU/pip1/out_P_PC_6</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_236 (SLICE_X68Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_108</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_236</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew dest = "0.525" src = "0.486">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_108</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_236</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X67Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;111&gt;</twComp><twBEL>mem_arch/icache/first_read_108</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>mem_arch/icache/first_read&lt;108&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;239&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;236&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_236</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/addr_hold_8 (SLICE_X86Y56.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">CPU/pip2/out2_alu_result_8</twSrc><twDest BELType="FF">mem_arch/icache/addr_hold_8</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew dest = "0.649" src = "0.563">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/pip2/out2_alu_result_8</twSrc><twDest BELType='FF'>mem_arch/icache/addr_hold_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X83Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/pip2/out2_alu_result&lt;9&gt;</twComp><twBEL>CPU/pip2/out2_alu_result_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.301</twDelInfo><twComp>CPU/pip2/out2_alu_result&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>mem_arch/icache/addr_hold&lt;9&gt;</twComp><twBEL>CPU/icache_addr&lt;8&gt;1</twBEL><twBEL>mem_arch/icache/addr_hold_8</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip1/out_P_PC_29 (SLICE_X87Y57.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">CPU/currPC_29</twSrc><twDest BELType="FF">CPU/pip1/out_P_PC_29</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew dest = "0.624" src = "0.570">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/currPC_29</twSrc><twDest BELType='FF'>CPU/pip1/out_P_PC_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X85Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/currPC&lt;31&gt;</twComp><twBEL>CPU/currPC_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>CPU/currPC&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>CPU/pip1/out_P_PC&lt;31&gt;</twComp><twBEL>CPU/pip1/out_P_PC_mux0000&lt;2&gt;1</twBEL><twBEL>CPU/pip1/out_P_PC_29</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/icache/active_data_line_239 (SLICE_X68Y59.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">mem_arch/icache/first_read_111</twSrc><twDest BELType="FF">mem_arch/icache/active_data_line_239</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew dest = "0.525" src = "0.486">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/icache/first_read_111</twSrc><twDest BELType='FF'>mem_arch/icache/active_data_line_239</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X67Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/icache/first_read&lt;111&gt;</twComp><twBEL>mem_arch/icache/first_read_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/icache/first_read&lt;111&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>mem_arch/icache/active_data_line&lt;239&gt;</twComp><twBEL>mem_arch/icache/active_data_line_mux0000&lt;239&gt;1</twBEL><twBEL>mem_arch/icache/active_data_line_239</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/active_data_line_177 (SLICE_X47Y61.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">mem_arch/dcache/first_read_49</twSrc><twDest BELType="FF">mem_arch/dcache/active_data_line_177</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew dest = "0.541" src = "0.500">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/dcache/first_read_49</twSrc><twDest BELType='FF'>mem_arch/dcache/active_data_line_177</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X45Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/dcache/first_read&lt;51&gt;</twComp><twBEL>mem_arch/dcache/first_read_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>mem_arch/dcache/first_read&lt;49&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/dcache/active_data_line&lt;179&gt;</twComp><twBEL>mem_arch/dcache/active_data_line_mux0000&lt;177&gt;1</twBEL><twBEL>mem_arch/dcache/active_data_line_177</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/currPC_7 (SLICE_X89Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">CPU/P_PC_7</twSrc><twDest BELType="FF">CPU/currPC_7</twDest><twTotPathDel>0.661</twTotPathDel><twClkSkew dest = "1.479" src = "1.266">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/P_PC_7</twSrc><twDest BELType='FF'>CPU/currPC_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X91Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/P_PC&lt;7&gt;</twComp><twBEL>CPU/P_PC_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>CPU/P_PC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>CPU/currPC&lt;7&gt;</twComp><twBEL>CPU/currPC_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pip2/out2_inst_4 (SLICE_X96Y62.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">CPU/pip1/out_inst_4</twSrc><twDest BELType="FF">CPU/pip2/out2_inst_4</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew dest = "0.674" src = "0.650">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU/pip1/out_inst_4</twSrc><twDest BELType='FF'>CPU/pip2/out2_inst_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X94Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU/pip1/out_inst&lt;7&gt;</twComp><twBEL>CPU/pip1/out_inst_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>CPU/pip1/out_inst&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>CPU/pip2/out2_inst&lt;7&gt;</twComp><twBEL>CPU/pip2/out2_inst_mux0000&lt;27&gt;1</twBEL><twBEL>CPU/pip2/out2_inst_4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/dcache/active_data_line_129 (SLICE_X42Y52.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">mem_arch/dcache/first_read_1</twSrc><twDest BELType="FF">mem_arch/dcache/active_data_line_129</twDest><twTotPathDel>0.515</twTotPathDel><twClkSkew dest = "0.545" src = "0.486">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/dcache/first_read_1</twSrc><twDest BELType='FF'>mem_arch/dcache/active_data_line_129</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X44Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/dcache/first_read&lt;3&gt;</twComp><twBEL>mem_arch/dcache/first_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>mem_arch/dcache/first_read&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/dcache/active_data_line&lt;131&gt;</twComp><twBEL>mem_arch/dcache/active_data_line_mux0000&lt;129&gt;1</twBEL><twBEL>mem_arch/dcache/active_data_line_129</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="352"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="353" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" logResource="CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X3Y9.CLKARDCLKL" clockNet="cpu_clk_g"/><twPinLimit anchorID="354" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" logResource="CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X3Y9.CLKARDCLKU" clockNet="cpu_clk_g"/><twPinLimit anchorID="355" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" logResource="CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL" locationPin="RAMB36_X3Y9.CLKBWRCLKL" clockNet="cpu_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="356" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X36Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.641</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X40Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.641</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.646</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X38Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.646</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X39Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.667</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X38Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.822</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "0.520" src = "0.523">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.633</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X29Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.827</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>1.069</twTotPathDel><twClkSkew dest = "0.551" src = "0.576">0.025</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>1.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X21Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.882</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew dest = "0.601" src = "0.592">-0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X29Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.596</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.939</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>0.978</twTotPathDel><twClkSkew dest = "0.536" src = "0.540">0.004</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>0.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X39Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.963</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twTotPathDel>0.922</twTotPathDel><twClkSkew dest = "0.125" src = "0.161">0.036</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X29Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X29Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X39Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X36Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X40Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X39Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X39Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X36Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X36Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X40Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X40Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X34Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X38Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X38Y72.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twSrcClk><twPathDel><twSite>SLICE_X38Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="397"><twPinLimitBanner>Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="398" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_buf/I0" logResource="clk200_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk200"/><twPinLimit anchorID="399" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X21Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="400" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;/SR" logResource="mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR" locationPin="SLICE_X21Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="401" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twConstName><twItemCnt>3607</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2120</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.885</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y13.ENARDENL), 20 paths
</twPathRptBanner><twPathRpt anchorID="402"><twConstPath anchorID="403" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.549</twTotPathDel><twClkSkew dest = "1.442" src = "1.699">0.257</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_valid</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y13.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y13.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.059</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="404"><twConstPath anchorID="405" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.549</twTotPathDel><twClkSkew dest = "1.462" src = "1.699">0.237</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_valid</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y13.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y13.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.059</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.549</twTotPathDel><twClkSkew dest = "1.465" src = "1.699">0.234</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_valid</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y13.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y13.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>3.059</twRouteDel><twTotDel>4.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r (SLICE_X33Y130.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twDest><twTotPathDel>4.717</twTotPathDel><twClkSkew dest = "0.514" src = "0.565">0.051</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X35Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.380</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.628</twRouteDel><twTotDel>4.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.664</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twDest><twTotPathDel>4.220</twTotPathDel><twClkSkew dest = "0.514" src = "0.551">0.037</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.131</twRouteDel><twTotDel>4.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.875</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twDest><twTotPathDel>4.009</twTotPathDel><twClkSkew dest = "0.514" src = "0.551">0.037</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>2.899</twRouteDel><twTotDel>4.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (SLICE_X31Y106.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="414"><twConstPath anchorID="415" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twDest><twTotPathDel>4.457</twTotPathDel><twClkSkew dest = "1.329" src = "1.479">0.150</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X35Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.380</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y106.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twLogDel>1.129</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>4.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="416"><twConstPath anchorID="417" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twDest><twTotPathDel>3.960</twTotPathDel><twClkSkew dest = "1.329" src = "1.465">0.136</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y106.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twLogDel>1.129</twLogDel><twRouteDel>2.831</twRouteDel><twTotDel>3.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="418"><twConstPath anchorID="419" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.036</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twDest><twTotPathDel>3.749</twTotPathDel><twClkSkew dest = "1.329" src = "1.465">0.136</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y106.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>2.599</twRouteDel><twTotDel>3.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y15.ENARDENL), 20 paths
</twPathRptBanner><twPathRpt anchorID="420"><twConstPath anchorID="421" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.368</twTotPathDel><twClkSkew dest = "1.467" src = "1.699">0.232</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_valid</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="422"><twConstPath anchorID="423" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.368</twTotPathDel><twClkSkew dest = "1.476" src = "1.699">0.223</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_valid</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="424"><twConstPath anchorID="425" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.368</twTotPathDel><twClkSkew dest = "1.486" src = "1.699">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X0Y8.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/emp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/wdf_valid</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/rd_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y9.ENBWRENL), 10 paths
</twPathRptBanner><twPathRpt anchorID="426"><twConstPath anchorID="427" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.431</twTotPathDel><twClkSkew dest = "1.487" src = "1.524">0.037</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y9.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.431</twTotPathDel><twClkSkew dest = "1.496" src = "1.524">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>4.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.575</twSlack><twSrc BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twTotPathDel>4.318</twTotPathDel><twClkSkew dest = "0.250" src = "0.278">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y9.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twLogDel>1.602</twLogDel><twRouteDel>2.716</twRouteDel><twTotDel>4.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1 (SLICE_X26Y145.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twDest><twTotPathDel>4.392</twTotPathDel><twClkSkew dest = "1.529" src = "1.465">-0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>4.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.191</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "1.529" src = "1.465">-0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.873</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twDest><twTotPathDel>3.062</twTotPathDel><twClkSkew dest = "1.529" src = "1.515">-0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>3.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2 (SLICE_X26Y145.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twDest><twTotPathDel>4.392</twTotPathDel><twClkSkew dest = "1.529" src = "1.465">-0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>4.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="440"><twConstPath anchorID="441" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.191</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "1.529" src = "1.465">-0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.873</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twDest><twTotPathDel>3.062</twTotPathDel><twClkSkew dest = "1.529" src = "1.515">-0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>3.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3 (SLICE_X26Y145.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="444"><twConstPath anchorID="445" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twDest><twTotPathDel>4.392</twTotPathDel><twClkSkew dest = "1.529" src = "1.465">-0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>4.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="446"><twConstPath anchorID="447" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.191</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "1.529" src = "1.465">-0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="448"><twConstPath anchorID="449" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.873</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twDest><twTotPathDel>3.062</twTotPathDel><twClkSkew dest = "1.529" src = "1.515">-0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>3.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5 (SLICE_X26Y146.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="450"><twConstPath anchorID="451" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twDest><twTotPathDel>4.389</twTotPathDel><twClkSkew dest = "1.526" src = "1.465">-0.061</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="452"><twConstPath anchorID="453" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.191</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twDest><twTotPathDel>3.791</twTotPathDel><twClkSkew dest = "1.526" src = "1.465">-0.061</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>3.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="454"><twConstPath anchorID="455" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.873</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twDest><twTotPathDel>3.059</twTotPathDel><twClkSkew dest = "1.526" src = "1.515">-0.011</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.968</twRouteDel><twTotDel>3.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6 (SLICE_X26Y146.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="456"><twConstPath anchorID="457" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twDest><twTotPathDel>4.389</twTotPathDel><twClkSkew dest = "1.526" src = "1.465">-0.061</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X36Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.191</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twDest><twTotPathDel>3.791</twTotPathDel><twClkSkew dest = "1.526" src = "1.465">-0.061</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X37Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>3.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.873</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twDest><twTotPathDel>3.059</twTotPathDel><twClkSkew dest = "1.526" src = "1.515">-0.011</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.968</twRouteDel><twTotDel>3.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8 (SLICE_X32Y100.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="462"><twConstPath anchorID="463" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "3.674" src = "3.347">-0.327</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X34Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.453</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t&lt;8&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0 (SLICE_X20Y105.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0</twDest><twTotPathDel>0.737</twTotPathDel><twClkSkew dest = "3.754" src = "3.501">-0.253</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X25Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.559</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36 (SLICE_X7Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "1.553" src = "1.357">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X7Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;37&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;36&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;39&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_36_mux00001</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X16Y85.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twDest><twTotPathDel>0.817</twTotPathDel><twClkSkew dest = "3.668" src = "3.435">-0.233</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X22Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y85.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.633</twRouteDel><twTotDel>0.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (SLICE_X16Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twDest><twTotPathDel>0.820</twTotPathDel><twClkSkew dest = "3.668" src = "3.435">-0.233</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X22Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.642</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;7&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.642</twRouteDel><twTotDel>0.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9 (SLICE_X29Y139.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9</twDest><twTotPathDel>0.462</twTotPathDel><twClkSkew dest = "0.627" src = "0.581">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X31Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y139.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y139.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24 (SLICE_X32Y142.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew dest = "0.572" src = "0.528">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X35Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y142.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y142.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X1Y28.DIBDIL7), 1 path
</twPathRptBanner><twPathRpt anchorID="476"><twConstPath anchorID="477" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>0.635</twTotPathDel><twClkSkew dest = "1.769" src = "1.559">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X1Y27.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.DOADOL7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y28.DIBDIL7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>mem_arch/af_dout&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y28.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X1Y28.DIBDIL1), 1 path
</twPathRptBanner><twPathRpt anchorID="478"><twConstPath anchorID="479" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>0.635</twTotPathDel><twClkSkew dest = "1.769" src = "1.559">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X1Y27.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.DOADOL1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y28.DIBDIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>mem_arch/af_dout&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y28.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af (RAMB36_X1Y28.DIBDIL13), 1 path
</twPathRptBanner><twPathRpt anchorID="480"><twConstPath anchorID="481" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="RAM">mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType="RAM">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>0.635</twTotPathDel><twClkSkew dest = "1.769" src = "1.559">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twSrc><twDest BELType='RAM'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X1Y27.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>RAMB36_X1Y27.DOADOL13</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twComp><twBEL>mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y28.DIBDIL13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>mem_arch/af_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y28.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="482"><twPinLimitBanner>Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="483" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="DDR2_CS_B_OBUF/REV" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="484" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/><twPinLimit anchorID="485" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="486" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>652</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>645</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.634</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X15Y87.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="487"><twConstPath anchorID="488" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>2.949</twTotPathDel><twClkSkew dest = "3.408" src = "3.736">0.328</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X23Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>2.408</twRouteDel><twTotDel>2.949</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">clk90_g</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="489"><twConstPath anchorID="490" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.771</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>2.557</twTotPathDel><twClkSkew dest = "3.408" src = "3.622">0.214</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>1.995</twRouteDel><twTotDel>2.557</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">clk90_g</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq (OLOGIC_X0Y267.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="491"><twConstPath anchorID="492" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.542</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq</twDest><twTotPathDel>4.486</twTotPathDel><twClkSkew dest = "1.561" src = "1.454">-0.107</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X3Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y267.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.602</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y267.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/dq_out</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.602</twRouteDel><twTotDel>4.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X0Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="493"><twConstPath anchorID="494" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twDest><twTotPathDel>1.646</twTotPathDel><twClkSkew dest = "1.364" src = "1.464">0.100</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X1Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>0.654</twRouteDel><twTotDel>1.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq (OLOGIC_X0Y272.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="495"><twConstPath anchorID="496" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.805</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq</twDest><twTotPathDel>4.202</twTotPathDel><twClkSkew dest = "1.567" src = "1.481">-0.086</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X2Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y272.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.318</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;121&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y272.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/dq_out</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.318</twRouteDel><twTotDel>4.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq (OLOGIC_X0Y252.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.824</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq</twDest><twTotPathDel>4.177</twTotPathDel><twClkSkew dest = "1.561" src = "1.481">-0.080</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X2Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;115&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y252.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y252.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/dq_out</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.293</twRouteDel><twTotDel>4.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq (OLOGIC_X0Y265.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.877</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq</twDest><twTotPathDel>4.122</twTotPathDel><twClkSkew dest = "1.559" src = "1.481">-0.078</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X2Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;115&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y265.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.238</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y265.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/dq_out</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.238</twRouteDel><twTotDel>4.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X1Y81.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.883</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>1.483</twTotPathDel><twClkSkew dest = "0.675" src = "0.730">0.055</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X3Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq (OLOGIC_X0Y275.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.902</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq</twDest><twTotPathDel>4.106</twTotPathDel><twClkSkew dest = "1.568" src = "1.481">-0.087</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X2Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;123&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y275.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;122&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y275.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/dq_out</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (OLOGIC_X0Y106.OCE), 1 path
</twPathRptBanner><twPathRpt anchorID="505"><twConstPath anchorID="506" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.908</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.493</twTotPathDel><twClkSkew dest = "0.710" src = "0.730">0.020</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X5Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>1.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r (SLICE_X13Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="507"><twConstPath anchorID="508" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.004</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twDest><twTotPathDel>1.326</twTotPathDel><twClkSkew dest = "1.312" src = "1.403">0.091</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.079</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y87.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X15Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.889</twRouteDel><twTotDel>1.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X5Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="509"><twConstPath anchorID="510" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X5Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X23Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="511"><twConstPath anchorID="512" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X16Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="513"><twConstPath anchorID="514" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12 (SLICE_X23Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="515"><twConstPath anchorID="516" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X23Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X5Y60.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="517"><twConstPath anchorID="518" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X5Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.301</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X16Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="519"><twConstPath anchorID="520" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X16Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X18Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="521"><twConstPath anchorID="522" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X18Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X22Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.489</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X22Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.489</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X22Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (SLICE_X18Y67.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.497</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twSrcClk><twPathDel><twSite>SLICE_X18Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twComp><twBEL>mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk90_g</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="529"><twPinLimitBanner>Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="530" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="531" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="532" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6"/></twPinLimitRpt></twConst><twConst anchorID="533" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twConstName><twItemCnt>10989</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3909</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.900</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X9Y103.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="534"><twConstPath anchorID="535" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.550</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.815</twTotPathDel><twClkSkew dest = "3.530" src = "3.957">0.427</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.267</twRouteDel><twTotDel>3.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="536"><twConstPath anchorID="537" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.281</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twTotPathDel>3.084</twTotPathDel><twClkSkew dest = "3.530" src = "3.957">0.427</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X9Y100.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="538"><twConstPath anchorID="539" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.600</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.789</twTotPathDel><twClkSkew dest = "3.535" src = "3.938">0.403</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.243</twRouteDel><twTotDel>3.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="540"><twConstPath anchorID="541" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.111</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twTotPathDel>3.278</twTotPathDel><twClkSkew dest = "3.535" src = "3.938">0.403</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y133.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>3.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X9Y95.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.609</twTotPathDel><twClkSkew dest = "3.434" src = "3.962">0.528</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>3.076</twRouteDel><twTotDel>3.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="544"><twConstPath anchorID="545" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.859</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twTotPathDel>3.405</twTotPathDel><twClkSkew dest = "3.434" src = "3.962">0.528</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.872</twRouteDel><twTotDel>3.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X8Y99.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="546"><twConstPath anchorID="547" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.689</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "3.441" src = "3.931">0.490</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y132.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.083</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>3.074</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="548"><twConstPath anchorID="549" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.025</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew dest = "3.441" src = "3.931">0.490</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y132.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;50&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.738</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49 (SLICE_X9Y100.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="550"><twConstPath anchorID="551" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.768</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49</twDest><twTotPathDel>3.650</twTotPathDel><twClkSkew dest = "3.535" src = "3.909">0.374</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;49&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>3.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="552"><twConstPath anchorID="553" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.007</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49</twDest><twTotPathDel>3.411</twTotPathDel><twClkSkew dest = "3.535" src = "3.909">0.374</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;49&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y100.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.857</twRouteDel><twTotDel>3.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (SLICE_X8Y95.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="554"><twConstPath anchorID="555" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.819</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43</twDest><twTotPathDel>3.452</twTotPathDel><twClkSkew dest = "3.434" src = "3.955">0.521</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y103.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.913</twRouteDel><twTotDel>3.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="556"><twConstPath anchorID="557" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.951</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43</twDest><twTotPathDel>3.320</twTotPathDel><twClkSkew dest = "3.434" src = "3.955">0.521</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y103.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>2.781</twRouteDel><twTotDel>3.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X9Y103.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="558"><twConstPath anchorID="559" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.820</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.557</twTotPathDel><twClkSkew dest = "3.530" src = "3.945">0.415</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>3.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="560"><twConstPath anchorID="561" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.992</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "3.530" src = "3.945">0.415</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49 (SLICE_X8Y99.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.826</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49</twDest><twTotPathDel>3.498</twTotPathDel><twClkSkew dest = "3.441" src = "3.909">0.468</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y126.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;49&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.951</twRouteDel><twTotDel>3.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.164</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49</twDest><twTotPathDel>3.160</twTotPathDel><twClkSkew dest = "3.441" src = "3.909">0.468</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X0Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;49&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;51&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X9Y95.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="566"><twConstPath anchorID="567" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.391</twTotPathDel><twClkSkew dest = "3.434" src = "3.955">0.521</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.033</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.845</twRouteDel><twTotDel>3.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="568"><twConstPath anchorID="569" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.949</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twTotPathDel>3.322</twTotPathDel><twClkSkew dest = "3.434" src = "3.955">0.521</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;41&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y95.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;43&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (SLICE_X9Y108.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="570"><twConstPath anchorID="571" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.917</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twTotPathDel>3.435</twTotPathDel><twClkSkew dest = "3.510" src = "3.950">0.440</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y135.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.716</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.899</twRouteDel><twTotDel>3.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="572"><twConstPath anchorID="573" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.150</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twTotPathDel>3.202</twTotPathDel><twClkSkew dest = "3.510" src = "3.950">0.440</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X2Y135.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.666</twRouteDel><twTotDel>3.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X26Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="574"><twConstPath anchorID="575" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twTotPathDel>0.670</twTotPathDel><twClkSkew dest = "3.782" src = "3.483">-0.299</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X26Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.475</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X29Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="576"><twConstPath anchorID="577" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twTotPathDel>0.645</twTotPathDel><twClkSkew dest = "3.615" src = "3.357">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X28Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7 (SLICE_X24Y75.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="578"><twConstPath anchorID="579" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew dest = "0.661" src = "0.605">-0.056</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X27Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7-In1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (SLICE_X20Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="580"><twConstPath anchorID="581" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew dest = "0.649" src = "0.591">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X23Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd_and000011</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3 (SLICE_X36Y96.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="582"><twConstPath anchorID="583" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew dest = "0.569" src = "0.509">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X39Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3-In1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1 (SLICE_X15Y93.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="584"><twConstPath anchorID="585" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "0.673" src = "0.619">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X17Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (SLICE_X14Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="586"><twConstPath anchorID="587" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1</twDest><twTotPathDel>0.807</twTotPathDel><twClkSkew dest = "3.722" src = "3.554">-0.168</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_g</twSrcClk><twPathDel><twSite>SLICE_X10Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.624</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>0.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1 (SLICE_X19Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.655" src = "0.604">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X16Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_bit1_r</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1 (SLICE_X19Y75.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "0.678" src = "0.635">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X21Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate&lt;1&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel&lt;2&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_mux0000&lt;1&gt;1</twBEL><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (SLICE_X15Y77.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8</twSrc><twDest BELType="FF">mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew dest = "0.164" src = "0.150">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8</twSrc><twDest BELType='FF'>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twSrcClk><twPathDel><twSite>SLICE_X15Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;9&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clkdiv0_g</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="594"><twPinLimitBanner>Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="595" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="596" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clkdiv0_g"/><twPinLimit anchorID="597" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clkdiv0_g"/></twPinLimitRpt></twConst><twConstRollupTable uID="17" anchorID="598"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="9.950" errors="0" errorRollup="0" items="0" itemsRollup="648734213"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="5.124" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_SEL_MUX" fullName="TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="3.527" actualRollup="N/A" errors="0" errorRollup="0" items="128" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="6.114" actualRollup="N/A" errors="0" errorRollup="0" items="295" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="2.332" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_USER_CLK * 4;" type="child" depth="1" requirement="40.000" prefType="maxdelay" actual="1.889" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.900" actualRollup="N/A" errors="0" errorRollup="0" items="648718084" itemsRollup="0"/><twConstRollup name="TS_clk200" fullName="TS_clk200 = PERIOD TIMEGRP &quot;clk200&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_clk0" fullName="TS_clk0 = PERIOD TIMEGRP &quot;clk0&quot; TS_USER_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.885" actualRollup="N/A" errors="0" errorRollup="0" items="3607" itemsRollup="0"/><twConstRollup name="TS_clk90" fullName="TS_clk90 = PERIOD TIMEGRP &quot;clk90&quot; TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.634" actualRollup="N/A" errors="0" errorRollup="0" items="652" itemsRollup="0"/><twConstRollup name="TS_clkdiv0" fullName="TS_clkdiv0 = PERIOD TIMEGRP &quot;clkdiv0&quot; TS_USER_CLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.900" actualRollup="N/A" errors="0" errorRollup="0" items="10989" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="599">0</twUnmetConstCnt><twDataSheet anchorID="600" twNameLen="15"><twClk2SUList anchorID="601" twDestWidth="13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.851</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="602" twDestWidth="13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.712</twFallRise><twFallFall>1.736</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.712</twFallRise><twFallFall>1.736</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="603" twDestWidth="13"><twDest>DDR2_DQS_N&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.870</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="604" twDestWidth="13"><twDest>DDR2_DQS_N&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.880</twFallRise><twFallFall>1.904</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.880</twFallRise><twFallFall>1.904</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="605" twDestWidth="13"><twDest>DDR2_DQS_N&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="606" twDestWidth="13"><twDest>DDR2_DQS_N&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="607" twDestWidth="13"><twDest>DDR2_DQS_N&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="608" twDestWidth="13"><twDest>DDR2_DQS_N&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.846</twFallRise><twFallFall>1.870</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.846</twFallRise><twFallFall>1.870</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.870</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="609" twDestWidth="13"><twDest>DDR2_DQS_P&lt;0&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;0&gt;</twSrc><twFallRise>1.710</twFallRise><twFallFall>1.734</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.851</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="610" twDestWidth="13"><twDest>DDR2_DQS_P&lt;1&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twFallRise>1.712</twFallRise><twFallFall>1.736</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;1&gt;</twSrc><twFallRise>1.712</twFallRise><twFallFall>1.736</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="611" twDestWidth="13"><twDest>DDR2_DQS_P&lt;2&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;2&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.870</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="612" twDestWidth="13"><twDest>DDR2_DQS_P&lt;3&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;3&gt;</twSrc><twFallRise>1.880</twFallRise><twFallFall>1.904</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;3&gt;</twSrc><twFallRise>1.880</twFallRise><twFallFall>1.904</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="613" twDestWidth="13"><twDest>DDR2_DQS_P&lt;4&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;4&gt;</twSrc><twFallRise>2.000</twFallRise><twFallFall>2.024</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="614" twDestWidth="13"><twDest>DDR2_DQS_P&lt;5&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;5&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;5&gt;</twSrc><twFallRise>1.679</twFallRise><twFallFall>1.703</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.864</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="615" twDestWidth="13"><twDest>DDR2_DQS_P&lt;6&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;6&gt;</twSrc><twFallRise>2.011</twFallRise><twFallFall>2.035</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="616" twDestWidth="13"><twDest>DDR2_DQS_P&lt;7&gt;</twDest><twClk2SU><twSrc>DDR2_DQS_N&lt;7&gt;</twSrc><twFallRise>1.846</twFallRise><twFallFall>1.870</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_P&lt;7&gt;</twSrc><twFallRise>1.846</twFallRise><twFallFall>1.870</twFallFall></twClk2SU><twClk2SU><twSrc>USER_CLK</twSrc><twRiseFall>2.870</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="617" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>19.900</twRiseRise><twFallRise>1.825</twFallRise><twRiseFall>3.476</twRiseFall><twFallFall>4.130</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="618"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>648734349</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>37555</twConnCnt></twConstCov><twStats anchorID="619"><twMinPer>19.900</twMinPer><twFootnote number="1" /><twMaxFreq>50.251</twMaxFreq><twMaxFromToDel>6.114</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Dec  9 11:28:24 2014 </twTimestamp></twFoot><twClientInfo anchorID="620"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 749 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
