// Seed: 488546131
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    input wire id_7,
    output uwire id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply0 id_11,
    input wire id_12,
    output wand id_13,
    output supply0 id_14,
    output supply1 id_15,
    output uwire id_16,
    input wand id_17,
    input supply0 id_18,
    output uwire id_19,
    input wand id_20,
    output supply0 id_21,
    input tri1 id_22
);
  assign id_15 = id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2
);
  assign id_2 = -1;
  logic [-1  -  1 : ~  1  ?  -1 : 1] id_4;
  ;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_10 = 0;
endmodule
