
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ba8  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08007da8  08007da8  00008da8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081e0  080081e0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080081e0  080081e0  000091e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081e8  080081e8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081e8  080081e8  000091e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081ec  080081ec  000091ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080081f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004dc  200001d4  080083c4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b0  080083c4  0000a6b0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e2f  00000000  00000000  0000a202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e8f  00000000  00000000  0001d031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  0001fec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b09  00000000  00000000  00020d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a678  00000000  00000000  00021839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d55  00000000  00000000  0004beb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc9c8  00000000  00000000  00061c06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015e5ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000495c  00000000  00000000  0015e614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00162f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08007d90 	.word	0x08007d90

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08007d90 	.word	0x08007d90

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <sendFXCANMessage>:
#include "TalonFX.h"


void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]
 80005ec:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	6818      	ldr	r0, [r3, #0]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	685a      	ldr	r2, [r3, #4]
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	ea42 0103 	orr.w	r1, r2, r3
 80005fc:	78fb      	ldrb	r3, [r7, #3]
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	f000 fbbe 	bl	8000d80 <sendCANMessage>
}
 8000604:	bf00      	nop
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	0000      	movs	r0, r0
	...

08000610 <setFX>:

void setFX(TalonFX *talonFX, double speed) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 800061c:	ed97 7b00 	vldr	d7, [r7]
 8000620:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000690 <setFX+0x80>
 8000624:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000628:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800062c:	ee17 3a90 	vmov	r3, s15
 8000630:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 8000632:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000636:	2b00      	cmp	r3, #0
 8000638:	da04      	bge.n	8000644 <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 800063a:	8bfb      	ldrh	r3, [r7, #30]
 800063c:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000640:	b29b      	uxth	r3, r3
 8000642:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000644:	2300      	movs	r3, #0
 8000646:	753b      	strb	r3, [r7, #20]
 8000648:	2301      	movs	r3, #1
 800064a:	757b      	strb	r3, [r7, #21]
 800064c:	2300      	movs	r3, #0
 800064e:	75bb      	strb	r3, [r7, #22]
 8000650:	2300      	movs	r3, #0
 8000652:	75fb      	strb	r3, [r7, #23]
 8000654:	2300      	movs	r3, #0
 8000656:	763b      	strb	r3, [r7, #24]
 8000658:	2300      	movs	r3, #0
 800065a:	767b      	strb	r3, [r7, #25]
 800065c:	8bfb      	ldrh	r3, [r7, #30]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	76bb      	strb	r3, [r7, #26]
 8000662:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000666:	121b      	asrs	r3, r3, #8
 8000668:	b21b      	sxth	r3, r3
 800066a:	b2db      	uxtb	r3, r3
 800066c:	76fb      	strb	r3, [r7, #27]
 800066e:	f107 0214 	add.w	r2, r7, #20
 8000672:	2308      	movs	r3, #8
 8000674:	4908      	ldr	r1, [pc, #32]	@ (8000698 <setFX+0x88>)
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	f7ff ffb2 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 800067c:	2001      	movs	r0, #1
 800067e:	f001 fc65 	bl	8001f4c <HAL_Delay>
}
 8000682:	bf00      	nop
 8000684:	3720      	adds	r7, #32
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	f3af 8000 	nop.w
 8000690:	00000000 	.word	0x00000000
 8000694:	40900000 	.word	0x40900000
 8000698:	0204b540 	.word	0x0204b540

0800069c <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 80006a8:	2321      	movs	r3, #33	@ 0x21
 80006aa:	733b      	strb	r3, [r7, #12]
 80006ac:	236e      	movs	r3, #110	@ 0x6e
 80006ae:	737b      	strb	r3, [r7, #13]
 80006b0:	2308      	movs	r3, #8
 80006b2:	73bb      	strb	r3, [r7, #14]
 80006b4:	78fb      	ldrb	r3, [r7, #3]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	bf14      	ite	ne
 80006ba:	2301      	movne	r3, #1
 80006bc:	2300      	moveq	r3, #0
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	73fb      	strb	r3, [r7, #15]
 80006c2:	2300      	movs	r3, #0
 80006c4:	743b      	strb	r3, [r7, #16]
 80006c6:	2300      	movs	r3, #0
 80006c8:	747b      	strb	r3, [r7, #17]
 80006ca:	2300      	movs	r3, #0
 80006cc:	74bb      	strb	r3, [r7, #18]
 80006ce:	23aa      	movs	r3, #170	@ 0xaa
 80006d0:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]
 80006d6:	e00c      	b.n	80006f2 <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 80006d8:	f107 020c 	add.w	r2, r7, #12
 80006dc:	2308      	movs	r3, #8
 80006de:	490e      	ldr	r1, [pc, #56]	@ (8000718 <setNeutralModeFX+0x7c>)
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff ff7d 	bl	80005e0 <sendFXCANMessage>
		HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f001 fc30 	bl	8001f4c <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	3301      	adds	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d101      	bne.n	80006fc <setNeutralModeFX+0x60>
 80006f8:	2202      	movs	r2, #2
 80006fa:	e000      	b.n	80006fe <setNeutralModeFX+0x62>
 80006fc:	2201      	movs	r2, #1
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	429a      	cmp	r2, r3
 8000702:	dce9      	bgt.n	80006d8 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000704:	2308      	movs	r3, #8
 8000706:	4a05      	ldr	r2, [pc, #20]	@ (800071c <setNeutralModeFX+0x80>)
 8000708:	4903      	ldr	r1, [pc, #12]	@ (8000718 <setNeutralModeFX+0x7c>)
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f7ff ff68 	bl	80005e0 <sendFXCANMessage>
}
 8000710:	bf00      	nop
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	02047c00 	.word	0x02047c00
 800071c:	08007da8 	.word	0x08007da8

08000720 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 800072c:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <applySupplyCurrentLimitFX+0x74>)
 800072e:	f107 0308 	add.w	r3, r7, #8
 8000732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000736:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	3303      	adds	r3, #3
 8000740:	4618      	mov	r0, r3
 8000742:	ed97 0a00 	vldr	s0, [r7]
 8000746:	f001 fb57 	bl	8001df8 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800074a:	f107 0208 	add.w	r2, r7, #8
 800074e:	2308      	movs	r3, #8
 8000750:	4911      	ldr	r1, [pc, #68]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	f7ff ff44 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000758:	2308      	movs	r3, #8
 800075a:	4a10      	ldr	r2, [pc, #64]	@ (800079c <applySupplyCurrentLimitFX+0x7c>)
 800075c:	490e      	ldr	r1, [pc, #56]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ff3e 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000764:	2001      	movs	r0, #1
 8000766:	f001 fbf1 	bl	8001f4c <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800076a:	f107 0208 	add.w	r2, r7, #8
 800076e:	2308      	movs	r3, #8
 8000770:	4909      	ldr	r1, [pc, #36]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff ff34 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000778:	2308      	movs	r3, #8
 800077a:	4a08      	ldr	r2, [pc, #32]	@ (800079c <applySupplyCurrentLimitFX+0x7c>)
 800077c:	4906      	ldr	r1, [pc, #24]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff2e 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000784:	2001      	movs	r0, #1
 8000786:	f001 fbe1 	bl	8001f4c <HAL_Delay>
}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	08007db4 	.word	0x08007db4
 8000798:	02047c00 	.word	0x02047c00
 800079c:	08007da8 	.word	0x08007da8

080007a0 <applyConfigFX>:

void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	@ 0x30
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 80007aa:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 80007ac:	613b      	str	r3, [r7, #16]
			&(config->kI),
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	3308      	adds	r3, #8
	double *configs[] = {
 80007b2:	617b      	str	r3, [r7, #20]
			&(config->kD),
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	3310      	adds	r3, #16
	double *configs[] = {
 80007b8:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	3318      	adds	r3, #24
	double *configs[] = {
 80007be:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	3320      	adds	r3, #32
	double *configs[] = {
 80007c4:	623b      	str	r3, [r7, #32]
			&(config->kA),
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 80007ca:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 80007d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 80007d2:	2300      	movs	r3, #0
 80007d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007d6:	e037      	b.n	8000848 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 80007d8:	2321      	movs	r3, #33	@ 0x21
 80007da:	723b      	strb	r3, [r7, #8]
 80007dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	3353      	adds	r3, #83	@ 0x53
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	727b      	strb	r3, [r7, #9]
 80007e6:	2308      	movs	r3, #8
 80007e8:	72bb      	strb	r3, [r7, #10]
 80007ea:	2300      	movs	r3, #0
 80007ec:	72fb      	strb	r3, [r7, #11]
 80007ee:	2300      	movs	r3, #0
 80007f0:	733b      	strb	r3, [r7, #12]
 80007f2:	2300      	movs	r3, #0
 80007f4:	737b      	strb	r3, [r7, #13]
 80007f6:	2300      	movs	r3, #0
 80007f8:	73bb      	strb	r3, [r7, #14]
 80007fa:	23aa      	movs	r3, #170	@ 0xaa
 80007fc:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 80007fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000800:	009b      	lsls	r3, r3, #2
 8000802:	3330      	adds	r3, #48	@ 0x30
 8000804:	443b      	add	r3, r7
 8000806:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800080a:	ed93 7b00 	vldr	d7, [r3]
 800080e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	3303      	adds	r3, #3
 8000818:	4618      	mov	r0, r3
 800081a:	eeb0 0a67 	vmov.f32	s0, s15
 800081e:	f001 faeb 	bl	8001df8 <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000822:	f107 0208 	add.w	r2, r7, #8
 8000826:	2308      	movs	r3, #8
 8000828:	490b      	ldr	r1, [pc, #44]	@ (8000858 <applyConfigFX+0xb8>)
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f7ff fed8 	bl	80005e0 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000830:	2308      	movs	r3, #8
 8000832:	4a0a      	ldr	r2, [pc, #40]	@ (800085c <applyConfigFX+0xbc>)
 8000834:	4908      	ldr	r1, [pc, #32]	@ (8000858 <applyConfigFX+0xb8>)
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff fed2 	bl	80005e0 <sendFXCANMessage>
		HAL_Delay(1);
 800083c:	2001      	movs	r0, #1
 800083e:	f001 fb85 	bl	8001f4c <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000844:	3301      	adds	r3, #1
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800084a:	2b06      	cmp	r3, #6
 800084c:	ddc4      	ble.n	80007d8 <applyConfigFX+0x38>
//	y[5] = 0x00;
//	sendFXCANMessage(talonFX, 0x2047c00, y, 8);
//	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
//

}
 800084e:	bf00      	nop
 8000850:	bf00      	nop
 8000852:	3730      	adds	r7, #48	@ 0x30
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	02047c00 	.word	0x02047c00
 800085c:	08007da8 	.word	0x08007da8

08000860 <setControlFX>:

void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	ed87 0b00 	vstr	d0, [r7]
	velocity *= 16;
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	011b      	lsls	r3, r3, #4
 8000872:	60bb      	str	r3, [r7, #8]
	int feedforwardInt = feedforward * 100;
 8000874:	ed97 7b00 	vldr	d7, [r7]
 8000878:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 80008e0 <setControlFX+0x80>
 800087c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000880:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000884:	ee17 3a90 	vmov	r3, s15
 8000888:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 800088a:	ed97 7b00 	vldr	d7, [r7]
 800088e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;

	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, 0, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000896:	2300      	movs	r3, #0
 8000898:	753b      	strb	r3, [r7, #20]
 800089a:	2301      	movs	r3, #1
 800089c:	757b      	strb	r3, [r7, #21]
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	75bb      	strb	r3, [r7, #22]
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	121b      	asrs	r3, r3, #8
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	75fb      	strb	r3, [r7, #23]
 80008ac:	2300      	movs	r3, #0
 80008ae:	763b      	strb	r3, [r7, #24]
 80008b0:	2300      	movs	r3, #0
 80008b2:	767b      	strb	r3, [r7, #25]
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	76bb      	strb	r3, [r7, #26]
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	121b      	asrs	r3, r3, #8
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 80008c2:	f107 0214 	add.w	r2, r7, #20
 80008c6:	2308      	movs	r3, #8
 80008c8:	4907      	ldr	r1, [pc, #28]	@ (80008e8 <setControlFX+0x88>)
 80008ca:	68f8      	ldr	r0, [r7, #12]
 80008cc:	f7ff fe88 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 80008d0:	2001      	movs	r0, #1
 80008d2:	f001 fb3b 	bl	8001f4c <HAL_Delay>
}
 80008d6:	bf00      	nop
 80008d8:	3720      	adds	r7, #32
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	00000000 	.word	0x00000000
 80008e4:	40590000 	.word	0x40590000
 80008e8:	02043700 	.word	0x02043700

080008ec <voltageCycleClosedLoopRampPeriodFX>:

void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 80008f8:	4a19      	ldr	r2, [pc, #100]	@ (8000960 <voltageCycleClosedLoopRampPeriodFX+0x74>)
 80008fa:	f107 0308 	add.w	r3, r7, #8
 80008fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000902:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000906:	f107 0308 	add.w	r3, r7, #8
 800090a:	3303      	adds	r3, #3
 800090c:	4618      	mov	r0, r3
 800090e:	ed97 0a00 	vldr	s0, [r7]
 8000912:	f001 fa71 	bl	8001df8 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000916:	f107 0208 	add.w	r2, r7, #8
 800091a:	2308      	movs	r3, #8
 800091c:	4911      	ldr	r1, [pc, #68]	@ (8000964 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff fe5e 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000924:	2308      	movs	r3, #8
 8000926:	4a10      	ldr	r2, [pc, #64]	@ (8000968 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000928:	490e      	ldr	r1, [pc, #56]	@ (8000964 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fe58 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000930:	2001      	movs	r0, #1
 8000932:	f001 fb0b 	bl	8001f4c <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000936:	f107 0208 	add.w	r2, r7, #8
 800093a:	2308      	movs	r3, #8
 800093c:	4909      	ldr	r1, [pc, #36]	@ (8000964 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f7ff fe4e 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000944:	2308      	movs	r3, #8
 8000946:	4a08      	ldr	r2, [pc, #32]	@ (8000968 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000948:	4906      	ldr	r1, [pc, #24]	@ (8000964 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800094a:	6878      	ldr	r0, [r7, #4]
 800094c:	f7ff fe48 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f001 fafb 	bl	8001f4c <HAL_Delay>
}
 8000956:	bf00      	nop
 8000958:	3710      	adds	r7, #16
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	08007dbc 	.word	0x08007dbc
 8000964:	02047c00 	.word	0x02047c00
 8000968:	08007da8 	.word	0x08007da8

0800096c <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 800096c:	b4b0      	push	{r4, r5, r7}
 800096e:	b08d      	sub	sp, #52	@ 0x34
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	617b      	str	r3, [r7, #20]
 8000980:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <TalonFXInit+0x4c>)
 8000982:	61bb      	str	r3, [r7, #24]
 8000984:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <TalonFXInit+0x50>)
 8000986:	61fb      	str	r3, [r7, #28]
 8000988:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <TalonFXInit+0x54>)
 800098a:	623b      	str	r3, [r7, #32]
 800098c:	4b0d      	ldr	r3, [pc, #52]	@ (80009c4 <TalonFXInit+0x58>)
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000990:	4b0d      	ldr	r3, [pc, #52]	@ (80009c8 <TalonFXInit+0x5c>)
 8000992:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000994:	4b0d      	ldr	r3, [pc, #52]	@ (80009cc <TalonFXInit+0x60>)
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	461d      	mov	r5, r3
 800099c:	f107 0410 	add.w	r4, r7, #16
 80009a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80009a8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	3734      	adds	r7, #52	@ 0x34
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bcb0      	pop	{r4, r5, r7}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	08000611 	.word	0x08000611
 80009bc:	0800069d 	.word	0x0800069d
 80009c0:	08000721 	.word	0x08000721
 80009c4:	080007a1 	.word	0x080007a1
 80009c8:	08000861 	.word	0x08000861
 80009cc:	080008ed 	.word	0x080008ed

080009d0 <sendSRXCANMessage>:
#include "TalonSRX.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	607a      	str	r2, [r7, #4]
 80009dc:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	6818      	ldr	r0, [r3, #0]
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	685a      	ldr	r2, [r3, #4]
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	ea42 0103 	orr.w	r1, r2, r3
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	f000 f9c6 	bl	8000d80 <sendCANMessage>
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	78fa      	ldrb	r2, [r7, #3]
 8000a0c:	721a      	strb	r2, [r3, #8]
}
 8000a0e:	bf00      	nop
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	0000      	movs	r0, r0
 8000a1c:	0000      	movs	r0, r0
	...

08000a20 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000a2c:	ed97 7b00 	vldr	d7, [r7]
 8000a30:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000a90 <setSRX+0x70>
 8000a34:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a38:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a3c:	ee17 3a90 	vmov	r3, s15
 8000a40:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	141b      	asrs	r3, r3, #16
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	753b      	strb	r3, [r7, #20]
 8000a4a:	69fb      	ldr	r3, [r7, #28]
 8000a4c:	121b      	asrs	r3, r3, #8
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	757b      	strb	r3, [r7, #21]
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	75bb      	strb	r3, [r7, #22]
 8000a58:	2300      	movs	r3, #0
 8000a5a:	75fb      	strb	r3, [r7, #23]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	763b      	strb	r3, [r7, #24]
 8000a60:	2300      	movs	r3, #0
 8000a62:	767b      	strb	r3, [r7, #25]
 8000a64:	230b      	movs	r3, #11
 8000a66:	76bb      	strb	r3, [r7, #26]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	7a1b      	ldrb	r3, [r3, #8]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <setSRX+0x54>
 8000a70:	2340      	movs	r3, #64	@ 0x40
 8000a72:	e000      	b.n	8000a76 <setSRX+0x56>
 8000a74:	2300      	movs	r3, #0
 8000a76:	76fb      	strb	r3, [r7, #27]
 8000a78:	f107 0214 	add.w	r2, r7, #20
 8000a7c:	2308      	movs	r3, #8
 8000a7e:	4906      	ldr	r1, [pc, #24]	@ (8000a98 <setSRX+0x78>)
 8000a80:	68f8      	ldr	r0, [r7, #12]
 8000a82:	f7ff ffa5 	bl	80009d0 <sendSRXCANMessage>
}
 8000a86:	bf00      	nop
 8000a88:	3720      	adds	r7, #32
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	00000000 	.word	0x00000000
 8000a94:	408ff800 	.word	0x408ff800
 8000a98:	02040200 	.word	0x02040200

08000a9c <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000a9c:	b5b0      	push	{r4, r5, r7, lr}
 8000a9e:	b08a      	sub	sp, #40	@ 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	61bb      	str	r3, [r7, #24]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	773b      	strb	r3, [r7, #28]
 8000ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <TalonSRXInit+0x48>)
 8000ab6:	623b      	str	r3, [r7, #32]
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae8 <TalonSRXInit+0x4c>)
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
			.set = setSRX,
			.identifier = identifier,
			.inverted = false
	};

    sendSRXCANMessage(&talonSRX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 8000abc:	f107 0014 	add.w	r0, r7, #20
 8000ac0:	2308      	movs	r3, #8
 8000ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8000aec <TalonSRXInit+0x50>)
 8000ac4:	490a      	ldr	r1, [pc, #40]	@ (8000af0 <TalonSRXInit+0x54>)
 8000ac6:	f7ff ff83 	bl	80009d0 <sendSRXCANMessage>

	return talonSRX;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	461d      	mov	r5, r3
 8000ace:	f107 0414 	add.w	r4, r7, #20
 8000ad2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ad4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ad6:	6823      	ldr	r3, [r4, #0]
 8000ad8:	602b      	str	r3, [r5, #0]
}
 8000ada:	68f8      	ldr	r0, [r7, #12]
 8000adc:	3728      	adds	r7, #40	@ 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bdb0      	pop	{r4, r5, r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	080009fd 	.word	0x080009fd
 8000ae8:	08000a21 	.word	0x08000a21
 8000aec:	08007dc4 	.word	0x08007dc4
 8000af0:	02040080 	.word	0x02040080

08000af4 <setActuatorLength>:
#define FULL_ADC_RANGE 4096 // todo: check if this value is right
#define POSITION_TOLERANCE 10


// sets actuator length for a length between 0 (fully retracted) and 1 (fully extended)
void setActuatorLength(TalonSRX leftActuator, TalonSRX rightActuator, float percentExtension) {
 8000af4:	b084      	sub	sp, #16
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b088      	sub	sp, #32
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 8000b00:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8000b04:	ed87 0a01 	vstr	s0, [r7, #4]
	// Get current length of actuators
	  HAL_ADC_Start(&hadc1);
 8000b08:	4837      	ldr	r0, [pc, #220]	@ (8000be8 <setActuatorLength+0xf4>)
 8000b0a:	f001 fa87 	bl	800201c <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc2);
 8000b0e:	4837      	ldr	r0, [pc, #220]	@ (8000bec <setActuatorLength+0xf8>)
 8000b10:	f001 fa84 	bl	800201c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 20);
 8000b14:	2114      	movs	r1, #20
 8000b16:	4834      	ldr	r0, [pc, #208]	@ (8000be8 <setActuatorLength+0xf4>)
 8000b18:	f001 fb4e 	bl	80021b8 <HAL_ADC_PollForConversion>
	  uint16_t leftPosition = HAL_ADC_GetValue(&hadc1); // Change to HAL_ADCEx_MultiModeStart_DMA or HAL_ADC_Start_DMA for speed
 8000b1c:	4832      	ldr	r0, [pc, #200]	@ (8000be8 <setActuatorLength+0xf4>)
 8000b1e:	f001 fbd6 	bl	80022ce <HAL_ADC_GetValue>
 8000b22:	4603      	mov	r3, r0
 8000b24:	83fb      	strh	r3, [r7, #30]
	  HAL_ADC_PollForConversion(&hadc2, 20);
 8000b26:	2114      	movs	r1, #20
 8000b28:	4830      	ldr	r0, [pc, #192]	@ (8000bec <setActuatorLength+0xf8>)
 8000b2a:	f001 fb45 	bl	80021b8 <HAL_ADC_PollForConversion>
	  uint16_t rightPosition = HAL_ADC_GetValue(&hadc2); // todo: also check rightPosition once we know this logic works.
 8000b2e:	482f      	ldr	r0, [pc, #188]	@ (8000bec <setActuatorLength+0xf8>)
 8000b30:	f001 fbcd 	bl	80022ce <HAL_ADC_GetValue>
 8000b34:	4603      	mov	r3, r0
 8000b36:	83bb      	strh	r3, [r7, #28]

	  struct ActuatorValues percentOutputs;
	  uint16_t targetPosition = percentExtension * FULL_ADC_RANGE;
 8000b38:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b3c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000bf0 <setActuatorLength+0xfc>
 8000b40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b48:	ee17 3a90 	vmov	r3, s15
 8000b4c:	837b      	strh	r3, [r7, #26]
//	  writeDebugFormat("Current position: %d\r\n", leftPosition);
//	  writeDebugFormat("Target position: %d\r\n", targetPosition);
	  // if current actuator length is approximately equal to target length, set Talon SRX outputs to 0
	  if (leftPosition < targetPosition + POSITION_TOLERANCE && leftPosition > targetPosition - POSITION_TOLERANCE) {
 8000b4e:	8b7b      	ldrh	r3, [r7, #26]
 8000b50:	f103 0209 	add.w	r2, r3, #9
 8000b54:	8bfb      	ldrh	r3, [r7, #30]
 8000b56:	429a      	cmp	r2, r3
 8000b58:	db0c      	blt.n	8000b74 <setActuatorLength+0x80>
 8000b5a:	8b7b      	ldrh	r3, [r7, #26]
 8000b5c:	f1a3 0209 	sub.w	r2, r3, #9
 8000b60:	8bfb      	ldrh	r3, [r7, #30]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	dc06      	bgt.n	8000b74 <setActuatorLength+0x80>
		  percentOutputs = (struct ActuatorValues) {
 8000b66:	f04f 0300 	mov.w	r3, #0
 8000b6a:	613b      	str	r3, [r7, #16]
 8000b6c:	f04f 0300 	mov.w	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
	  if (leftPosition < targetPosition + POSITION_TOLERANCE && leftPosition > targetPosition - POSITION_TOLERANCE) {
 8000b72:	e01c      	b.n	8000bae <setActuatorLength+0xba>
			.left = 0,
			.right = 0,
		  };
	  }
	  else
		  if (leftPosition < targetPosition) {
 8000b74:	8bfa      	ldrh	r2, [r7, #30]
 8000b76:	8b7b      	ldrh	r3, [r7, #26]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d20c      	bcs.n	8000b96 <setActuatorLength+0xa2>
		  percentOutputs = syncLinearActuators(1); // extend actuators at full speed
 8000b7c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000b80:	f000 f83a 	bl	8000bf8 <syncLinearActuators>
 8000b84:	eeb0 7a40 	vmov.f32	s14, s0
 8000b88:	eef0 7a60 	vmov.f32	s15, s1
 8000b8c:	ed87 7a04 	vstr	s14, [r7, #16]
 8000b90:	edc7 7a05 	vstr	s15, [r7, #20]
 8000b94:	e00b      	b.n	8000bae <setActuatorLength+0xba>
	  }
	  else {
		  percentOutputs = syncLinearActuators(-1); // retract actuators at full speed
 8000b96:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8000b9a:	f000 f82d 	bl	8000bf8 <syncLinearActuators>
 8000b9e:	eeb0 7a40 	vmov.f32	s14, s0
 8000ba2:	eef0 7a60 	vmov.f32	s15, s1
 8000ba6:	ed87 7a04 	vstr	s14, [r7, #16]
 8000baa:	edc7 7a05 	vstr	s15, [r7, #20]
	  }
	  leftActuator.set(&leftActuator, percentOutputs.left);
 8000bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bb4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bb8:	eeb0 0b47 	vmov.f64	d0, d7
 8000bbc:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8000bc0:	4798      	blx	r3
	  rightActuator.set(&rightActuator, percentOutputs.right);
 8000bc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000bc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bcc:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000bd0:	eeb0 0b47 	vmov.f64	d0, d7
 8000bd4:	4610      	mov	r0, r2
 8000bd6:	4798      	blx	r3
}
 8000bd8:	bf00      	nop
 8000bda:	3720      	adds	r7, #32
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000be2:	b004      	add	sp, #16
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	200002b8 	.word	0x200002b8
 8000bec:	20000300 	.word	0x20000300
 8000bf0:	45800000 	.word	0x45800000
 8000bf4:	00000000 	.word	0x00000000

08000bf8 <syncLinearActuators>:

// given target actuator speed, use potentiometer feedback to ensure actuators are at approximately the same length of extension
// if one actuator is ahead of the other, slow down the faster actuator by a set speed
// returns percent outputs of the TalonSRXs controlling the actuators
struct ActuatorValues syncLinearActuators(float percentOutput) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	@ 0x28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	ed87 0a03 	vstr	s0, [r7, #12]
  HAL_ADC_Start(&hadc1);
 8000c02:	485d      	ldr	r0, [pc, #372]	@ (8000d78 <syncLinearActuators+0x180>)
 8000c04:	f001 fa0a 	bl	800201c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000c08:	485c      	ldr	r0, [pc, #368]	@ (8000d7c <syncLinearActuators+0x184>)
 8000c0a:	f001 fa07 	bl	800201c <HAL_ADC_Start>

  HAL_ADC_PollForConversion(&hadc1, 20);
 8000c0e:	2114      	movs	r1, #20
 8000c10:	4859      	ldr	r0, [pc, #356]	@ (8000d78 <syncLinearActuators+0x180>)
 8000c12:	f001 fad1 	bl	80021b8 <HAL_ADC_PollForConversion>
  uint16_t leftPosition = HAL_ADC_GetValue(&hadc1); // Change to HAL_ADCEx_MultiModeStart_DMA or HAL_ADC_Start_DMA for speed
 8000c16:	4858      	ldr	r0, [pc, #352]	@ (8000d78 <syncLinearActuators+0x180>)
 8000c18:	f001 fb59 	bl	80022ce <HAL_ADC_GetValue>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  HAL_ADC_PollForConversion(&hadc2, 20);
 8000c20:	2114      	movs	r1, #20
 8000c22:	4856      	ldr	r0, [pc, #344]	@ (8000d7c <syncLinearActuators+0x184>)
 8000c24:	f001 fac8 	bl	80021b8 <HAL_ADC_PollForConversion>
  uint16_t rightPosition = HAL_ADC_GetValue(&hadc2);
 8000c28:	4854      	ldr	r0, [pc, #336]	@ (8000d7c <syncLinearActuators+0x184>)
 8000c2a:	f001 fb50 	bl	80022ce <HAL_ADC_GetValue>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	84bb      	strh	r3, [r7, #36]	@ 0x24

  struct ActuatorValues newPercentOutputs;
  newPercentOutputs.left = percentOutput;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	617b      	str	r3, [r7, #20]
  newPercentOutputs.right = percentOutput;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	61bb      	str	r3, [r7, #24]

  // if difference between left and right actuator lengths are larger than a certain tolerance, slow down faster actuator
  if ((leftPosition > rightPosition * TOLERANCE && percentOutput > 0) || (leftPosition < rightPosition * TOLERANCE && percentOutput < 0)) {
 8000c3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c3c:	ee07 3a90 	vmov	s15, r3
 8000c40:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c46:	ee07 3a90 	vmov	s15, r3
 8000c4a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c4e:	ed9f 5b46 	vldr	d5, [pc, #280]	@ 8000d68 <syncLinearActuators+0x170>
 8000c52:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000c56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5e:	dd06      	ble.n	8000c6e <syncLinearActuators+0x76>
 8000c60:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c6c:	dc19      	bgt.n	8000ca2 <syncLinearActuators+0xaa>
 8000c6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c70:	ee07 3a90 	vmov	s15, r3
 8000c74:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c7a:	ee07 3a90 	vmov	s15, r3
 8000c7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c82:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 8000d68 <syncLinearActuators+0x170>
 8000c86:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000c8a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c92:	d513      	bpl.n	8000cbc <syncLinearActuators+0xc4>
 8000c94:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca0:	d50c      	bpl.n	8000cbc <syncLinearActuators+0xc4>
    newPercentOutputs.left *= SLOWFACTOR;
 8000ca2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ca6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000caa:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 8000d70 <syncLinearActuators+0x178>
 8000cae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000cb2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000cb6:	edc7 7a05 	vstr	s15, [r7, #20]
 8000cba:	e03f      	b.n	8000d3c <syncLinearActuators+0x144>
  } else if ((rightPosition > leftPosition * TOLERANCE && percentOutput > 0) || (rightPosition < leftPosition * TOLERANCE && percentOutput < 0)) {
 8000cbc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000cbe:	ee07 3a90 	vmov	s15, r3
 8000cc2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000cc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000cc8:	ee07 3a90 	vmov	s15, r3
 8000ccc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000cd0:	ed9f 5b25 	vldr	d5, [pc, #148]	@ 8000d68 <syncLinearActuators+0x170>
 8000cd4:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000cd8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce0:	dd06      	ble.n	8000cf0 <syncLinearActuators+0xf8>
 8000ce2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ce6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cee:	dc19      	bgt.n	8000d24 <syncLinearActuators+0x12c>
 8000cf0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000cf2:	ee07 3a90 	vmov	s15, r3
 8000cf6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000cfa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000cfc:	ee07 3a90 	vmov	s15, r3
 8000d00:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d04:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8000d68 <syncLinearActuators+0x170>
 8000d08:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000d0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d14:	d512      	bpl.n	8000d3c <syncLinearActuators+0x144>
 8000d16:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d22:	d50b      	bpl.n	8000d3c <syncLinearActuators+0x144>
    newPercentOutputs.right *= SLOWFACTOR;
 8000d24:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d2c:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 8000d70 <syncLinearActuators+0x178>
 8000d30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d38:	edc7 7a06 	vstr	s15, [r7, #24]
  }
  return newPercentOutputs;
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	f107 0214 	add.w	r2, r7, #20
 8000d44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d48:	e883 0003 	stmia.w	r3, {r0, r1}
 8000d4c:	69fa      	ldr	r2, [r7, #28]
 8000d4e:	6a3b      	ldr	r3, [r7, #32]
 8000d50:	ee07 2a10 	vmov	s14, r2
 8000d54:	ee07 3a90 	vmov	s15, r3
}
 8000d58:	eeb0 0a47 	vmov.f32	s0, s14
 8000d5c:	eef0 0a67 	vmov.f32	s1, s15
 8000d60:	3728      	adds	r7, #40	@ 0x28
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	4dd2f1aa 	.word	0x4dd2f1aa
 8000d6c:	3ff01062 	.word	0x3ff01062
 8000d70:	7ae147ae 	.word	0x7ae147ae
 8000d74:	3fefae14 	.word	0x3fefae14
 8000d78:	200002b8 	.word	0x200002b8
 8000d7c:	20000300 	.word	0x20000300

08000d80 <sendCANMessage>:
 */

#include "can.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08c      	sub	sp, #48	@ 0x30
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
 8000d8c:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 8000d92:	2304      	movs	r3, #4
 8000d94:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 8000d96:	2300      	movs	r3, #0
 8000d98:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 8000d9a:	78fb      	ldrb	r3, [r7, #3]
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 8000da4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000da8:	f107 0114 	add.w	r1, r7, #20
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	68f8      	ldr	r0, [r7, #12]
 8000db0:	f001 fe29 	bl	8002a06 <HAL_CAN_AddTxMessage>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <sendCANMessage+0x3e>
		Error_Handler();
 8000dba:	f000 fc81 	bl	80016c0 <Error_Handler>
}
 8000dbe:	bf00      	nop
 8000dc0:	3730      	adds	r7, #48	@ 0x30
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <sendGlobalEnableFrame>:

void sendGlobalEnableFrame(CAN_HandleTypeDef *hcan)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08a      	sub	sp, #40	@ 0x28
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <sendGlobalEnableFrame+0x40>)
 8000dd2:	613b      	str	r3, [r7, #16]
	  hdr.IDE = CAN_ID_EXT;
 8000dd4:	2304      	movs	r3, #4
 8000dd6:	617b      	str	r3, [r7, #20]
	  hdr.RTR = CAN_RTR_DATA;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
	  hdr.DLC = 2;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	61fb      	str	r3, [r7, #28]
	  hdr.TransmitGlobalTime = DISABLE;
 8000de0:	2300      	movs	r3, #0
 8000de2:	f887 3020 	strb.w	r3, [r7, #32]

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 8000de6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dea:	f107 010c 	add.w	r1, r7, #12
 8000dee:	4a07      	ldr	r2, [pc, #28]	@ (8000e0c <sendGlobalEnableFrame+0x44>)
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f001 fe08 	bl	8002a06 <HAL_CAN_AddTxMessage>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <sendGlobalEnableFrame+0x38>
		Error_Handler();
 8000dfc:	f000 fc60 	bl	80016c0 <Error_Handler>
}
 8000e00:	bf00      	nop
 8000e02:	3728      	adds	r7, #40	@ 0x28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	000401bf 	.word	0x000401bf
 8000e0c:	08007dd0 	.word	0x08007dd0

08000e10 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8000e10:	b5b0      	push	{r4, r5, r7, lr}
 8000e12:	b096      	sub	sp, #88	@ 0x58
 8000e14:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hcan1, FRONT_LEFT_WHEEL_ID);
 8000e16:	4c47      	ldr	r4, [pc, #284]	@ (8000f34 <initializeTalons+0x124>)
 8000e18:	463b      	mov	r3, r7
 8000e1a:	2224      	movs	r2, #36	@ 0x24
 8000e1c:	4946      	ldr	r1, [pc, #280]	@ (8000f38 <initializeTalons+0x128>)
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fda4 	bl	800096c <TalonFXInit>
 8000e24:	4625      	mov	r5, r4
 8000e26:	463c      	mov	r4, r7
 8000e28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e2c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e30:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hcan1, BACK_LEFT_WHEEL_ID);
 8000e34:	4c41      	ldr	r4, [pc, #260]	@ (8000f3c <initializeTalons+0x12c>)
 8000e36:	463b      	mov	r3, r7
 8000e38:	2225      	movs	r2, #37	@ 0x25
 8000e3a:	493f      	ldr	r1, [pc, #252]	@ (8000f38 <initializeTalons+0x128>)
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fd95 	bl	800096c <TalonFXInit>
 8000e42:	4625      	mov	r5, r4
 8000e44:	463c      	mov	r4, r7
 8000e46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e4a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e4e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hcan1, FRONT_RIGHT_WHEEL_ID);
 8000e52:	4c3b      	ldr	r4, [pc, #236]	@ (8000f40 <initializeTalons+0x130>)
 8000e54:	463b      	mov	r3, r7
 8000e56:	2226      	movs	r2, #38	@ 0x26
 8000e58:	4937      	ldr	r1, [pc, #220]	@ (8000f38 <initializeTalons+0x128>)
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff fd86 	bl	800096c <TalonFXInit>
 8000e60:	4625      	mov	r5, r4
 8000e62:	463c      	mov	r4, r7
 8000e64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e68:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e6c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hcan1, BACK_RIGHT_WHEEL_ID);
 8000e70:	4c34      	ldr	r4, [pc, #208]	@ (8000f44 <initializeTalons+0x134>)
 8000e72:	463b      	mov	r3, r7
 8000e74:	2227      	movs	r2, #39	@ 0x27
 8000e76:	4930      	ldr	r1, [pc, #192]	@ (8000f38 <initializeTalons+0x128>)
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff fd77 	bl	800096c <TalonFXInit>
 8000e7e:	4625      	mov	r5, r4
 8000e80:	463c      	mov	r4, r7
 8000e82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e8a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrum = TalonFXInit(&hcan1, BUCKET_DRUM_ID);
 8000e8e:	4c2e      	ldr	r4, [pc, #184]	@ (8000f48 <initializeTalons+0x138>)
 8000e90:	463b      	mov	r3, r7
 8000e92:	2219      	movs	r2, #25
 8000e94:	4928      	ldr	r1, [pc, #160]	@ (8000f38 <initializeTalons+0x128>)
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fd68 	bl	800096c <TalonFXInit>
 8000e9c:	4625      	mov	r5, r4
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ea2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ea4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ea8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	// TODO: apply PID Configs?
	struct slot0Configs pidConfigs = {
 8000eac:	4b27      	ldr	r3, [pc, #156]	@ (8000f4c <initializeTalons+0x13c>)
 8000eae:	f107 0420 	add.w	r4, r7, #32
 8000eb2:	461d      	mov	r5, r3
 8000eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ebc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ebe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ec0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ec4:	e884 0003 	stmia.w	r4, {r0, r1}
		0.3,
		0.5,
		0,
		0
	};
	frontLeft.applyConfig(&frontLeft, &pidConfigs);
 8000ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f34 <initializeTalons+0x124>)
 8000eca:	695b      	ldr	r3, [r3, #20]
 8000ecc:	f107 0220 	add.w	r2, r7, #32
 8000ed0:	4611      	mov	r1, r2
 8000ed2:	4818      	ldr	r0, [pc, #96]	@ (8000f34 <initializeTalons+0x124>)
 8000ed4:	4798      	blx	r3
	bucketDrum.applyConfig(&bucketDrum, &pidConfigs);
 8000ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <initializeTalons+0x138>)
 8000ed8:	695b      	ldr	r3, [r3, #20]
 8000eda:	f107 0220 	add.w	r2, r7, #32
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4819      	ldr	r0, [pc, #100]	@ (8000f48 <initializeTalons+0x138>)
 8000ee2:	4798      	blx	r3

	leftActuator = TalonSRXInit(&hcan1, LEFT_ACTUATOR_ID);
 8000ee4:	4c1a      	ldr	r4, [pc, #104]	@ (8000f50 <initializeTalons+0x140>)
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	4913      	ldr	r1, [pc, #76]	@ (8000f38 <initializeTalons+0x128>)
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fdd5 	bl	8000a9c <TalonSRXInit>
 8000ef2:	4625      	mov	r5, r4
 8000ef4:	463c      	mov	r4, r7
 8000ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ef8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000efa:	6823      	ldr	r3, [r4, #0]
 8000efc:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hcan1, RIGHT_ACTUATOR_ID);
 8000efe:	4c15      	ldr	r4, [pc, #84]	@ (8000f54 <initializeTalons+0x144>)
 8000f00:	463b      	mov	r3, r7
 8000f02:	2201      	movs	r2, #1
 8000f04:	490c      	ldr	r1, [pc, #48]	@ (8000f38 <initializeTalons+0x128>)
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fdc8 	bl	8000a9c <TalonSRXInit>
 8000f0c:	4625      	mov	r5, r4
 8000f0e:	463c      	mov	r4, r7
 8000f10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f14:	6823      	ldr	r3, [r4, #0]
 8000f16:	602b      	str	r3, [r5, #0]
	// set Talon SRXs to have inverted output so that linear actuators extend when we provide a positive output
	leftActuator.setInverted(&leftActuator, true);
 8000f18:	4b0d      	ldr	r3, [pc, #52]	@ (8000f50 <initializeTalons+0x140>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	480c      	ldr	r0, [pc, #48]	@ (8000f50 <initializeTalons+0x140>)
 8000f20:	4798      	blx	r3
	rightActuator.setInverted(&rightActuator, true);
 8000f22:	4b0c      	ldr	r3, [pc, #48]	@ (8000f54 <initializeTalons+0x144>)
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	2101      	movs	r1, #1
 8000f28:	480a      	ldr	r0, [pc, #40]	@ (8000f54 <initializeTalons+0x144>)
 8000f2a:	4798      	blx	r3
}
 8000f2c:	bf00      	nop
 8000f2e:	3758      	adds	r7, #88	@ 0x58
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bdb0      	pop	{r4, r5, r7, pc}
 8000f34:	200001f0 	.word	0x200001f0
 8000f38:	20000348 	.word	0x20000348
 8000f3c:	20000210 	.word	0x20000210
 8000f40:	20000230 	.word	0x20000230
 8000f44:	20000250 	.word	0x20000250
 8000f48:	20000270 	.word	0x20000270
 8000f4c:	08007dd8 	.word	0x08007dd8
 8000f50:	20000290 	.word	0x20000290
 8000f54:	200002a4 	.word	0x200002a4

08000f58 <directControl>:

// Given packet from Jetson, set outputs of motors and actuators
void directControl(SerialPacket packet)
{
 8000f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f5a:	b08b      	sub	sp, #44	@ 0x2c
 8000f5c:	af06      	add	r7, sp, #24
 8000f5e:	463b      	mov	r3, r7
 8000f60:	e883 0003 	stmia.w	r3, {r0, r1}
	// Send global enable frame (so that Talons actively receive CAN packets)
	sendGlobalEnableFrame(&hcan1);
 8000f64:	482e      	ldr	r0, [pc, #184]	@ (8001020 <directControl+0xc8>)
 8000f66:	f7ff ff2f 	bl	8000dc8 <sendGlobalEnableFrame>

	// Set output speeds of left motors
	int8_t leftSpeed = packet.top_left_wheel; // a value between 0 and 0xff (-127 and 128)
 8000f6a:	78bb      	ldrb	r3, [r7, #2]
 8000f6c:	73fb      	strb	r3, [r7, #15]
	// TODO: check if we want to scale up this value so that we can have a higher max speed (eg. scale up to -127 and 128)
	frontLeft.setControl(&frontLeft, leftSpeed, 0); // sets velocity of TalonFX (in turns per second) to leftSpeed
 8000f6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001024 <directControl+0xcc>)
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000f76:	ed9f 0b28 	vldr	d0, [pc, #160]	@ 8001018 <directControl+0xc0>
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4829      	ldr	r0, [pc, #164]	@ (8001024 <directControl+0xcc>)
 8000f7e:	4798      	blx	r3
	backLeft.setControl(&backLeft, leftSpeed, 0);
 8000f80:	4b29      	ldr	r3, [pc, #164]	@ (8001028 <directControl+0xd0>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000f88:	ed9f 0b23 	vldr	d0, [pc, #140]	@ 8001018 <directControl+0xc0>
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	4826      	ldr	r0, [pc, #152]	@ (8001028 <directControl+0xd0>)
 8000f90:	4798      	blx	r3
//	frontLeft.set(&frontLeft, 0.5);
//	backLeft.set(&backLeft, 0.5);


	// Set output speeds of right motors
	int8_t rightSpeed = packet.top_right_wheel;
 8000f92:	793b      	ldrb	r3, [r7, #4]
 8000f94:	73bb      	strb	r3, [r7, #14]
	frontRight.setControl(&frontRight, rightSpeed, 0);
 8000f96:	4b25      	ldr	r3, [pc, #148]	@ (800102c <directControl+0xd4>)
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000f9e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8001018 <directControl+0xc0>
 8000fa2:	4611      	mov	r1, r2
 8000fa4:	4821      	ldr	r0, [pc, #132]	@ (800102c <directControl+0xd4>)
 8000fa6:	4798      	blx	r3
	backRight.setControl(&backRight, rightSpeed, 0);
 8000fa8:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <directControl+0xd8>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000fb0:	ed9f 0b19 	vldr	d0, [pc, #100]	@ 8001018 <directControl+0xc0>
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	481e      	ldr	r0, [pc, #120]	@ (8001030 <directControl+0xd8>)
 8000fb8:	4798      	blx	r3
//	frontRight.set(&frontRight, 0.5);
//	backRight.set(&backRight, 0.5);
	// Set output speed of the bucket drum
	int8_t bucketDrumSpeed = packet.drum;
 8000fba:	79bb      	ldrb	r3, [r7, #6]
 8000fbc:	737b      	strb	r3, [r7, #13]
	bucketDrum.setControl(&bucketDrum, bucketDrumSpeed, 0);
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <directControl+0xdc>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8000fc6:	ed9f 0b14 	vldr	d0, [pc, #80]	@ 8001018 <directControl+0xc0>
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4819      	ldr	r0, [pc, #100]	@ (8001034 <directControl+0xdc>)
 8000fce:	4798      	blx	r3

	// Set outputs of linear actuators
	int8_t actuatorPosition = packet.actuator;
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	733b      	strb	r3, [r7, #12]
	float percentExtension = (float) actuatorPosition / 255; // convert value between 0 and 255 to decimal between 0 and 1
 8000fd4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fe0:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001038 <directControl+0xe0>
 8000fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe8:	edc7 7a02 	vstr	s15, [r7, #8]
//		writeDebugFormat("Actuator Output: %f\r\n", actuatorOutput);
		leftActuator.set(&leftActuator, actuatorOutput);
		rightActuator.set(&rightActuator, actuatorOutput);
	}
	else {
		setActuatorLength(leftActuator, rightActuator, percentExtension);
 8000fec:	4e13      	ldr	r6, [pc, #76]	@ (800103c <directControl+0xe4>)
 8000fee:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <directControl+0xe8>)
 8000ff0:	ac01      	add	r4, sp, #4
 8000ff2:	461d      	mov	r5, r3
 8000ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ff8:	682b      	ldr	r3, [r5, #0]
 8000ffa:	6023      	str	r3, [r4, #0]
 8000ffc:	6933      	ldr	r3, [r6, #16]
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001004:	ed97 0a02 	vldr	s0, [r7, #8]
 8001008:	f7ff fd74 	bl	8000af4 <setActuatorLength>
	}

}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001014:	f3af 8000 	nop.w
	...
 8001020:	20000348 	.word	0x20000348
 8001024:	200001f0 	.word	0x200001f0
 8001028:	20000210 	.word	0x20000210
 800102c:	20000230 	.word	0x20000230
 8001030:	20000250 	.word	0x20000250
 8001034:	20000270 	.word	0x20000270
 8001038:	437f0000 	.word	0x437f0000
 800103c:	20000290 	.word	0x20000290
 8001040:	200002a4 	.word	0x200002a4

08001044 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	460b      	mov	r3, r1
 800104e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	b29a      	uxth	r2, r3
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	4803      	ldr	r0, [pc, #12]	@ (8001068 <writeDebug+0x24>)
 800105c:	f003 faec 	bl	8004638 <HAL_UART_Transmit>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000044c 	.word	0x2000044c

0800106c <writeDebugString>:

void writeDebugString(const char *buffer)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff f933 	bl	80002e0 <strlen>
 800107a:	4603      	mov	r3, r0
 800107c:	b2db      	uxtb	r3, r3
 800107e:	4619      	mov	r1, r3
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ffdf 	bl	8001044 <writeDebug>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <writeDebugFormat>:

void writeDebugFormat(const char *format, ...)
{
 800108e:	b40f      	push	{r0, r1, r2, r3}
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	607b      	str	r3, [r7, #4]

	va_list args_copy;
	va_copy(args_copy, args);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	603b      	str	r3, [r7, #0]
	int buff_size = vsnprintf(NULL, 0, format, args_copy);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	2100      	movs	r1, #0
 80010a6:	2000      	movs	r0, #0
 80010a8:	f004 febe 	bl	8005e28 <vsniprintf>
 80010ac:	60f8      	str	r0, [r7, #12]
	va_end(args_copy);

	char *buff = malloc(buff_size + 1);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3301      	adds	r3, #1
 80010b2:	4618      	mov	r0, r3
 80010b4:	f004 f892 	bl	80051dc <malloc>
 80010b8:	4603      	mov	r3, r0
 80010ba:	60bb      	str	r3, [r7, #8]

	if (buff == NULL)
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d011      	beq.n	80010e6 <writeDebugFormat+0x58>
	{
		va_end(args);
		return;
	}

	vsnprintf(buff, buff_size + 1, format, args);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4619      	mov	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	68b8      	ldr	r0, [r7, #8]
 80010ce:	f004 feab 	bl	8005e28 <vsniprintf>
	writeDebug(buff, buff_size);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	4619      	mov	r1, r3
 80010d8:	68b8      	ldr	r0, [r7, #8]
 80010da:	f7ff ffb3 	bl	8001044 <writeDebug>
	free(buff);
 80010de:	68b8      	ldr	r0, [r7, #8]
 80010e0:	f004 f884 	bl	80051ec <free>
 80010e4:	e000      	b.n	80010e8 <writeDebugFormat+0x5a>
		return;
 80010e6:	bf00      	nop

	va_end(args);
}
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010f0:	b004      	add	sp, #16
 80010f2:	4770      	bx	lr

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80010fa:	f000 fab5 	bl	8001668 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fec8 	bl	8001e92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 f847 	bl	8001194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f000 fa53 	bl	80015b0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800110a:	f000 f9f1 	bl	80014f0 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800110e:	f000 f9bf 	bl	8001490 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001112:	f000 f89b 	bl	800124c <MX_ADC1_Init>
  MX_CAN1_Init();
 8001116:	f000 f93d 	bl	8001394 <MX_CAN1_Init>
  MX_I2C1_Init();
 800111a:	f000 f979 	bl	8001410 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 800111e:	f000 fa17 	bl	8001550 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 8001122:	f000 f8e5 	bl	80012f0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  writeDebugString("Starting program!");
 8001126:	4817      	ldr	r0, [pc, #92]	@ (8001184 <main+0x90>)
 8001128:	f7ff ffa0 	bl	800106c <writeDebugString>
  initializeTalons();
 800112c:	f7ff fe70 	bl	8000e10 <initializeTalons>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  writeDebugString("Entering while loop!");
 8001134:	4814      	ldr	r0, [pc, #80]	@ (8001188 <main+0x94>)
 8001136:	f7ff ff99 	bl	800106c <writeDebugString>
	}


	SerialPacket motorValues;
	// Receive a packet over serial from the Jetson every 10 loops. This is so that it doesn't mess up the CAN bus timing
	if (count % 10 == 0) {
 800113a:	68f9      	ldr	r1, [r7, #12]
 800113c:	4b13      	ldr	r3, [pc, #76]	@ (800118c <main+0x98>)
 800113e:	fb83 2301 	smull	r2, r3, r3, r1
 8001142:	109a      	asrs	r2, r3, #2
 8001144:	17cb      	asrs	r3, r1, #31
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	4613      	mov	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	4413      	add	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	1aca      	subs	r2, r1, r3
 8001152:	2a00      	cmp	r2, #0
 8001154:	d109      	bne.n	800116a <main+0x76>
		motorValues = readFromJetson(); // receive a packet from Jetson
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	4618      	mov	r0, r3
 800115a:	f000 fab7 	bl	80016cc <readFromJetson>
		writeDebugFormat("Top Left Wheel Output: %x\r\n", motorValues.top_left_wheel);
 800115e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001162:	4619      	mov	r1, r3
 8001164:	480a      	ldr	r0, [pc, #40]	@ (8001190 <main+0x9c>)
 8001166:	f7ff ff92 	bl	800108e <writeDebugFormat>
//		writeDebugFormat("Top Left Wheel Output: %x\r\n", motorValues.top_right_wheel);
//		writeDebugFormat("Track Actuator Position Output: %x\r\n", motorValues.actuator);

	}

	count += 1;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3301      	adds	r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
	directControl(motorValues); // set motor outputs accordingly
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001176:	f7ff feef 	bl	8000f58 <directControl>
	HAL_Delay(1);
 800117a:	2001      	movs	r0, #1
 800117c:	f000 fee6 	bl	8001f4c <HAL_Delay>
  {
 8001180:	e7db      	b.n	800113a <main+0x46>
 8001182:	bf00      	nop
 8001184:	08007e10 	.word	0x08007e10
 8001188:	08007e24 	.word	0x08007e24
 800118c:	66666667 	.word	0x66666667
 8001190:	08007e3c 	.word	0x08007e3c

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b094      	sub	sp, #80	@ 0x50
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	2234      	movs	r2, #52	@ 0x34
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f004 fe4e 	bl	8005e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b8:	4b22      	ldr	r3, [pc, #136]	@ (8001244 <SystemClock_Config+0xb0>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011bc:	4a21      	ldr	r2, [pc, #132]	@ (8001244 <SystemClock_Config+0xb0>)
 80011be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <SystemClock_Config+0xb0>)
 80011c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001248 <SystemClock_Config+0xb4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001248 <SystemClock_Config+0xb4>)
 80011da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <SystemClock_Config+0xb4>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011e8:	603b      	str	r3, [r7, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f0:	2301      	movs	r3, #1
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f4:	2310      	movs	r3, #16
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fc:	f107 031c 	add.w	r3, r7, #28
 8001200:	4618      	mov	r0, r3
 8001202:	f002 f90f 	bl	8003424 <HAL_RCC_OscConfig>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800120c:	f000 fa58 	bl	80016c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001210:	230f      	movs	r3, #15
 8001212:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001218:	2300      	movs	r3, #0
 800121a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f002 fba8 	bl	8003980 <HAL_RCC_ClockConfig>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001236:	f000 fa43 	bl	80016c0 <Error_Handler>
  }
}
 800123a:	bf00      	nop
 800123c:	3750      	adds	r7, #80	@ 0x50
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800
 8001248:	40007000 	.word	0x40007000

0800124c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001252:	463b      	mov	r3, r7
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800125e:	4b21      	ldr	r3, [pc, #132]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001260:	4a21      	ldr	r2, [pc, #132]	@ (80012e8 <MX_ADC1_Init+0x9c>)
 8001262:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001264:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800126a:	4b1e      	ldr	r3, [pc, #120]	@ (80012e4 <MX_ADC1_Init+0x98>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001270:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001272:	2200      	movs	r2, #0
 8001274:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001276:	4b1b      	ldr	r3, [pc, #108]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800127c:	4b19      	ldr	r3, [pc, #100]	@ (80012e4 <MX_ADC1_Init+0x98>)
 800127e:	2200      	movs	r2, #0
 8001280:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001284:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001286:	2200      	movs	r2, #0
 8001288:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <MX_ADC1_Init+0x98>)
 800128c:	4a17      	ldr	r2, [pc, #92]	@ (80012ec <MX_ADC1_Init+0xa0>)
 800128e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001296:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <MX_ADC1_Init+0x98>)
 8001298:	2201      	movs	r2, #1
 800129a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800129c:	4b11      	ldr	r3, [pc, #68]	@ (80012e4 <MX_ADC1_Init+0x98>)
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <MX_ADC1_Init+0x98>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012aa:	480e      	ldr	r0, [pc, #56]	@ (80012e4 <MX_ADC1_Init+0x98>)
 80012ac:	f000 fe72 	bl	8001f94 <HAL_ADC_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012b6:	f000 fa03 	bl	80016c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80012ba:	2309      	movs	r3, #9
 80012bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012be:	2301      	movs	r3, #1
 80012c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c6:	463b      	mov	r3, r7
 80012c8:	4619      	mov	r1, r3
 80012ca:	4806      	ldr	r0, [pc, #24]	@ (80012e4 <MX_ADC1_Init+0x98>)
 80012cc:	f001 f80c 	bl	80022e8 <HAL_ADC_ConfigChannel>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80012d6:	f000 f9f3 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200002b8 	.word	0x200002b8
 80012e8:	40012000 	.word	0x40012000
 80012ec:	0f000001 	.word	0x0f000001

080012f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012f6:	463b      	mov	r3, r7
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001302:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001304:	4a21      	ldr	r2, [pc, #132]	@ (800138c <MX_ADC2_Init+0x9c>)
 8001306:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001308:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <MX_ADC2_Init+0x98>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800131a:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <MX_ADC2_Init+0x98>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001322:	2200      	movs	r2, #0
 8001324:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001328:	4b17      	ldr	r3, [pc, #92]	@ (8001388 <MX_ADC2_Init+0x98>)
 800132a:	2200      	movs	r2, #0
 800132c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001330:	4a17      	ldr	r2, [pc, #92]	@ (8001390 <MX_ADC2_Init+0xa0>)
 8001332:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001334:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800133a:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <MX_ADC2_Init+0x98>)
 800133c:	2201      	movs	r2, #1
 800133e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001340:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001342:	2200      	movs	r2, #0
 8001344:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001348:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <MX_ADC2_Init+0x98>)
 800134a:	2201      	movs	r2, #1
 800134c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800134e:	480e      	ldr	r0, [pc, #56]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001350:	f000 fe20 	bl	8001f94 <HAL_ADC_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800135a:	f000 f9b1 	bl	80016c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800135e:	230c      	movs	r3, #12
 8001360:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001362:	2301      	movs	r3, #1
 8001364:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800136a:	463b      	mov	r3, r7
 800136c:	4619      	mov	r1, r3
 800136e:	4806      	ldr	r0, [pc, #24]	@ (8001388 <MX_ADC2_Init+0x98>)
 8001370:	f000 ffba 	bl	80022e8 <HAL_ADC_ConfigChannel>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800137a:	f000 f9a1 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800137e:	bf00      	nop
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000300 	.word	0x20000300
 800138c:	40012100 	.word	0x40012100
 8001390:	0f000001 	.word	0x0f000001

08001394 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001398:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <MX_CAN1_Init+0x74>)
 800139a:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <MX_CAN1_Init+0x78>)
 800139c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013a0:	2202      	movs	r2, #2
 80013a2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013aa:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80013b0:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013b2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80013b6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013ba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80013be:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80013cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80013d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80013d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80013de:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80013e4:	4808      	ldr	r0, [pc, #32]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013e6:	f001 f9cf 	bl	8002788 <HAL_CAN_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80013f0:	f000 f966 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_CAN1_Init+0x74>)
 80013f6:	f001 fac2 	bl	800297e <HAL_CAN_Start>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_CAN1_Init+0x70>
	Error_Handler();
 8001400:	f000 f95e 	bl	80016c0 <Error_Handler>
  }

  /* USER CODE END CAN1_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000348 	.word	0x20000348
 800140c:	40006400 	.word	0x40006400

08001410 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001414:	4b1b      	ldr	r3, [pc, #108]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001416:	4a1c      	ldr	r2, [pc, #112]	@ (8001488 <MX_I2C1_Init+0x78>)
 8001418:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800141a:	4b1a      	ldr	r3, [pc, #104]	@ (8001484 <MX_I2C1_Init+0x74>)
 800141c:	4a1b      	ldr	r2, [pc, #108]	@ (800148c <MX_I2C1_Init+0x7c>)
 800141e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001420:	4b18      	ldr	r3, [pc, #96]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001426:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001428:	2201      	movs	r2, #1
 800142a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800142c:	4b15      	ldr	r3, [pc, #84]	@ (8001484 <MX_I2C1_Init+0x74>)
 800142e:	2200      	movs	r2, #0
 8001430:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001432:	4b14      	ldr	r3, [pc, #80]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001434:	2200      	movs	r2, #0
 8001436:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001438:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <MX_I2C1_Init+0x74>)
 800143a:	2200      	movs	r2, #0
 800143c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800143e:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001444:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800144a:	480e      	ldr	r0, [pc, #56]	@ (8001484 <MX_I2C1_Init+0x74>)
 800144c:	f001 feb6 	bl	80031bc <HAL_I2C_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001456:	f000 f933 	bl	80016c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800145a:	2100      	movs	r1, #0
 800145c:	4809      	ldr	r0, [pc, #36]	@ (8001484 <MX_I2C1_Init+0x74>)
 800145e:	f001 ff49 	bl	80032f4 <HAL_I2CEx_ConfigAnalogFilter>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001468:	f000 f92a 	bl	80016c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800146c:	2100      	movs	r1, #0
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <MX_I2C1_Init+0x74>)
 8001470:	f001 ff8b 	bl	800338a <HAL_I2CEx_ConfigDigitalFilter>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800147a:	f000 f921 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000370 	.word	0x20000370
 8001488:	40005400 	.word	0x40005400
 800148c:	00303d5b 	.word	0x00303d5b

08001490 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001494:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 8001496:	4a15      	ldr	r2, [pc, #84]	@ (80014ec <MX_USART2_UART_Init+0x5c>)
 8001498:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800149a:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 800149c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014a2:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014b6:	220c      	movs	r2, #12
 80014b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_USART2_UART_Init+0x58>)
 80014d4:	f003 f862 	bl	800459c <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014de:	f000 f8ef 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200003c4 	.word	0x200003c4
 80014ec:	40004400 	.word	0x40004400

080014f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 80014f6:	4a15      	ldr	r2, [pc, #84]	@ (800154c <MX_USART3_UART_Init+0x5c>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001526:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	@ (8001548 <MX_USART3_UART_Init+0x58>)
 8001534:	f003 f832 	bl	800459c <HAL_UART_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800153e:	f000 f8bf 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	2000044c 	.word	0x2000044c
 800154c:	40004800 	.word	0x40004800

08001550 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001554:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001556:	4a15      	ldr	r2, [pc, #84]	@ (80015ac <MX_USART6_UART_Init+0x5c>)
 8001558:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 800155c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001560:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001562:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001568:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800156e:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001574:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001576:	220c      	movs	r2, #12
 8001578:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157a:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001580:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001586:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <MX_USART6_UART_Init+0x58>)
 8001594:	f003 f802 	bl	800459c <HAL_UART_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800159e:	f000 f88f 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200004d4 	.word	0x200004d4
 80015ac:	40011400 	.word	0x40011400

080015b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	@ 0x28
 80015b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015c6:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a25      	ldr	r2, [pc, #148]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015cc:	f043 0310 	orr.w	r3, r3, #16
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0310 	and.w	r3, r3, #16
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a19      	ldr	r2, [pc, #100]	@ (8001660 <MX_GPIO_Init+0xb0>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <MX_GPIO_Init+0xb0>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <MX_GPIO_Init+0xb0>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	4a13      	ldr	r2, [pc, #76]	@ (8001660 <MX_GPIO_Init+0xb0>)
 8001614:	f043 0302 	orr.w	r3, r3, #2
 8001618:	6313      	str	r3, [r2, #48]	@ 0x30
 800161a:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <MX_GPIO_Init+0xb0>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001626:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <MX_GPIO_Init+0xb0>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a0d      	ldr	r2, [pc, #52]	@ (8001660 <MX_GPIO_Init+0xb0>)
 800162c:	f043 0308 	orr.w	r3, r3, #8
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <MX_GPIO_Init+0xb0>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0308 	and.w	r3, r3, #8
 800163a:	603b      	str	r3, [r7, #0]
 800163c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800163e:	2304      	movs	r3, #4
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	4804      	ldr	r0, [pc, #16]	@ (8001664 <MX_GPIO_Init+0xb4>)
 8001652:	f001 fc07 	bl	8002e64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001656:	bf00      	nop
 8001658:	3728      	adds	r7, #40	@ 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800
 8001664:	40021000 	.word	0x40021000

08001668 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800166e:	463b      	mov	r3, r7
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800167a:	f001 fb7b 	bl	8002d74 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800167e:	2301      	movs	r3, #1
 8001680:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001682:	2300      	movs	r3, #0
 8001684:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800168a:	231f      	movs	r3, #31
 800168c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800168e:	2387      	movs	r3, #135	@ 0x87
 8001690:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001692:	2300      	movs	r3, #0
 8001694:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001696:	2300      	movs	r3, #0
 8001698:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800169a:	2301      	movs	r3, #1
 800169c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800169e:	2301      	movs	r3, #1
 80016a0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016aa:	463b      	mov	r3, r7
 80016ac:	4618      	mov	r0, r3
 80016ae:	f001 fb99 	bl	8002de4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80016b2:	2004      	movs	r0, #4
 80016b4:	f001 fb76 	bl	8002da4 <HAL_MPU_Enable>

}
 80016b8:	bf00      	nop
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c4:	b672      	cpsid	i
}
 80016c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <Error_Handler+0x8>

080016cc <readFromJetson>:
#include "debug.h"

extern UART_HandleTypeDef huart2;

// reads a single packet from Jetson on UART 2
SerialPacket readFromJetson() {
 80016cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ce:	b08b      	sub	sp, #44	@ 0x2c
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	uint8_t RxBuffer[7]; // buffer to store received bytes
	uint8_t packetLength = 7; // expected packet length (1 header plus 1 byte for each motor/actuator)
 80016d4:	2307      	movs	r3, #7
 80016d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	HAL_StatusTypeDef hal_status = HAL_UART_Receive(&huart2, RxBuffer, packetLength, 0xFFFFFF); // making delay large seems to break CAN communication
 80016da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016de:	b29a      	uxth	r2, r3
 80016e0:	f107 011c 	add.w	r1, r7, #28
 80016e4:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 80016e8:	481d      	ldr	r0, [pc, #116]	@ (8001760 <readFromJetson+0x94>)
 80016ea:	f003 f82e 	bl	800474a <HAL_UART_Receive>
 80016ee:	4603      	mov	r3, r0
 80016f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (hal_status != HAL_OK) {
 80016f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d008      	beq.n	800170e <readFromJetson+0x42>
//		writeDebugString("Error during UART Receive");
	    return (SerialPacket) {
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	461a      	mov	r2, r3
 8001700:	2300      	movs	r3, #0
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	6053      	str	r3, [r2, #4]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
		.top_right_wheel  = RxBuffer[3],
		.back_right_wheel = RxBuffer[4],
		.drum  = RxBuffer[5],
		.actuator  = RxBuffer[6],
	};
}
 800170c:	e024      	b.n	8001758 <readFromJetson+0x8c>
		.header = RxBuffer[0],
 800170e:	f897 c01c 	ldrb.w	ip, [r7, #28]
		.top_left_wheel = RxBuffer[1],
 8001712:	7f7b      	ldrb	r3, [r7, #29]
 8001714:	b25e      	sxtb	r6, r3
		.back_left_wheel = RxBuffer[2],
 8001716:	7fbb      	ldrb	r3, [r7, #30]
 8001718:	b25d      	sxtb	r5, r3
		.top_right_wheel  = RxBuffer[3],
 800171a:	7ffb      	ldrb	r3, [r7, #31]
 800171c:	b25c      	sxtb	r4, r3
		.back_right_wheel = RxBuffer[4],
 800171e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001722:	b258      	sxtb	r0, r3
		.drum  = RxBuffer[5],
 8001724:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001728:	b259      	sxtb	r1, r3
		.actuator  = RxBuffer[6],
 800172a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800172e:	b25a      	sxtb	r2, r3
	return (SerialPacket) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f04f 0e00 	mov.w	lr, #0
 8001736:	f883 e000 	strb.w	lr, [r3]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f883 c001 	strb.w	ip, [r3, #1]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	709e      	strb	r6, [r3, #2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	70dd      	strb	r5, [r3, #3]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	711c      	strb	r4, [r3, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	7158      	strb	r0, [r3, #5]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	7199      	strb	r1, [r3, #6]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	71da      	strb	r2, [r3, #7]
}
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	372c      	adds	r7, #44	@ 0x2c
 800175c:	46bd      	mov	sp, r7
 800175e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001760:	200003c4 	.word	0x200003c4

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800176a:	4b0f      	ldr	r3, [pc, #60]	@ (80017a8 <HAL_MspInit+0x44>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176e:	4a0e      	ldr	r2, [pc, #56]	@ (80017a8 <HAL_MspInit+0x44>)
 8001770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001774:	6413      	str	r3, [r2, #64]	@ 0x40
 8001776:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <HAL_MspInit+0x44>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_MspInit+0x44>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001786:	4a08      	ldr	r2, [pc, #32]	@ (80017a8 <HAL_MspInit+0x44>)
 8001788:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800178c:	6453      	str	r3, [r2, #68]	@ 0x44
 800178e:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_MspInit+0x44>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800

080017ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08c      	sub	sp, #48	@ 0x30
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 031c 	add.w	r3, r7, #28
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001874 <HAL_ADC_MspInit+0xc8>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d124      	bne.n	8001818 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	4a29      	ldr	r2, [pc, #164]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 80017d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017da:	4b27      	ldr	r3, [pc, #156]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e2:	61bb      	str	r3, [r7, #24]
 80017e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e6:	4b24      	ldr	r3, [pc, #144]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a23      	ldr	r2, [pc, #140]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b21      	ldr	r3, [pc, #132]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017fe:	2302      	movs	r3, #2
 8001800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001802:	2303      	movs	r3, #3
 8001804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180a:	f107 031c 	add.w	r3, r7, #28
 800180e:	4619      	mov	r1, r3
 8001810:	481a      	ldr	r0, [pc, #104]	@ (800187c <HAL_ADC_MspInit+0xd0>)
 8001812:	f001 fb27 	bl	8002e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001816:	e028      	b.n	800186a <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a18      	ldr	r2, [pc, #96]	@ (8001880 <HAL_ADC_MspInit+0xd4>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d123      	bne.n	800186a <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001826:	4a14      	ldr	r2, [pc, #80]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 8001828:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800182c:	6453      	str	r3, [r2, #68]	@ 0x44
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001832:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a0e      	ldr	r2, [pc, #56]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <HAL_ADC_MspInit+0xcc>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001852:	2304      	movs	r3, #4
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001856:	2303      	movs	r3, #3
 8001858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185e:	f107 031c 	add.w	r3, r7, #28
 8001862:	4619      	mov	r1, r3
 8001864:	4807      	ldr	r0, [pc, #28]	@ (8001884 <HAL_ADC_MspInit+0xd8>)
 8001866:	f001 fafd 	bl	8002e64 <HAL_GPIO_Init>
}
 800186a:	bf00      	nop
 800186c:	3730      	adds	r7, #48	@ 0x30
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40012000 	.word	0x40012000
 8001878:	40023800 	.word	0x40023800
 800187c:	40020400 	.word	0x40020400
 8001880:	40012100 	.word	0x40012100
 8001884:	40020800 	.word	0x40020800

08001888 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	@ 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a17      	ldr	r2, [pc, #92]	@ (8001904 <HAL_CAN_MspInit+0x7c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d127      	bne.n	80018fa <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018aa:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <HAL_CAN_MspInit+0x80>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	4a16      	ldr	r2, [pc, #88]	@ (8001908 <HAL_CAN_MspInit+0x80>)
 80018b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b6:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <HAL_CAN_MspInit+0x80>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <HAL_CAN_MspInit+0x80>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	4a10      	ldr	r2, [pc, #64]	@ (8001908 <HAL_CAN_MspInit+0x80>)
 80018c8:	f043 0308 	orr.w	r3, r3, #8
 80018cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_CAN_MspInit+0x80>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018da:	2303      	movs	r3, #3
 80018dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018de:	2302      	movs	r3, #2
 80018e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018ea:	2309      	movs	r3, #9
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	4805      	ldr	r0, [pc, #20]	@ (800190c <HAL_CAN_MspInit+0x84>)
 80018f6:	f001 fab5 	bl	8002e64 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	@ 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40006400 	.word	0x40006400
 8001908:	40023800 	.word	0x40023800
 800190c:	40020c00 	.word	0x40020c00

08001910 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b0ae      	sub	sp, #184	@ 0xb8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2290      	movs	r2, #144	@ 0x90
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f004 fa87 	bl	8005e44 <memset>
  if(hi2c->Instance==I2C1)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a22      	ldr	r2, [pc, #136]	@ (80019c4 <HAL_I2C_MspInit+0xb4>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d13c      	bne.n	80019ba <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001940:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001944:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001946:	2300      	movs	r3, #0
 8001948:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4618      	mov	r0, r3
 8001950:	f002 f9fc 	bl	8003d4c <HAL_RCCEx_PeriphCLKConfig>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800195a:	f7ff feb1 	bl	80016c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800195e:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <HAL_I2C_MspInit+0xb8>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	4a19      	ldr	r2, [pc, #100]	@ (80019c8 <HAL_I2C_MspInit+0xb8>)
 8001964:	f043 0302 	orr.w	r3, r3, #2
 8001968:	6313      	str	r3, [r2, #48]	@ 0x30
 800196a:	4b17      	ldr	r3, [pc, #92]	@ (80019c8 <HAL_I2C_MspInit+0xb8>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001976:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800197a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800197e:	2312      	movs	r3, #18
 8001980:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198a:	2303      	movs	r3, #3
 800198c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001990:	2304      	movs	r3, #4
 8001992:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001996:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800199a:	4619      	mov	r1, r3
 800199c:	480b      	ldr	r0, [pc, #44]	@ (80019cc <HAL_I2C_MspInit+0xbc>)
 800199e:	f001 fa61 	bl	8002e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <HAL_I2C_MspInit+0xb8>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	@ (80019c8 <HAL_I2C_MspInit+0xb8>)
 80019a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_I2C_MspInit+0xb8>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	37b8      	adds	r7, #184	@ 0xb8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40005400 	.word	0x40005400
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020400 	.word	0x40020400

080019d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b0b2      	sub	sp, #200	@ 0xc8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ec:	2290      	movs	r2, #144	@ 0x90
 80019ee:	2100      	movs	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f004 fa27 	bl	8005e44 <memset>
  if(huart->Instance==USART2)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a74      	ldr	r2, [pc, #464]	@ (8001bcc <HAL_UART_MspInit+0x1fc>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d15c      	bne.n	8001aba <HAL_UART_MspInit+0xea>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f002 f99d 	bl	8003d4c <HAL_RCCEx_PeriphCLKConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a18:	f7ff fe52 	bl	80016c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a1c:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a20:	4a6b      	ldr	r2, [pc, #428]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a26:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a28:	4b69      	ldr	r3, [pc, #420]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a30:	623b      	str	r3, [r7, #32]
 8001a32:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	4b66      	ldr	r3, [pc, #408]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a38:	4a65      	ldr	r2, [pc, #404]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a40:	4b63      	ldr	r3, [pc, #396]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	61fb      	str	r3, [r7, #28]
 8001a4a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a4c:	4b60      	ldr	r3, [pc, #384]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a50:	4a5f      	ldr	r2, [pc, #380]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a52:	f043 0308 	orr.w	r3, r3, #8
 8001a56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a58:	4b5d      	ldr	r3, [pc, #372]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	61bb      	str	r3, [r7, #24]
 8001a62:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a64:	2308      	movs	r3, #8
 8001a66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a76:	2303      	movs	r3, #3
 8001a78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a7c:	2307      	movs	r3, #7
 8001a7e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001a86:	4619      	mov	r1, r3
 8001a88:	4852      	ldr	r0, [pc, #328]	@ (8001bd4 <HAL_UART_MspInit+0x204>)
 8001a8a:	f001 f9eb 	bl	8002e64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a8e:	2320      	movs	r3, #32
 8001a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aa6:	2307      	movs	r3, #7
 8001aa8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aac:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4849      	ldr	r0, [pc, #292]	@ (8001bd8 <HAL_UART_MspInit+0x208>)
 8001ab4:	f001 f9d6 	bl	8002e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001ab8:	e083      	b.n	8001bc2 <HAL_UART_MspInit+0x1f2>
  else if(huart->Instance==USART3)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a47      	ldr	r2, [pc, #284]	@ (8001bdc <HAL_UART_MspInit+0x20c>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d13d      	bne.n	8001b40 <HAL_UART_MspInit+0x170>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ac4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001aca:	2300      	movs	r3, #0
 8001acc:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ace:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f002 f93a 	bl	8003d4c <HAL_RCCEx_PeriphCLKConfig>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <HAL_UART_MspInit+0x112>
      Error_Handler();
 8001ade:	f7ff fdef 	bl	80016c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ae2:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	4a3a      	ldr	r2, [pc, #232]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001ae8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aee:	4b38      	ldr	r3, [pc, #224]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001afa:	4b35      	ldr	r3, [pc, #212]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	4a34      	ldr	r2, [pc, #208]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b00:	f043 0308 	orr.w	r3, r3, #8
 8001b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b06:	4b32      	ldr	r3, [pc, #200]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b12:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b32:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001b36:	4619      	mov	r1, r3
 8001b38:	4827      	ldr	r0, [pc, #156]	@ (8001bd8 <HAL_UART_MspInit+0x208>)
 8001b3a:	f001 f993 	bl	8002e64 <HAL_GPIO_Init>
}
 8001b3e:	e040      	b.n	8001bc2 <HAL_UART_MspInit+0x1f2>
  else if(huart->Instance==USART6)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a26      	ldr	r2, [pc, #152]	@ (8001be0 <HAL_UART_MspInit+0x210>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d13b      	bne.n	8001bc2 <HAL_UART_MspInit+0x1f2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001b4a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b4e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001b50:	2300      	movs	r3, #0
 8001b52:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f002 f8f7 	bl	8003d4c <HAL_RCCEx_PeriphCLKConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_UART_MspInit+0x198>
      Error_Handler();
 8001b64:	f7ff fdac 	bl	80016c0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b68:	4b19      	ldr	r3, [pc, #100]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6c:	4a18      	ldr	r2, [pc, #96]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b6e:	f043 0320 	orr.w	r3, r3, #32
 8001b72:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b74:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b80:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b84:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b86:	f043 0304 	orr.w	r3, r3, #4
 8001b8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8c:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <HAL_UART_MspInit+0x200>)
 8001b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b98:	23c0      	movs	r3, #192	@ 0xc0
 8001b9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001baa:	2303      	movs	r3, #3
 8001bac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001bb0:	2308      	movs	r3, #8
 8001bb2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4809      	ldr	r0, [pc, #36]	@ (8001be4 <HAL_UART_MspInit+0x214>)
 8001bbe:	f001 f951 	bl	8002e64 <HAL_GPIO_Init>
}
 8001bc2:	bf00      	nop
 8001bc4:	37c8      	adds	r7, #200	@ 0xc8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40004400 	.word	0x40004400
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020000 	.word	0x40020000
 8001bd8:	40020c00 	.word	0x40020c00
 8001bdc:	40004800 	.word	0x40004800
 8001be0:	40011400 	.word	0x40011400
 8001be4:	40020800 	.word	0x40020800

08001be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bec:	bf00      	nop
 8001bee:	e7fd      	b.n	8001bec <NMI_Handler+0x4>

08001bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <HardFault_Handler+0x4>

08001bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <MemManage_Handler+0x4>

08001c00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <BusFault_Handler+0x4>

08001c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c0c:	bf00      	nop
 8001c0e:	e7fd      	b.n	8001c0c <UsageFault_Handler+0x4>

08001c10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr

08001c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3e:	f000 f965 	bl	8001f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  return 1;
 8001c4a:	2301      	movs	r3, #1
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <_kill>:

int _kill(int pid, int sig)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c60:	f004 f952 	bl	8005f08 <__errno>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2216      	movs	r2, #22
 8001c68:	601a      	str	r2, [r3, #0]
  return -1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <_exit>:

void _exit (int status)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c7e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7ff ffe7 	bl	8001c56 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c88:	bf00      	nop
 8001c8a:	e7fd      	b.n	8001c88 <_exit+0x12>

08001c8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c98:	2300      	movs	r3, #0
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	e00a      	b.n	8001cb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c9e:	f3af 8000 	nop.w
 8001ca2:	4601      	mov	r1, r0
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	1c5a      	adds	r2, r3, #1
 8001ca8:	60ba      	str	r2, [r7, #8]
 8001caa:	b2ca      	uxtb	r2, r1
 8001cac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	dbf0      	blt.n	8001c9e <_read+0x12>
  }

  return len;
 8001cbc:	687b      	ldr	r3, [r7, #4]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	60f8      	str	r0, [r7, #12]
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	e009      	b.n	8001cec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	60ba      	str	r2, [r7, #8]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	dbf1      	blt.n	8001cd8 <_write+0x12>
  }
  return len;
 8001cf4:	687b      	ldr	r3, [r7, #4]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <_close>:

int _close(int file)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d26:	605a      	str	r2, [r3, #4]
  return 0;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <_isatty>:

int _isatty(int file)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d3e:	2301      	movs	r3, #1
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
	...

08001d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d70:	4a14      	ldr	r2, [pc, #80]	@ (8001dc4 <_sbrk+0x5c>)
 8001d72:	4b15      	ldr	r3, [pc, #84]	@ (8001dc8 <_sbrk+0x60>)
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d7c:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <_sbrk+0x64>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d102      	bne.n	8001d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d84:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <_sbrk+0x64>)
 8001d86:	4a12      	ldr	r2, [pc, #72]	@ (8001dd0 <_sbrk+0x68>)
 8001d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8a:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <_sbrk+0x64>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d207      	bcs.n	8001da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d98:	f004 f8b6 	bl	8005f08 <__errno>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	220c      	movs	r2, #12
 8001da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
 8001da6:	e009      	b.n	8001dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da8:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <_sbrk+0x64>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dae:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <_sbrk+0x64>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4413      	add	r3, r2
 8001db6:	4a05      	ldr	r2, [pc, #20]	@ (8001dcc <_sbrk+0x64>)
 8001db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dba:	68fb      	ldr	r3, [r7, #12]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20080000 	.word	0x20080000
 8001dc8:	00000400 	.word	0x00000400
 8001dcc:	2000055c 	.word	0x2000055c
 8001dd0:	200006b0 	.word	0x200006b0

08001dd4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dd8:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <SystemInit+0x20>)
 8001dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dde:	4a05      	ldr	r2, [pc, #20]	@ (8001df4 <SystemInit+0x20>)
 8001de0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001de4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <floatToByteArray>:
 *      Author: diana
 */
#include "util.h"

void floatToByteArray(float f, char *arr)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e02:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	e00c      	b.n	8001e2a <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	68ba      	ldr	r2, [r7, #8]
 8001e16:	fa22 f103 	lsr.w	r1, r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	4413      	add	r3, r2
 8001e20:	b2ca      	uxtb	r2, r1
 8001e22:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	3301      	adds	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2b03      	cmp	r3, #3
 8001e2e:	ddef      	ble.n	8001e10 <floatToByteArray+0x18>
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e78 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e44:	f7ff ffc6 	bl	8001dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e48:	480c      	ldr	r0, [pc, #48]	@ (8001e7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e4a:	490d      	ldr	r1, [pc, #52]	@ (8001e80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e50:	e002      	b.n	8001e58 <LoopCopyDataInit>

08001e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e56:	3304      	adds	r3, #4

08001e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e5c:	d3f9      	bcc.n	8001e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e60:	4c0a      	ldr	r4, [pc, #40]	@ (8001e8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e64:	e001      	b.n	8001e6a <LoopFillZerobss>

08001e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e68:	3204      	adds	r2, #4

08001e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e6c:	d3fb      	bcc.n	8001e66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e6e:	f004 f851 	bl	8005f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e72:	f7ff f93f 	bl	80010f4 <main>
  bx  lr    
 8001e76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e78:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e80:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e84:	080081f0 	.word	0x080081f0
  ldr r2, =_sbss
 8001e88:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e8c:	200006b0 	.word	0x200006b0

08001e90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e90:	e7fe      	b.n	8001e90 <ADC_IRQHandler>

08001e92 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e96:	2003      	movs	r0, #3
 8001e98:	f000 ff38 	bl	8002d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e9c:	200f      	movs	r0, #15
 8001e9e:	f000 f805 	bl	8001eac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ea2:	f7ff fc5f 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eb4:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <HAL_InitTick+0x54>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <HAL_InitTick+0x58>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 ff45 	bl	8002d5a <HAL_SYSTICK_Config>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e00e      	b.n	8001ef8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b0f      	cmp	r3, #15
 8001ede:	d80a      	bhi.n	8001ef6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee8:	f000 ff1b 	bl	8002d22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eec:	4a06      	ldr	r2, [pc, #24]	@ (8001f08 <HAL_InitTick+0x5c>)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	e000      	b.n	8001ef8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000000 	.word	0x20000000
 8001f04:	20000008 	.word	0x20000008
 8001f08:	20000004 	.word	0x20000004

08001f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f10:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_IncTick+0x20>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <HAL_IncTick+0x24>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a04      	ldr	r2, [pc, #16]	@ (8001f30 <HAL_IncTick+0x24>)
 8001f1e:	6013      	str	r3, [r2, #0]
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000008 	.word	0x20000008
 8001f30:	20000560 	.word	0x20000560

08001f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return uwTick;
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_GetTick+0x14>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	20000560 	.word	0x20000560

08001f4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f54:	f7ff ffee 	bl	8001f34 <HAL_GetTick>
 8001f58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f64:	d005      	beq.n	8001f72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <HAL_Delay+0x44>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4413      	add	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f72:	bf00      	nop
 8001f74:	f7ff ffde 	bl	8001f34 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d8f7      	bhi.n	8001f74 <HAL_Delay+0x28>
  {
  }
}
 8001f84:	bf00      	nop
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000008 	.word	0x20000008

08001f94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e031      	b.n	800200e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d109      	bne.n	8001fc6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff fbfa 	bl	80017ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f003 0310 	and.w	r3, r3, #16
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d116      	bne.n	8002000 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fd6:	4b10      	ldr	r3, [pc, #64]	@ (8002018 <HAL_ADC_Init+0x84>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	f043 0202 	orr.w	r2, r3, #2
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 fad6 	bl	8002594 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff2:	f023 0303 	bic.w	r3, r3, #3
 8001ff6:	f043 0201 	orr.w	r2, r3, #1
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ffe:	e001      	b.n	8002004 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800200c:	7bfb      	ldrb	r3, [r7, #15]
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	ffffeefd 	.word	0xffffeefd

0800201c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800202e:	2b01      	cmp	r3, #1
 8002030:	d101      	bne.n	8002036 <HAL_ADC_Start+0x1a>
 8002032:	2302      	movs	r3, #2
 8002034:	e0ad      	b.n	8002192 <HAL_ADC_Start+0x176>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	2b01      	cmp	r3, #1
 800204a:	d018      	beq.n	800207e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f042 0201 	orr.w	r2, r2, #1
 800205a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800205c:	4b50      	ldr	r3, [pc, #320]	@ (80021a0 <HAL_ADC_Start+0x184>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a50      	ldr	r2, [pc, #320]	@ (80021a4 <HAL_ADC_Start+0x188>)
 8002062:	fba2 2303 	umull	r2, r3, r2, r3
 8002066:	0c9a      	lsrs	r2, r3, #18
 8002068:	4613      	mov	r3, r2
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	4413      	add	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002070:	e002      	b.n	8002078 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	3b01      	subs	r3, #1
 8002076:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1f9      	bne.n	8002072 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	2b01      	cmp	r3, #1
 800208a:	d175      	bne.n	8002178 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002090:	4b45      	ldr	r3, [pc, #276]	@ (80021a8 <HAL_ADC_Start+0x18c>)
 8002092:	4013      	ands	r3, r2
 8002094:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d007      	beq.n	80020ba <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020c6:	d106      	bne.n	80020d6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020cc:	f023 0206 	bic.w	r2, r3, #6
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80020d4:	e002      	b.n	80020dc <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80020ec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80020ee:	4b2f      	ldr	r3, [pc, #188]	@ (80021ac <HAL_ADC_Start+0x190>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 031f 	and.w	r3, r3, #31
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10f      	bne.n	800211a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d143      	bne.n	8002190 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	e03a      	b.n	8002190 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a24      	ldr	r2, [pc, #144]	@ (80021b0 <HAL_ADC_Start+0x194>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d10e      	bne.n	8002142 <HAL_ADC_Start+0x126>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d107      	bne.n	8002142 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002140:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002142:	4b1a      	ldr	r3, [pc, #104]	@ (80021ac <HAL_ADC_Start+0x190>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d120      	bne.n	8002190 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a18      	ldr	r2, [pc, #96]	@ (80021b4 <HAL_ADC_Start+0x198>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d11b      	bne.n	8002190 <HAL_ADC_Start+0x174>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d114      	bne.n	8002190 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002174:	609a      	str	r2, [r3, #8]
 8002176:	e00b      	b.n	8002190 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	f043 0210 	orr.w	r2, r3, #16
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	20000000 	.word	0x20000000
 80021a4:	431bde83 	.word	0x431bde83
 80021a8:	fffff8fe 	.word	0xfffff8fe
 80021ac:	40012300 	.word	0x40012300
 80021b0:	40012000 	.word	0x40012000
 80021b4:	40012200 	.word	0x40012200

080021b8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021d4:	d113      	bne.n	80021fe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021e4:	d10b      	bne.n	80021fe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	f043 0220 	orr.w	r2, r3, #32
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e063      	b.n	80022c6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80021fe:	f7ff fe99 	bl	8001f34 <HAL_GetTick>
 8002202:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002204:	e021      	b.n	800224a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220c:	d01d      	beq.n	800224a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d007      	beq.n	8002224 <HAL_ADC_PollForConversion+0x6c>
 8002214:	f7ff fe8e 	bl	8001f34 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d212      	bcs.n	800224a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b02      	cmp	r3, #2
 8002230:	d00b      	beq.n	800224a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	f043 0204 	orr.w	r2, r3, #4
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e03d      	b.n	80022c6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b02      	cmp	r3, #2
 8002256:	d1d6      	bne.n	8002206 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0212 	mvn.w	r2, #18
 8002260:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d123      	bne.n	80022c4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002280:	2b00      	cmp	r3, #0
 8002282:	d11f      	bne.n	80022c4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800228e:	2b00      	cmp	r3, #0
 8002290:	d006      	beq.n	80022a0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800229c:	2b00      	cmp	r3, #0
 800229e:	d111      	bne.n	80022c4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d105      	bne.n	80022c4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022bc:	f043 0201 	orr.w	r2, r3, #1
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d101      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1c>
 8002300:	2302      	movs	r3, #2
 8002302:	e136      	b.n	8002572 <HAL_ADC_ConfigChannel+0x28a>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b09      	cmp	r3, #9
 8002312:	d93a      	bls.n	800238a <HAL_ADC_ConfigChannel+0xa2>
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800231c:	d035      	beq.n	800238a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68d9      	ldr	r1, [r3, #12]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	b29b      	uxth	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	4613      	mov	r3, r2
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4413      	add	r3, r2
 8002332:	3b1e      	subs	r3, #30
 8002334:	2207      	movs	r2, #7
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43da      	mvns	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	400a      	ands	r2, r1
 8002342:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a8d      	ldr	r2, [pc, #564]	@ (8002580 <HAL_ADC_ConfigChannel+0x298>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d10a      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68d9      	ldr	r1, [r3, #12]
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	061a      	lsls	r2, r3, #24
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002362:	e035      	b.n	80023d0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68d9      	ldr	r1, [r3, #12]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b29b      	uxth	r3, r3
 8002374:	4618      	mov	r0, r3
 8002376:	4603      	mov	r3, r0
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4403      	add	r3, r0
 800237c:	3b1e      	subs	r3, #30
 800237e:	409a      	lsls	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002388:	e022      	b.n	80023d0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6919      	ldr	r1, [r3, #16]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	b29b      	uxth	r3, r3
 8002396:	461a      	mov	r2, r3
 8002398:	4613      	mov	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	4413      	add	r3, r2
 800239e:	2207      	movs	r2, #7
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43da      	mvns	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	400a      	ands	r2, r1
 80023ac:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6919      	ldr	r1, [r3, #16]
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	b29b      	uxth	r3, r3
 80023be:	4618      	mov	r0, r3
 80023c0:	4603      	mov	r3, r0
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4403      	add	r3, r0
 80023c6:	409a      	lsls	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	2b06      	cmp	r3, #6
 80023d6:	d824      	bhi.n	8002422 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	3b05      	subs	r3, #5
 80023ea:	221f      	movs	r2, #31
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43da      	mvns	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	400a      	ands	r2, r1
 80023f8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	b29b      	uxth	r3, r3
 8002406:	4618      	mov	r0, r3
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	3b05      	subs	r3, #5
 8002414:	fa00 f203 	lsl.w	r2, r0, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	430a      	orrs	r2, r1
 800241e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002420:	e04c      	b.n	80024bc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b0c      	cmp	r3, #12
 8002428:	d824      	bhi.n	8002474 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	3b23      	subs	r3, #35	@ 0x23
 800243c:	221f      	movs	r2, #31
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43da      	mvns	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	400a      	ands	r2, r1
 800244a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	4618      	mov	r0, r3
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b23      	subs	r3, #35	@ 0x23
 8002466:	fa00 f203 	lsl.w	r2, r0, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	631a      	str	r2, [r3, #48]	@ 0x30
 8002472:	e023      	b.n	80024bc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	3b41      	subs	r3, #65	@ 0x41
 8002486:	221f      	movs	r2, #31
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43da      	mvns	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	400a      	ands	r2, r1
 8002494:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	4618      	mov	r0, r3
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b41      	subs	r3, #65	@ 0x41
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a30      	ldr	r2, [pc, #192]	@ (8002584 <HAL_ADC_ConfigChannel+0x29c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d10a      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x1f4>
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024ce:	d105      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80024d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	4a2c      	ldr	r2, [pc, #176]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 80024d6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80024da:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a28      	ldr	r2, [pc, #160]	@ (8002584 <HAL_ADC_ConfigChannel+0x29c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d10f      	bne.n	8002506 <HAL_ADC_ConfigChannel+0x21e>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b12      	cmp	r3, #18
 80024ec:	d10b      	bne.n	8002506 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80024ee:	4b26      	ldr	r3, [pc, #152]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4a25      	ldr	r2, [pc, #148]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 80024f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024f8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80024fa:	4b23      	ldr	r3, [pc, #140]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	4a22      	ldr	r2, [pc, #136]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 8002500:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002504:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a1e      	ldr	r2, [pc, #120]	@ (8002584 <HAL_ADC_ConfigChannel+0x29c>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d12b      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x280>
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a1a      	ldr	r2, [pc, #104]	@ (8002580 <HAL_ADC_ConfigChannel+0x298>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d003      	beq.n	8002522 <HAL_ADC_ConfigChannel+0x23a>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b11      	cmp	r3, #17
 8002520:	d122      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002522:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	4a18      	ldr	r2, [pc, #96]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 8002528:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800252c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800252e:	4b16      	ldr	r3, [pc, #88]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	4a15      	ldr	r2, [pc, #84]	@ (8002588 <HAL_ADC_ConfigChannel+0x2a0>)
 8002534:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002538:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a10      	ldr	r2, [pc, #64]	@ (8002580 <HAL_ADC_ConfigChannel+0x298>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d111      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002544:	4b11      	ldr	r3, [pc, #68]	@ (800258c <HAL_ADC_ConfigChannel+0x2a4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a11      	ldr	r2, [pc, #68]	@ (8002590 <HAL_ADC_ConfigChannel+0x2a8>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	0c9a      	lsrs	r2, r3, #18
 8002550:	4613      	mov	r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4413      	add	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800255a:	e002      	b.n	8002562 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	3b01      	subs	r3, #1
 8002560:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1f9      	bne.n	800255c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	10000012 	.word	0x10000012
 8002584:	40012000 	.word	0x40012000
 8002588:	40012300 	.word	0x40012300
 800258c:	20000000 	.word	0x20000000
 8002590:	431bde83 	.word	0x431bde83

08002594 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800259c:	4b78      	ldr	r3, [pc, #480]	@ (8002780 <ADC_Init+0x1ec>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4a77      	ldr	r2, [pc, #476]	@ (8002780 <ADC_Init+0x1ec>)
 80025a2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80025a6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80025a8:	4b75      	ldr	r3, [pc, #468]	@ (8002780 <ADC_Init+0x1ec>)
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	4973      	ldr	r1, [pc, #460]	@ (8002780 <ADC_Init+0x1ec>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6859      	ldr	r1, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	021a      	lsls	r2, r3, #8
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80025e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6859      	ldr	r1, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800260a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6899      	ldr	r1, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002622:	4a58      	ldr	r2, [pc, #352]	@ (8002784 <ADC_Init+0x1f0>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d022      	beq.n	800266e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002636:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6899      	ldr	r1, [r3, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002658:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6899      	ldr	r1, [r3, #8]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	e00f      	b.n	800268e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800267c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800268c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 0202 	bic.w	r2, r2, #2
 800269c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6899      	ldr	r1, [r3, #8]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	005a      	lsls	r2, r3, #1
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d01b      	beq.n	80026f4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80026da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6859      	ldr	r1, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e6:	3b01      	subs	r3, #1
 80026e8:	035a      	lsls	r2, r3, #13
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	e007      	b.n	8002704 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002702:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002712:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	3b01      	subs	r3, #1
 8002720:	051a      	lsls	r2, r3, #20
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	430a      	orrs	r2, r1
 8002728:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002738:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6899      	ldr	r1, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002746:	025a      	lsls	r2, r3, #9
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800275e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6899      	ldr	r1, [r3, #8]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	029a      	lsls	r2, r3, #10
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	609a      	str	r2, [r3, #8]
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	40012300 	.word	0x40012300
 8002784:	0f000001 	.word	0x0f000001

08002788 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e0ed      	b.n	8002976 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d102      	bne.n	80027ac <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff f86e 	bl	8001888 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0201 	orr.w	r2, r2, #1
 80027ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027bc:	f7ff fbba 	bl	8001f34 <HAL_GetTick>
 80027c0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027c2:	e012      	b.n	80027ea <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027c4:	f7ff fbb6 	bl	8001f34 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b0a      	cmp	r3, #10
 80027d0:	d90b      	bls.n	80027ea <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2205      	movs	r2, #5
 80027e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e0c5      	b.n	8002976 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d0e5      	beq.n	80027c4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0202 	bic.w	r2, r2, #2
 8002806:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002808:	f7ff fb94 	bl	8001f34 <HAL_GetTick>
 800280c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800280e:	e012      	b.n	8002836 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002810:	f7ff fb90 	bl	8001f34 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b0a      	cmp	r3, #10
 800281c:	d90b      	bls.n	8002836 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002822:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2205      	movs	r2, #5
 800282e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e09f      	b.n	8002976 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 0302 	and.w	r3, r3, #2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1e5      	bne.n	8002810 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	7e1b      	ldrb	r3, [r3, #24]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d108      	bne.n	800285e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	e007      	b.n	800286e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800286c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	7e5b      	ldrb	r3, [r3, #25]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d108      	bne.n	8002888 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	e007      	b.n	8002898 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002896:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	7e9b      	ldrb	r3, [r3, #26]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d108      	bne.n	80028b2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0220 	orr.w	r2, r2, #32
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	e007      	b.n	80028c2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 0220 	bic.w	r2, r2, #32
 80028c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	7edb      	ldrb	r3, [r3, #27]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d108      	bne.n	80028dc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 0210 	bic.w	r2, r2, #16
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	e007      	b.n	80028ec <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f042 0210 	orr.w	r2, r2, #16
 80028ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	7f1b      	ldrb	r3, [r3, #28]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d108      	bne.n	8002906 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0208 	orr.w	r2, r2, #8
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	e007      	b.n	8002916 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0208 	bic.w	r2, r2, #8
 8002914:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7f5b      	ldrb	r3, [r3, #29]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d108      	bne.n	8002930 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0204 	orr.w	r2, r2, #4
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	e007      	b.n	8002940 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0204 	bic.w	r2, r2, #4
 800293e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	431a      	orrs	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	431a      	orrs	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	ea42 0103 	orr.w	r1, r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	1e5a      	subs	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b084      	sub	sp, #16
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3020 	ldrb.w	r3, [r3, #32]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b01      	cmp	r3, #1
 8002990:	d12e      	bne.n	80029f0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2202      	movs	r2, #2
 8002996:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 0201 	bic.w	r2, r2, #1
 80029a8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80029aa:	f7ff fac3 	bl	8001f34 <HAL_GetTick>
 80029ae:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029b0:	e012      	b.n	80029d8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029b2:	f7ff fabf 	bl	8001f34 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b0a      	cmp	r3, #10
 80029be:	d90b      	bls.n	80029d8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2205      	movs	r2, #5
 80029d0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e012      	b.n	80029fe <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1e5      	bne.n	80029b2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	e006      	b.n	80029fe <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
  }
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b089      	sub	sp, #36	@ 0x24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a24:	7ffb      	ldrb	r3, [r7, #31]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d003      	beq.n	8002a32 <HAL_CAN_AddTxMessage+0x2c>
 8002a2a:	7ffb      	ldrb	r3, [r7, #31]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	f040 80ad 	bne.w	8002b8c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10a      	bne.n	8002a52 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d105      	bne.n	8002a52 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 8095 	beq.w	8002b7c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	0e1b      	lsrs	r3, r3, #24
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	409a      	lsls	r2, r3
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10d      	bne.n	8002a8a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002a78:	68f9      	ldr	r1, [r7, #12]
 8002a7a:	6809      	ldr	r1, [r1, #0]
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	3318      	adds	r3, #24
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	440b      	add	r3, r1
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	e00f      	b.n	8002aaa <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a94:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a9a:	68f9      	ldr	r1, [r7, #12]
 8002a9c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002a9e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	3318      	adds	r3, #24
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	440b      	add	r3, r1
 8002aa8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6819      	ldr	r1, [r3, #0]
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	691a      	ldr	r2, [r3, #16]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	3318      	adds	r3, #24
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	440b      	add	r3, r1
 8002aba:	3304      	adds	r3, #4
 8002abc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	7d1b      	ldrb	r3, [r3, #20]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d111      	bne.n	8002aea <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	3318      	adds	r3, #24
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	4413      	add	r3, r2
 8002ad2:	3304      	adds	r3, #4
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	6811      	ldr	r1, [r2, #0]
 8002ada:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	3318      	adds	r3, #24
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	440b      	add	r3, r1
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3307      	adds	r3, #7
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	061a      	lsls	r2, r3, #24
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	3306      	adds	r3, #6
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	041b      	lsls	r3, r3, #16
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3305      	adds	r3, #5
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	021b      	lsls	r3, r3, #8
 8002b04:	4313      	orrs	r3, r2
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	3204      	adds	r2, #4
 8002b0a:	7812      	ldrb	r2, [r2, #0]
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	6811      	ldr	r1, [r2, #0]
 8002b12:	ea43 0200 	orr.w	r2, r3, r0
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	440b      	add	r3, r1
 8002b1c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002b20:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3303      	adds	r3, #3
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	061a      	lsls	r2, r3, #24
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	041b      	lsls	r3, r3, #16
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3301      	adds	r3, #1
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	021b      	lsls	r3, r3, #8
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	7812      	ldrb	r2, [r2, #0]
 8002b42:	4610      	mov	r0, r2
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	6811      	ldr	r1, [r2, #0]
 8002b48:	ea43 0200 	orr.w	r2, r3, r0
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	440b      	add	r3, r1
 8002b52:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002b56:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	3318      	adds	r3, #24
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	4413      	add	r3, r2
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	6811      	ldr	r1, [r2, #0]
 8002b6a:	f043 0201 	orr.w	r2, r3, #1
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	3318      	adds	r3, #24
 8002b72:	011b      	lsls	r3, r3, #4
 8002b74:	440b      	add	r3, r1
 8002b76:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e00e      	b.n	8002b9a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b80:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e006      	b.n	8002b9a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
  }
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3724      	adds	r7, #36	@ 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x40>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bd0:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <__NVIC_SetPriorityGrouping+0x44>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bd6:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x40>)
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	60d3      	str	r3, [r2, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	e000ed00 	.word	0xe000ed00
 8002bec:	05fa0000 	.word	0x05fa0000

08002bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bf4:	4b04      	ldr	r3, [pc, #16]	@ (8002c08 <__NVIC_GetPriorityGrouping+0x18>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	0a1b      	lsrs	r3, r3, #8
 8002bfa:	f003 0307 	and.w	r3, r3, #7
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000ed00 	.word	0xe000ed00

08002c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	6039      	str	r1, [r7, #0]
 8002c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	db0a      	blt.n	8002c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	490c      	ldr	r1, [pc, #48]	@ (8002c58 <__NVIC_SetPriority+0x4c>)
 8002c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2a:	0112      	lsls	r2, r2, #4
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	440b      	add	r3, r1
 8002c30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c34:	e00a      	b.n	8002c4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	4908      	ldr	r1, [pc, #32]	@ (8002c5c <__NVIC_SetPriority+0x50>)
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	3b04      	subs	r3, #4
 8002c44:	0112      	lsls	r2, r2, #4
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	440b      	add	r3, r1
 8002c4a:	761a      	strb	r2, [r3, #24]
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000e100 	.word	0xe000e100
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b089      	sub	sp, #36	@ 0x24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f1c3 0307 	rsb	r3, r3, #7
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	bf28      	it	cs
 8002c7e:	2304      	movcs	r3, #4
 8002c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	3304      	adds	r3, #4
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d902      	bls.n	8002c90 <NVIC_EncodePriority+0x30>
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3b03      	subs	r3, #3
 8002c8e:	e000      	b.n	8002c92 <NVIC_EncodePriority+0x32>
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	f04f 32ff 	mov.w	r2, #4294967295
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	43d9      	mvns	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	4313      	orrs	r3, r2
         );
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3724      	adds	r7, #36	@ 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
	...

08002cc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cd8:	d301      	bcc.n	8002cde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e00f      	b.n	8002cfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cde:	4a0a      	ldr	r2, [pc, #40]	@ (8002d08 <SysTick_Config+0x40>)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce6:	210f      	movs	r1, #15
 8002ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cec:	f7ff ff8e 	bl	8002c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf0:	4b05      	ldr	r3, [pc, #20]	@ (8002d08 <SysTick_Config+0x40>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf6:	4b04      	ldr	r3, [pc, #16]	@ (8002d08 <SysTick_Config+0x40>)
 8002cf8:	2207      	movs	r2, #7
 8002cfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	e000e010 	.word	0xe000e010

08002d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ff47 	bl	8002ba8 <__NVIC_SetPriorityGrouping>
}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d34:	f7ff ff5c 	bl	8002bf0 <__NVIC_GetPriorityGrouping>
 8002d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	6978      	ldr	r0, [r7, #20]
 8002d40:	f7ff ff8e 	bl	8002c60 <NVIC_EncodePriority>
 8002d44:	4602      	mov	r2, r0
 8002d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff5d 	bl	8002c0c <__NVIC_SetPriority>
}
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff ffb0 	bl	8002cc8 <SysTick_Config>
 8002d68:	4603      	mov	r3, r0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
	...

08002d74 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002d78:	f3bf 8f5f 	dmb	sy
}
 8002d7c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002d7e:	4b07      	ldr	r3, [pc, #28]	@ (8002d9c <HAL_MPU_Disable+0x28>)
 8002d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d82:	4a06      	ldr	r2, [pc, #24]	@ (8002d9c <HAL_MPU_Disable+0x28>)
 8002d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d88:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002d8a:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <HAL_MPU_Disable+0x2c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	605a      	str	r2, [r3, #4]
}
 8002d90:	bf00      	nop
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000ed00 	.word	0xe000ed00
 8002da0:	e000ed90 	.word	0xe000ed90

08002da4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002dac:	4a0b      	ldr	r2, [pc, #44]	@ (8002ddc <HAL_MPU_Enable+0x38>)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002db6:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <HAL_MPU_Enable+0x3c>)
 8002db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dba:	4a09      	ldr	r2, [pc, #36]	@ (8002de0 <HAL_MPU_Enable+0x3c>)
 8002dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dc0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002dc2:	f3bf 8f4f 	dsb	sy
}
 8002dc6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002dc8:	f3bf 8f6f 	isb	sy
}
 8002dcc:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	e000ed90 	.word	0xe000ed90
 8002de0:	e000ed00 	.word	0xe000ed00

08002de4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	785a      	ldrb	r2, [r3, #1]
 8002df0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002df2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002df4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	4a19      	ldr	r2, [pc, #100]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002dfa:	f023 0301 	bic.w	r3, r3, #1
 8002dfe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002e00:	4a17      	ldr	r2, [pc, #92]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7b1b      	ldrb	r3, [r3, #12]
 8002e0c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7adb      	ldrb	r3, [r3, #11]
 8002e12:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7a9b      	ldrb	r3, [r3, #10]
 8002e1a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7b5b      	ldrb	r3, [r3, #13]
 8002e22:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7b9b      	ldrb	r3, [r3, #14]
 8002e2a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	7bdb      	ldrb	r3, [r3, #15]
 8002e32:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	7a5b      	ldrb	r3, [r3, #9]
 8002e3a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	7a1b      	ldrb	r3, [r3, #8]
 8002e42:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e44:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	7812      	ldrb	r2, [r2, #0]
 8002e4a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e4c:	4a04      	ldr	r2, [pc, #16]	@ (8002e60 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e4e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e50:	6113      	str	r3, [r2, #16]
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	e000ed90 	.word	0xe000ed90

08002e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b089      	sub	sp, #36	@ 0x24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61fb      	str	r3, [r7, #28]
 8002e82:	e175      	b.n	8003170 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002e84:	2201      	movs	r2, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4013      	ands	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	f040 8164 	bne.w	800316a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d005      	beq.n	8002eba <HAL_GPIO_Init+0x56>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d130      	bne.n	8002f1c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	091b      	lsrs	r3, r3, #4
 8002f06:	f003 0201 	and.w	r2, r3, #1
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d017      	beq.n	8002f58 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	2203      	movs	r2, #3
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d123      	bne.n	8002fac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	08da      	lsrs	r2, r3, #3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3208      	adds	r2, #8
 8002f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	220f      	movs	r2, #15
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	08da      	lsrs	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3208      	adds	r2, #8
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 0203 	and.w	r2, r3, #3
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80be 	beq.w	800316a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fee:	4b66      	ldr	r3, [pc, #408]	@ (8003188 <HAL_GPIO_Init+0x324>)
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff2:	4a65      	ldr	r2, [pc, #404]	@ (8003188 <HAL_GPIO_Init+0x324>)
 8002ff4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ff8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ffa:	4b63      	ldr	r3, [pc, #396]	@ (8003188 <HAL_GPIO_Init+0x324>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003006:	4a61      	ldr	r2, [pc, #388]	@ (800318c <HAL_GPIO_Init+0x328>)
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	3302      	adds	r3, #2
 800300e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003012:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	220f      	movs	r2, #15
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4013      	ands	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a58      	ldr	r2, [pc, #352]	@ (8003190 <HAL_GPIO_Init+0x32c>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d037      	beq.n	80030a2 <HAL_GPIO_Init+0x23e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a57      	ldr	r2, [pc, #348]	@ (8003194 <HAL_GPIO_Init+0x330>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d031      	beq.n	800309e <HAL_GPIO_Init+0x23a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a56      	ldr	r2, [pc, #344]	@ (8003198 <HAL_GPIO_Init+0x334>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d02b      	beq.n	800309a <HAL_GPIO_Init+0x236>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a55      	ldr	r2, [pc, #340]	@ (800319c <HAL_GPIO_Init+0x338>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d025      	beq.n	8003096 <HAL_GPIO_Init+0x232>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a54      	ldr	r2, [pc, #336]	@ (80031a0 <HAL_GPIO_Init+0x33c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d01f      	beq.n	8003092 <HAL_GPIO_Init+0x22e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a53      	ldr	r2, [pc, #332]	@ (80031a4 <HAL_GPIO_Init+0x340>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d019      	beq.n	800308e <HAL_GPIO_Init+0x22a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a52      	ldr	r2, [pc, #328]	@ (80031a8 <HAL_GPIO_Init+0x344>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d013      	beq.n	800308a <HAL_GPIO_Init+0x226>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a51      	ldr	r2, [pc, #324]	@ (80031ac <HAL_GPIO_Init+0x348>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00d      	beq.n	8003086 <HAL_GPIO_Init+0x222>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a50      	ldr	r2, [pc, #320]	@ (80031b0 <HAL_GPIO_Init+0x34c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d007      	beq.n	8003082 <HAL_GPIO_Init+0x21e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a4f      	ldr	r2, [pc, #316]	@ (80031b4 <HAL_GPIO_Init+0x350>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d101      	bne.n	800307e <HAL_GPIO_Init+0x21a>
 800307a:	2309      	movs	r3, #9
 800307c:	e012      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800307e:	230a      	movs	r3, #10
 8003080:	e010      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003082:	2308      	movs	r3, #8
 8003084:	e00e      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003086:	2307      	movs	r3, #7
 8003088:	e00c      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800308a:	2306      	movs	r3, #6
 800308c:	e00a      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800308e:	2305      	movs	r3, #5
 8003090:	e008      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003092:	2304      	movs	r3, #4
 8003094:	e006      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003096:	2303      	movs	r3, #3
 8003098:	e004      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800309a:	2302      	movs	r3, #2
 800309c:	e002      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 80030a2:	2300      	movs	r3, #0
 80030a4:	69fa      	ldr	r2, [r7, #28]
 80030a6:	f002 0203 	and.w	r2, r2, #3
 80030aa:	0092      	lsls	r2, r2, #2
 80030ac:	4093      	lsls	r3, r2
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80030b4:	4935      	ldr	r1, [pc, #212]	@ (800318c <HAL_GPIO_Init+0x328>)
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	089b      	lsrs	r3, r3, #2
 80030ba:	3302      	adds	r3, #2
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030c2:	4b3d      	ldr	r3, [pc, #244]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030e6:	4a34      	ldr	r2, [pc, #208]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030ec:	4b32      	ldr	r3, [pc, #200]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003110:	4a29      	ldr	r2, [pc, #164]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003116:	4b28      	ldr	r3, [pc, #160]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800313a:	4a1f      	ldr	r2, [pc, #124]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003140:	4b1d      	ldr	r3, [pc, #116]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003164:	4a14      	ldr	r2, [pc, #80]	@ (80031b8 <HAL_GPIO_Init+0x354>)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3301      	adds	r3, #1
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	2b0f      	cmp	r3, #15
 8003174:	f67f ae86 	bls.w	8002e84 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3724      	adds	r7, #36	@ 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	40013800 	.word	0x40013800
 8003190:	40020000 	.word	0x40020000
 8003194:	40020400 	.word	0x40020400
 8003198:	40020800 	.word	0x40020800
 800319c:	40020c00 	.word	0x40020c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40021400 	.word	0x40021400
 80031a8:	40021800 	.word	0x40021800
 80031ac:	40021c00 	.word	0x40021c00
 80031b0:	40022000 	.word	0x40022000
 80031b4:	40022400 	.word	0x40022400
 80031b8:	40013c00 	.word	0x40013c00

080031bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e08b      	b.n	80032e6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d106      	bne.n	80031e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7fe fb94 	bl	8001910 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2224      	movs	r2, #36	@ 0x24
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0201 	bic.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800320c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800321c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d107      	bne.n	8003236 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003232:	609a      	str	r2, [r3, #8]
 8003234:	e006      	b.n	8003244 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003242:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d108      	bne.n	800325e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800325a:	605a      	str	r2, [r3, #4]
 800325c:	e007      	b.n	800326e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800326c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6859      	ldr	r1, [r3, #4]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <HAL_I2C_Init+0x134>)
 800327a:	430b      	orrs	r3, r1
 800327c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800328c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691a      	ldr	r2, [r3, #16]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69d9      	ldr	r1, [r3, #28]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1a      	ldr	r2, [r3, #32]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	02008000 	.word	0x02008000

080032f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b20      	cmp	r3, #32
 8003308:	d138      	bne.n	800337c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003314:	2302      	movs	r3, #2
 8003316:	e032      	b.n	800337e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2224      	movs	r2, #36	@ 0x24
 8003324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f022 0201 	bic.w	r2, r2, #1
 8003336:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003346:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6819      	ldr	r1, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0201 	orr.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003378:	2300      	movs	r3, #0
 800337a:	e000      	b.n	800337e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800337c:	2302      	movs	r3, #2
  }
}
 800337e:	4618      	mov	r0, r3
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800338a:	b480      	push	{r7}
 800338c:	b085      	sub	sp, #20
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
 8003392:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b20      	cmp	r3, #32
 800339e:	d139      	bne.n	8003414 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d101      	bne.n	80033ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033aa:	2302      	movs	r3, #2
 80033ac:	e033      	b.n	8003416 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2224      	movs	r2, #36	@ 0x24
 80033ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0201 	bic.w	r2, r2, #1
 80033cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	021b      	lsls	r3, r3, #8
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0201 	orr.w	r2, r2, #1
 80033fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2220      	movs	r2, #32
 8003404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	e000      	b.n	8003416 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003414:	2302      	movs	r3, #2
  }
}
 8003416:	4618      	mov	r0, r3
 8003418:	3714      	adds	r7, #20
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800342c:	2300      	movs	r3, #0
 800342e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e29b      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 8087 	beq.w	8003556 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003448:	4b96      	ldr	r3, [pc, #600]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 030c 	and.w	r3, r3, #12
 8003450:	2b04      	cmp	r3, #4
 8003452:	d00c      	beq.n	800346e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003454:	4b93      	ldr	r3, [pc, #588]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	2b08      	cmp	r3, #8
 800345e:	d112      	bne.n	8003486 <HAL_RCC_OscConfig+0x62>
 8003460:	4b90      	ldr	r3, [pc, #576]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003468:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800346c:	d10b      	bne.n	8003486 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800346e:	4b8d      	ldr	r3, [pc, #564]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d06c      	beq.n	8003554 <HAL_RCC_OscConfig+0x130>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d168      	bne.n	8003554 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e275      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800348e:	d106      	bne.n	800349e <HAL_RCC_OscConfig+0x7a>
 8003490:	4b84      	ldr	r3, [pc, #528]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a83      	ldr	r2, [pc, #524]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003496:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800349a:	6013      	str	r3, [r2, #0]
 800349c:	e02e      	b.n	80034fc <HAL_RCC_OscConfig+0xd8>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d10c      	bne.n	80034c0 <HAL_RCC_OscConfig+0x9c>
 80034a6:	4b7f      	ldr	r3, [pc, #508]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a7e      	ldr	r2, [pc, #504]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	4b7c      	ldr	r3, [pc, #496]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a7b      	ldr	r2, [pc, #492]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034bc:	6013      	str	r3, [r2, #0]
 80034be:	e01d      	b.n	80034fc <HAL_RCC_OscConfig+0xd8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c8:	d10c      	bne.n	80034e4 <HAL_RCC_OscConfig+0xc0>
 80034ca:	4b76      	ldr	r3, [pc, #472]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a75      	ldr	r2, [pc, #468]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	4b73      	ldr	r3, [pc, #460]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a72      	ldr	r2, [pc, #456]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034e0:	6013      	str	r3, [r2, #0]
 80034e2:	e00b      	b.n	80034fc <HAL_RCC_OscConfig+0xd8>
 80034e4:	4b6f      	ldr	r3, [pc, #444]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a6e      	ldr	r2, [pc, #440]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	4b6c      	ldr	r3, [pc, #432]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a6b      	ldr	r2, [pc, #428]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80034f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d013      	beq.n	800352c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003504:	f7fe fd16 	bl	8001f34 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350a:	e008      	b.n	800351e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800350c:	f7fe fd12 	bl	8001f34 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b64      	cmp	r3, #100	@ 0x64
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e229      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351e:	4b61      	ldr	r3, [pc, #388]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d0f0      	beq.n	800350c <HAL_RCC_OscConfig+0xe8>
 800352a:	e014      	b.n	8003556 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800352c:	f7fe fd02 	bl	8001f34 <HAL_GetTick>
 8003530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003532:	e008      	b.n	8003546 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003534:	f7fe fcfe 	bl	8001f34 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	2b64      	cmp	r3, #100	@ 0x64
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e215      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003546:	4b57      	ldr	r3, [pc, #348]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1f0      	bne.n	8003534 <HAL_RCC_OscConfig+0x110>
 8003552:	e000      	b.n	8003556 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d069      	beq.n	8003636 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003562:	4b50      	ldr	r3, [pc, #320]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 030c 	and.w	r3, r3, #12
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00b      	beq.n	8003586 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800356e:	4b4d      	ldr	r3, [pc, #308]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
 8003576:	2b08      	cmp	r3, #8
 8003578:	d11c      	bne.n	80035b4 <HAL_RCC_OscConfig+0x190>
 800357a:	4b4a      	ldr	r3, [pc, #296]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d116      	bne.n	80035b4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003586:	4b47      	ldr	r3, [pc, #284]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d005      	beq.n	800359e <HAL_RCC_OscConfig+0x17a>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	2b01      	cmp	r3, #1
 8003598:	d001      	beq.n	800359e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e1e9      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359e:	4b41      	ldr	r3, [pc, #260]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	493d      	ldr	r1, [pc, #244]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035b2:	e040      	b.n	8003636 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d023      	beq.n	8003604 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035bc:	4b39      	ldr	r3, [pc, #228]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a38      	ldr	r2, [pc, #224]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035c2:	f043 0301 	orr.w	r3, r3, #1
 80035c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c8:	f7fe fcb4 	bl	8001f34 <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d0:	f7fe fcb0 	bl	8001f34 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e1c7      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e2:	4b30      	ldr	r3, [pc, #192]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d0f0      	beq.n	80035d0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ee:	4b2d      	ldr	r3, [pc, #180]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	4929      	ldr	r1, [pc, #164]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	600b      	str	r3, [r1, #0]
 8003602:	e018      	b.n	8003636 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003604:	4b27      	ldr	r3, [pc, #156]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a26      	ldr	r2, [pc, #152]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 800360a:	f023 0301 	bic.w	r3, r3, #1
 800360e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003610:	f7fe fc90 	bl	8001f34 <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003618:	f7fe fc8c 	bl	8001f34 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b02      	cmp	r3, #2
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e1a3      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800362a:	4b1e      	ldr	r3, [pc, #120]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1f0      	bne.n	8003618 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	2b00      	cmp	r3, #0
 8003640:	d038      	beq.n	80036b4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d019      	beq.n	800367e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800364a:	4b16      	ldr	r3, [pc, #88]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 800364c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800364e:	4a15      	ldr	r2, [pc, #84]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003650:	f043 0301 	orr.w	r3, r3, #1
 8003654:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003656:	f7fe fc6d 	bl	8001f34 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800365e:	f7fe fc69 	bl	8001f34 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e180      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003670:	4b0c      	ldr	r3, [pc, #48]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x23a>
 800367c:	e01a      	b.n	80036b4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800367e:	4b09      	ldr	r3, [pc, #36]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003682:	4a08      	ldr	r2, [pc, #32]	@ (80036a4 <HAL_RCC_OscConfig+0x280>)
 8003684:	f023 0301 	bic.w	r3, r3, #1
 8003688:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368a:	f7fe fc53 	bl	8001f34 <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003690:	e00a      	b.n	80036a8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003692:	f7fe fc4f 	bl	8001f34 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d903      	bls.n	80036a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e166      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
 80036a4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	4b92      	ldr	r3, [pc, #584]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80036aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1ee      	bne.n	8003692 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80a4 	beq.w	800380a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c2:	4b8c      	ldr	r3, [pc, #560]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10d      	bne.n	80036ea <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ce:	4b89      	ldr	r3, [pc, #548]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80036d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d2:	4a88      	ldr	r2, [pc, #544]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80036d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80036da:	4b86      	ldr	r3, [pc, #536]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	60bb      	str	r3, [r7, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036e6:	2301      	movs	r3, #1
 80036e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036ea:	4b83      	ldr	r3, [pc, #524]	@ (80038f8 <HAL_RCC_OscConfig+0x4d4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d118      	bne.n	8003728 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80036f6:	4b80      	ldr	r3, [pc, #512]	@ (80038f8 <HAL_RCC_OscConfig+0x4d4>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a7f      	ldr	r2, [pc, #508]	@ (80038f8 <HAL_RCC_OscConfig+0x4d4>)
 80036fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003702:	f7fe fc17 	bl	8001f34 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370a:	f7fe fc13 	bl	8001f34 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b64      	cmp	r3, #100	@ 0x64
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e12a      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800371c:	4b76      	ldr	r3, [pc, #472]	@ (80038f8 <HAL_RCC_OscConfig+0x4d4>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0f0      	beq.n	800370a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d106      	bne.n	800373e <HAL_RCC_OscConfig+0x31a>
 8003730:	4b70      	ldr	r3, [pc, #448]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003734:	4a6f      	ldr	r2, [pc, #444]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003736:	f043 0301 	orr.w	r3, r3, #1
 800373a:	6713      	str	r3, [r2, #112]	@ 0x70
 800373c:	e02d      	b.n	800379a <HAL_RCC_OscConfig+0x376>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x33c>
 8003746:	4b6b      	ldr	r3, [pc, #428]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374a:	4a6a      	ldr	r2, [pc, #424]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800374c:	f023 0301 	bic.w	r3, r3, #1
 8003750:	6713      	str	r3, [r2, #112]	@ 0x70
 8003752:	4b68      	ldr	r3, [pc, #416]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003756:	4a67      	ldr	r2, [pc, #412]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003758:	f023 0304 	bic.w	r3, r3, #4
 800375c:	6713      	str	r3, [r2, #112]	@ 0x70
 800375e:	e01c      	b.n	800379a <HAL_RCC_OscConfig+0x376>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	2b05      	cmp	r3, #5
 8003766:	d10c      	bne.n	8003782 <HAL_RCC_OscConfig+0x35e>
 8003768:	4b62      	ldr	r3, [pc, #392]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800376a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800376c:	4a61      	ldr	r2, [pc, #388]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800376e:	f043 0304 	orr.w	r3, r3, #4
 8003772:	6713      	str	r3, [r2, #112]	@ 0x70
 8003774:	4b5f      	ldr	r3, [pc, #380]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003778:	4a5e      	ldr	r2, [pc, #376]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800377a:	f043 0301 	orr.w	r3, r3, #1
 800377e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003780:	e00b      	b.n	800379a <HAL_RCC_OscConfig+0x376>
 8003782:	4b5c      	ldr	r3, [pc, #368]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003786:	4a5b      	ldr	r2, [pc, #364]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	6713      	str	r3, [r2, #112]	@ 0x70
 800378e:	4b59      	ldr	r3, [pc, #356]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003792:	4a58      	ldr	r2, [pc, #352]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003794:	f023 0304 	bic.w	r3, r3, #4
 8003798:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d015      	beq.n	80037ce <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a2:	f7fe fbc7 	bl	8001f34 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a8:	e00a      	b.n	80037c0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037aa:	f7fe fbc3 	bl	8001f34 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e0d8      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c0:	4b4c      	ldr	r3, [pc, #304]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0ee      	beq.n	80037aa <HAL_RCC_OscConfig+0x386>
 80037cc:	e014      	b.n	80037f8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ce:	f7fe fbb1 	bl	8001f34 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d4:	e00a      	b.n	80037ec <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037d6:	f7fe fbad 	bl	8001f34 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e0c2      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037ec:	4b41      	ldr	r3, [pc, #260]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80037ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1ee      	bne.n	80037d6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037f8:	7dfb      	ldrb	r3, [r7, #23]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d105      	bne.n	800380a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037fe:	4b3d      	ldr	r3, [pc, #244]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	4a3c      	ldr	r2, [pc, #240]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003808:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 80ae 	beq.w	8003970 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003814:	4b37      	ldr	r3, [pc, #220]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 030c 	and.w	r3, r3, #12
 800381c:	2b08      	cmp	r3, #8
 800381e:	d06d      	beq.n	80038fc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	2b02      	cmp	r3, #2
 8003826:	d14b      	bne.n	80038c0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003828:	4b32      	ldr	r3, [pc, #200]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a31      	ldr	r2, [pc, #196]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800382e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003832:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003834:	f7fe fb7e 	bl	8001f34 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383c:	f7fe fb7a 	bl	8001f34 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e091      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800384e:	4b29      	ldr	r3, [pc, #164]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69da      	ldr	r2, [r3, #28]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	019b      	lsls	r3, r3, #6
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	085b      	lsrs	r3, r3, #1
 8003872:	3b01      	subs	r3, #1
 8003874:	041b      	lsls	r3, r3, #16
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387c:	061b      	lsls	r3, r3, #24
 800387e:	431a      	orrs	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003884:	071b      	lsls	r3, r3, #28
 8003886:	491b      	ldr	r1, [pc, #108]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003888:	4313      	orrs	r3, r2
 800388a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800388c:	4b19      	ldr	r3, [pc, #100]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a18      	ldr	r2, [pc, #96]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 8003892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003898:	f7fe fb4c 	bl	8001f34 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a0:	f7fe fb48 	bl	8001f34 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e05f      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038b2:	4b10      	ldr	r3, [pc, #64]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0f0      	beq.n	80038a0 <HAL_RCC_OscConfig+0x47c>
 80038be:	e057      	b.n	8003970 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c0:	4b0c      	ldr	r3, [pc, #48]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a0b      	ldr	r2, [pc, #44]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80038c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038cc:	f7fe fb32 	bl	8001f34 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d4:	f7fe fb2e 	bl	8001f34 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e045      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e6:	4b03      	ldr	r3, [pc, #12]	@ (80038f4 <HAL_RCC_OscConfig+0x4d0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x4b0>
 80038f2:	e03d      	b.n	8003970 <HAL_RCC_OscConfig+0x54c>
 80038f4:	40023800 	.word	0x40023800
 80038f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80038fc:	4b1f      	ldr	r3, [pc, #124]	@ (800397c <HAL_RCC_OscConfig+0x558>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d030      	beq.n	800396c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003914:	429a      	cmp	r2, r3
 8003916:	d129      	bne.n	800396c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003922:	429a      	cmp	r2, r3
 8003924:	d122      	bne.n	800396c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800392c:	4013      	ands	r3, r2
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003932:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003934:	4293      	cmp	r3, r2
 8003936:	d119      	bne.n	800396c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003942:	085b      	lsrs	r3, r3, #1
 8003944:	3b01      	subs	r3, #1
 8003946:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003948:	429a      	cmp	r2, r3
 800394a:	d10f      	bne.n	800396c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003956:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003958:	429a      	cmp	r2, r3
 800395a:	d107      	bne.n	800396c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003966:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003968:	429a      	cmp	r2, r3
 800396a:	d001      	beq.n	8003970 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e000      	b.n	8003972 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40023800 	.word	0x40023800

08003980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800398a:	2300      	movs	r3, #0
 800398c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e0d0      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003998:	4b6a      	ldr	r3, [pc, #424]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 030f 	and.w	r3, r3, #15
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d910      	bls.n	80039c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a6:	4b67      	ldr	r3, [pc, #412]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f023 020f 	bic.w	r2, r3, #15
 80039ae:	4965      	ldr	r1, [pc, #404]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b6:	4b63      	ldr	r3, [pc, #396]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0b8      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d020      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039e0:	4b59      	ldr	r3, [pc, #356]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	4a58      	ldr	r2, [pc, #352]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 80039e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039f8:	4b53      	ldr	r3, [pc, #332]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	4a52      	ldr	r2, [pc, #328]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 80039fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a04:	4b50      	ldr	r3, [pc, #320]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	494d      	ldr	r1, [pc, #308]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d040      	beq.n	8003aa4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2a:	4b47      	ldr	r3, [pc, #284]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d115      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e07f      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d107      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a42:	4b41      	ldr	r3, [pc, #260]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d109      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e073      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a52:	4b3d      	ldr	r3, [pc, #244]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e06b      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a62:	4b39      	ldr	r3, [pc, #228]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f023 0203 	bic.w	r2, r3, #3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	4936      	ldr	r1, [pc, #216]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a74:	f7fe fa5e 	bl	8001f34 <HAL_GetTick>
 8003a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a7c:	f7fe fa5a 	bl	8001f34 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e053      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a92:	4b2d      	ldr	r3, [pc, #180]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 020c 	and.w	r2, r3, #12
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d1eb      	bne.n	8003a7c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b27      	ldr	r3, [pc, #156]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 030f 	and.w	r3, r3, #15
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d210      	bcs.n	8003ad4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b24      	ldr	r3, [pc, #144]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 020f 	bic.w	r2, r3, #15
 8003aba:	4922      	ldr	r1, [pc, #136]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac2:	4b20      	ldr	r3, [pc, #128]	@ (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e032      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ae0:	4b19      	ldr	r3, [pc, #100]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	4916      	ldr	r1, [pc, #88]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d009      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003afe:	4b12      	ldr	r3, [pc, #72]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	490e      	ldr	r1, [pc, #56]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b12:	f000 f821 	bl	8003b58 <HAL_RCC_GetSysClockFreq>
 8003b16:	4602      	mov	r2, r0
 8003b18:	4b0b      	ldr	r3, [pc, #44]	@ (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	490a      	ldr	r1, [pc, #40]	@ (8003b4c <HAL_RCC_ClockConfig+0x1cc>)
 8003b24:	5ccb      	ldrb	r3, [r1, r3]
 8003b26:	fa22 f303 	lsr.w	r3, r2, r3
 8003b2a:	4a09      	ldr	r2, [pc, #36]	@ (8003b50 <HAL_RCC_ClockConfig+0x1d0>)
 8003b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b2e:	4b09      	ldr	r3, [pc, #36]	@ (8003b54 <HAL_RCC_ClockConfig+0x1d4>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7fe f9ba 	bl	8001eac <HAL_InitTick>

  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	40023c00 	.word	0x40023c00
 8003b48:	40023800 	.word	0x40023800
 8003b4c:	08007e58 	.word	0x08007e58
 8003b50:	20000000 	.word	0x20000000
 8003b54:	20000004 	.word	0x20000004

08003b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b5c:	b090      	sub	sp, #64	@ 0x40
 8003b5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003b60:	2300      	movs	r3, #0
 8003b62:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b64:	2300      	movs	r3, #0
 8003b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b68:	2300      	movs	r3, #0
 8003b6a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b70:	4b59      	ldr	r3, [pc, #356]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 030c 	and.w	r3, r3, #12
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d00d      	beq.n	8003b98 <HAL_RCC_GetSysClockFreq+0x40>
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	f200 80a1 	bhi.w	8003cc4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d002      	beq.n	8003b8c <HAL_RCC_GetSysClockFreq+0x34>
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d003      	beq.n	8003b92 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b8a:	e09b      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b8c:	4b53      	ldr	r3, [pc, #332]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0x184>)
 8003b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b90:	e09b      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b92:	4b53      	ldr	r3, [pc, #332]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b94:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b96:	e098      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b98:	4b4f      	ldr	r3, [pc, #316]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ba0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003ba2:	4b4d      	ldr	r3, [pc, #308]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d028      	beq.n	8003c00 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bae:	4b4a      	ldr	r3, [pc, #296]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	099b      	lsrs	r3, r3, #6
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	623b      	str	r3, [r7, #32]
 8003bb8:	627a      	str	r2, [r7, #36]	@ 0x24
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	4b47      	ldr	r3, [pc, #284]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003bc4:	fb03 f201 	mul.w	r2, r3, r1
 8003bc8:	2300      	movs	r3, #0
 8003bca:	fb00 f303 	mul.w	r3, r0, r3
 8003bce:	4413      	add	r3, r2
 8003bd0:	4a43      	ldr	r2, [pc, #268]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003bd2:	fba0 1202 	umull	r1, r2, r0, r2
 8003bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bd8:	460a      	mov	r2, r1
 8003bda:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003bdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bde:	4413      	add	r3, r2
 8003be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be4:	2200      	movs	r2, #0
 8003be6:	61bb      	str	r3, [r7, #24]
 8003be8:	61fa      	str	r2, [r7, #28]
 8003bea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003bf2:	f7fc fb7d 	bl	80002f0 <__aeabi_uldivmod>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bfe:	e053      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c00:	4b35      	ldr	r3, [pc, #212]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	099b      	lsrs	r3, r3, #6
 8003c06:	2200      	movs	r2, #0
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	617a      	str	r2, [r7, #20]
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003c12:	f04f 0b00 	mov.w	fp, #0
 8003c16:	4652      	mov	r2, sl
 8003c18:	465b      	mov	r3, fp
 8003c1a:	f04f 0000 	mov.w	r0, #0
 8003c1e:	f04f 0100 	mov.w	r1, #0
 8003c22:	0159      	lsls	r1, r3, #5
 8003c24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c28:	0150      	lsls	r0, r2, #5
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	ebb2 080a 	subs.w	r8, r2, sl
 8003c32:	eb63 090b 	sbc.w	r9, r3, fp
 8003c36:	f04f 0200 	mov.w	r2, #0
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003c42:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003c46:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003c4a:	ebb2 0408 	subs.w	r4, r2, r8
 8003c4e:	eb63 0509 	sbc.w	r5, r3, r9
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	00eb      	lsls	r3, r5, #3
 8003c5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c60:	00e2      	lsls	r2, r4, #3
 8003c62:	4614      	mov	r4, r2
 8003c64:	461d      	mov	r5, r3
 8003c66:	eb14 030a 	adds.w	r3, r4, sl
 8003c6a:	603b      	str	r3, [r7, #0]
 8003c6c:	eb45 030b 	adc.w	r3, r5, fp
 8003c70:	607b      	str	r3, [r7, #4]
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c7e:	4629      	mov	r1, r5
 8003c80:	028b      	lsls	r3, r1, #10
 8003c82:	4621      	mov	r1, r4
 8003c84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c88:	4621      	mov	r1, r4
 8003c8a:	028a      	lsls	r2, r1, #10
 8003c8c:	4610      	mov	r0, r2
 8003c8e:	4619      	mov	r1, r3
 8003c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c92:	2200      	movs	r2, #0
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	60fa      	str	r2, [r7, #12]
 8003c98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c9c:	f7fc fb28 	bl	80002f0 <__aeabi_uldivmod>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	0c1b      	lsrs	r3, r3, #16
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003cb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cc2:	e002      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cc4:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0x184>)
 8003cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3740      	adds	r7, #64	@ 0x40
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	00f42400 	.word	0x00f42400
 8003ce0:	017d7840 	.word	0x017d7840

08003ce4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ce8:	4b03      	ldr	r3, [pc, #12]	@ (8003cf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	20000000 	.word	0x20000000

08003cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d00:	f7ff fff0 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b05      	ldr	r3, [pc, #20]	@ (8003d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	0a9b      	lsrs	r3, r3, #10
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4903      	ldr	r1, [pc, #12]	@ (8003d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	08007e68 	.word	0x08007e68

08003d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d28:	f7ff ffdc 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	4b05      	ldr	r3, [pc, #20]	@ (8003d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	0b5b      	lsrs	r3, r3, #13
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	4903      	ldr	r1, [pc, #12]	@ (8003d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3a:	5ccb      	ldrb	r3, [r1, r3]
 8003d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40023800 	.word	0x40023800
 8003d48:	08007e68 	.word	0x08007e68

08003d4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b088      	sub	sp, #32
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003d54:	2300      	movs	r3, #0
 8003d56:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003d60:	2300      	movs	r3, #0
 8003d62:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d012      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d74:	4b69      	ldr	r3, [pc, #420]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a68      	ldr	r2, [pc, #416]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d7a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003d7e:	6093      	str	r3, [r2, #8]
 8003d80:	4b66      	ldr	r3, [pc, #408]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d88:	4964      	ldr	r1, [pc, #400]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003d96:	2301      	movs	r3, #1
 8003d98:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d017      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003da6:	4b5d      	ldr	r3, [pc, #372]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003da8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003dac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db4:	4959      	ldr	r1, [pc, #356]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dc4:	d101      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d017      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003de2:	4b4e      	ldr	r3, [pc, #312]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003de8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	494a      	ldr	r1, [pc, #296]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e00:	d101      	bne.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003e02:	2301      	movs	r3, #1
 8003e04:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0320 	and.w	r3, r3, #32
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 808b 	beq.w	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e30:	4b3a      	ldr	r3, [pc, #232]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	4a39      	ldr	r2, [pc, #228]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e3c:	4b37      	ldr	r3, [pc, #220]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e48:	4b35      	ldr	r3, [pc, #212]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a34      	ldr	r2, [pc, #208]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e54:	f7fe f86e 	bl	8001f34 <HAL_GetTick>
 8003e58:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5c:	f7fe f86a 	bl	8001f34 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	@ 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e38f      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0f0      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e7a:	4b28      	ldr	r3, [pc, #160]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e82:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d035      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d02e      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e98:	4b20      	ldr	r3, [pc, #128]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ea0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eac:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003eae:	4b1b      	ldr	r3, [pc, #108]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eb2:	4a1a      	ldr	r2, [pc, #104]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003eba:	4a18      	ldr	r2, [pc, #96]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ec0:	4b16      	ldr	r3, [pc, #88]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d114      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ecc:	f7fe f832 	bl	8001f34 <HAL_GetTick>
 8003ed0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed2:	e00a      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ed4:	f7fe f82e 	bl	8001f34 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e351      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eea:	4b0c      	ldr	r3, [pc, #48]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0ee      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003efe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f02:	d111      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003f04:	4b05      	ldr	r3, [pc, #20]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f10:	4b04      	ldr	r3, [pc, #16]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003f12:	400b      	ands	r3, r1
 8003f14:	4901      	ldr	r1, [pc, #4]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	608b      	str	r3, [r1, #8]
 8003f1a:	e00b      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	40007000 	.word	0x40007000
 8003f24:	0ffffcff 	.word	0x0ffffcff
 8003f28:	4bac      	ldr	r3, [pc, #688]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	4aab      	ldr	r2, [pc, #684]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f2e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003f32:	6093      	str	r3, [r2, #8]
 8003f34:	4ba9      	ldr	r3, [pc, #676]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f40:	49a6      	ldr	r1, [pc, #664]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0310 	and.w	r3, r3, #16
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d010      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f52:	4ba2      	ldr	r3, [pc, #648]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f58:	4aa0      	ldr	r2, [pc, #640]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003f62:	4b9e      	ldr	r3, [pc, #632]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f64:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6c:	499b      	ldr	r1, [pc, #620]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00a      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f80:	4b96      	ldr	r3, [pc, #600]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f86:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f8e:	4993      	ldr	r1, [pc, #588]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00a      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fa2:	4b8e      	ldr	r3, [pc, #568]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fb0:	498a      	ldr	r1, [pc, #552]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00a      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fc4:	4b85      	ldr	r3, [pc, #532]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fd2:	4982      	ldr	r1, [pc, #520]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003fe6:	4b7d      	ldr	r3, [pc, #500]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff4:	4979      	ldr	r1, [pc, #484]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004008:	4b74      	ldr	r3, [pc, #464]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800400e:	f023 0203 	bic.w	r2, r3, #3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004016:	4971      	ldr	r1, [pc, #452]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800402a:	4b6c      	ldr	r3, [pc, #432]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800402c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004030:	f023 020c 	bic.w	r2, r3, #12
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004038:	4968      	ldr	r1, [pc, #416]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800403a:	4313      	orrs	r3, r2
 800403c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800404c:	4b63      	ldr	r3, [pc, #396]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004052:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800405a:	4960      	ldr	r1, [pc, #384]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800406e:	4b5b      	ldr	r3, [pc, #364]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004074:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800407c:	4957      	ldr	r1, [pc, #348]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004090:	4b52      	ldr	r3, [pc, #328]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004096:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800409e:	494f      	ldr	r1, [pc, #316]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80040b2:	4b4a      	ldr	r3, [pc, #296]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c0:	4946      	ldr	r1, [pc, #280]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80040d4:	4b41      	ldr	r3, [pc, #260]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040da:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e2:	493e      	ldr	r1, [pc, #248]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80040f6:	4b39      	ldr	r3, [pc, #228]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004104:	4935      	ldr	r1, [pc, #212]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004118:	4b30      	ldr	r3, [pc, #192]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800411a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800411e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004126:	492d      	ldr	r1, [pc, #180]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d011      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800413a:	4b28      	ldr	r3, [pc, #160]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800413c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004140:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004148:	4924      	ldr	r1, [pc, #144]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004154:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004158:	d101      	bne.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800415a:	2301      	movs	r3, #1
 800415c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0308 	and.w	r3, r3, #8
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800416a:	2301      	movs	r3, #1
 800416c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800417a:	4b18      	ldr	r3, [pc, #96]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800417c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004180:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004188:	4914      	ldr	r1, [pc, #80]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800418a:	4313      	orrs	r3, r2
 800418c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00b      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800419c:	4b0f      	ldr	r3, [pc, #60]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041ac:	490b      	ldr	r1, [pc, #44]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00f      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80041c0:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041d0:	4902      	ldr	r1, [pc, #8]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80041d8:	e002      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80041da:	bf00      	nop
 80041dc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00b      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041ec:	4b8a      	ldr	r3, [pc, #552]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041fc:	4986      	ldr	r1, [pc, #536]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00b      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004210:	4b81      	ldr	r3, [pc, #516]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004216:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004220:	497d      	ldr	r1, [pc, #500]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d006      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	f000 80d6 	beq.w	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800423c:	4b76      	ldr	r3, [pc, #472]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a75      	ldr	r2, [pc, #468]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004242:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004246:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004248:	f7fd fe74 	bl	8001f34 <HAL_GetTick>
 800424c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004250:	f7fd fe70 	bl	8001f34 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b64      	cmp	r3, #100	@ 0x64
 800425c:	d901      	bls.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e195      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004262:	4b6d      	ldr	r3, [pc, #436]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1f0      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d021      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x572>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427e:	2b00      	cmp	r3, #0
 8004280:	d11d      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004282:	4b65      	ldr	r3, [pc, #404]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004284:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004288:	0c1b      	lsrs	r3, r3, #16
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004290:	4b61      	ldr	r3, [pc, #388]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004292:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004296:	0e1b      	lsrs	r3, r3, #24
 8004298:	f003 030f 	and.w	r3, r3, #15
 800429c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	019a      	lsls	r2, r3, #6
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	041b      	lsls	r3, r3, #16
 80042a8:	431a      	orrs	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	061b      	lsls	r3, r3, #24
 80042ae:	431a      	orrs	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	071b      	lsls	r3, r3, #28
 80042b6:	4958      	ldr	r1, [pc, #352]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d004      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042d2:	d00a      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d02e      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042e8:	d129      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80042ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042f0:	0c1b      	lsrs	r3, r3, #16
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042f8:	4b47      	ldr	r3, [pc, #284]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042fe:	0f1b      	lsrs	r3, r3, #28
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	019a      	lsls	r2, r3, #6
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	041b      	lsls	r3, r3, #16
 8004310:	431a      	orrs	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	061b      	lsls	r3, r3, #24
 8004318:	431a      	orrs	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	071b      	lsls	r3, r3, #28
 800431e:	493e      	ldr	r1, [pc, #248]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004326:	4b3c      	ldr	r3, [pc, #240]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004328:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800432c:	f023 021f 	bic.w	r2, r3, #31
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	3b01      	subs	r3, #1
 8004336:	4938      	ldr	r1, [pc, #224]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004338:	4313      	orrs	r3, r2
 800433a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d01d      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800434a:	4b33      	ldr	r3, [pc, #204]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800434c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004350:	0e1b      	lsrs	r3, r3, #24
 8004352:	f003 030f 	and.w	r3, r3, #15
 8004356:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004358:	4b2f      	ldr	r3, [pc, #188]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800435a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800435e:	0f1b      	lsrs	r3, r3, #28
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	019a      	lsls	r2, r3, #6
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	041b      	lsls	r3, r3, #16
 8004372:	431a      	orrs	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	061b      	lsls	r3, r3, #24
 8004378:	431a      	orrs	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	071b      	lsls	r3, r3, #28
 800437e:	4926      	ldr	r1, [pc, #152]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004380:	4313      	orrs	r3, r2
 8004382:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d011      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	019a      	lsls	r2, r3, #6
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	041b      	lsls	r3, r3, #16
 800439e:	431a      	orrs	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	061b      	lsls	r3, r3, #24
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	071b      	lsls	r3, r3, #28
 80043ae:	491a      	ldr	r1, [pc, #104]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043b6:	4b18      	ldr	r3, [pc, #96]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a17      	ldr	r2, [pc, #92]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c2:	f7fd fdb7 	bl	8001f34 <HAL_GetTick>
 80043c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043c8:	e008      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043ca:	f7fd fdb3 	bl	8001f34 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b64      	cmp	r3, #100	@ 0x64
 80043d6:	d901      	bls.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e0d8      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	f040 80ce 	bne.w	800458c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80043f0:	4b09      	ldr	r3, [pc, #36]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a08      	ldr	r2, [pc, #32]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043fc:	f7fd fd9a 	bl	8001f34 <HAL_GetTick>
 8004400:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004402:	e00b      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004404:	f7fd fd96 	bl	8001f34 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	2b64      	cmp	r3, #100	@ 0x64
 8004410:	d904      	bls.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e0bb      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800441c:	4b5e      	ldr	r3, [pc, #376]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004424:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004428:	d0ec      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800443a:	2b00      	cmp	r3, #0
 800443c:	d009      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004446:	2b00      	cmp	r3, #0
 8004448:	d02e      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	2b00      	cmp	r3, #0
 8004450:	d12a      	bne.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004452:	4b51      	ldr	r3, [pc, #324]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004458:	0c1b      	lsrs	r3, r3, #16
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004460:	4b4d      	ldr	r3, [pc, #308]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004466:	0f1b      	lsrs	r3, r3, #28
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	019a      	lsls	r2, r3, #6
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	041b      	lsls	r3, r3, #16
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	061b      	lsls	r3, r3, #24
 8004480:	431a      	orrs	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	071b      	lsls	r3, r3, #28
 8004486:	4944      	ldr	r1, [pc, #272]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004488:	4313      	orrs	r3, r2
 800448a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800448e:	4b42      	ldr	r3, [pc, #264]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004490:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004494:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449c:	3b01      	subs	r3, #1
 800449e:	021b      	lsls	r3, r3, #8
 80044a0:	493d      	ldr	r1, [pc, #244]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d022      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044bc:	d11d      	bne.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80044be:	4b36      	ldr	r3, [pc, #216]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c4:	0e1b      	lsrs	r3, r3, #24
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044cc:	4b32      	ldr	r3, [pc, #200]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	0f1b      	lsrs	r3, r3, #28
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	019a      	lsls	r2, r3, #6
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	041b      	lsls	r3, r3, #16
 80044e6:	431a      	orrs	r2, r3
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	061b      	lsls	r3, r3, #24
 80044ec:	431a      	orrs	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	071b      	lsls	r3, r3, #28
 80044f2:	4929      	ldr	r1, [pc, #164]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d028      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004506:	4b24      	ldr	r3, [pc, #144]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800450c:	0e1b      	lsrs	r3, r3, #24
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004514:	4b20      	ldr	r3, [pc, #128]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451a:	0c1b      	lsrs	r3, r3, #16
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	019a      	lsls	r2, r3, #6
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	041b      	lsls	r3, r3, #16
 800452c:	431a      	orrs	r2, r3
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	061b      	lsls	r3, r3, #24
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	071b      	lsls	r3, r3, #28
 800453a:	4917      	ldr	r1, [pc, #92]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004542:	4b15      	ldr	r3, [pc, #84]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004548:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004550:	4911      	ldr	r1, [pc, #68]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004552:	4313      	orrs	r3, r2
 8004554:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004558:	4b0f      	ldr	r3, [pc, #60]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a0e      	ldr	r2, [pc, #56]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800455e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004562:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004564:	f7fd fce6 	bl	8001f34 <HAL_GetTick>
 8004568:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800456a:	e008      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800456c:	f7fd fce2 	bl	8001f34 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b64      	cmp	r3, #100	@ 0x64
 8004578:	d901      	bls.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e007      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800457e:	4b06      	ldr	r3, [pc, #24]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800458a:	d1ef      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3720      	adds	r7, #32
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40023800 	.word	0x40023800

0800459c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e040      	b.n	8004630 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fd fa06 	bl	80019d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2224      	movs	r2, #36	@ 0x24
 80045c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0201 	bic.w	r2, r2, #1
 80045d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 fbde 	bl	8004da4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f977 	bl	80048dc <UART_SetConfig>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d101      	bne.n	80045f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e01b      	b.n	8004630 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004606:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689a      	ldr	r2, [r3, #8]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004616:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 fc5d 	bl	8004ee8 <UART_CheckIdleState>
 800462e:	4603      	mov	r3, r0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b08a      	sub	sp, #40	@ 0x28
 800463c:	af02      	add	r7, sp, #8
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	603b      	str	r3, [r7, #0]
 8004644:	4613      	mov	r3, r2
 8004646:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800464c:	2b20      	cmp	r3, #32
 800464e:	d177      	bne.n	8004740 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <HAL_UART_Transmit+0x24>
 8004656:	88fb      	ldrh	r3, [r7, #6]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e070      	b.n	8004742 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2221      	movs	r2, #33	@ 0x21
 800466c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800466e:	f7fd fc61 	bl	8001f34 <HAL_GetTick>
 8004672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	88fa      	ldrh	r2, [r7, #6]
 8004678:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	88fa      	ldrh	r2, [r7, #6]
 8004680:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468c:	d108      	bne.n	80046a0 <HAL_UART_Transmit+0x68>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d104      	bne.n	80046a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	61bb      	str	r3, [r7, #24]
 800469e:	e003      	b.n	80046a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046a4:	2300      	movs	r3, #0
 80046a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046a8:	e02f      	b.n	800470a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	2200      	movs	r2, #0
 80046b2:	2180      	movs	r1, #128	@ 0x80
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f000 fcbf 	bl	8005038 <UART_WaitOnFlagUntilTimeout>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d004      	beq.n	80046ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e03b      	b.n	8004742 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10b      	bne.n	80046e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	461a      	mov	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046de:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	3302      	adds	r3, #2
 80046e4:	61bb      	str	r3, [r7, #24]
 80046e6:	e007      	b.n	80046f8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	781a      	ldrb	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	3301      	adds	r3, #1
 80046f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80046fe:	b29b      	uxth	r3, r3
 8004700:	3b01      	subs	r3, #1
 8004702:	b29a      	uxth	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1c9      	bne.n	80046aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2200      	movs	r2, #0
 800471e:	2140      	movs	r1, #64	@ 0x40
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f000 fc89 	bl	8005038 <UART_WaitOnFlagUntilTimeout>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e005      	b.n	8004742 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2220      	movs	r2, #32
 800473a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800473c:	2300      	movs	r3, #0
 800473e:	e000      	b.n	8004742 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004740:	2302      	movs	r3, #2
  }
}
 8004742:	4618      	mov	r0, r3
 8004744:	3720      	adds	r7, #32
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b08a      	sub	sp, #40	@ 0x28
 800474e:	af02      	add	r7, sp, #8
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	60b9      	str	r1, [r7, #8]
 8004754:	603b      	str	r3, [r7, #0]
 8004756:	4613      	mov	r3, r2
 8004758:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004760:	2b20      	cmp	r3, #32
 8004762:	f040 80b5 	bne.w	80048d0 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d002      	beq.n	8004772 <HAL_UART_Receive+0x28>
 800476c:	88fb      	ldrh	r3, [r7, #6]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e0ad      	b.n	80048d2 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2222      	movs	r2, #34	@ 0x22
 8004782:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800478c:	f7fd fbd2 	bl	8001f34 <HAL_GetTick>
 8004790:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	88fa      	ldrh	r2, [r7, #6]
 8004796:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	88fa      	ldrh	r2, [r7, #6]
 800479e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047aa:	d10e      	bne.n	80047ca <HAL_UART_Receive+0x80>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d105      	bne.n	80047c0 <HAL_UART_Receive+0x76>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80047ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80047be:	e02d      	b.n	800481c <HAL_UART_Receive+0xd2>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	22ff      	movs	r2, #255	@ 0xff
 80047c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80047c8:	e028      	b.n	800481c <HAL_UART_Receive+0xd2>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10d      	bne.n	80047ee <HAL_UART_Receive+0xa4>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d104      	bne.n	80047e4 <HAL_UART_Receive+0x9a>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	22ff      	movs	r2, #255	@ 0xff
 80047de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80047e2:	e01b      	b.n	800481c <HAL_UART_Receive+0xd2>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	227f      	movs	r2, #127	@ 0x7f
 80047e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80047ec:	e016      	b.n	800481c <HAL_UART_Receive+0xd2>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047f6:	d10d      	bne.n	8004814 <HAL_UART_Receive+0xca>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d104      	bne.n	800480a <HAL_UART_Receive+0xc0>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	227f      	movs	r2, #127	@ 0x7f
 8004804:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004808:	e008      	b.n	800481c <HAL_UART_Receive+0xd2>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	223f      	movs	r2, #63	@ 0x3f
 800480e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004812:	e003      	b.n	800481c <HAL_UART_Receive+0xd2>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004822:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800482c:	d108      	bne.n	8004840 <HAL_UART_Receive+0xf6>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d104      	bne.n	8004840 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004836:	2300      	movs	r3, #0
 8004838:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	61bb      	str	r3, [r7, #24]
 800483e:	e003      	b.n	8004848 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004844:	2300      	movs	r3, #0
 8004846:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004848:	e036      	b.n	80048b8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2200      	movs	r2, #0
 8004852:	2120      	movs	r1, #32
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 fbef 	bl	8005038 <UART_WaitOnFlagUntilTimeout>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2220      	movs	r2, #32
 8004864:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e032      	b.n	80048d2 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10c      	bne.n	800488c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	b29a      	uxth	r2, r3
 800487a:	8a7b      	ldrh	r3, [r7, #18]
 800487c:	4013      	ands	r3, r2
 800487e:	b29a      	uxth	r2, r3
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	3302      	adds	r3, #2
 8004888:	61bb      	str	r3, [r7, #24]
 800488a:	e00c      	b.n	80048a6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	b2da      	uxtb	r2, r3
 8004894:	8a7b      	ldrh	r3, [r7, #18]
 8004896:	b2db      	uxtb	r3, r3
 8004898:	4013      	ands	r3, r2
 800489a:	b2da      	uxtb	r2, r3
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	3301      	adds	r3, #1
 80048a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3b01      	subs	r3, #1
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048be:	b29b      	uxth	r3, r3
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1c2      	bne.n	800484a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	e000      	b.n	80048d2 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80048d0:	2302      	movs	r3, #2
  }
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3720      	adds	r7, #32
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048e4:	2300      	movs	r3, #0
 80048e6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	431a      	orrs	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	4ba6      	ldr	r3, [pc, #664]	@ (8004ba0 <UART_SetConfig+0x2c4>)
 8004908:	4013      	ands	r3, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	6979      	ldr	r1, [r7, #20]
 8004910:	430b      	orrs	r3, r1
 8004912:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	68da      	ldr	r2, [r3, #12]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	430a      	orrs	r2, r1
 8004928:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	697a      	ldr	r2, [r7, #20]
 8004936:	4313      	orrs	r3, r2
 8004938:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	430a      	orrs	r2, r1
 800494c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a94      	ldr	r2, [pc, #592]	@ (8004ba4 <UART_SetConfig+0x2c8>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d120      	bne.n	800499a <UART_SetConfig+0xbe>
 8004958:	4b93      	ldr	r3, [pc, #588]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 800495a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	2b03      	cmp	r3, #3
 8004964:	d816      	bhi.n	8004994 <UART_SetConfig+0xb8>
 8004966:	a201      	add	r2, pc, #4	@ (adr r2, 800496c <UART_SetConfig+0x90>)
 8004968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496c:	0800497d 	.word	0x0800497d
 8004970:	08004989 	.word	0x08004989
 8004974:	08004983 	.word	0x08004983
 8004978:	0800498f 	.word	0x0800498f
 800497c:	2301      	movs	r3, #1
 800497e:	77fb      	strb	r3, [r7, #31]
 8004980:	e150      	b.n	8004c24 <UART_SetConfig+0x348>
 8004982:	2302      	movs	r3, #2
 8004984:	77fb      	strb	r3, [r7, #31]
 8004986:	e14d      	b.n	8004c24 <UART_SetConfig+0x348>
 8004988:	2304      	movs	r3, #4
 800498a:	77fb      	strb	r3, [r7, #31]
 800498c:	e14a      	b.n	8004c24 <UART_SetConfig+0x348>
 800498e:	2308      	movs	r3, #8
 8004990:	77fb      	strb	r3, [r7, #31]
 8004992:	e147      	b.n	8004c24 <UART_SetConfig+0x348>
 8004994:	2310      	movs	r3, #16
 8004996:	77fb      	strb	r3, [r7, #31]
 8004998:	e144      	b.n	8004c24 <UART_SetConfig+0x348>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a83      	ldr	r2, [pc, #524]	@ (8004bac <UART_SetConfig+0x2d0>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d132      	bne.n	8004a0a <UART_SetConfig+0x12e>
 80049a4:	4b80      	ldr	r3, [pc, #512]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 80049a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049aa:	f003 030c 	and.w	r3, r3, #12
 80049ae:	2b0c      	cmp	r3, #12
 80049b0:	d828      	bhi.n	8004a04 <UART_SetConfig+0x128>
 80049b2:	a201      	add	r2, pc, #4	@ (adr r2, 80049b8 <UART_SetConfig+0xdc>)
 80049b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b8:	080049ed 	.word	0x080049ed
 80049bc:	08004a05 	.word	0x08004a05
 80049c0:	08004a05 	.word	0x08004a05
 80049c4:	08004a05 	.word	0x08004a05
 80049c8:	080049f9 	.word	0x080049f9
 80049cc:	08004a05 	.word	0x08004a05
 80049d0:	08004a05 	.word	0x08004a05
 80049d4:	08004a05 	.word	0x08004a05
 80049d8:	080049f3 	.word	0x080049f3
 80049dc:	08004a05 	.word	0x08004a05
 80049e0:	08004a05 	.word	0x08004a05
 80049e4:	08004a05 	.word	0x08004a05
 80049e8:	080049ff 	.word	0x080049ff
 80049ec:	2300      	movs	r3, #0
 80049ee:	77fb      	strb	r3, [r7, #31]
 80049f0:	e118      	b.n	8004c24 <UART_SetConfig+0x348>
 80049f2:	2302      	movs	r3, #2
 80049f4:	77fb      	strb	r3, [r7, #31]
 80049f6:	e115      	b.n	8004c24 <UART_SetConfig+0x348>
 80049f8:	2304      	movs	r3, #4
 80049fa:	77fb      	strb	r3, [r7, #31]
 80049fc:	e112      	b.n	8004c24 <UART_SetConfig+0x348>
 80049fe:	2308      	movs	r3, #8
 8004a00:	77fb      	strb	r3, [r7, #31]
 8004a02:	e10f      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a04:	2310      	movs	r3, #16
 8004a06:	77fb      	strb	r3, [r7, #31]
 8004a08:	e10c      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a68      	ldr	r2, [pc, #416]	@ (8004bb0 <UART_SetConfig+0x2d4>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d120      	bne.n	8004a56 <UART_SetConfig+0x17a>
 8004a14:	4b64      	ldr	r3, [pc, #400]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 8004a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a1e:	2b30      	cmp	r3, #48	@ 0x30
 8004a20:	d013      	beq.n	8004a4a <UART_SetConfig+0x16e>
 8004a22:	2b30      	cmp	r3, #48	@ 0x30
 8004a24:	d814      	bhi.n	8004a50 <UART_SetConfig+0x174>
 8004a26:	2b20      	cmp	r3, #32
 8004a28:	d009      	beq.n	8004a3e <UART_SetConfig+0x162>
 8004a2a:	2b20      	cmp	r3, #32
 8004a2c:	d810      	bhi.n	8004a50 <UART_SetConfig+0x174>
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d002      	beq.n	8004a38 <UART_SetConfig+0x15c>
 8004a32:	2b10      	cmp	r3, #16
 8004a34:	d006      	beq.n	8004a44 <UART_SetConfig+0x168>
 8004a36:	e00b      	b.n	8004a50 <UART_SetConfig+0x174>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	77fb      	strb	r3, [r7, #31]
 8004a3c:	e0f2      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	77fb      	strb	r3, [r7, #31]
 8004a42:	e0ef      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a44:	2304      	movs	r3, #4
 8004a46:	77fb      	strb	r3, [r7, #31]
 8004a48:	e0ec      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a4a:	2308      	movs	r3, #8
 8004a4c:	77fb      	strb	r3, [r7, #31]
 8004a4e:	e0e9      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a50:	2310      	movs	r3, #16
 8004a52:	77fb      	strb	r3, [r7, #31]
 8004a54:	e0e6      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a56      	ldr	r2, [pc, #344]	@ (8004bb4 <UART_SetConfig+0x2d8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d120      	bne.n	8004aa2 <UART_SetConfig+0x1c6>
 8004a60:	4b51      	ldr	r3, [pc, #324]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 8004a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a6c:	d013      	beq.n	8004a96 <UART_SetConfig+0x1ba>
 8004a6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a70:	d814      	bhi.n	8004a9c <UART_SetConfig+0x1c0>
 8004a72:	2b80      	cmp	r3, #128	@ 0x80
 8004a74:	d009      	beq.n	8004a8a <UART_SetConfig+0x1ae>
 8004a76:	2b80      	cmp	r3, #128	@ 0x80
 8004a78:	d810      	bhi.n	8004a9c <UART_SetConfig+0x1c0>
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <UART_SetConfig+0x1a8>
 8004a7e:	2b40      	cmp	r3, #64	@ 0x40
 8004a80:	d006      	beq.n	8004a90 <UART_SetConfig+0x1b4>
 8004a82:	e00b      	b.n	8004a9c <UART_SetConfig+0x1c0>
 8004a84:	2300      	movs	r3, #0
 8004a86:	77fb      	strb	r3, [r7, #31]
 8004a88:	e0cc      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	77fb      	strb	r3, [r7, #31]
 8004a8e:	e0c9      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a90:	2304      	movs	r3, #4
 8004a92:	77fb      	strb	r3, [r7, #31]
 8004a94:	e0c6      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a96:	2308      	movs	r3, #8
 8004a98:	77fb      	strb	r3, [r7, #31]
 8004a9a:	e0c3      	b.n	8004c24 <UART_SetConfig+0x348>
 8004a9c:	2310      	movs	r3, #16
 8004a9e:	77fb      	strb	r3, [r7, #31]
 8004aa0:	e0c0      	b.n	8004c24 <UART_SetConfig+0x348>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a44      	ldr	r2, [pc, #272]	@ (8004bb8 <UART_SetConfig+0x2dc>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d125      	bne.n	8004af8 <UART_SetConfig+0x21c>
 8004aac:	4b3e      	ldr	r3, [pc, #248]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 8004aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aba:	d017      	beq.n	8004aec <UART_SetConfig+0x210>
 8004abc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ac0:	d817      	bhi.n	8004af2 <UART_SetConfig+0x216>
 8004ac2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ac6:	d00b      	beq.n	8004ae0 <UART_SetConfig+0x204>
 8004ac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004acc:	d811      	bhi.n	8004af2 <UART_SetConfig+0x216>
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <UART_SetConfig+0x1fe>
 8004ad2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad6:	d006      	beq.n	8004ae6 <UART_SetConfig+0x20a>
 8004ad8:	e00b      	b.n	8004af2 <UART_SetConfig+0x216>
 8004ada:	2300      	movs	r3, #0
 8004adc:	77fb      	strb	r3, [r7, #31]
 8004ade:	e0a1      	b.n	8004c24 <UART_SetConfig+0x348>
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	77fb      	strb	r3, [r7, #31]
 8004ae4:	e09e      	b.n	8004c24 <UART_SetConfig+0x348>
 8004ae6:	2304      	movs	r3, #4
 8004ae8:	77fb      	strb	r3, [r7, #31]
 8004aea:	e09b      	b.n	8004c24 <UART_SetConfig+0x348>
 8004aec:	2308      	movs	r3, #8
 8004aee:	77fb      	strb	r3, [r7, #31]
 8004af0:	e098      	b.n	8004c24 <UART_SetConfig+0x348>
 8004af2:	2310      	movs	r3, #16
 8004af4:	77fb      	strb	r3, [r7, #31]
 8004af6:	e095      	b.n	8004c24 <UART_SetConfig+0x348>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a2f      	ldr	r2, [pc, #188]	@ (8004bbc <UART_SetConfig+0x2e0>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d125      	bne.n	8004b4e <UART_SetConfig+0x272>
 8004b02:	4b29      	ldr	r3, [pc, #164]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 8004b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b10:	d017      	beq.n	8004b42 <UART_SetConfig+0x266>
 8004b12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b16:	d817      	bhi.n	8004b48 <UART_SetConfig+0x26c>
 8004b18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b1c:	d00b      	beq.n	8004b36 <UART_SetConfig+0x25a>
 8004b1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b22:	d811      	bhi.n	8004b48 <UART_SetConfig+0x26c>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d003      	beq.n	8004b30 <UART_SetConfig+0x254>
 8004b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b2c:	d006      	beq.n	8004b3c <UART_SetConfig+0x260>
 8004b2e:	e00b      	b.n	8004b48 <UART_SetConfig+0x26c>
 8004b30:	2301      	movs	r3, #1
 8004b32:	77fb      	strb	r3, [r7, #31]
 8004b34:	e076      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b36:	2302      	movs	r3, #2
 8004b38:	77fb      	strb	r3, [r7, #31]
 8004b3a:	e073      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b3c:	2304      	movs	r3, #4
 8004b3e:	77fb      	strb	r3, [r7, #31]
 8004b40:	e070      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b42:	2308      	movs	r3, #8
 8004b44:	77fb      	strb	r3, [r7, #31]
 8004b46:	e06d      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b48:	2310      	movs	r3, #16
 8004b4a:	77fb      	strb	r3, [r7, #31]
 8004b4c:	e06a      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d138      	bne.n	8004bca <UART_SetConfig+0x2ee>
 8004b58:	4b13      	ldr	r3, [pc, #76]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 8004b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004b62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b66:	d017      	beq.n	8004b98 <UART_SetConfig+0x2bc>
 8004b68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b6c:	d82a      	bhi.n	8004bc4 <UART_SetConfig+0x2e8>
 8004b6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b72:	d00b      	beq.n	8004b8c <UART_SetConfig+0x2b0>
 8004b74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b78:	d824      	bhi.n	8004bc4 <UART_SetConfig+0x2e8>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <UART_SetConfig+0x2aa>
 8004b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b82:	d006      	beq.n	8004b92 <UART_SetConfig+0x2b6>
 8004b84:	e01e      	b.n	8004bc4 <UART_SetConfig+0x2e8>
 8004b86:	2300      	movs	r3, #0
 8004b88:	77fb      	strb	r3, [r7, #31]
 8004b8a:	e04b      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	77fb      	strb	r3, [r7, #31]
 8004b90:	e048      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b92:	2304      	movs	r3, #4
 8004b94:	77fb      	strb	r3, [r7, #31]
 8004b96:	e045      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b98:	2308      	movs	r3, #8
 8004b9a:	77fb      	strb	r3, [r7, #31]
 8004b9c:	e042      	b.n	8004c24 <UART_SetConfig+0x348>
 8004b9e:	bf00      	nop
 8004ba0:	efff69f3 	.word	0xefff69f3
 8004ba4:	40011000 	.word	0x40011000
 8004ba8:	40023800 	.word	0x40023800
 8004bac:	40004400 	.word	0x40004400
 8004bb0:	40004800 	.word	0x40004800
 8004bb4:	40004c00 	.word	0x40004c00
 8004bb8:	40005000 	.word	0x40005000
 8004bbc:	40011400 	.word	0x40011400
 8004bc0:	40007800 	.word	0x40007800
 8004bc4:	2310      	movs	r3, #16
 8004bc6:	77fb      	strb	r3, [r7, #31]
 8004bc8:	e02c      	b.n	8004c24 <UART_SetConfig+0x348>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a72      	ldr	r2, [pc, #456]	@ (8004d98 <UART_SetConfig+0x4bc>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d125      	bne.n	8004c20 <UART_SetConfig+0x344>
 8004bd4:	4b71      	ldr	r3, [pc, #452]	@ (8004d9c <UART_SetConfig+0x4c0>)
 8004bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bda:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004bde:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004be2:	d017      	beq.n	8004c14 <UART_SetConfig+0x338>
 8004be4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004be8:	d817      	bhi.n	8004c1a <UART_SetConfig+0x33e>
 8004bea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bee:	d00b      	beq.n	8004c08 <UART_SetConfig+0x32c>
 8004bf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bf4:	d811      	bhi.n	8004c1a <UART_SetConfig+0x33e>
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <UART_SetConfig+0x326>
 8004bfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bfe:	d006      	beq.n	8004c0e <UART_SetConfig+0x332>
 8004c00:	e00b      	b.n	8004c1a <UART_SetConfig+0x33e>
 8004c02:	2300      	movs	r3, #0
 8004c04:	77fb      	strb	r3, [r7, #31]
 8004c06:	e00d      	b.n	8004c24 <UART_SetConfig+0x348>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e00a      	b.n	8004c24 <UART_SetConfig+0x348>
 8004c0e:	2304      	movs	r3, #4
 8004c10:	77fb      	strb	r3, [r7, #31]
 8004c12:	e007      	b.n	8004c24 <UART_SetConfig+0x348>
 8004c14:	2308      	movs	r3, #8
 8004c16:	77fb      	strb	r3, [r7, #31]
 8004c18:	e004      	b.n	8004c24 <UART_SetConfig+0x348>
 8004c1a:	2310      	movs	r3, #16
 8004c1c:	77fb      	strb	r3, [r7, #31]
 8004c1e:	e001      	b.n	8004c24 <UART_SetConfig+0x348>
 8004c20:	2310      	movs	r3, #16
 8004c22:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	69db      	ldr	r3, [r3, #28]
 8004c28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c2c:	d15b      	bne.n	8004ce6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004c2e:	7ffb      	ldrb	r3, [r7, #31]
 8004c30:	2b08      	cmp	r3, #8
 8004c32:	d828      	bhi.n	8004c86 <UART_SetConfig+0x3aa>
 8004c34:	a201      	add	r2, pc, #4	@ (adr r2, 8004c3c <UART_SetConfig+0x360>)
 8004c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3a:	bf00      	nop
 8004c3c:	08004c61 	.word	0x08004c61
 8004c40:	08004c69 	.word	0x08004c69
 8004c44:	08004c71 	.word	0x08004c71
 8004c48:	08004c87 	.word	0x08004c87
 8004c4c:	08004c77 	.word	0x08004c77
 8004c50:	08004c87 	.word	0x08004c87
 8004c54:	08004c87 	.word	0x08004c87
 8004c58:	08004c87 	.word	0x08004c87
 8004c5c:	08004c7f 	.word	0x08004c7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c60:	f7ff f84c 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8004c64:	61b8      	str	r0, [r7, #24]
        break;
 8004c66:	e013      	b.n	8004c90 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c68:	f7ff f85c 	bl	8003d24 <HAL_RCC_GetPCLK2Freq>
 8004c6c:	61b8      	str	r0, [r7, #24]
        break;
 8004c6e:	e00f      	b.n	8004c90 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c70:	4b4b      	ldr	r3, [pc, #300]	@ (8004da0 <UART_SetConfig+0x4c4>)
 8004c72:	61bb      	str	r3, [r7, #24]
        break;
 8004c74:	e00c      	b.n	8004c90 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c76:	f7fe ff6f 	bl	8003b58 <HAL_RCC_GetSysClockFreq>
 8004c7a:	61b8      	str	r0, [r7, #24]
        break;
 8004c7c:	e008      	b.n	8004c90 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c82:	61bb      	str	r3, [r7, #24]
        break;
 8004c84:	e004      	b.n	8004c90 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	77bb      	strb	r3, [r7, #30]
        break;
 8004c8e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d074      	beq.n	8004d80 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	005a      	lsls	r2, r3, #1
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	085b      	lsrs	r3, r3, #1
 8004ca0:	441a      	add	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004caa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	2b0f      	cmp	r3, #15
 8004cb0:	d916      	bls.n	8004ce0 <UART_SetConfig+0x404>
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cb8:	d212      	bcs.n	8004ce0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	f023 030f 	bic.w	r3, r3, #15
 8004cc2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	085b      	lsrs	r3, r3, #1
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	f003 0307 	and.w	r3, r3, #7
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	89fb      	ldrh	r3, [r7, #14]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	89fa      	ldrh	r2, [r7, #14]
 8004cdc:	60da      	str	r2, [r3, #12]
 8004cde:	e04f      	b.n	8004d80 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	77bb      	strb	r3, [r7, #30]
 8004ce4:	e04c      	b.n	8004d80 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ce6:	7ffb      	ldrb	r3, [r7, #31]
 8004ce8:	2b08      	cmp	r3, #8
 8004cea:	d828      	bhi.n	8004d3e <UART_SetConfig+0x462>
 8004cec:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf4 <UART_SetConfig+0x418>)
 8004cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf2:	bf00      	nop
 8004cf4:	08004d19 	.word	0x08004d19
 8004cf8:	08004d21 	.word	0x08004d21
 8004cfc:	08004d29 	.word	0x08004d29
 8004d00:	08004d3f 	.word	0x08004d3f
 8004d04:	08004d2f 	.word	0x08004d2f
 8004d08:	08004d3f 	.word	0x08004d3f
 8004d0c:	08004d3f 	.word	0x08004d3f
 8004d10:	08004d3f 	.word	0x08004d3f
 8004d14:	08004d37 	.word	0x08004d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d18:	f7fe fff0 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8004d1c:	61b8      	str	r0, [r7, #24]
        break;
 8004d1e:	e013      	b.n	8004d48 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d20:	f7ff f800 	bl	8003d24 <HAL_RCC_GetPCLK2Freq>
 8004d24:	61b8      	str	r0, [r7, #24]
        break;
 8004d26:	e00f      	b.n	8004d48 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d28:	4b1d      	ldr	r3, [pc, #116]	@ (8004da0 <UART_SetConfig+0x4c4>)
 8004d2a:	61bb      	str	r3, [r7, #24]
        break;
 8004d2c:	e00c      	b.n	8004d48 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d2e:	f7fe ff13 	bl	8003b58 <HAL_RCC_GetSysClockFreq>
 8004d32:	61b8      	str	r0, [r7, #24]
        break;
 8004d34:	e008      	b.n	8004d48 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d3a:	61bb      	str	r3, [r7, #24]
        break;
 8004d3c:	e004      	b.n	8004d48 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	77bb      	strb	r3, [r7, #30]
        break;
 8004d46:	bf00      	nop
    }

    if (pclk != 0U)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d018      	beq.n	8004d80 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	085a      	lsrs	r2, r3, #1
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	441a      	add	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d60:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b0f      	cmp	r3, #15
 8004d66:	d909      	bls.n	8004d7c <UART_SetConfig+0x4a0>
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6e:	d205      	bcs.n	8004d7c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	60da      	str	r2, [r3, #12]
 8004d7a:	e001      	b.n	8004d80 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d8c:	7fbb      	ldrb	r3, [r7, #30]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	40007c00 	.word	0x40007c00
 8004d9c:	40023800 	.word	0x40023800
 8004da0:	00f42400 	.word	0x00f42400

08004da4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00a      	beq.n	8004dce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00a      	beq.n	8004df0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00a      	beq.n	8004e12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00a      	beq.n	8004e34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e38:	f003 0310 	and.w	r3, r3, #16
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00a      	beq.n	8004e56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	f003 0320 	and.w	r3, r3, #32
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00a      	beq.n	8004e78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	430a      	orrs	r2, r1
 8004e76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d01a      	beq.n	8004eba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	430a      	orrs	r2, r1
 8004e98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ea2:	d10a      	bne.n	8004eba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	605a      	str	r2, [r3, #4]
  }
}
 8004edc:	bf00      	nop
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b098      	sub	sp, #96	@ 0x60
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ef8:	f7fd f81c 	bl	8001f34 <HAL_GetTick>
 8004efc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d12e      	bne.n	8004f6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f14:	2200      	movs	r2, #0
 8004f16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 f88c 	bl	8005038 <UART_WaitOnFlagUntilTimeout>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d021      	beq.n	8004f6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f2e:	e853 3f00 	ldrex	r3, [r3]
 8004f32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	461a      	mov	r2, r3
 8004f42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f46:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f4c:	e841 2300 	strex	r3, r2, [r1]
 8004f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1e6      	bne.n	8004f26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e062      	b.n	8005030 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0304 	and.w	r3, r3, #4
 8004f74:	2b04      	cmp	r3, #4
 8004f76:	d149      	bne.n	800500c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f80:	2200      	movs	r2, #0
 8004f82:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f856 	bl	8005038 <UART_WaitOnFlagUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d03c      	beq.n	800500c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	e853 3f00 	ldrex	r3, [r3]
 8004f9e:	623b      	str	r3, [r7, #32]
   return(result);
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	461a      	mov	r2, r3
 8004fae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb8:	e841 2300 	strex	r3, r2, [r1]
 8004fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1e6      	bne.n	8004f92 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	3308      	adds	r3, #8
 8004fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	e853 3f00 	ldrex	r3, [r3]
 8004fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 0301 	bic.w	r3, r3, #1
 8004fda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	3308      	adds	r3, #8
 8004fe2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fe4:	61fa      	str	r2, [r7, #28]
 8004fe6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe8:	69b9      	ldr	r1, [r7, #24]
 8004fea:	69fa      	ldr	r2, [r7, #28]
 8004fec:	e841 2300 	strex	r3, r2, [r1]
 8004ff0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1e5      	bne.n	8004fc4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e011      	b.n	8005030 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2220      	movs	r2, #32
 8005010:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2220      	movs	r2, #32
 8005016:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3758      	adds	r7, #88	@ 0x58
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	603b      	str	r3, [r7, #0]
 8005044:	4613      	mov	r3, r2
 8005046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005048:	e04f      	b.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005050:	d04b      	beq.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005052:	f7fc ff6f 	bl	8001f34 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	429a      	cmp	r2, r3
 8005060:	d302      	bcc.n	8005068 <UART_WaitOnFlagUntilTimeout+0x30>
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e04e      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	2b00      	cmp	r3, #0
 8005078:	d037      	beq.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2b80      	cmp	r3, #128	@ 0x80
 800507e:	d034      	beq.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b40      	cmp	r3, #64	@ 0x40
 8005084:	d031      	beq.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	69db      	ldr	r3, [r3, #28]
 800508c:	f003 0308 	and.w	r3, r3, #8
 8005090:	2b08      	cmp	r3, #8
 8005092:	d110      	bne.n	80050b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2208      	movs	r2, #8
 800509a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 f838 	bl	8005112 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2208      	movs	r2, #8
 80050a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e029      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050c4:	d111      	bne.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	f000 f81e 	bl	8005112 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2220      	movs	r2, #32
 80050da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e00f      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69da      	ldr	r2, [r3, #28]
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	4013      	ands	r3, r2
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	bf0c      	ite	eq
 80050fa:	2301      	moveq	r3, #1
 80050fc:	2300      	movne	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	461a      	mov	r2, r3
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	429a      	cmp	r2, r3
 8005106:	d0a0      	beq.n	800504a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005112:	b480      	push	{r7}
 8005114:	b095      	sub	sp, #84	@ 0x54
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005122:	e853 3f00 	ldrex	r3, [r3]
 8005126:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800512e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	461a      	mov	r2, r3
 8005136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005138:	643b      	str	r3, [r7, #64]	@ 0x40
 800513a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800513e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005140:	e841 2300 	strex	r3, r2, [r1]
 8005144:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1e6      	bne.n	800511a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	3308      	adds	r3, #8
 8005152:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	61fb      	str	r3, [r7, #28]
   return(result);
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	f023 0301 	bic.w	r3, r3, #1
 8005162:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3308      	adds	r3, #8
 800516a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800516c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800516e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005172:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005174:	e841 2300 	strex	r3, r2, [r1]
 8005178:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800517a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1e5      	bne.n	800514c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005184:	2b01      	cmp	r3, #1
 8005186:	d118      	bne.n	80051ba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	e853 3f00 	ldrex	r3, [r3]
 8005194:	60bb      	str	r3, [r7, #8]
   return(result);
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f023 0310 	bic.w	r3, r3, #16
 800519c:	647b      	str	r3, [r7, #68]	@ 0x44
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	461a      	mov	r2, r3
 80051a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051a6:	61bb      	str	r3, [r7, #24]
 80051a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051aa:	6979      	ldr	r1, [r7, #20]
 80051ac:	69ba      	ldr	r2, [r7, #24]
 80051ae:	e841 2300 	strex	r3, r2, [r1]
 80051b2:	613b      	str	r3, [r7, #16]
   return(result);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1e6      	bne.n	8005188 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2220      	movs	r2, #32
 80051be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80051ce:	bf00      	nop
 80051d0:	3754      	adds	r7, #84	@ 0x54
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
	...

080051dc <malloc>:
 80051dc:	4b02      	ldr	r3, [pc, #8]	@ (80051e8 <malloc+0xc>)
 80051de:	4601      	mov	r1, r0
 80051e0:	6818      	ldr	r0, [r3, #0]
 80051e2:	f000 b82d 	b.w	8005240 <_malloc_r>
 80051e6:	bf00      	nop
 80051e8:	20000018 	.word	0x20000018

080051ec <free>:
 80051ec:	4b02      	ldr	r3, [pc, #8]	@ (80051f8 <free+0xc>)
 80051ee:	4601      	mov	r1, r0
 80051f0:	6818      	ldr	r0, [r3, #0]
 80051f2:	f001 bc97 	b.w	8006b24 <_free_r>
 80051f6:	bf00      	nop
 80051f8:	20000018 	.word	0x20000018

080051fc <sbrk_aligned>:
 80051fc:	b570      	push	{r4, r5, r6, lr}
 80051fe:	4e0f      	ldr	r6, [pc, #60]	@ (800523c <sbrk_aligned+0x40>)
 8005200:	460c      	mov	r4, r1
 8005202:	6831      	ldr	r1, [r6, #0]
 8005204:	4605      	mov	r5, r0
 8005206:	b911      	cbnz	r1, 800520e <sbrk_aligned+0x12>
 8005208:	f000 fe5c 	bl	8005ec4 <_sbrk_r>
 800520c:	6030      	str	r0, [r6, #0]
 800520e:	4621      	mov	r1, r4
 8005210:	4628      	mov	r0, r5
 8005212:	f000 fe57 	bl	8005ec4 <_sbrk_r>
 8005216:	1c43      	adds	r3, r0, #1
 8005218:	d103      	bne.n	8005222 <sbrk_aligned+0x26>
 800521a:	f04f 34ff 	mov.w	r4, #4294967295
 800521e:	4620      	mov	r0, r4
 8005220:	bd70      	pop	{r4, r5, r6, pc}
 8005222:	1cc4      	adds	r4, r0, #3
 8005224:	f024 0403 	bic.w	r4, r4, #3
 8005228:	42a0      	cmp	r0, r4
 800522a:	d0f8      	beq.n	800521e <sbrk_aligned+0x22>
 800522c:	1a21      	subs	r1, r4, r0
 800522e:	4628      	mov	r0, r5
 8005230:	f000 fe48 	bl	8005ec4 <_sbrk_r>
 8005234:	3001      	adds	r0, #1
 8005236:	d1f2      	bne.n	800521e <sbrk_aligned+0x22>
 8005238:	e7ef      	b.n	800521a <sbrk_aligned+0x1e>
 800523a:	bf00      	nop
 800523c:	20000564 	.word	0x20000564

08005240 <_malloc_r>:
 8005240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005244:	1ccd      	adds	r5, r1, #3
 8005246:	f025 0503 	bic.w	r5, r5, #3
 800524a:	3508      	adds	r5, #8
 800524c:	2d0c      	cmp	r5, #12
 800524e:	bf38      	it	cc
 8005250:	250c      	movcc	r5, #12
 8005252:	2d00      	cmp	r5, #0
 8005254:	4606      	mov	r6, r0
 8005256:	db01      	blt.n	800525c <_malloc_r+0x1c>
 8005258:	42a9      	cmp	r1, r5
 800525a:	d904      	bls.n	8005266 <_malloc_r+0x26>
 800525c:	230c      	movs	r3, #12
 800525e:	6033      	str	r3, [r6, #0]
 8005260:	2000      	movs	r0, #0
 8005262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005266:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800533c <_malloc_r+0xfc>
 800526a:	f000 f869 	bl	8005340 <__malloc_lock>
 800526e:	f8d8 3000 	ldr.w	r3, [r8]
 8005272:	461c      	mov	r4, r3
 8005274:	bb44      	cbnz	r4, 80052c8 <_malloc_r+0x88>
 8005276:	4629      	mov	r1, r5
 8005278:	4630      	mov	r0, r6
 800527a:	f7ff ffbf 	bl	80051fc <sbrk_aligned>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	4604      	mov	r4, r0
 8005282:	d158      	bne.n	8005336 <_malloc_r+0xf6>
 8005284:	f8d8 4000 	ldr.w	r4, [r8]
 8005288:	4627      	mov	r7, r4
 800528a:	2f00      	cmp	r7, #0
 800528c:	d143      	bne.n	8005316 <_malloc_r+0xd6>
 800528e:	2c00      	cmp	r4, #0
 8005290:	d04b      	beq.n	800532a <_malloc_r+0xea>
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	4639      	mov	r1, r7
 8005296:	4630      	mov	r0, r6
 8005298:	eb04 0903 	add.w	r9, r4, r3
 800529c:	f000 fe12 	bl	8005ec4 <_sbrk_r>
 80052a0:	4581      	cmp	r9, r0
 80052a2:	d142      	bne.n	800532a <_malloc_r+0xea>
 80052a4:	6821      	ldr	r1, [r4, #0]
 80052a6:	1a6d      	subs	r5, r5, r1
 80052a8:	4629      	mov	r1, r5
 80052aa:	4630      	mov	r0, r6
 80052ac:	f7ff ffa6 	bl	80051fc <sbrk_aligned>
 80052b0:	3001      	adds	r0, #1
 80052b2:	d03a      	beq.n	800532a <_malloc_r+0xea>
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	442b      	add	r3, r5
 80052b8:	6023      	str	r3, [r4, #0]
 80052ba:	f8d8 3000 	ldr.w	r3, [r8]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	bb62      	cbnz	r2, 800531c <_malloc_r+0xdc>
 80052c2:	f8c8 7000 	str.w	r7, [r8]
 80052c6:	e00f      	b.n	80052e8 <_malloc_r+0xa8>
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	1b52      	subs	r2, r2, r5
 80052cc:	d420      	bmi.n	8005310 <_malloc_r+0xd0>
 80052ce:	2a0b      	cmp	r2, #11
 80052d0:	d917      	bls.n	8005302 <_malloc_r+0xc2>
 80052d2:	1961      	adds	r1, r4, r5
 80052d4:	42a3      	cmp	r3, r4
 80052d6:	6025      	str	r5, [r4, #0]
 80052d8:	bf18      	it	ne
 80052da:	6059      	strne	r1, [r3, #4]
 80052dc:	6863      	ldr	r3, [r4, #4]
 80052de:	bf08      	it	eq
 80052e0:	f8c8 1000 	streq.w	r1, [r8]
 80052e4:	5162      	str	r2, [r4, r5]
 80052e6:	604b      	str	r3, [r1, #4]
 80052e8:	4630      	mov	r0, r6
 80052ea:	f000 f82f 	bl	800534c <__malloc_unlock>
 80052ee:	f104 000b 	add.w	r0, r4, #11
 80052f2:	1d23      	adds	r3, r4, #4
 80052f4:	f020 0007 	bic.w	r0, r0, #7
 80052f8:	1ac2      	subs	r2, r0, r3
 80052fa:	bf1c      	itt	ne
 80052fc:	1a1b      	subne	r3, r3, r0
 80052fe:	50a3      	strne	r3, [r4, r2]
 8005300:	e7af      	b.n	8005262 <_malloc_r+0x22>
 8005302:	6862      	ldr	r2, [r4, #4]
 8005304:	42a3      	cmp	r3, r4
 8005306:	bf0c      	ite	eq
 8005308:	f8c8 2000 	streq.w	r2, [r8]
 800530c:	605a      	strne	r2, [r3, #4]
 800530e:	e7eb      	b.n	80052e8 <_malloc_r+0xa8>
 8005310:	4623      	mov	r3, r4
 8005312:	6864      	ldr	r4, [r4, #4]
 8005314:	e7ae      	b.n	8005274 <_malloc_r+0x34>
 8005316:	463c      	mov	r4, r7
 8005318:	687f      	ldr	r7, [r7, #4]
 800531a:	e7b6      	b.n	800528a <_malloc_r+0x4a>
 800531c:	461a      	mov	r2, r3
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	42a3      	cmp	r3, r4
 8005322:	d1fb      	bne.n	800531c <_malloc_r+0xdc>
 8005324:	2300      	movs	r3, #0
 8005326:	6053      	str	r3, [r2, #4]
 8005328:	e7de      	b.n	80052e8 <_malloc_r+0xa8>
 800532a:	230c      	movs	r3, #12
 800532c:	6033      	str	r3, [r6, #0]
 800532e:	4630      	mov	r0, r6
 8005330:	f000 f80c 	bl	800534c <__malloc_unlock>
 8005334:	e794      	b.n	8005260 <_malloc_r+0x20>
 8005336:	6005      	str	r5, [r0, #0]
 8005338:	e7d6      	b.n	80052e8 <_malloc_r+0xa8>
 800533a:	bf00      	nop
 800533c:	20000568 	.word	0x20000568

08005340 <__malloc_lock>:
 8005340:	4801      	ldr	r0, [pc, #4]	@ (8005348 <__malloc_lock+0x8>)
 8005342:	f000 be0c 	b.w	8005f5e <__retarget_lock_acquire_recursive>
 8005346:	bf00      	nop
 8005348:	200006ac 	.word	0x200006ac

0800534c <__malloc_unlock>:
 800534c:	4801      	ldr	r0, [pc, #4]	@ (8005354 <__malloc_unlock+0x8>)
 800534e:	f000 be07 	b.w	8005f60 <__retarget_lock_release_recursive>
 8005352:	bf00      	nop
 8005354:	200006ac 	.word	0x200006ac

08005358 <__cvt>:
 8005358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800535a:	ed2d 8b02 	vpush	{d8}
 800535e:	eeb0 8b40 	vmov.f64	d8, d0
 8005362:	b085      	sub	sp, #20
 8005364:	4617      	mov	r7, r2
 8005366:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005368:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800536a:	ee18 2a90 	vmov	r2, s17
 800536e:	f025 0520 	bic.w	r5, r5, #32
 8005372:	2a00      	cmp	r2, #0
 8005374:	bfb6      	itet	lt
 8005376:	222d      	movlt	r2, #45	@ 0x2d
 8005378:	2200      	movge	r2, #0
 800537a:	eeb1 8b40 	vneglt.f64	d8, d0
 800537e:	2d46      	cmp	r5, #70	@ 0x46
 8005380:	460c      	mov	r4, r1
 8005382:	701a      	strb	r2, [r3, #0]
 8005384:	d004      	beq.n	8005390 <__cvt+0x38>
 8005386:	2d45      	cmp	r5, #69	@ 0x45
 8005388:	d100      	bne.n	800538c <__cvt+0x34>
 800538a:	3401      	adds	r4, #1
 800538c:	2102      	movs	r1, #2
 800538e:	e000      	b.n	8005392 <__cvt+0x3a>
 8005390:	2103      	movs	r1, #3
 8005392:	ab03      	add	r3, sp, #12
 8005394:	9301      	str	r3, [sp, #4]
 8005396:	ab02      	add	r3, sp, #8
 8005398:	9300      	str	r3, [sp, #0]
 800539a:	4622      	mov	r2, r4
 800539c:	4633      	mov	r3, r6
 800539e:	eeb0 0b48 	vmov.f64	d0, d8
 80053a2:	f000 fe69 	bl	8006078 <_dtoa_r>
 80053a6:	2d47      	cmp	r5, #71	@ 0x47
 80053a8:	d114      	bne.n	80053d4 <__cvt+0x7c>
 80053aa:	07fb      	lsls	r3, r7, #31
 80053ac:	d50a      	bpl.n	80053c4 <__cvt+0x6c>
 80053ae:	1902      	adds	r2, r0, r4
 80053b0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80053b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b8:	bf08      	it	eq
 80053ba:	9203      	streq	r2, [sp, #12]
 80053bc:	2130      	movs	r1, #48	@ 0x30
 80053be:	9b03      	ldr	r3, [sp, #12]
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d319      	bcc.n	80053f8 <__cvt+0xa0>
 80053c4:	9b03      	ldr	r3, [sp, #12]
 80053c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80053c8:	1a1b      	subs	r3, r3, r0
 80053ca:	6013      	str	r3, [r2, #0]
 80053cc:	b005      	add	sp, #20
 80053ce:	ecbd 8b02 	vpop	{d8}
 80053d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053d4:	2d46      	cmp	r5, #70	@ 0x46
 80053d6:	eb00 0204 	add.w	r2, r0, r4
 80053da:	d1e9      	bne.n	80053b0 <__cvt+0x58>
 80053dc:	7803      	ldrb	r3, [r0, #0]
 80053de:	2b30      	cmp	r3, #48	@ 0x30
 80053e0:	d107      	bne.n	80053f2 <__cvt+0x9a>
 80053e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80053e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ea:	bf1c      	itt	ne
 80053ec:	f1c4 0401 	rsbne	r4, r4, #1
 80053f0:	6034      	strne	r4, [r6, #0]
 80053f2:	6833      	ldr	r3, [r6, #0]
 80053f4:	441a      	add	r2, r3
 80053f6:	e7db      	b.n	80053b0 <__cvt+0x58>
 80053f8:	1c5c      	adds	r4, r3, #1
 80053fa:	9403      	str	r4, [sp, #12]
 80053fc:	7019      	strb	r1, [r3, #0]
 80053fe:	e7de      	b.n	80053be <__cvt+0x66>

08005400 <__exponent>:
 8005400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005402:	2900      	cmp	r1, #0
 8005404:	bfba      	itte	lt
 8005406:	4249      	neglt	r1, r1
 8005408:	232d      	movlt	r3, #45	@ 0x2d
 800540a:	232b      	movge	r3, #43	@ 0x2b
 800540c:	2909      	cmp	r1, #9
 800540e:	7002      	strb	r2, [r0, #0]
 8005410:	7043      	strb	r3, [r0, #1]
 8005412:	dd29      	ble.n	8005468 <__exponent+0x68>
 8005414:	f10d 0307 	add.w	r3, sp, #7
 8005418:	461d      	mov	r5, r3
 800541a:	270a      	movs	r7, #10
 800541c:	461a      	mov	r2, r3
 800541e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005422:	fb07 1416 	mls	r4, r7, r6, r1
 8005426:	3430      	adds	r4, #48	@ 0x30
 8005428:	f802 4c01 	strb.w	r4, [r2, #-1]
 800542c:	460c      	mov	r4, r1
 800542e:	2c63      	cmp	r4, #99	@ 0x63
 8005430:	f103 33ff 	add.w	r3, r3, #4294967295
 8005434:	4631      	mov	r1, r6
 8005436:	dcf1      	bgt.n	800541c <__exponent+0x1c>
 8005438:	3130      	adds	r1, #48	@ 0x30
 800543a:	1e94      	subs	r4, r2, #2
 800543c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005440:	1c41      	adds	r1, r0, #1
 8005442:	4623      	mov	r3, r4
 8005444:	42ab      	cmp	r3, r5
 8005446:	d30a      	bcc.n	800545e <__exponent+0x5e>
 8005448:	f10d 0309 	add.w	r3, sp, #9
 800544c:	1a9b      	subs	r3, r3, r2
 800544e:	42ac      	cmp	r4, r5
 8005450:	bf88      	it	hi
 8005452:	2300      	movhi	r3, #0
 8005454:	3302      	adds	r3, #2
 8005456:	4403      	add	r3, r0
 8005458:	1a18      	subs	r0, r3, r0
 800545a:	b003      	add	sp, #12
 800545c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800545e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005462:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005466:	e7ed      	b.n	8005444 <__exponent+0x44>
 8005468:	2330      	movs	r3, #48	@ 0x30
 800546a:	3130      	adds	r1, #48	@ 0x30
 800546c:	7083      	strb	r3, [r0, #2]
 800546e:	70c1      	strb	r1, [r0, #3]
 8005470:	1d03      	adds	r3, r0, #4
 8005472:	e7f1      	b.n	8005458 <__exponent+0x58>
 8005474:	0000      	movs	r0, r0
	...

08005478 <_printf_float>:
 8005478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800547c:	b08d      	sub	sp, #52	@ 0x34
 800547e:	460c      	mov	r4, r1
 8005480:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005484:	4616      	mov	r6, r2
 8005486:	461f      	mov	r7, r3
 8005488:	4605      	mov	r5, r0
 800548a:	f000 fce3 	bl	8005e54 <_localeconv_r>
 800548e:	f8d0 b000 	ldr.w	fp, [r0]
 8005492:	4658      	mov	r0, fp
 8005494:	f7fa ff24 	bl	80002e0 <strlen>
 8005498:	2300      	movs	r3, #0
 800549a:	930a      	str	r3, [sp, #40]	@ 0x28
 800549c:	f8d8 3000 	ldr.w	r3, [r8]
 80054a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80054a4:	6822      	ldr	r2, [r4, #0]
 80054a6:	9005      	str	r0, [sp, #20]
 80054a8:	3307      	adds	r3, #7
 80054aa:	f023 0307 	bic.w	r3, r3, #7
 80054ae:	f103 0108 	add.w	r1, r3, #8
 80054b2:	f8c8 1000 	str.w	r1, [r8]
 80054b6:	ed93 0b00 	vldr	d0, [r3]
 80054ba:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005718 <_printf_float+0x2a0>
 80054be:	eeb0 7bc0 	vabs.f64	d7, d0
 80054c2:	eeb4 7b46 	vcmp.f64	d7, d6
 80054c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ca:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80054ce:	dd24      	ble.n	800551a <_printf_float+0xa2>
 80054d0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80054d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d8:	d502      	bpl.n	80054e0 <_printf_float+0x68>
 80054da:	232d      	movs	r3, #45	@ 0x2d
 80054dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054e0:	498f      	ldr	r1, [pc, #572]	@ (8005720 <_printf_float+0x2a8>)
 80054e2:	4b90      	ldr	r3, [pc, #576]	@ (8005724 <_printf_float+0x2ac>)
 80054e4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80054e8:	bf94      	ite	ls
 80054ea:	4688      	movls	r8, r1
 80054ec:	4698      	movhi	r8, r3
 80054ee:	f022 0204 	bic.w	r2, r2, #4
 80054f2:	2303      	movs	r3, #3
 80054f4:	6123      	str	r3, [r4, #16]
 80054f6:	6022      	str	r2, [r4, #0]
 80054f8:	f04f 0a00 	mov.w	sl, #0
 80054fc:	9700      	str	r7, [sp, #0]
 80054fe:	4633      	mov	r3, r6
 8005500:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005502:	4621      	mov	r1, r4
 8005504:	4628      	mov	r0, r5
 8005506:	f000 f9d1 	bl	80058ac <_printf_common>
 800550a:	3001      	adds	r0, #1
 800550c:	f040 8089 	bne.w	8005622 <_printf_float+0x1aa>
 8005510:	f04f 30ff 	mov.w	r0, #4294967295
 8005514:	b00d      	add	sp, #52	@ 0x34
 8005516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800551a:	eeb4 0b40 	vcmp.f64	d0, d0
 800551e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005522:	d709      	bvc.n	8005538 <_printf_float+0xc0>
 8005524:	ee10 3a90 	vmov	r3, s1
 8005528:	2b00      	cmp	r3, #0
 800552a:	bfbc      	itt	lt
 800552c:	232d      	movlt	r3, #45	@ 0x2d
 800552e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005532:	497d      	ldr	r1, [pc, #500]	@ (8005728 <_printf_float+0x2b0>)
 8005534:	4b7d      	ldr	r3, [pc, #500]	@ (800572c <_printf_float+0x2b4>)
 8005536:	e7d5      	b.n	80054e4 <_printf_float+0x6c>
 8005538:	6863      	ldr	r3, [r4, #4]
 800553a:	1c59      	adds	r1, r3, #1
 800553c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005540:	d139      	bne.n	80055b6 <_printf_float+0x13e>
 8005542:	2306      	movs	r3, #6
 8005544:	6063      	str	r3, [r4, #4]
 8005546:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800554a:	2300      	movs	r3, #0
 800554c:	6022      	str	r2, [r4, #0]
 800554e:	9303      	str	r3, [sp, #12]
 8005550:	ab0a      	add	r3, sp, #40	@ 0x28
 8005552:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005556:	ab09      	add	r3, sp, #36	@ 0x24
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	6861      	ldr	r1, [r4, #4]
 800555c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005560:	4628      	mov	r0, r5
 8005562:	f7ff fef9 	bl	8005358 <__cvt>
 8005566:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800556a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800556c:	4680      	mov	r8, r0
 800556e:	d129      	bne.n	80055c4 <_printf_float+0x14c>
 8005570:	1cc8      	adds	r0, r1, #3
 8005572:	db02      	blt.n	800557a <_printf_float+0x102>
 8005574:	6863      	ldr	r3, [r4, #4]
 8005576:	4299      	cmp	r1, r3
 8005578:	dd41      	ble.n	80055fe <_printf_float+0x186>
 800557a:	f1a9 0902 	sub.w	r9, r9, #2
 800557e:	fa5f f989 	uxtb.w	r9, r9
 8005582:	3901      	subs	r1, #1
 8005584:	464a      	mov	r2, r9
 8005586:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800558a:	9109      	str	r1, [sp, #36]	@ 0x24
 800558c:	f7ff ff38 	bl	8005400 <__exponent>
 8005590:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005592:	1813      	adds	r3, r2, r0
 8005594:	2a01      	cmp	r2, #1
 8005596:	4682      	mov	sl, r0
 8005598:	6123      	str	r3, [r4, #16]
 800559a:	dc02      	bgt.n	80055a2 <_printf_float+0x12a>
 800559c:	6822      	ldr	r2, [r4, #0]
 800559e:	07d2      	lsls	r2, r2, #31
 80055a0:	d501      	bpl.n	80055a6 <_printf_float+0x12e>
 80055a2:	3301      	adds	r3, #1
 80055a4:	6123      	str	r3, [r4, #16]
 80055a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d0a6      	beq.n	80054fc <_printf_float+0x84>
 80055ae:	232d      	movs	r3, #45	@ 0x2d
 80055b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055b4:	e7a2      	b.n	80054fc <_printf_float+0x84>
 80055b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80055ba:	d1c4      	bne.n	8005546 <_printf_float+0xce>
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1c2      	bne.n	8005546 <_printf_float+0xce>
 80055c0:	2301      	movs	r3, #1
 80055c2:	e7bf      	b.n	8005544 <_printf_float+0xcc>
 80055c4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80055c8:	d9db      	bls.n	8005582 <_printf_float+0x10a>
 80055ca:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80055ce:	d118      	bne.n	8005602 <_printf_float+0x18a>
 80055d0:	2900      	cmp	r1, #0
 80055d2:	6863      	ldr	r3, [r4, #4]
 80055d4:	dd0b      	ble.n	80055ee <_printf_float+0x176>
 80055d6:	6121      	str	r1, [r4, #16]
 80055d8:	b913      	cbnz	r3, 80055e0 <_printf_float+0x168>
 80055da:	6822      	ldr	r2, [r4, #0]
 80055dc:	07d0      	lsls	r0, r2, #31
 80055de:	d502      	bpl.n	80055e6 <_printf_float+0x16e>
 80055e0:	3301      	adds	r3, #1
 80055e2:	440b      	add	r3, r1
 80055e4:	6123      	str	r3, [r4, #16]
 80055e6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80055e8:	f04f 0a00 	mov.w	sl, #0
 80055ec:	e7db      	b.n	80055a6 <_printf_float+0x12e>
 80055ee:	b913      	cbnz	r3, 80055f6 <_printf_float+0x17e>
 80055f0:	6822      	ldr	r2, [r4, #0]
 80055f2:	07d2      	lsls	r2, r2, #31
 80055f4:	d501      	bpl.n	80055fa <_printf_float+0x182>
 80055f6:	3302      	adds	r3, #2
 80055f8:	e7f4      	b.n	80055e4 <_printf_float+0x16c>
 80055fa:	2301      	movs	r3, #1
 80055fc:	e7f2      	b.n	80055e4 <_printf_float+0x16c>
 80055fe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8005602:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005604:	4299      	cmp	r1, r3
 8005606:	db05      	blt.n	8005614 <_printf_float+0x19c>
 8005608:	6823      	ldr	r3, [r4, #0]
 800560a:	6121      	str	r1, [r4, #16]
 800560c:	07d8      	lsls	r0, r3, #31
 800560e:	d5ea      	bpl.n	80055e6 <_printf_float+0x16e>
 8005610:	1c4b      	adds	r3, r1, #1
 8005612:	e7e7      	b.n	80055e4 <_printf_float+0x16c>
 8005614:	2900      	cmp	r1, #0
 8005616:	bfd4      	ite	le
 8005618:	f1c1 0202 	rsble	r2, r1, #2
 800561c:	2201      	movgt	r2, #1
 800561e:	4413      	add	r3, r2
 8005620:	e7e0      	b.n	80055e4 <_printf_float+0x16c>
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	055a      	lsls	r2, r3, #21
 8005626:	d407      	bmi.n	8005638 <_printf_float+0x1c0>
 8005628:	6923      	ldr	r3, [r4, #16]
 800562a:	4642      	mov	r2, r8
 800562c:	4631      	mov	r1, r6
 800562e:	4628      	mov	r0, r5
 8005630:	47b8      	blx	r7
 8005632:	3001      	adds	r0, #1
 8005634:	d12a      	bne.n	800568c <_printf_float+0x214>
 8005636:	e76b      	b.n	8005510 <_printf_float+0x98>
 8005638:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800563c:	f240 80e0 	bls.w	8005800 <_printf_float+0x388>
 8005640:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005644:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800564c:	d133      	bne.n	80056b6 <_printf_float+0x23e>
 800564e:	4a38      	ldr	r2, [pc, #224]	@ (8005730 <_printf_float+0x2b8>)
 8005650:	2301      	movs	r3, #1
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	f43f af59 	beq.w	8005510 <_printf_float+0x98>
 800565e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005662:	4543      	cmp	r3, r8
 8005664:	db02      	blt.n	800566c <_printf_float+0x1f4>
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	07d8      	lsls	r0, r3, #31
 800566a:	d50f      	bpl.n	800568c <_printf_float+0x214>
 800566c:	9b05      	ldr	r3, [sp, #20]
 800566e:	465a      	mov	r2, fp
 8005670:	4631      	mov	r1, r6
 8005672:	4628      	mov	r0, r5
 8005674:	47b8      	blx	r7
 8005676:	3001      	adds	r0, #1
 8005678:	f43f af4a 	beq.w	8005510 <_printf_float+0x98>
 800567c:	f04f 0900 	mov.w	r9, #0
 8005680:	f108 38ff 	add.w	r8, r8, #4294967295
 8005684:	f104 0a1a 	add.w	sl, r4, #26
 8005688:	45c8      	cmp	r8, r9
 800568a:	dc09      	bgt.n	80056a0 <_printf_float+0x228>
 800568c:	6823      	ldr	r3, [r4, #0]
 800568e:	079b      	lsls	r3, r3, #30
 8005690:	f100 8107 	bmi.w	80058a2 <_printf_float+0x42a>
 8005694:	68e0      	ldr	r0, [r4, #12]
 8005696:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005698:	4298      	cmp	r0, r3
 800569a:	bfb8      	it	lt
 800569c:	4618      	movlt	r0, r3
 800569e:	e739      	b.n	8005514 <_printf_float+0x9c>
 80056a0:	2301      	movs	r3, #1
 80056a2:	4652      	mov	r2, sl
 80056a4:	4631      	mov	r1, r6
 80056a6:	4628      	mov	r0, r5
 80056a8:	47b8      	blx	r7
 80056aa:	3001      	adds	r0, #1
 80056ac:	f43f af30 	beq.w	8005510 <_printf_float+0x98>
 80056b0:	f109 0901 	add.w	r9, r9, #1
 80056b4:	e7e8      	b.n	8005688 <_printf_float+0x210>
 80056b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	dc3b      	bgt.n	8005734 <_printf_float+0x2bc>
 80056bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005730 <_printf_float+0x2b8>)
 80056be:	2301      	movs	r3, #1
 80056c0:	4631      	mov	r1, r6
 80056c2:	4628      	mov	r0, r5
 80056c4:	47b8      	blx	r7
 80056c6:	3001      	adds	r0, #1
 80056c8:	f43f af22 	beq.w	8005510 <_printf_float+0x98>
 80056cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80056d0:	ea59 0303 	orrs.w	r3, r9, r3
 80056d4:	d102      	bne.n	80056dc <_printf_float+0x264>
 80056d6:	6823      	ldr	r3, [r4, #0]
 80056d8:	07d9      	lsls	r1, r3, #31
 80056da:	d5d7      	bpl.n	800568c <_printf_float+0x214>
 80056dc:	9b05      	ldr	r3, [sp, #20]
 80056de:	465a      	mov	r2, fp
 80056e0:	4631      	mov	r1, r6
 80056e2:	4628      	mov	r0, r5
 80056e4:	47b8      	blx	r7
 80056e6:	3001      	adds	r0, #1
 80056e8:	f43f af12 	beq.w	8005510 <_printf_float+0x98>
 80056ec:	f04f 0a00 	mov.w	sl, #0
 80056f0:	f104 0b1a 	add.w	fp, r4, #26
 80056f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056f6:	425b      	negs	r3, r3
 80056f8:	4553      	cmp	r3, sl
 80056fa:	dc01      	bgt.n	8005700 <_printf_float+0x288>
 80056fc:	464b      	mov	r3, r9
 80056fe:	e794      	b.n	800562a <_printf_float+0x1b2>
 8005700:	2301      	movs	r3, #1
 8005702:	465a      	mov	r2, fp
 8005704:	4631      	mov	r1, r6
 8005706:	4628      	mov	r0, r5
 8005708:	47b8      	blx	r7
 800570a:	3001      	adds	r0, #1
 800570c:	f43f af00 	beq.w	8005510 <_printf_float+0x98>
 8005710:	f10a 0a01 	add.w	sl, sl, #1
 8005714:	e7ee      	b.n	80056f4 <_printf_float+0x27c>
 8005716:	bf00      	nop
 8005718:	ffffffff 	.word	0xffffffff
 800571c:	7fefffff 	.word	0x7fefffff
 8005720:	08007e70 	.word	0x08007e70
 8005724:	08007e74 	.word	0x08007e74
 8005728:	08007e78 	.word	0x08007e78
 800572c:	08007e7c 	.word	0x08007e7c
 8005730:	08007e80 	.word	0x08007e80
 8005734:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005736:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800573a:	4553      	cmp	r3, sl
 800573c:	bfa8      	it	ge
 800573e:	4653      	movge	r3, sl
 8005740:	2b00      	cmp	r3, #0
 8005742:	4699      	mov	r9, r3
 8005744:	dc37      	bgt.n	80057b6 <_printf_float+0x33e>
 8005746:	2300      	movs	r3, #0
 8005748:	9307      	str	r3, [sp, #28]
 800574a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800574e:	f104 021a 	add.w	r2, r4, #26
 8005752:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005754:	9907      	ldr	r1, [sp, #28]
 8005756:	9306      	str	r3, [sp, #24]
 8005758:	eba3 0309 	sub.w	r3, r3, r9
 800575c:	428b      	cmp	r3, r1
 800575e:	dc31      	bgt.n	80057c4 <_printf_float+0x34c>
 8005760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005762:	459a      	cmp	sl, r3
 8005764:	dc3b      	bgt.n	80057de <_printf_float+0x366>
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	07da      	lsls	r2, r3, #31
 800576a:	d438      	bmi.n	80057de <_printf_float+0x366>
 800576c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800576e:	ebaa 0903 	sub.w	r9, sl, r3
 8005772:	9b06      	ldr	r3, [sp, #24]
 8005774:	ebaa 0303 	sub.w	r3, sl, r3
 8005778:	4599      	cmp	r9, r3
 800577a:	bfa8      	it	ge
 800577c:	4699      	movge	r9, r3
 800577e:	f1b9 0f00 	cmp.w	r9, #0
 8005782:	dc34      	bgt.n	80057ee <_printf_float+0x376>
 8005784:	f04f 0800 	mov.w	r8, #0
 8005788:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800578c:	f104 0b1a 	add.w	fp, r4, #26
 8005790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005792:	ebaa 0303 	sub.w	r3, sl, r3
 8005796:	eba3 0309 	sub.w	r3, r3, r9
 800579a:	4543      	cmp	r3, r8
 800579c:	f77f af76 	ble.w	800568c <_printf_float+0x214>
 80057a0:	2301      	movs	r3, #1
 80057a2:	465a      	mov	r2, fp
 80057a4:	4631      	mov	r1, r6
 80057a6:	4628      	mov	r0, r5
 80057a8:	47b8      	blx	r7
 80057aa:	3001      	adds	r0, #1
 80057ac:	f43f aeb0 	beq.w	8005510 <_printf_float+0x98>
 80057b0:	f108 0801 	add.w	r8, r8, #1
 80057b4:	e7ec      	b.n	8005790 <_printf_float+0x318>
 80057b6:	4642      	mov	r2, r8
 80057b8:	4631      	mov	r1, r6
 80057ba:	4628      	mov	r0, r5
 80057bc:	47b8      	blx	r7
 80057be:	3001      	adds	r0, #1
 80057c0:	d1c1      	bne.n	8005746 <_printf_float+0x2ce>
 80057c2:	e6a5      	b.n	8005510 <_printf_float+0x98>
 80057c4:	2301      	movs	r3, #1
 80057c6:	4631      	mov	r1, r6
 80057c8:	4628      	mov	r0, r5
 80057ca:	9206      	str	r2, [sp, #24]
 80057cc:	47b8      	blx	r7
 80057ce:	3001      	adds	r0, #1
 80057d0:	f43f ae9e 	beq.w	8005510 <_printf_float+0x98>
 80057d4:	9b07      	ldr	r3, [sp, #28]
 80057d6:	9a06      	ldr	r2, [sp, #24]
 80057d8:	3301      	adds	r3, #1
 80057da:	9307      	str	r3, [sp, #28]
 80057dc:	e7b9      	b.n	8005752 <_printf_float+0x2da>
 80057de:	9b05      	ldr	r3, [sp, #20]
 80057e0:	465a      	mov	r2, fp
 80057e2:	4631      	mov	r1, r6
 80057e4:	4628      	mov	r0, r5
 80057e6:	47b8      	blx	r7
 80057e8:	3001      	adds	r0, #1
 80057ea:	d1bf      	bne.n	800576c <_printf_float+0x2f4>
 80057ec:	e690      	b.n	8005510 <_printf_float+0x98>
 80057ee:	9a06      	ldr	r2, [sp, #24]
 80057f0:	464b      	mov	r3, r9
 80057f2:	4442      	add	r2, r8
 80057f4:	4631      	mov	r1, r6
 80057f6:	4628      	mov	r0, r5
 80057f8:	47b8      	blx	r7
 80057fa:	3001      	adds	r0, #1
 80057fc:	d1c2      	bne.n	8005784 <_printf_float+0x30c>
 80057fe:	e687      	b.n	8005510 <_printf_float+0x98>
 8005800:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8005804:	f1b9 0f01 	cmp.w	r9, #1
 8005808:	dc01      	bgt.n	800580e <_printf_float+0x396>
 800580a:	07db      	lsls	r3, r3, #31
 800580c:	d536      	bpl.n	800587c <_printf_float+0x404>
 800580e:	2301      	movs	r3, #1
 8005810:	4642      	mov	r2, r8
 8005812:	4631      	mov	r1, r6
 8005814:	4628      	mov	r0, r5
 8005816:	47b8      	blx	r7
 8005818:	3001      	adds	r0, #1
 800581a:	f43f ae79 	beq.w	8005510 <_printf_float+0x98>
 800581e:	9b05      	ldr	r3, [sp, #20]
 8005820:	465a      	mov	r2, fp
 8005822:	4631      	mov	r1, r6
 8005824:	4628      	mov	r0, r5
 8005826:	47b8      	blx	r7
 8005828:	3001      	adds	r0, #1
 800582a:	f43f ae71 	beq.w	8005510 <_printf_float+0x98>
 800582e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005832:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800583a:	f109 39ff 	add.w	r9, r9, #4294967295
 800583e:	d018      	beq.n	8005872 <_printf_float+0x3fa>
 8005840:	464b      	mov	r3, r9
 8005842:	f108 0201 	add.w	r2, r8, #1
 8005846:	4631      	mov	r1, r6
 8005848:	4628      	mov	r0, r5
 800584a:	47b8      	blx	r7
 800584c:	3001      	adds	r0, #1
 800584e:	d10c      	bne.n	800586a <_printf_float+0x3f2>
 8005850:	e65e      	b.n	8005510 <_printf_float+0x98>
 8005852:	2301      	movs	r3, #1
 8005854:	465a      	mov	r2, fp
 8005856:	4631      	mov	r1, r6
 8005858:	4628      	mov	r0, r5
 800585a:	47b8      	blx	r7
 800585c:	3001      	adds	r0, #1
 800585e:	f43f ae57 	beq.w	8005510 <_printf_float+0x98>
 8005862:	f108 0801 	add.w	r8, r8, #1
 8005866:	45c8      	cmp	r8, r9
 8005868:	dbf3      	blt.n	8005852 <_printf_float+0x3da>
 800586a:	4653      	mov	r3, sl
 800586c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005870:	e6dc      	b.n	800562c <_printf_float+0x1b4>
 8005872:	f04f 0800 	mov.w	r8, #0
 8005876:	f104 0b1a 	add.w	fp, r4, #26
 800587a:	e7f4      	b.n	8005866 <_printf_float+0x3ee>
 800587c:	2301      	movs	r3, #1
 800587e:	4642      	mov	r2, r8
 8005880:	e7e1      	b.n	8005846 <_printf_float+0x3ce>
 8005882:	2301      	movs	r3, #1
 8005884:	464a      	mov	r2, r9
 8005886:	4631      	mov	r1, r6
 8005888:	4628      	mov	r0, r5
 800588a:	47b8      	blx	r7
 800588c:	3001      	adds	r0, #1
 800588e:	f43f ae3f 	beq.w	8005510 <_printf_float+0x98>
 8005892:	f108 0801 	add.w	r8, r8, #1
 8005896:	68e3      	ldr	r3, [r4, #12]
 8005898:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800589a:	1a5b      	subs	r3, r3, r1
 800589c:	4543      	cmp	r3, r8
 800589e:	dcf0      	bgt.n	8005882 <_printf_float+0x40a>
 80058a0:	e6f8      	b.n	8005694 <_printf_float+0x21c>
 80058a2:	f04f 0800 	mov.w	r8, #0
 80058a6:	f104 0919 	add.w	r9, r4, #25
 80058aa:	e7f4      	b.n	8005896 <_printf_float+0x41e>

080058ac <_printf_common>:
 80058ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b0:	4616      	mov	r6, r2
 80058b2:	4698      	mov	r8, r3
 80058b4:	688a      	ldr	r2, [r1, #8]
 80058b6:	690b      	ldr	r3, [r1, #16]
 80058b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058bc:	4293      	cmp	r3, r2
 80058be:	bfb8      	it	lt
 80058c0:	4613      	movlt	r3, r2
 80058c2:	6033      	str	r3, [r6, #0]
 80058c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058c8:	4607      	mov	r7, r0
 80058ca:	460c      	mov	r4, r1
 80058cc:	b10a      	cbz	r2, 80058d2 <_printf_common+0x26>
 80058ce:	3301      	adds	r3, #1
 80058d0:	6033      	str	r3, [r6, #0]
 80058d2:	6823      	ldr	r3, [r4, #0]
 80058d4:	0699      	lsls	r1, r3, #26
 80058d6:	bf42      	ittt	mi
 80058d8:	6833      	ldrmi	r3, [r6, #0]
 80058da:	3302      	addmi	r3, #2
 80058dc:	6033      	strmi	r3, [r6, #0]
 80058de:	6825      	ldr	r5, [r4, #0]
 80058e0:	f015 0506 	ands.w	r5, r5, #6
 80058e4:	d106      	bne.n	80058f4 <_printf_common+0x48>
 80058e6:	f104 0a19 	add.w	sl, r4, #25
 80058ea:	68e3      	ldr	r3, [r4, #12]
 80058ec:	6832      	ldr	r2, [r6, #0]
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	42ab      	cmp	r3, r5
 80058f2:	dc26      	bgt.n	8005942 <_printf_common+0x96>
 80058f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058f8:	6822      	ldr	r2, [r4, #0]
 80058fa:	3b00      	subs	r3, #0
 80058fc:	bf18      	it	ne
 80058fe:	2301      	movne	r3, #1
 8005900:	0692      	lsls	r2, r2, #26
 8005902:	d42b      	bmi.n	800595c <_printf_common+0xb0>
 8005904:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005908:	4641      	mov	r1, r8
 800590a:	4638      	mov	r0, r7
 800590c:	47c8      	blx	r9
 800590e:	3001      	adds	r0, #1
 8005910:	d01e      	beq.n	8005950 <_printf_common+0xa4>
 8005912:	6823      	ldr	r3, [r4, #0]
 8005914:	6922      	ldr	r2, [r4, #16]
 8005916:	f003 0306 	and.w	r3, r3, #6
 800591a:	2b04      	cmp	r3, #4
 800591c:	bf02      	ittt	eq
 800591e:	68e5      	ldreq	r5, [r4, #12]
 8005920:	6833      	ldreq	r3, [r6, #0]
 8005922:	1aed      	subeq	r5, r5, r3
 8005924:	68a3      	ldr	r3, [r4, #8]
 8005926:	bf0c      	ite	eq
 8005928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800592c:	2500      	movne	r5, #0
 800592e:	4293      	cmp	r3, r2
 8005930:	bfc4      	itt	gt
 8005932:	1a9b      	subgt	r3, r3, r2
 8005934:	18ed      	addgt	r5, r5, r3
 8005936:	2600      	movs	r6, #0
 8005938:	341a      	adds	r4, #26
 800593a:	42b5      	cmp	r5, r6
 800593c:	d11a      	bne.n	8005974 <_printf_common+0xc8>
 800593e:	2000      	movs	r0, #0
 8005940:	e008      	b.n	8005954 <_printf_common+0xa8>
 8005942:	2301      	movs	r3, #1
 8005944:	4652      	mov	r2, sl
 8005946:	4641      	mov	r1, r8
 8005948:	4638      	mov	r0, r7
 800594a:	47c8      	blx	r9
 800594c:	3001      	adds	r0, #1
 800594e:	d103      	bne.n	8005958 <_printf_common+0xac>
 8005950:	f04f 30ff 	mov.w	r0, #4294967295
 8005954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005958:	3501      	adds	r5, #1
 800595a:	e7c6      	b.n	80058ea <_printf_common+0x3e>
 800595c:	18e1      	adds	r1, r4, r3
 800595e:	1c5a      	adds	r2, r3, #1
 8005960:	2030      	movs	r0, #48	@ 0x30
 8005962:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005966:	4422      	add	r2, r4
 8005968:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800596c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005970:	3302      	adds	r3, #2
 8005972:	e7c7      	b.n	8005904 <_printf_common+0x58>
 8005974:	2301      	movs	r3, #1
 8005976:	4622      	mov	r2, r4
 8005978:	4641      	mov	r1, r8
 800597a:	4638      	mov	r0, r7
 800597c:	47c8      	blx	r9
 800597e:	3001      	adds	r0, #1
 8005980:	d0e6      	beq.n	8005950 <_printf_common+0xa4>
 8005982:	3601      	adds	r6, #1
 8005984:	e7d9      	b.n	800593a <_printf_common+0x8e>
	...

08005988 <_printf_i>:
 8005988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800598c:	7e0f      	ldrb	r7, [r1, #24]
 800598e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005990:	2f78      	cmp	r7, #120	@ 0x78
 8005992:	4691      	mov	r9, r2
 8005994:	4680      	mov	r8, r0
 8005996:	460c      	mov	r4, r1
 8005998:	469a      	mov	sl, r3
 800599a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800599e:	d807      	bhi.n	80059b0 <_printf_i+0x28>
 80059a0:	2f62      	cmp	r7, #98	@ 0x62
 80059a2:	d80a      	bhi.n	80059ba <_printf_i+0x32>
 80059a4:	2f00      	cmp	r7, #0
 80059a6:	f000 80d2 	beq.w	8005b4e <_printf_i+0x1c6>
 80059aa:	2f58      	cmp	r7, #88	@ 0x58
 80059ac:	f000 80b9 	beq.w	8005b22 <_printf_i+0x19a>
 80059b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059b8:	e03a      	b.n	8005a30 <_printf_i+0xa8>
 80059ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059be:	2b15      	cmp	r3, #21
 80059c0:	d8f6      	bhi.n	80059b0 <_printf_i+0x28>
 80059c2:	a101      	add	r1, pc, #4	@ (adr r1, 80059c8 <_printf_i+0x40>)
 80059c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059c8:	08005a21 	.word	0x08005a21
 80059cc:	08005a35 	.word	0x08005a35
 80059d0:	080059b1 	.word	0x080059b1
 80059d4:	080059b1 	.word	0x080059b1
 80059d8:	080059b1 	.word	0x080059b1
 80059dc:	080059b1 	.word	0x080059b1
 80059e0:	08005a35 	.word	0x08005a35
 80059e4:	080059b1 	.word	0x080059b1
 80059e8:	080059b1 	.word	0x080059b1
 80059ec:	080059b1 	.word	0x080059b1
 80059f0:	080059b1 	.word	0x080059b1
 80059f4:	08005b35 	.word	0x08005b35
 80059f8:	08005a5f 	.word	0x08005a5f
 80059fc:	08005aef 	.word	0x08005aef
 8005a00:	080059b1 	.word	0x080059b1
 8005a04:	080059b1 	.word	0x080059b1
 8005a08:	08005b57 	.word	0x08005b57
 8005a0c:	080059b1 	.word	0x080059b1
 8005a10:	08005a5f 	.word	0x08005a5f
 8005a14:	080059b1 	.word	0x080059b1
 8005a18:	080059b1 	.word	0x080059b1
 8005a1c:	08005af7 	.word	0x08005af7
 8005a20:	6833      	ldr	r3, [r6, #0]
 8005a22:	1d1a      	adds	r2, r3, #4
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	6032      	str	r2, [r6, #0]
 8005a28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a30:	2301      	movs	r3, #1
 8005a32:	e09d      	b.n	8005b70 <_printf_i+0x1e8>
 8005a34:	6833      	ldr	r3, [r6, #0]
 8005a36:	6820      	ldr	r0, [r4, #0]
 8005a38:	1d19      	adds	r1, r3, #4
 8005a3a:	6031      	str	r1, [r6, #0]
 8005a3c:	0606      	lsls	r6, r0, #24
 8005a3e:	d501      	bpl.n	8005a44 <_printf_i+0xbc>
 8005a40:	681d      	ldr	r5, [r3, #0]
 8005a42:	e003      	b.n	8005a4c <_printf_i+0xc4>
 8005a44:	0645      	lsls	r5, r0, #25
 8005a46:	d5fb      	bpl.n	8005a40 <_printf_i+0xb8>
 8005a48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a4c:	2d00      	cmp	r5, #0
 8005a4e:	da03      	bge.n	8005a58 <_printf_i+0xd0>
 8005a50:	232d      	movs	r3, #45	@ 0x2d
 8005a52:	426d      	negs	r5, r5
 8005a54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a58:	4859      	ldr	r0, [pc, #356]	@ (8005bc0 <_printf_i+0x238>)
 8005a5a:	230a      	movs	r3, #10
 8005a5c:	e011      	b.n	8005a82 <_printf_i+0xfa>
 8005a5e:	6821      	ldr	r1, [r4, #0]
 8005a60:	6833      	ldr	r3, [r6, #0]
 8005a62:	0608      	lsls	r0, r1, #24
 8005a64:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a68:	d402      	bmi.n	8005a70 <_printf_i+0xe8>
 8005a6a:	0649      	lsls	r1, r1, #25
 8005a6c:	bf48      	it	mi
 8005a6e:	b2ad      	uxthmi	r5, r5
 8005a70:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a72:	4853      	ldr	r0, [pc, #332]	@ (8005bc0 <_printf_i+0x238>)
 8005a74:	6033      	str	r3, [r6, #0]
 8005a76:	bf14      	ite	ne
 8005a78:	230a      	movne	r3, #10
 8005a7a:	2308      	moveq	r3, #8
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a82:	6866      	ldr	r6, [r4, #4]
 8005a84:	60a6      	str	r6, [r4, #8]
 8005a86:	2e00      	cmp	r6, #0
 8005a88:	bfa2      	ittt	ge
 8005a8a:	6821      	ldrge	r1, [r4, #0]
 8005a8c:	f021 0104 	bicge.w	r1, r1, #4
 8005a90:	6021      	strge	r1, [r4, #0]
 8005a92:	b90d      	cbnz	r5, 8005a98 <_printf_i+0x110>
 8005a94:	2e00      	cmp	r6, #0
 8005a96:	d04b      	beq.n	8005b30 <_printf_i+0x1a8>
 8005a98:	4616      	mov	r6, r2
 8005a9a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a9e:	fb03 5711 	mls	r7, r3, r1, r5
 8005aa2:	5dc7      	ldrb	r7, [r0, r7]
 8005aa4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005aa8:	462f      	mov	r7, r5
 8005aaa:	42bb      	cmp	r3, r7
 8005aac:	460d      	mov	r5, r1
 8005aae:	d9f4      	bls.n	8005a9a <_printf_i+0x112>
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d10b      	bne.n	8005acc <_printf_i+0x144>
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	07df      	lsls	r7, r3, #31
 8005ab8:	d508      	bpl.n	8005acc <_printf_i+0x144>
 8005aba:	6923      	ldr	r3, [r4, #16]
 8005abc:	6861      	ldr	r1, [r4, #4]
 8005abe:	4299      	cmp	r1, r3
 8005ac0:	bfde      	ittt	le
 8005ac2:	2330      	movle	r3, #48	@ 0x30
 8005ac4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ac8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005acc:	1b92      	subs	r2, r2, r6
 8005ace:	6122      	str	r2, [r4, #16]
 8005ad0:	f8cd a000 	str.w	sl, [sp]
 8005ad4:	464b      	mov	r3, r9
 8005ad6:	aa03      	add	r2, sp, #12
 8005ad8:	4621      	mov	r1, r4
 8005ada:	4640      	mov	r0, r8
 8005adc:	f7ff fee6 	bl	80058ac <_printf_common>
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d14a      	bne.n	8005b7a <_printf_i+0x1f2>
 8005ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae8:	b004      	add	sp, #16
 8005aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aee:	6823      	ldr	r3, [r4, #0]
 8005af0:	f043 0320 	orr.w	r3, r3, #32
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	4833      	ldr	r0, [pc, #204]	@ (8005bc4 <_printf_i+0x23c>)
 8005af8:	2778      	movs	r7, #120	@ 0x78
 8005afa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	6831      	ldr	r1, [r6, #0]
 8005b02:	061f      	lsls	r7, r3, #24
 8005b04:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b08:	d402      	bmi.n	8005b10 <_printf_i+0x188>
 8005b0a:	065f      	lsls	r7, r3, #25
 8005b0c:	bf48      	it	mi
 8005b0e:	b2ad      	uxthmi	r5, r5
 8005b10:	6031      	str	r1, [r6, #0]
 8005b12:	07d9      	lsls	r1, r3, #31
 8005b14:	bf44      	itt	mi
 8005b16:	f043 0320 	orrmi.w	r3, r3, #32
 8005b1a:	6023      	strmi	r3, [r4, #0]
 8005b1c:	b11d      	cbz	r5, 8005b26 <_printf_i+0x19e>
 8005b1e:	2310      	movs	r3, #16
 8005b20:	e7ac      	b.n	8005a7c <_printf_i+0xf4>
 8005b22:	4827      	ldr	r0, [pc, #156]	@ (8005bc0 <_printf_i+0x238>)
 8005b24:	e7e9      	b.n	8005afa <_printf_i+0x172>
 8005b26:	6823      	ldr	r3, [r4, #0]
 8005b28:	f023 0320 	bic.w	r3, r3, #32
 8005b2c:	6023      	str	r3, [r4, #0]
 8005b2e:	e7f6      	b.n	8005b1e <_printf_i+0x196>
 8005b30:	4616      	mov	r6, r2
 8005b32:	e7bd      	b.n	8005ab0 <_printf_i+0x128>
 8005b34:	6833      	ldr	r3, [r6, #0]
 8005b36:	6825      	ldr	r5, [r4, #0]
 8005b38:	6961      	ldr	r1, [r4, #20]
 8005b3a:	1d18      	adds	r0, r3, #4
 8005b3c:	6030      	str	r0, [r6, #0]
 8005b3e:	062e      	lsls	r6, r5, #24
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	d501      	bpl.n	8005b48 <_printf_i+0x1c0>
 8005b44:	6019      	str	r1, [r3, #0]
 8005b46:	e002      	b.n	8005b4e <_printf_i+0x1c6>
 8005b48:	0668      	lsls	r0, r5, #25
 8005b4a:	d5fb      	bpl.n	8005b44 <_printf_i+0x1bc>
 8005b4c:	8019      	strh	r1, [r3, #0]
 8005b4e:	2300      	movs	r3, #0
 8005b50:	6123      	str	r3, [r4, #16]
 8005b52:	4616      	mov	r6, r2
 8005b54:	e7bc      	b.n	8005ad0 <_printf_i+0x148>
 8005b56:	6833      	ldr	r3, [r6, #0]
 8005b58:	1d1a      	adds	r2, r3, #4
 8005b5a:	6032      	str	r2, [r6, #0]
 8005b5c:	681e      	ldr	r6, [r3, #0]
 8005b5e:	6862      	ldr	r2, [r4, #4]
 8005b60:	2100      	movs	r1, #0
 8005b62:	4630      	mov	r0, r6
 8005b64:	f7fa fb6c 	bl	8000240 <memchr>
 8005b68:	b108      	cbz	r0, 8005b6e <_printf_i+0x1e6>
 8005b6a:	1b80      	subs	r0, r0, r6
 8005b6c:	6060      	str	r0, [r4, #4]
 8005b6e:	6863      	ldr	r3, [r4, #4]
 8005b70:	6123      	str	r3, [r4, #16]
 8005b72:	2300      	movs	r3, #0
 8005b74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b78:	e7aa      	b.n	8005ad0 <_printf_i+0x148>
 8005b7a:	6923      	ldr	r3, [r4, #16]
 8005b7c:	4632      	mov	r2, r6
 8005b7e:	4649      	mov	r1, r9
 8005b80:	4640      	mov	r0, r8
 8005b82:	47d0      	blx	sl
 8005b84:	3001      	adds	r0, #1
 8005b86:	d0ad      	beq.n	8005ae4 <_printf_i+0x15c>
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	079b      	lsls	r3, r3, #30
 8005b8c:	d413      	bmi.n	8005bb6 <_printf_i+0x22e>
 8005b8e:	68e0      	ldr	r0, [r4, #12]
 8005b90:	9b03      	ldr	r3, [sp, #12]
 8005b92:	4298      	cmp	r0, r3
 8005b94:	bfb8      	it	lt
 8005b96:	4618      	movlt	r0, r3
 8005b98:	e7a6      	b.n	8005ae8 <_printf_i+0x160>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	4632      	mov	r2, r6
 8005b9e:	4649      	mov	r1, r9
 8005ba0:	4640      	mov	r0, r8
 8005ba2:	47d0      	blx	sl
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	d09d      	beq.n	8005ae4 <_printf_i+0x15c>
 8005ba8:	3501      	adds	r5, #1
 8005baa:	68e3      	ldr	r3, [r4, #12]
 8005bac:	9903      	ldr	r1, [sp, #12]
 8005bae:	1a5b      	subs	r3, r3, r1
 8005bb0:	42ab      	cmp	r3, r5
 8005bb2:	dcf2      	bgt.n	8005b9a <_printf_i+0x212>
 8005bb4:	e7eb      	b.n	8005b8e <_printf_i+0x206>
 8005bb6:	2500      	movs	r5, #0
 8005bb8:	f104 0619 	add.w	r6, r4, #25
 8005bbc:	e7f5      	b.n	8005baa <_printf_i+0x222>
 8005bbe:	bf00      	nop
 8005bc0:	08007e82 	.word	0x08007e82
 8005bc4:	08007e93 	.word	0x08007e93

08005bc8 <std>:
 8005bc8:	2300      	movs	r3, #0
 8005bca:	b510      	push	{r4, lr}
 8005bcc:	4604      	mov	r4, r0
 8005bce:	e9c0 3300 	strd	r3, r3, [r0]
 8005bd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bd6:	6083      	str	r3, [r0, #8]
 8005bd8:	8181      	strh	r1, [r0, #12]
 8005bda:	6643      	str	r3, [r0, #100]	@ 0x64
 8005bdc:	81c2      	strh	r2, [r0, #14]
 8005bde:	6183      	str	r3, [r0, #24]
 8005be0:	4619      	mov	r1, r3
 8005be2:	2208      	movs	r2, #8
 8005be4:	305c      	adds	r0, #92	@ 0x5c
 8005be6:	f000 f92d 	bl	8005e44 <memset>
 8005bea:	4b0d      	ldr	r3, [pc, #52]	@ (8005c20 <std+0x58>)
 8005bec:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bee:	4b0d      	ldr	r3, [pc, #52]	@ (8005c24 <std+0x5c>)
 8005bf0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c28 <std+0x60>)
 8005bf4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c2c <std+0x64>)
 8005bf8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005c30 <std+0x68>)
 8005bfc:	6224      	str	r4, [r4, #32]
 8005bfe:	429c      	cmp	r4, r3
 8005c00:	d006      	beq.n	8005c10 <std+0x48>
 8005c02:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c06:	4294      	cmp	r4, r2
 8005c08:	d002      	beq.n	8005c10 <std+0x48>
 8005c0a:	33d0      	adds	r3, #208	@ 0xd0
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	d105      	bne.n	8005c1c <std+0x54>
 8005c10:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c18:	f000 b9a0 	b.w	8005f5c <__retarget_lock_init_recursive>
 8005c1c:	bd10      	pop	{r4, pc}
 8005c1e:	bf00      	nop
 8005c20:	08005d4d 	.word	0x08005d4d
 8005c24:	08005d6f 	.word	0x08005d6f
 8005c28:	08005da7 	.word	0x08005da7
 8005c2c:	08005dcb 	.word	0x08005dcb
 8005c30:	2000056c 	.word	0x2000056c

08005c34 <stdio_exit_handler>:
 8005c34:	4a02      	ldr	r2, [pc, #8]	@ (8005c40 <stdio_exit_handler+0xc>)
 8005c36:	4903      	ldr	r1, [pc, #12]	@ (8005c44 <stdio_exit_handler+0x10>)
 8005c38:	4803      	ldr	r0, [pc, #12]	@ (8005c48 <stdio_exit_handler+0x14>)
 8005c3a:	f000 b869 	b.w	8005d10 <_fwalk_sglue>
 8005c3e:	bf00      	nop
 8005c40:	2000000c 	.word	0x2000000c
 8005c44:	08007675 	.word	0x08007675
 8005c48:	2000001c 	.word	0x2000001c

08005c4c <cleanup_stdio>:
 8005c4c:	6841      	ldr	r1, [r0, #4]
 8005c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c80 <cleanup_stdio+0x34>)
 8005c50:	4299      	cmp	r1, r3
 8005c52:	b510      	push	{r4, lr}
 8005c54:	4604      	mov	r4, r0
 8005c56:	d001      	beq.n	8005c5c <cleanup_stdio+0x10>
 8005c58:	f001 fd0c 	bl	8007674 <_fflush_r>
 8005c5c:	68a1      	ldr	r1, [r4, #8]
 8005c5e:	4b09      	ldr	r3, [pc, #36]	@ (8005c84 <cleanup_stdio+0x38>)
 8005c60:	4299      	cmp	r1, r3
 8005c62:	d002      	beq.n	8005c6a <cleanup_stdio+0x1e>
 8005c64:	4620      	mov	r0, r4
 8005c66:	f001 fd05 	bl	8007674 <_fflush_r>
 8005c6a:	68e1      	ldr	r1, [r4, #12]
 8005c6c:	4b06      	ldr	r3, [pc, #24]	@ (8005c88 <cleanup_stdio+0x3c>)
 8005c6e:	4299      	cmp	r1, r3
 8005c70:	d004      	beq.n	8005c7c <cleanup_stdio+0x30>
 8005c72:	4620      	mov	r0, r4
 8005c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c78:	f001 bcfc 	b.w	8007674 <_fflush_r>
 8005c7c:	bd10      	pop	{r4, pc}
 8005c7e:	bf00      	nop
 8005c80:	2000056c 	.word	0x2000056c
 8005c84:	200005d4 	.word	0x200005d4
 8005c88:	2000063c 	.word	0x2000063c

08005c8c <global_stdio_init.part.0>:
 8005c8c:	b510      	push	{r4, lr}
 8005c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005cbc <global_stdio_init.part.0+0x30>)
 8005c90:	4c0b      	ldr	r4, [pc, #44]	@ (8005cc0 <global_stdio_init.part.0+0x34>)
 8005c92:	4a0c      	ldr	r2, [pc, #48]	@ (8005cc4 <global_stdio_init.part.0+0x38>)
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	4620      	mov	r0, r4
 8005c98:	2200      	movs	r2, #0
 8005c9a:	2104      	movs	r1, #4
 8005c9c:	f7ff ff94 	bl	8005bc8 <std>
 8005ca0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	2109      	movs	r1, #9
 8005ca8:	f7ff ff8e 	bl	8005bc8 <std>
 8005cac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cb6:	2112      	movs	r1, #18
 8005cb8:	f7ff bf86 	b.w	8005bc8 <std>
 8005cbc:	200006a4 	.word	0x200006a4
 8005cc0:	2000056c 	.word	0x2000056c
 8005cc4:	08005c35 	.word	0x08005c35

08005cc8 <__sfp_lock_acquire>:
 8005cc8:	4801      	ldr	r0, [pc, #4]	@ (8005cd0 <__sfp_lock_acquire+0x8>)
 8005cca:	f000 b948 	b.w	8005f5e <__retarget_lock_acquire_recursive>
 8005cce:	bf00      	nop
 8005cd0:	200006ad 	.word	0x200006ad

08005cd4 <__sfp_lock_release>:
 8005cd4:	4801      	ldr	r0, [pc, #4]	@ (8005cdc <__sfp_lock_release+0x8>)
 8005cd6:	f000 b943 	b.w	8005f60 <__retarget_lock_release_recursive>
 8005cda:	bf00      	nop
 8005cdc:	200006ad 	.word	0x200006ad

08005ce0 <__sinit>:
 8005ce0:	b510      	push	{r4, lr}
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	f7ff fff0 	bl	8005cc8 <__sfp_lock_acquire>
 8005ce8:	6a23      	ldr	r3, [r4, #32]
 8005cea:	b11b      	cbz	r3, 8005cf4 <__sinit+0x14>
 8005cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cf0:	f7ff bff0 	b.w	8005cd4 <__sfp_lock_release>
 8005cf4:	4b04      	ldr	r3, [pc, #16]	@ (8005d08 <__sinit+0x28>)
 8005cf6:	6223      	str	r3, [r4, #32]
 8005cf8:	4b04      	ldr	r3, [pc, #16]	@ (8005d0c <__sinit+0x2c>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1f5      	bne.n	8005cec <__sinit+0xc>
 8005d00:	f7ff ffc4 	bl	8005c8c <global_stdio_init.part.0>
 8005d04:	e7f2      	b.n	8005cec <__sinit+0xc>
 8005d06:	bf00      	nop
 8005d08:	08005c4d 	.word	0x08005c4d
 8005d0c:	200006a4 	.word	0x200006a4

08005d10 <_fwalk_sglue>:
 8005d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d14:	4607      	mov	r7, r0
 8005d16:	4688      	mov	r8, r1
 8005d18:	4614      	mov	r4, r2
 8005d1a:	2600      	movs	r6, #0
 8005d1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d20:	f1b9 0901 	subs.w	r9, r9, #1
 8005d24:	d505      	bpl.n	8005d32 <_fwalk_sglue+0x22>
 8005d26:	6824      	ldr	r4, [r4, #0]
 8005d28:	2c00      	cmp	r4, #0
 8005d2a:	d1f7      	bne.n	8005d1c <_fwalk_sglue+0xc>
 8005d2c:	4630      	mov	r0, r6
 8005d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d32:	89ab      	ldrh	r3, [r5, #12]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d907      	bls.n	8005d48 <_fwalk_sglue+0x38>
 8005d38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	d003      	beq.n	8005d48 <_fwalk_sglue+0x38>
 8005d40:	4629      	mov	r1, r5
 8005d42:	4638      	mov	r0, r7
 8005d44:	47c0      	blx	r8
 8005d46:	4306      	orrs	r6, r0
 8005d48:	3568      	adds	r5, #104	@ 0x68
 8005d4a:	e7e9      	b.n	8005d20 <_fwalk_sglue+0x10>

08005d4c <__sread>:
 8005d4c:	b510      	push	{r4, lr}
 8005d4e:	460c      	mov	r4, r1
 8005d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d54:	f000 f8a4 	bl	8005ea0 <_read_r>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	bfab      	itete	ge
 8005d5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005d60:	181b      	addge	r3, r3, r0
 8005d62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d66:	bfac      	ite	ge
 8005d68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d6a:	81a3      	strhlt	r3, [r4, #12]
 8005d6c:	bd10      	pop	{r4, pc}

08005d6e <__swrite>:
 8005d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d72:	461f      	mov	r7, r3
 8005d74:	898b      	ldrh	r3, [r1, #12]
 8005d76:	05db      	lsls	r3, r3, #23
 8005d78:	4605      	mov	r5, r0
 8005d7a:	460c      	mov	r4, r1
 8005d7c:	4616      	mov	r6, r2
 8005d7e:	d505      	bpl.n	8005d8c <__swrite+0x1e>
 8005d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d84:	2302      	movs	r3, #2
 8005d86:	2200      	movs	r2, #0
 8005d88:	f000 f878 	bl	8005e7c <_lseek_r>
 8005d8c:	89a3      	ldrh	r3, [r4, #12]
 8005d8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d96:	81a3      	strh	r3, [r4, #12]
 8005d98:	4632      	mov	r2, r6
 8005d9a:	463b      	mov	r3, r7
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005da2:	f000 b89f 	b.w	8005ee4 <_write_r>

08005da6 <__sseek>:
 8005da6:	b510      	push	{r4, lr}
 8005da8:	460c      	mov	r4, r1
 8005daa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dae:	f000 f865 	bl	8005e7c <_lseek_r>
 8005db2:	1c43      	adds	r3, r0, #1
 8005db4:	89a3      	ldrh	r3, [r4, #12]
 8005db6:	bf15      	itete	ne
 8005db8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005dba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005dbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dc2:	81a3      	strheq	r3, [r4, #12]
 8005dc4:	bf18      	it	ne
 8005dc6:	81a3      	strhne	r3, [r4, #12]
 8005dc8:	bd10      	pop	{r4, pc}

08005dca <__sclose>:
 8005dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dce:	f000 b845 	b.w	8005e5c <_close_r>

08005dd2 <_vsniprintf_r>:
 8005dd2:	b530      	push	{r4, r5, lr}
 8005dd4:	4614      	mov	r4, r2
 8005dd6:	2c00      	cmp	r4, #0
 8005dd8:	b09b      	sub	sp, #108	@ 0x6c
 8005dda:	4605      	mov	r5, r0
 8005ddc:	461a      	mov	r2, r3
 8005dde:	da05      	bge.n	8005dec <_vsniprintf_r+0x1a>
 8005de0:	238b      	movs	r3, #139	@ 0x8b
 8005de2:	6003      	str	r3, [r0, #0]
 8005de4:	f04f 30ff 	mov.w	r0, #4294967295
 8005de8:	b01b      	add	sp, #108	@ 0x6c
 8005dea:	bd30      	pop	{r4, r5, pc}
 8005dec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005df0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005df4:	bf14      	ite	ne
 8005df6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005dfa:	4623      	moveq	r3, r4
 8005dfc:	9302      	str	r3, [sp, #8]
 8005dfe:	9305      	str	r3, [sp, #20]
 8005e00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005e04:	9100      	str	r1, [sp, #0]
 8005e06:	9104      	str	r1, [sp, #16]
 8005e08:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005e0c:	4669      	mov	r1, sp
 8005e0e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005e10:	f001 fab0 	bl	8007374 <_svfiprintf_r>
 8005e14:	1c43      	adds	r3, r0, #1
 8005e16:	bfbc      	itt	lt
 8005e18:	238b      	movlt	r3, #139	@ 0x8b
 8005e1a:	602b      	strlt	r3, [r5, #0]
 8005e1c:	2c00      	cmp	r4, #0
 8005e1e:	d0e3      	beq.n	8005de8 <_vsniprintf_r+0x16>
 8005e20:	9b00      	ldr	r3, [sp, #0]
 8005e22:	2200      	movs	r2, #0
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	e7df      	b.n	8005de8 <_vsniprintf_r+0x16>

08005e28 <vsniprintf>:
 8005e28:	b507      	push	{r0, r1, r2, lr}
 8005e2a:	9300      	str	r3, [sp, #0]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	460a      	mov	r2, r1
 8005e30:	4601      	mov	r1, r0
 8005e32:	4803      	ldr	r0, [pc, #12]	@ (8005e40 <vsniprintf+0x18>)
 8005e34:	6800      	ldr	r0, [r0, #0]
 8005e36:	f7ff ffcc 	bl	8005dd2 <_vsniprintf_r>
 8005e3a:	b003      	add	sp, #12
 8005e3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e40:	20000018 	.word	0x20000018

08005e44 <memset>:
 8005e44:	4402      	add	r2, r0
 8005e46:	4603      	mov	r3, r0
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d100      	bne.n	8005e4e <memset+0xa>
 8005e4c:	4770      	bx	lr
 8005e4e:	f803 1b01 	strb.w	r1, [r3], #1
 8005e52:	e7f9      	b.n	8005e48 <memset+0x4>

08005e54 <_localeconv_r>:
 8005e54:	4800      	ldr	r0, [pc, #0]	@ (8005e58 <_localeconv_r+0x4>)
 8005e56:	4770      	bx	lr
 8005e58:	20000158 	.word	0x20000158

08005e5c <_close_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4d06      	ldr	r5, [pc, #24]	@ (8005e78 <_close_r+0x1c>)
 8005e60:	2300      	movs	r3, #0
 8005e62:	4604      	mov	r4, r0
 8005e64:	4608      	mov	r0, r1
 8005e66:	602b      	str	r3, [r5, #0]
 8005e68:	f7fb ff49 	bl	8001cfe <_close>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_close_r+0x1a>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_close_r+0x1a>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	200006a8 	.word	0x200006a8

08005e7c <_lseek_r>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	4d07      	ldr	r5, [pc, #28]	@ (8005e9c <_lseek_r+0x20>)
 8005e80:	4604      	mov	r4, r0
 8005e82:	4608      	mov	r0, r1
 8005e84:	4611      	mov	r1, r2
 8005e86:	2200      	movs	r2, #0
 8005e88:	602a      	str	r2, [r5, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	f7fb ff5e 	bl	8001d4c <_lseek>
 8005e90:	1c43      	adds	r3, r0, #1
 8005e92:	d102      	bne.n	8005e9a <_lseek_r+0x1e>
 8005e94:	682b      	ldr	r3, [r5, #0]
 8005e96:	b103      	cbz	r3, 8005e9a <_lseek_r+0x1e>
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	bd38      	pop	{r3, r4, r5, pc}
 8005e9c:	200006a8 	.word	0x200006a8

08005ea0 <_read_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	4d07      	ldr	r5, [pc, #28]	@ (8005ec0 <_read_r+0x20>)
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	4608      	mov	r0, r1
 8005ea8:	4611      	mov	r1, r2
 8005eaa:	2200      	movs	r2, #0
 8005eac:	602a      	str	r2, [r5, #0]
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f7fb feec 	bl	8001c8c <_read>
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d102      	bne.n	8005ebe <_read_r+0x1e>
 8005eb8:	682b      	ldr	r3, [r5, #0]
 8005eba:	b103      	cbz	r3, 8005ebe <_read_r+0x1e>
 8005ebc:	6023      	str	r3, [r4, #0]
 8005ebe:	bd38      	pop	{r3, r4, r5, pc}
 8005ec0:	200006a8 	.word	0x200006a8

08005ec4 <_sbrk_r>:
 8005ec4:	b538      	push	{r3, r4, r5, lr}
 8005ec6:	4d06      	ldr	r5, [pc, #24]	@ (8005ee0 <_sbrk_r+0x1c>)
 8005ec8:	2300      	movs	r3, #0
 8005eca:	4604      	mov	r4, r0
 8005ecc:	4608      	mov	r0, r1
 8005ece:	602b      	str	r3, [r5, #0]
 8005ed0:	f7fb ff4a 	bl	8001d68 <_sbrk>
 8005ed4:	1c43      	adds	r3, r0, #1
 8005ed6:	d102      	bne.n	8005ede <_sbrk_r+0x1a>
 8005ed8:	682b      	ldr	r3, [r5, #0]
 8005eda:	b103      	cbz	r3, 8005ede <_sbrk_r+0x1a>
 8005edc:	6023      	str	r3, [r4, #0]
 8005ede:	bd38      	pop	{r3, r4, r5, pc}
 8005ee0:	200006a8 	.word	0x200006a8

08005ee4 <_write_r>:
 8005ee4:	b538      	push	{r3, r4, r5, lr}
 8005ee6:	4d07      	ldr	r5, [pc, #28]	@ (8005f04 <_write_r+0x20>)
 8005ee8:	4604      	mov	r4, r0
 8005eea:	4608      	mov	r0, r1
 8005eec:	4611      	mov	r1, r2
 8005eee:	2200      	movs	r2, #0
 8005ef0:	602a      	str	r2, [r5, #0]
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	f7fb fee7 	bl	8001cc6 <_write>
 8005ef8:	1c43      	adds	r3, r0, #1
 8005efa:	d102      	bne.n	8005f02 <_write_r+0x1e>
 8005efc:	682b      	ldr	r3, [r5, #0]
 8005efe:	b103      	cbz	r3, 8005f02 <_write_r+0x1e>
 8005f00:	6023      	str	r3, [r4, #0]
 8005f02:	bd38      	pop	{r3, r4, r5, pc}
 8005f04:	200006a8 	.word	0x200006a8

08005f08 <__errno>:
 8005f08:	4b01      	ldr	r3, [pc, #4]	@ (8005f10 <__errno+0x8>)
 8005f0a:	6818      	ldr	r0, [r3, #0]
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	20000018 	.word	0x20000018

08005f14 <__libc_init_array>:
 8005f14:	b570      	push	{r4, r5, r6, lr}
 8005f16:	4d0d      	ldr	r5, [pc, #52]	@ (8005f4c <__libc_init_array+0x38>)
 8005f18:	4c0d      	ldr	r4, [pc, #52]	@ (8005f50 <__libc_init_array+0x3c>)
 8005f1a:	1b64      	subs	r4, r4, r5
 8005f1c:	10a4      	asrs	r4, r4, #2
 8005f1e:	2600      	movs	r6, #0
 8005f20:	42a6      	cmp	r6, r4
 8005f22:	d109      	bne.n	8005f38 <__libc_init_array+0x24>
 8005f24:	4d0b      	ldr	r5, [pc, #44]	@ (8005f54 <__libc_init_array+0x40>)
 8005f26:	4c0c      	ldr	r4, [pc, #48]	@ (8005f58 <__libc_init_array+0x44>)
 8005f28:	f001 ff32 	bl	8007d90 <_init>
 8005f2c:	1b64      	subs	r4, r4, r5
 8005f2e:	10a4      	asrs	r4, r4, #2
 8005f30:	2600      	movs	r6, #0
 8005f32:	42a6      	cmp	r6, r4
 8005f34:	d105      	bne.n	8005f42 <__libc_init_array+0x2e>
 8005f36:	bd70      	pop	{r4, r5, r6, pc}
 8005f38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f3c:	4798      	blx	r3
 8005f3e:	3601      	adds	r6, #1
 8005f40:	e7ee      	b.n	8005f20 <__libc_init_array+0xc>
 8005f42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f46:	4798      	blx	r3
 8005f48:	3601      	adds	r6, #1
 8005f4a:	e7f2      	b.n	8005f32 <__libc_init_array+0x1e>
 8005f4c:	080081e8 	.word	0x080081e8
 8005f50:	080081e8 	.word	0x080081e8
 8005f54:	080081e8 	.word	0x080081e8
 8005f58:	080081ec 	.word	0x080081ec

08005f5c <__retarget_lock_init_recursive>:
 8005f5c:	4770      	bx	lr

08005f5e <__retarget_lock_acquire_recursive>:
 8005f5e:	4770      	bx	lr

08005f60 <__retarget_lock_release_recursive>:
 8005f60:	4770      	bx	lr

08005f62 <quorem>:
 8005f62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f66:	6903      	ldr	r3, [r0, #16]
 8005f68:	690c      	ldr	r4, [r1, #16]
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	4607      	mov	r7, r0
 8005f6e:	db7e      	blt.n	800606e <quorem+0x10c>
 8005f70:	3c01      	subs	r4, #1
 8005f72:	f101 0814 	add.w	r8, r1, #20
 8005f76:	00a3      	lsls	r3, r4, #2
 8005f78:	f100 0514 	add.w	r5, r0, #20
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f82:	9301      	str	r3, [sp, #4]
 8005f84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f94:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f98:	d32e      	bcc.n	8005ff8 <quorem+0x96>
 8005f9a:	f04f 0a00 	mov.w	sl, #0
 8005f9e:	46c4      	mov	ip, r8
 8005fa0:	46ae      	mov	lr, r5
 8005fa2:	46d3      	mov	fp, sl
 8005fa4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005fa8:	b298      	uxth	r0, r3
 8005faa:	fb06 a000 	mla	r0, r6, r0, sl
 8005fae:	0c02      	lsrs	r2, r0, #16
 8005fb0:	0c1b      	lsrs	r3, r3, #16
 8005fb2:	fb06 2303 	mla	r3, r6, r3, r2
 8005fb6:	f8de 2000 	ldr.w	r2, [lr]
 8005fba:	b280      	uxth	r0, r0
 8005fbc:	b292      	uxth	r2, r2
 8005fbe:	1a12      	subs	r2, r2, r0
 8005fc0:	445a      	add	r2, fp
 8005fc2:	f8de 0000 	ldr.w	r0, [lr]
 8005fc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fd0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005fd4:	b292      	uxth	r2, r2
 8005fd6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fda:	45e1      	cmp	r9, ip
 8005fdc:	f84e 2b04 	str.w	r2, [lr], #4
 8005fe0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005fe4:	d2de      	bcs.n	8005fa4 <quorem+0x42>
 8005fe6:	9b00      	ldr	r3, [sp, #0]
 8005fe8:	58eb      	ldr	r3, [r5, r3]
 8005fea:	b92b      	cbnz	r3, 8005ff8 <quorem+0x96>
 8005fec:	9b01      	ldr	r3, [sp, #4]
 8005fee:	3b04      	subs	r3, #4
 8005ff0:	429d      	cmp	r5, r3
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	d32f      	bcc.n	8006056 <quorem+0xf4>
 8005ff6:	613c      	str	r4, [r7, #16]
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f001 f857 	bl	80070ac <__mcmp>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	db25      	blt.n	800604e <quorem+0xec>
 8006002:	4629      	mov	r1, r5
 8006004:	2000      	movs	r0, #0
 8006006:	f858 2b04 	ldr.w	r2, [r8], #4
 800600a:	f8d1 c000 	ldr.w	ip, [r1]
 800600e:	fa1f fe82 	uxth.w	lr, r2
 8006012:	fa1f f38c 	uxth.w	r3, ip
 8006016:	eba3 030e 	sub.w	r3, r3, lr
 800601a:	4403      	add	r3, r0
 800601c:	0c12      	lsrs	r2, r2, #16
 800601e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006022:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006026:	b29b      	uxth	r3, r3
 8006028:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800602c:	45c1      	cmp	r9, r8
 800602e:	f841 3b04 	str.w	r3, [r1], #4
 8006032:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006036:	d2e6      	bcs.n	8006006 <quorem+0xa4>
 8006038:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800603c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006040:	b922      	cbnz	r2, 800604c <quorem+0xea>
 8006042:	3b04      	subs	r3, #4
 8006044:	429d      	cmp	r5, r3
 8006046:	461a      	mov	r2, r3
 8006048:	d30b      	bcc.n	8006062 <quorem+0x100>
 800604a:	613c      	str	r4, [r7, #16]
 800604c:	3601      	adds	r6, #1
 800604e:	4630      	mov	r0, r6
 8006050:	b003      	add	sp, #12
 8006052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006056:	6812      	ldr	r2, [r2, #0]
 8006058:	3b04      	subs	r3, #4
 800605a:	2a00      	cmp	r2, #0
 800605c:	d1cb      	bne.n	8005ff6 <quorem+0x94>
 800605e:	3c01      	subs	r4, #1
 8006060:	e7c6      	b.n	8005ff0 <quorem+0x8e>
 8006062:	6812      	ldr	r2, [r2, #0]
 8006064:	3b04      	subs	r3, #4
 8006066:	2a00      	cmp	r2, #0
 8006068:	d1ef      	bne.n	800604a <quorem+0xe8>
 800606a:	3c01      	subs	r4, #1
 800606c:	e7ea      	b.n	8006044 <quorem+0xe2>
 800606e:	2000      	movs	r0, #0
 8006070:	e7ee      	b.n	8006050 <quorem+0xee>
 8006072:	0000      	movs	r0, r0
 8006074:	0000      	movs	r0, r0
	...

08006078 <_dtoa_r>:
 8006078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800607c:	ed2d 8b02 	vpush	{d8}
 8006080:	69c7      	ldr	r7, [r0, #28]
 8006082:	b091      	sub	sp, #68	@ 0x44
 8006084:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006088:	ec55 4b10 	vmov	r4, r5, d0
 800608c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800608e:	9107      	str	r1, [sp, #28]
 8006090:	4681      	mov	r9, r0
 8006092:	9209      	str	r2, [sp, #36]	@ 0x24
 8006094:	930d      	str	r3, [sp, #52]	@ 0x34
 8006096:	b97f      	cbnz	r7, 80060b8 <_dtoa_r+0x40>
 8006098:	2010      	movs	r0, #16
 800609a:	f7ff f89f 	bl	80051dc <malloc>
 800609e:	4602      	mov	r2, r0
 80060a0:	f8c9 001c 	str.w	r0, [r9, #28]
 80060a4:	b920      	cbnz	r0, 80060b0 <_dtoa_r+0x38>
 80060a6:	4ba0      	ldr	r3, [pc, #640]	@ (8006328 <_dtoa_r+0x2b0>)
 80060a8:	21ef      	movs	r1, #239	@ 0xef
 80060aa:	48a0      	ldr	r0, [pc, #640]	@ (800632c <_dtoa_r+0x2b4>)
 80060ac:	f001 fb32 	bl	8007714 <__assert_func>
 80060b0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80060b4:	6007      	str	r7, [r0, #0]
 80060b6:	60c7      	str	r7, [r0, #12]
 80060b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060bc:	6819      	ldr	r1, [r3, #0]
 80060be:	b159      	cbz	r1, 80060d8 <_dtoa_r+0x60>
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	604a      	str	r2, [r1, #4]
 80060c4:	2301      	movs	r3, #1
 80060c6:	4093      	lsls	r3, r2
 80060c8:	608b      	str	r3, [r1, #8]
 80060ca:	4648      	mov	r0, r9
 80060cc:	f000 fdb4 	bl	8006c38 <_Bfree>
 80060d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80060d4:	2200      	movs	r2, #0
 80060d6:	601a      	str	r2, [r3, #0]
 80060d8:	1e2b      	subs	r3, r5, #0
 80060da:	bfbb      	ittet	lt
 80060dc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060e0:	9303      	strlt	r3, [sp, #12]
 80060e2:	2300      	movge	r3, #0
 80060e4:	2201      	movlt	r2, #1
 80060e6:	bfac      	ite	ge
 80060e8:	6033      	strge	r3, [r6, #0]
 80060ea:	6032      	strlt	r2, [r6, #0]
 80060ec:	4b90      	ldr	r3, [pc, #576]	@ (8006330 <_dtoa_r+0x2b8>)
 80060ee:	9e03      	ldr	r6, [sp, #12]
 80060f0:	43b3      	bics	r3, r6
 80060f2:	d110      	bne.n	8006116 <_dtoa_r+0x9e>
 80060f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80060f6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006100:	4323      	orrs	r3, r4
 8006102:	f000 84de 	beq.w	8006ac2 <_dtoa_r+0xa4a>
 8006106:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006108:	4f8a      	ldr	r7, [pc, #552]	@ (8006334 <_dtoa_r+0x2bc>)
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 84e0 	beq.w	8006ad0 <_dtoa_r+0xa58>
 8006110:	1cfb      	adds	r3, r7, #3
 8006112:	f000 bcdb 	b.w	8006acc <_dtoa_r+0xa54>
 8006116:	ed9d 8b02 	vldr	d8, [sp, #8]
 800611a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800611e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006122:	d10a      	bne.n	800613a <_dtoa_r+0xc2>
 8006124:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006126:	2301      	movs	r3, #1
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800612c:	b113      	cbz	r3, 8006134 <_dtoa_r+0xbc>
 800612e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006130:	4b81      	ldr	r3, [pc, #516]	@ (8006338 <_dtoa_r+0x2c0>)
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	4f81      	ldr	r7, [pc, #516]	@ (800633c <_dtoa_r+0x2c4>)
 8006136:	f000 bccb 	b.w	8006ad0 <_dtoa_r+0xa58>
 800613a:	aa0e      	add	r2, sp, #56	@ 0x38
 800613c:	a90f      	add	r1, sp, #60	@ 0x3c
 800613e:	4648      	mov	r0, r9
 8006140:	eeb0 0b48 	vmov.f64	d0, d8
 8006144:	f001 f862 	bl	800720c <__d2b>
 8006148:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800614c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800614e:	9001      	str	r0, [sp, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d045      	beq.n	80061e0 <_dtoa_r+0x168>
 8006154:	eeb0 7b48 	vmov.f64	d7, d8
 8006158:	ee18 1a90 	vmov	r1, s17
 800615c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006160:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006164:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006168:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800616c:	2500      	movs	r5, #0
 800616e:	ee07 1a90 	vmov	s15, r1
 8006172:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006176:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006310 <_dtoa_r+0x298>
 800617a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800617e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006318 <_dtoa_r+0x2a0>
 8006182:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006186:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006320 <_dtoa_r+0x2a8>
 800618a:	ee07 3a90 	vmov	s15, r3
 800618e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006192:	eeb0 7b46 	vmov.f64	d7, d6
 8006196:	eea4 7b05 	vfma.f64	d7, d4, d5
 800619a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800619e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80061a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a6:	ee16 8a90 	vmov	r8, s13
 80061aa:	d508      	bpl.n	80061be <_dtoa_r+0x146>
 80061ac:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80061b0:	eeb4 6b47 	vcmp.f64	d6, d7
 80061b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b8:	bf18      	it	ne
 80061ba:	f108 38ff 	addne.w	r8, r8, #4294967295
 80061be:	f1b8 0f16 	cmp.w	r8, #22
 80061c2:	d82b      	bhi.n	800621c <_dtoa_r+0x1a4>
 80061c4:	495e      	ldr	r1, [pc, #376]	@ (8006340 <_dtoa_r+0x2c8>)
 80061c6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80061ca:	ed91 7b00 	vldr	d7, [r1]
 80061ce:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80061d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061d6:	d501      	bpl.n	80061dc <_dtoa_r+0x164>
 80061d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80061dc:	2100      	movs	r1, #0
 80061de:	e01e      	b.n	800621e <_dtoa_r+0x1a6>
 80061e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061e2:	4413      	add	r3, r2
 80061e4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80061e8:	2920      	cmp	r1, #32
 80061ea:	bfc1      	itttt	gt
 80061ec:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80061f0:	408e      	lslgt	r6, r1
 80061f2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80061f6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80061fa:	bfd6      	itet	le
 80061fc:	f1c1 0120 	rsble	r1, r1, #32
 8006200:	4331      	orrgt	r1, r6
 8006202:	fa04 f101 	lslle.w	r1, r4, r1
 8006206:	ee07 1a90 	vmov	s15, r1
 800620a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800620e:	3b01      	subs	r3, #1
 8006210:	ee17 1a90 	vmov	r1, s15
 8006214:	2501      	movs	r5, #1
 8006216:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800621a:	e7a8      	b.n	800616e <_dtoa_r+0xf6>
 800621c:	2101      	movs	r1, #1
 800621e:	1ad2      	subs	r2, r2, r3
 8006220:	1e53      	subs	r3, r2, #1
 8006222:	9306      	str	r3, [sp, #24]
 8006224:	bf45      	ittet	mi
 8006226:	f1c2 0301 	rsbmi	r3, r2, #1
 800622a:	9305      	strmi	r3, [sp, #20]
 800622c:	2300      	movpl	r3, #0
 800622e:	2300      	movmi	r3, #0
 8006230:	bf4c      	ite	mi
 8006232:	9306      	strmi	r3, [sp, #24]
 8006234:	9305      	strpl	r3, [sp, #20]
 8006236:	f1b8 0f00 	cmp.w	r8, #0
 800623a:	910c      	str	r1, [sp, #48]	@ 0x30
 800623c:	db18      	blt.n	8006270 <_dtoa_r+0x1f8>
 800623e:	9b06      	ldr	r3, [sp, #24]
 8006240:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006244:	4443      	add	r3, r8
 8006246:	9306      	str	r3, [sp, #24]
 8006248:	2300      	movs	r3, #0
 800624a:	9a07      	ldr	r2, [sp, #28]
 800624c:	2a09      	cmp	r2, #9
 800624e:	d849      	bhi.n	80062e4 <_dtoa_r+0x26c>
 8006250:	2a05      	cmp	r2, #5
 8006252:	bfc4      	itt	gt
 8006254:	3a04      	subgt	r2, #4
 8006256:	9207      	strgt	r2, [sp, #28]
 8006258:	9a07      	ldr	r2, [sp, #28]
 800625a:	f1a2 0202 	sub.w	r2, r2, #2
 800625e:	bfcc      	ite	gt
 8006260:	2400      	movgt	r4, #0
 8006262:	2401      	movle	r4, #1
 8006264:	2a03      	cmp	r2, #3
 8006266:	d848      	bhi.n	80062fa <_dtoa_r+0x282>
 8006268:	e8df f002 	tbb	[pc, r2]
 800626c:	3a2c2e0b 	.word	0x3a2c2e0b
 8006270:	9b05      	ldr	r3, [sp, #20]
 8006272:	2200      	movs	r2, #0
 8006274:	eba3 0308 	sub.w	r3, r3, r8
 8006278:	9305      	str	r3, [sp, #20]
 800627a:	920a      	str	r2, [sp, #40]	@ 0x28
 800627c:	f1c8 0300 	rsb	r3, r8, #0
 8006280:	e7e3      	b.n	800624a <_dtoa_r+0x1d2>
 8006282:	2200      	movs	r2, #0
 8006284:	9208      	str	r2, [sp, #32]
 8006286:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006288:	2a00      	cmp	r2, #0
 800628a:	dc39      	bgt.n	8006300 <_dtoa_r+0x288>
 800628c:	f04f 0b01 	mov.w	fp, #1
 8006290:	46da      	mov	sl, fp
 8006292:	465a      	mov	r2, fp
 8006294:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006298:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800629c:	2100      	movs	r1, #0
 800629e:	2004      	movs	r0, #4
 80062a0:	f100 0614 	add.w	r6, r0, #20
 80062a4:	4296      	cmp	r6, r2
 80062a6:	d930      	bls.n	800630a <_dtoa_r+0x292>
 80062a8:	6079      	str	r1, [r7, #4]
 80062aa:	4648      	mov	r0, r9
 80062ac:	9304      	str	r3, [sp, #16]
 80062ae:	f000 fc83 	bl	8006bb8 <_Balloc>
 80062b2:	9b04      	ldr	r3, [sp, #16]
 80062b4:	4607      	mov	r7, r0
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d146      	bne.n	8006348 <_dtoa_r+0x2d0>
 80062ba:	4b22      	ldr	r3, [pc, #136]	@ (8006344 <_dtoa_r+0x2cc>)
 80062bc:	4602      	mov	r2, r0
 80062be:	f240 11af 	movw	r1, #431	@ 0x1af
 80062c2:	e6f2      	b.n	80060aa <_dtoa_r+0x32>
 80062c4:	2201      	movs	r2, #1
 80062c6:	e7dd      	b.n	8006284 <_dtoa_r+0x20c>
 80062c8:	2200      	movs	r2, #0
 80062ca:	9208      	str	r2, [sp, #32]
 80062cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062ce:	eb08 0b02 	add.w	fp, r8, r2
 80062d2:	f10b 0a01 	add.w	sl, fp, #1
 80062d6:	4652      	mov	r2, sl
 80062d8:	2a01      	cmp	r2, #1
 80062da:	bfb8      	it	lt
 80062dc:	2201      	movlt	r2, #1
 80062de:	e7db      	b.n	8006298 <_dtoa_r+0x220>
 80062e0:	2201      	movs	r2, #1
 80062e2:	e7f2      	b.n	80062ca <_dtoa_r+0x252>
 80062e4:	2401      	movs	r4, #1
 80062e6:	2200      	movs	r2, #0
 80062e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80062ec:	f04f 3bff 	mov.w	fp, #4294967295
 80062f0:	2100      	movs	r1, #0
 80062f2:	46da      	mov	sl, fp
 80062f4:	2212      	movs	r2, #18
 80062f6:	9109      	str	r1, [sp, #36]	@ 0x24
 80062f8:	e7ce      	b.n	8006298 <_dtoa_r+0x220>
 80062fa:	2201      	movs	r2, #1
 80062fc:	9208      	str	r2, [sp, #32]
 80062fe:	e7f5      	b.n	80062ec <_dtoa_r+0x274>
 8006300:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8006304:	46da      	mov	sl, fp
 8006306:	465a      	mov	r2, fp
 8006308:	e7c6      	b.n	8006298 <_dtoa_r+0x220>
 800630a:	3101      	adds	r1, #1
 800630c:	0040      	lsls	r0, r0, #1
 800630e:	e7c7      	b.n	80062a0 <_dtoa_r+0x228>
 8006310:	636f4361 	.word	0x636f4361
 8006314:	3fd287a7 	.word	0x3fd287a7
 8006318:	8b60c8b3 	.word	0x8b60c8b3
 800631c:	3fc68a28 	.word	0x3fc68a28
 8006320:	509f79fb 	.word	0x509f79fb
 8006324:	3fd34413 	.word	0x3fd34413
 8006328:	08007eb1 	.word	0x08007eb1
 800632c:	08007ec8 	.word	0x08007ec8
 8006330:	7ff00000 	.word	0x7ff00000
 8006334:	08007ead 	.word	0x08007ead
 8006338:	08007e81 	.word	0x08007e81
 800633c:	08007e80 	.word	0x08007e80
 8006340:	08007fc0 	.word	0x08007fc0
 8006344:	08007f20 	.word	0x08007f20
 8006348:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800634c:	f1ba 0f0e 	cmp.w	sl, #14
 8006350:	6010      	str	r0, [r2, #0]
 8006352:	d86f      	bhi.n	8006434 <_dtoa_r+0x3bc>
 8006354:	2c00      	cmp	r4, #0
 8006356:	d06d      	beq.n	8006434 <_dtoa_r+0x3bc>
 8006358:	f1b8 0f00 	cmp.w	r8, #0
 800635c:	f340 80c2 	ble.w	80064e4 <_dtoa_r+0x46c>
 8006360:	4aca      	ldr	r2, [pc, #808]	@ (800668c <_dtoa_r+0x614>)
 8006362:	f008 010f 	and.w	r1, r8, #15
 8006366:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800636a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800636e:	ed92 7b00 	vldr	d7, [r2]
 8006372:	ea4f 1128 	mov.w	r1, r8, asr #4
 8006376:	f000 80a9 	beq.w	80064cc <_dtoa_r+0x454>
 800637a:	4ac5      	ldr	r2, [pc, #788]	@ (8006690 <_dtoa_r+0x618>)
 800637c:	ed92 6b08 	vldr	d6, [r2, #32]
 8006380:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006384:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006388:	f001 010f 	and.w	r1, r1, #15
 800638c:	2203      	movs	r2, #3
 800638e:	48c0      	ldr	r0, [pc, #768]	@ (8006690 <_dtoa_r+0x618>)
 8006390:	2900      	cmp	r1, #0
 8006392:	f040 809d 	bne.w	80064d0 <_dtoa_r+0x458>
 8006396:	ed9d 6b02 	vldr	d6, [sp, #8]
 800639a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800639e:	ed8d 7b02 	vstr	d7, [sp, #8]
 80063a2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80063a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063a8:	2900      	cmp	r1, #0
 80063aa:	f000 80c1 	beq.w	8006530 <_dtoa_r+0x4b8>
 80063ae:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80063b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80063b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ba:	f140 80b9 	bpl.w	8006530 <_dtoa_r+0x4b8>
 80063be:	f1ba 0f00 	cmp.w	sl, #0
 80063c2:	f000 80b5 	beq.w	8006530 <_dtoa_r+0x4b8>
 80063c6:	f1bb 0f00 	cmp.w	fp, #0
 80063ca:	dd31      	ble.n	8006430 <_dtoa_r+0x3b8>
 80063cc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80063d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80063d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80063d8:	f108 31ff 	add.w	r1, r8, #4294967295
 80063dc:	9104      	str	r1, [sp, #16]
 80063de:	3201      	adds	r2, #1
 80063e0:	465c      	mov	r4, fp
 80063e2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80063e6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80063ea:	ee07 2a90 	vmov	s15, r2
 80063ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80063f2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80063f6:	ee15 2a90 	vmov	r2, s11
 80063fa:	ec51 0b15 	vmov	r0, r1, d5
 80063fe:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8006402:	2c00      	cmp	r4, #0
 8006404:	f040 8098 	bne.w	8006538 <_dtoa_r+0x4c0>
 8006408:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800640c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006410:	ec41 0b17 	vmov	d7, r0, r1
 8006414:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800641c:	f300 8261 	bgt.w	80068e2 <_dtoa_r+0x86a>
 8006420:	eeb1 7b47 	vneg.f64	d7, d7
 8006424:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800642c:	f100 80f5 	bmi.w	800661a <_dtoa_r+0x5a2>
 8006430:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006434:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006436:	2a00      	cmp	r2, #0
 8006438:	f2c0 812c 	blt.w	8006694 <_dtoa_r+0x61c>
 800643c:	f1b8 0f0e 	cmp.w	r8, #14
 8006440:	f300 8128 	bgt.w	8006694 <_dtoa_r+0x61c>
 8006444:	4b91      	ldr	r3, [pc, #580]	@ (800668c <_dtoa_r+0x614>)
 8006446:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800644a:	ed93 6b00 	vldr	d6, [r3]
 800644e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006450:	2b00      	cmp	r3, #0
 8006452:	da03      	bge.n	800645c <_dtoa_r+0x3e4>
 8006454:	f1ba 0f00 	cmp.w	sl, #0
 8006458:	f340 80d2 	ble.w	8006600 <_dtoa_r+0x588>
 800645c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8006460:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006464:	463e      	mov	r6, r7
 8006466:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800646a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800646e:	ee15 3a10 	vmov	r3, s10
 8006472:	3330      	adds	r3, #48	@ 0x30
 8006474:	f806 3b01 	strb.w	r3, [r6], #1
 8006478:	1bf3      	subs	r3, r6, r7
 800647a:	459a      	cmp	sl, r3
 800647c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006480:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006484:	f040 80f8 	bne.w	8006678 <_dtoa_r+0x600>
 8006488:	ee37 7b07 	vadd.f64	d7, d7, d7
 800648c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006494:	f300 80dd 	bgt.w	8006652 <_dtoa_r+0x5da>
 8006498:	eeb4 7b46 	vcmp.f64	d7, d6
 800649c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064a0:	d104      	bne.n	80064ac <_dtoa_r+0x434>
 80064a2:	ee15 3a10 	vmov	r3, s10
 80064a6:	07db      	lsls	r3, r3, #31
 80064a8:	f100 80d3 	bmi.w	8006652 <_dtoa_r+0x5da>
 80064ac:	9901      	ldr	r1, [sp, #4]
 80064ae:	4648      	mov	r0, r9
 80064b0:	f000 fbc2 	bl	8006c38 <_Bfree>
 80064b4:	2300      	movs	r3, #0
 80064b6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80064b8:	7033      	strb	r3, [r6, #0]
 80064ba:	f108 0301 	add.w	r3, r8, #1
 80064be:	6013      	str	r3, [r2, #0]
 80064c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f000 8304 	beq.w	8006ad0 <_dtoa_r+0xa58>
 80064c8:	601e      	str	r6, [r3, #0]
 80064ca:	e301      	b.n	8006ad0 <_dtoa_r+0xa58>
 80064cc:	2202      	movs	r2, #2
 80064ce:	e75e      	b.n	800638e <_dtoa_r+0x316>
 80064d0:	07cc      	lsls	r4, r1, #31
 80064d2:	d504      	bpl.n	80064de <_dtoa_r+0x466>
 80064d4:	ed90 6b00 	vldr	d6, [r0]
 80064d8:	3201      	adds	r2, #1
 80064da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80064de:	1049      	asrs	r1, r1, #1
 80064e0:	3008      	adds	r0, #8
 80064e2:	e755      	b.n	8006390 <_dtoa_r+0x318>
 80064e4:	d022      	beq.n	800652c <_dtoa_r+0x4b4>
 80064e6:	f1c8 0100 	rsb	r1, r8, #0
 80064ea:	4a68      	ldr	r2, [pc, #416]	@ (800668c <_dtoa_r+0x614>)
 80064ec:	f001 000f 	and.w	r0, r1, #15
 80064f0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80064f4:	ed92 7b00 	vldr	d7, [r2]
 80064f8:	ee28 7b07 	vmul.f64	d7, d8, d7
 80064fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006500:	4863      	ldr	r0, [pc, #396]	@ (8006690 <_dtoa_r+0x618>)
 8006502:	1109      	asrs	r1, r1, #4
 8006504:	2400      	movs	r4, #0
 8006506:	2202      	movs	r2, #2
 8006508:	b929      	cbnz	r1, 8006516 <_dtoa_r+0x49e>
 800650a:	2c00      	cmp	r4, #0
 800650c:	f43f af49 	beq.w	80063a2 <_dtoa_r+0x32a>
 8006510:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006514:	e745      	b.n	80063a2 <_dtoa_r+0x32a>
 8006516:	07ce      	lsls	r6, r1, #31
 8006518:	d505      	bpl.n	8006526 <_dtoa_r+0x4ae>
 800651a:	ed90 6b00 	vldr	d6, [r0]
 800651e:	3201      	adds	r2, #1
 8006520:	2401      	movs	r4, #1
 8006522:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006526:	1049      	asrs	r1, r1, #1
 8006528:	3008      	adds	r0, #8
 800652a:	e7ed      	b.n	8006508 <_dtoa_r+0x490>
 800652c:	2202      	movs	r2, #2
 800652e:	e738      	b.n	80063a2 <_dtoa_r+0x32a>
 8006530:	f8cd 8010 	str.w	r8, [sp, #16]
 8006534:	4654      	mov	r4, sl
 8006536:	e754      	b.n	80063e2 <_dtoa_r+0x36a>
 8006538:	4a54      	ldr	r2, [pc, #336]	@ (800668c <_dtoa_r+0x614>)
 800653a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800653e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006542:	9a08      	ldr	r2, [sp, #32]
 8006544:	ec41 0b17 	vmov	d7, r0, r1
 8006548:	443c      	add	r4, r7
 800654a:	b34a      	cbz	r2, 80065a0 <_dtoa_r+0x528>
 800654c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8006550:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006554:	463e      	mov	r6, r7
 8006556:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800655a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800655e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006562:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006566:	ee14 2a90 	vmov	r2, s9
 800656a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800656e:	3230      	adds	r2, #48	@ 0x30
 8006570:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006574:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800657c:	f806 2b01 	strb.w	r2, [r6], #1
 8006580:	d438      	bmi.n	80065f4 <_dtoa_r+0x57c>
 8006582:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006586:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800658a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800658e:	d462      	bmi.n	8006656 <_dtoa_r+0x5de>
 8006590:	42a6      	cmp	r6, r4
 8006592:	f43f af4d 	beq.w	8006430 <_dtoa_r+0x3b8>
 8006596:	ee27 7b03 	vmul.f64	d7, d7, d3
 800659a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800659e:	e7e0      	b.n	8006562 <_dtoa_r+0x4ea>
 80065a0:	4621      	mov	r1, r4
 80065a2:	463e      	mov	r6, r7
 80065a4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80065a8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80065ac:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80065b0:	ee14 2a90 	vmov	r2, s9
 80065b4:	3230      	adds	r2, #48	@ 0x30
 80065b6:	f806 2b01 	strb.w	r2, [r6], #1
 80065ba:	42a6      	cmp	r6, r4
 80065bc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80065c0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80065c4:	d119      	bne.n	80065fa <_dtoa_r+0x582>
 80065c6:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80065ca:	ee37 4b05 	vadd.f64	d4, d7, d5
 80065ce:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80065d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d6:	dc3e      	bgt.n	8006656 <_dtoa_r+0x5de>
 80065d8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80065dc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80065e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e4:	f57f af24 	bpl.w	8006430 <_dtoa_r+0x3b8>
 80065e8:	460e      	mov	r6, r1
 80065ea:	3901      	subs	r1, #1
 80065ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80065f0:	2b30      	cmp	r3, #48	@ 0x30
 80065f2:	d0f9      	beq.n	80065e8 <_dtoa_r+0x570>
 80065f4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80065f8:	e758      	b.n	80064ac <_dtoa_r+0x434>
 80065fa:	ee26 6b03 	vmul.f64	d6, d6, d3
 80065fe:	e7d5      	b.n	80065ac <_dtoa_r+0x534>
 8006600:	d10b      	bne.n	800661a <_dtoa_r+0x5a2>
 8006602:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006606:	ee26 6b07 	vmul.f64	d6, d6, d7
 800660a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800660e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006616:	f2c0 8161 	blt.w	80068dc <_dtoa_r+0x864>
 800661a:	2400      	movs	r4, #0
 800661c:	4625      	mov	r5, r4
 800661e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006620:	43db      	mvns	r3, r3
 8006622:	9304      	str	r3, [sp, #16]
 8006624:	463e      	mov	r6, r7
 8006626:	f04f 0800 	mov.w	r8, #0
 800662a:	4621      	mov	r1, r4
 800662c:	4648      	mov	r0, r9
 800662e:	f000 fb03 	bl	8006c38 <_Bfree>
 8006632:	2d00      	cmp	r5, #0
 8006634:	d0de      	beq.n	80065f4 <_dtoa_r+0x57c>
 8006636:	f1b8 0f00 	cmp.w	r8, #0
 800663a:	d005      	beq.n	8006648 <_dtoa_r+0x5d0>
 800663c:	45a8      	cmp	r8, r5
 800663e:	d003      	beq.n	8006648 <_dtoa_r+0x5d0>
 8006640:	4641      	mov	r1, r8
 8006642:	4648      	mov	r0, r9
 8006644:	f000 faf8 	bl	8006c38 <_Bfree>
 8006648:	4629      	mov	r1, r5
 800664a:	4648      	mov	r0, r9
 800664c:	f000 faf4 	bl	8006c38 <_Bfree>
 8006650:	e7d0      	b.n	80065f4 <_dtoa_r+0x57c>
 8006652:	f8cd 8010 	str.w	r8, [sp, #16]
 8006656:	4633      	mov	r3, r6
 8006658:	461e      	mov	r6, r3
 800665a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800665e:	2a39      	cmp	r2, #57	@ 0x39
 8006660:	d106      	bne.n	8006670 <_dtoa_r+0x5f8>
 8006662:	429f      	cmp	r7, r3
 8006664:	d1f8      	bne.n	8006658 <_dtoa_r+0x5e0>
 8006666:	9a04      	ldr	r2, [sp, #16]
 8006668:	3201      	adds	r2, #1
 800666a:	9204      	str	r2, [sp, #16]
 800666c:	2230      	movs	r2, #48	@ 0x30
 800666e:	703a      	strb	r2, [r7, #0]
 8006670:	781a      	ldrb	r2, [r3, #0]
 8006672:	3201      	adds	r2, #1
 8006674:	701a      	strb	r2, [r3, #0]
 8006676:	e7bd      	b.n	80065f4 <_dtoa_r+0x57c>
 8006678:	ee27 7b04 	vmul.f64	d7, d7, d4
 800667c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006684:	f47f aeef 	bne.w	8006466 <_dtoa_r+0x3ee>
 8006688:	e710      	b.n	80064ac <_dtoa_r+0x434>
 800668a:	bf00      	nop
 800668c:	08007fc0 	.word	0x08007fc0
 8006690:	08007f98 	.word	0x08007f98
 8006694:	9908      	ldr	r1, [sp, #32]
 8006696:	2900      	cmp	r1, #0
 8006698:	f000 80e3 	beq.w	8006862 <_dtoa_r+0x7ea>
 800669c:	9907      	ldr	r1, [sp, #28]
 800669e:	2901      	cmp	r1, #1
 80066a0:	f300 80c8 	bgt.w	8006834 <_dtoa_r+0x7bc>
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	f000 80c1 	beq.w	800682c <_dtoa_r+0x7b4>
 80066aa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80066ae:	9e05      	ldr	r6, [sp, #20]
 80066b0:	461c      	mov	r4, r3
 80066b2:	9304      	str	r3, [sp, #16]
 80066b4:	9b05      	ldr	r3, [sp, #20]
 80066b6:	4413      	add	r3, r2
 80066b8:	9305      	str	r3, [sp, #20]
 80066ba:	9b06      	ldr	r3, [sp, #24]
 80066bc:	2101      	movs	r1, #1
 80066be:	4413      	add	r3, r2
 80066c0:	4648      	mov	r0, r9
 80066c2:	9306      	str	r3, [sp, #24]
 80066c4:	f000 fb6c 	bl	8006da0 <__i2b>
 80066c8:	9b04      	ldr	r3, [sp, #16]
 80066ca:	4605      	mov	r5, r0
 80066cc:	b166      	cbz	r6, 80066e8 <_dtoa_r+0x670>
 80066ce:	9a06      	ldr	r2, [sp, #24]
 80066d0:	2a00      	cmp	r2, #0
 80066d2:	dd09      	ble.n	80066e8 <_dtoa_r+0x670>
 80066d4:	42b2      	cmp	r2, r6
 80066d6:	9905      	ldr	r1, [sp, #20]
 80066d8:	bfa8      	it	ge
 80066da:	4632      	movge	r2, r6
 80066dc:	1a89      	subs	r1, r1, r2
 80066de:	9105      	str	r1, [sp, #20]
 80066e0:	9906      	ldr	r1, [sp, #24]
 80066e2:	1ab6      	subs	r6, r6, r2
 80066e4:	1a8a      	subs	r2, r1, r2
 80066e6:	9206      	str	r2, [sp, #24]
 80066e8:	b1fb      	cbz	r3, 800672a <_dtoa_r+0x6b2>
 80066ea:	9a08      	ldr	r2, [sp, #32]
 80066ec:	2a00      	cmp	r2, #0
 80066ee:	f000 80bc 	beq.w	800686a <_dtoa_r+0x7f2>
 80066f2:	b19c      	cbz	r4, 800671c <_dtoa_r+0x6a4>
 80066f4:	4629      	mov	r1, r5
 80066f6:	4622      	mov	r2, r4
 80066f8:	4648      	mov	r0, r9
 80066fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066fc:	f000 fc10 	bl	8006f20 <__pow5mult>
 8006700:	9a01      	ldr	r2, [sp, #4]
 8006702:	4601      	mov	r1, r0
 8006704:	4605      	mov	r5, r0
 8006706:	4648      	mov	r0, r9
 8006708:	f000 fb60 	bl	8006dcc <__multiply>
 800670c:	9901      	ldr	r1, [sp, #4]
 800670e:	9004      	str	r0, [sp, #16]
 8006710:	4648      	mov	r0, r9
 8006712:	f000 fa91 	bl	8006c38 <_Bfree>
 8006716:	9a04      	ldr	r2, [sp, #16]
 8006718:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800671a:	9201      	str	r2, [sp, #4]
 800671c:	1b1a      	subs	r2, r3, r4
 800671e:	d004      	beq.n	800672a <_dtoa_r+0x6b2>
 8006720:	9901      	ldr	r1, [sp, #4]
 8006722:	4648      	mov	r0, r9
 8006724:	f000 fbfc 	bl	8006f20 <__pow5mult>
 8006728:	9001      	str	r0, [sp, #4]
 800672a:	2101      	movs	r1, #1
 800672c:	4648      	mov	r0, r9
 800672e:	f000 fb37 	bl	8006da0 <__i2b>
 8006732:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006734:	4604      	mov	r4, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 81d0 	beq.w	8006adc <_dtoa_r+0xa64>
 800673c:	461a      	mov	r2, r3
 800673e:	4601      	mov	r1, r0
 8006740:	4648      	mov	r0, r9
 8006742:	f000 fbed 	bl	8006f20 <__pow5mult>
 8006746:	9b07      	ldr	r3, [sp, #28]
 8006748:	2b01      	cmp	r3, #1
 800674a:	4604      	mov	r4, r0
 800674c:	f300 8095 	bgt.w	800687a <_dtoa_r+0x802>
 8006750:	9b02      	ldr	r3, [sp, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	f040 808b 	bne.w	800686e <_dtoa_r+0x7f6>
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800675e:	2a00      	cmp	r2, #0
 8006760:	f040 8087 	bne.w	8006872 <_dtoa_r+0x7fa>
 8006764:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006768:	0d12      	lsrs	r2, r2, #20
 800676a:	0512      	lsls	r2, r2, #20
 800676c:	2a00      	cmp	r2, #0
 800676e:	f000 8082 	beq.w	8006876 <_dtoa_r+0x7fe>
 8006772:	9b05      	ldr	r3, [sp, #20]
 8006774:	3301      	adds	r3, #1
 8006776:	9305      	str	r3, [sp, #20]
 8006778:	9b06      	ldr	r3, [sp, #24]
 800677a:	3301      	adds	r3, #1
 800677c:	9306      	str	r3, [sp, #24]
 800677e:	2301      	movs	r3, #1
 8006780:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006782:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 81af 	beq.w	8006ae8 <_dtoa_r+0xa70>
 800678a:	6922      	ldr	r2, [r4, #16]
 800678c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006790:	6910      	ldr	r0, [r2, #16]
 8006792:	f000 fab9 	bl	8006d08 <__hi0bits>
 8006796:	f1c0 0020 	rsb	r0, r0, #32
 800679a:	9b06      	ldr	r3, [sp, #24]
 800679c:	4418      	add	r0, r3
 800679e:	f010 001f 	ands.w	r0, r0, #31
 80067a2:	d076      	beq.n	8006892 <_dtoa_r+0x81a>
 80067a4:	f1c0 0220 	rsb	r2, r0, #32
 80067a8:	2a04      	cmp	r2, #4
 80067aa:	dd69      	ble.n	8006880 <_dtoa_r+0x808>
 80067ac:	9b05      	ldr	r3, [sp, #20]
 80067ae:	f1c0 001c 	rsb	r0, r0, #28
 80067b2:	4403      	add	r3, r0
 80067b4:	9305      	str	r3, [sp, #20]
 80067b6:	9b06      	ldr	r3, [sp, #24]
 80067b8:	4406      	add	r6, r0
 80067ba:	4403      	add	r3, r0
 80067bc:	9306      	str	r3, [sp, #24]
 80067be:	9b05      	ldr	r3, [sp, #20]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	dd05      	ble.n	80067d0 <_dtoa_r+0x758>
 80067c4:	9901      	ldr	r1, [sp, #4]
 80067c6:	461a      	mov	r2, r3
 80067c8:	4648      	mov	r0, r9
 80067ca:	f000 fc03 	bl	8006fd4 <__lshift>
 80067ce:	9001      	str	r0, [sp, #4]
 80067d0:	9b06      	ldr	r3, [sp, #24]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	dd05      	ble.n	80067e2 <_dtoa_r+0x76a>
 80067d6:	4621      	mov	r1, r4
 80067d8:	461a      	mov	r2, r3
 80067da:	4648      	mov	r0, r9
 80067dc:	f000 fbfa 	bl	8006fd4 <__lshift>
 80067e0:	4604      	mov	r4, r0
 80067e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d056      	beq.n	8006896 <_dtoa_r+0x81e>
 80067e8:	9801      	ldr	r0, [sp, #4]
 80067ea:	4621      	mov	r1, r4
 80067ec:	f000 fc5e 	bl	80070ac <__mcmp>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	da50      	bge.n	8006896 <_dtoa_r+0x81e>
 80067f4:	f108 33ff 	add.w	r3, r8, #4294967295
 80067f8:	9304      	str	r3, [sp, #16]
 80067fa:	9901      	ldr	r1, [sp, #4]
 80067fc:	2300      	movs	r3, #0
 80067fe:	220a      	movs	r2, #10
 8006800:	4648      	mov	r0, r9
 8006802:	f000 fa3b 	bl	8006c7c <__multadd>
 8006806:	9b08      	ldr	r3, [sp, #32]
 8006808:	9001      	str	r0, [sp, #4]
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 816e 	beq.w	8006aec <_dtoa_r+0xa74>
 8006810:	4629      	mov	r1, r5
 8006812:	2300      	movs	r3, #0
 8006814:	220a      	movs	r2, #10
 8006816:	4648      	mov	r0, r9
 8006818:	f000 fa30 	bl	8006c7c <__multadd>
 800681c:	f1bb 0f00 	cmp.w	fp, #0
 8006820:	4605      	mov	r5, r0
 8006822:	dc64      	bgt.n	80068ee <_dtoa_r+0x876>
 8006824:	9b07      	ldr	r3, [sp, #28]
 8006826:	2b02      	cmp	r3, #2
 8006828:	dc3e      	bgt.n	80068a8 <_dtoa_r+0x830>
 800682a:	e060      	b.n	80068ee <_dtoa_r+0x876>
 800682c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800682e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006832:	e73c      	b.n	80066ae <_dtoa_r+0x636>
 8006834:	f10a 34ff 	add.w	r4, sl, #4294967295
 8006838:	42a3      	cmp	r3, r4
 800683a:	bfbf      	itttt	lt
 800683c:	1ae2      	sublt	r2, r4, r3
 800683e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006840:	189b      	addlt	r3, r3, r2
 8006842:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8006844:	bfae      	itee	ge
 8006846:	1b1c      	subge	r4, r3, r4
 8006848:	4623      	movlt	r3, r4
 800684a:	2400      	movlt	r4, #0
 800684c:	f1ba 0f00 	cmp.w	sl, #0
 8006850:	bfb5      	itete	lt
 8006852:	9a05      	ldrlt	r2, [sp, #20]
 8006854:	9e05      	ldrge	r6, [sp, #20]
 8006856:	eba2 060a 	sublt.w	r6, r2, sl
 800685a:	4652      	movge	r2, sl
 800685c:	bfb8      	it	lt
 800685e:	2200      	movlt	r2, #0
 8006860:	e727      	b.n	80066b2 <_dtoa_r+0x63a>
 8006862:	9e05      	ldr	r6, [sp, #20]
 8006864:	9d08      	ldr	r5, [sp, #32]
 8006866:	461c      	mov	r4, r3
 8006868:	e730      	b.n	80066cc <_dtoa_r+0x654>
 800686a:	461a      	mov	r2, r3
 800686c:	e758      	b.n	8006720 <_dtoa_r+0x6a8>
 800686e:	2300      	movs	r3, #0
 8006870:	e786      	b.n	8006780 <_dtoa_r+0x708>
 8006872:	9b02      	ldr	r3, [sp, #8]
 8006874:	e784      	b.n	8006780 <_dtoa_r+0x708>
 8006876:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006878:	e783      	b.n	8006782 <_dtoa_r+0x70a>
 800687a:	2300      	movs	r3, #0
 800687c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800687e:	e784      	b.n	800678a <_dtoa_r+0x712>
 8006880:	d09d      	beq.n	80067be <_dtoa_r+0x746>
 8006882:	9b05      	ldr	r3, [sp, #20]
 8006884:	321c      	adds	r2, #28
 8006886:	4413      	add	r3, r2
 8006888:	9305      	str	r3, [sp, #20]
 800688a:	9b06      	ldr	r3, [sp, #24]
 800688c:	4416      	add	r6, r2
 800688e:	4413      	add	r3, r2
 8006890:	e794      	b.n	80067bc <_dtoa_r+0x744>
 8006892:	4602      	mov	r2, r0
 8006894:	e7f5      	b.n	8006882 <_dtoa_r+0x80a>
 8006896:	f1ba 0f00 	cmp.w	sl, #0
 800689a:	f8cd 8010 	str.w	r8, [sp, #16]
 800689e:	46d3      	mov	fp, sl
 80068a0:	dc21      	bgt.n	80068e6 <_dtoa_r+0x86e>
 80068a2:	9b07      	ldr	r3, [sp, #28]
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	dd1e      	ble.n	80068e6 <_dtoa_r+0x86e>
 80068a8:	f1bb 0f00 	cmp.w	fp, #0
 80068ac:	f47f aeb7 	bne.w	800661e <_dtoa_r+0x5a6>
 80068b0:	4621      	mov	r1, r4
 80068b2:	465b      	mov	r3, fp
 80068b4:	2205      	movs	r2, #5
 80068b6:	4648      	mov	r0, r9
 80068b8:	f000 f9e0 	bl	8006c7c <__multadd>
 80068bc:	4601      	mov	r1, r0
 80068be:	4604      	mov	r4, r0
 80068c0:	9801      	ldr	r0, [sp, #4]
 80068c2:	f000 fbf3 	bl	80070ac <__mcmp>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	f77f aea9 	ble.w	800661e <_dtoa_r+0x5a6>
 80068cc:	463e      	mov	r6, r7
 80068ce:	2331      	movs	r3, #49	@ 0x31
 80068d0:	f806 3b01 	strb.w	r3, [r6], #1
 80068d4:	9b04      	ldr	r3, [sp, #16]
 80068d6:	3301      	adds	r3, #1
 80068d8:	9304      	str	r3, [sp, #16]
 80068da:	e6a4      	b.n	8006626 <_dtoa_r+0x5ae>
 80068dc:	f8cd 8010 	str.w	r8, [sp, #16]
 80068e0:	4654      	mov	r4, sl
 80068e2:	4625      	mov	r5, r4
 80068e4:	e7f2      	b.n	80068cc <_dtoa_r+0x854>
 80068e6:	9b08      	ldr	r3, [sp, #32]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 8103 	beq.w	8006af4 <_dtoa_r+0xa7c>
 80068ee:	2e00      	cmp	r6, #0
 80068f0:	dd05      	ble.n	80068fe <_dtoa_r+0x886>
 80068f2:	4629      	mov	r1, r5
 80068f4:	4632      	mov	r2, r6
 80068f6:	4648      	mov	r0, r9
 80068f8:	f000 fb6c 	bl	8006fd4 <__lshift>
 80068fc:	4605      	mov	r5, r0
 80068fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006900:	2b00      	cmp	r3, #0
 8006902:	d058      	beq.n	80069b6 <_dtoa_r+0x93e>
 8006904:	6869      	ldr	r1, [r5, #4]
 8006906:	4648      	mov	r0, r9
 8006908:	f000 f956 	bl	8006bb8 <_Balloc>
 800690c:	4606      	mov	r6, r0
 800690e:	b928      	cbnz	r0, 800691c <_dtoa_r+0x8a4>
 8006910:	4b82      	ldr	r3, [pc, #520]	@ (8006b1c <_dtoa_r+0xaa4>)
 8006912:	4602      	mov	r2, r0
 8006914:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006918:	f7ff bbc7 	b.w	80060aa <_dtoa_r+0x32>
 800691c:	692a      	ldr	r2, [r5, #16]
 800691e:	3202      	adds	r2, #2
 8006920:	0092      	lsls	r2, r2, #2
 8006922:	f105 010c 	add.w	r1, r5, #12
 8006926:	300c      	adds	r0, #12
 8006928:	f000 fee6 	bl	80076f8 <memcpy>
 800692c:	2201      	movs	r2, #1
 800692e:	4631      	mov	r1, r6
 8006930:	4648      	mov	r0, r9
 8006932:	f000 fb4f 	bl	8006fd4 <__lshift>
 8006936:	1c7b      	adds	r3, r7, #1
 8006938:	9305      	str	r3, [sp, #20]
 800693a:	eb07 030b 	add.w	r3, r7, fp
 800693e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006940:	9b02      	ldr	r3, [sp, #8]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	46a8      	mov	r8, r5
 8006948:	9308      	str	r3, [sp, #32]
 800694a:	4605      	mov	r5, r0
 800694c:	9b05      	ldr	r3, [sp, #20]
 800694e:	9801      	ldr	r0, [sp, #4]
 8006950:	4621      	mov	r1, r4
 8006952:	f103 3bff 	add.w	fp, r3, #4294967295
 8006956:	f7ff fb04 	bl	8005f62 <quorem>
 800695a:	4641      	mov	r1, r8
 800695c:	9002      	str	r0, [sp, #8]
 800695e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006962:	9801      	ldr	r0, [sp, #4]
 8006964:	f000 fba2 	bl	80070ac <__mcmp>
 8006968:	462a      	mov	r2, r5
 800696a:	9006      	str	r0, [sp, #24]
 800696c:	4621      	mov	r1, r4
 800696e:	4648      	mov	r0, r9
 8006970:	f000 fbb8 	bl	80070e4 <__mdiff>
 8006974:	68c2      	ldr	r2, [r0, #12]
 8006976:	4606      	mov	r6, r0
 8006978:	b9fa      	cbnz	r2, 80069ba <_dtoa_r+0x942>
 800697a:	4601      	mov	r1, r0
 800697c:	9801      	ldr	r0, [sp, #4]
 800697e:	f000 fb95 	bl	80070ac <__mcmp>
 8006982:	4602      	mov	r2, r0
 8006984:	4631      	mov	r1, r6
 8006986:	4648      	mov	r0, r9
 8006988:	920a      	str	r2, [sp, #40]	@ 0x28
 800698a:	f000 f955 	bl	8006c38 <_Bfree>
 800698e:	9b07      	ldr	r3, [sp, #28]
 8006990:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006992:	9e05      	ldr	r6, [sp, #20]
 8006994:	ea43 0102 	orr.w	r1, r3, r2
 8006998:	9b08      	ldr	r3, [sp, #32]
 800699a:	4319      	orrs	r1, r3
 800699c:	d10f      	bne.n	80069be <_dtoa_r+0x946>
 800699e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80069a2:	d028      	beq.n	80069f6 <_dtoa_r+0x97e>
 80069a4:	9b06      	ldr	r3, [sp, #24]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	dd02      	ble.n	80069b0 <_dtoa_r+0x938>
 80069aa:	9b02      	ldr	r3, [sp, #8]
 80069ac:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80069b0:	f88b a000 	strb.w	sl, [fp]
 80069b4:	e639      	b.n	800662a <_dtoa_r+0x5b2>
 80069b6:	4628      	mov	r0, r5
 80069b8:	e7bd      	b.n	8006936 <_dtoa_r+0x8be>
 80069ba:	2201      	movs	r2, #1
 80069bc:	e7e2      	b.n	8006984 <_dtoa_r+0x90c>
 80069be:	9b06      	ldr	r3, [sp, #24]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	db04      	blt.n	80069ce <_dtoa_r+0x956>
 80069c4:	9907      	ldr	r1, [sp, #28]
 80069c6:	430b      	orrs	r3, r1
 80069c8:	9908      	ldr	r1, [sp, #32]
 80069ca:	430b      	orrs	r3, r1
 80069cc:	d120      	bne.n	8006a10 <_dtoa_r+0x998>
 80069ce:	2a00      	cmp	r2, #0
 80069d0:	ddee      	ble.n	80069b0 <_dtoa_r+0x938>
 80069d2:	9901      	ldr	r1, [sp, #4]
 80069d4:	2201      	movs	r2, #1
 80069d6:	4648      	mov	r0, r9
 80069d8:	f000 fafc 	bl	8006fd4 <__lshift>
 80069dc:	4621      	mov	r1, r4
 80069de:	9001      	str	r0, [sp, #4]
 80069e0:	f000 fb64 	bl	80070ac <__mcmp>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	dc03      	bgt.n	80069f0 <_dtoa_r+0x978>
 80069e8:	d1e2      	bne.n	80069b0 <_dtoa_r+0x938>
 80069ea:	f01a 0f01 	tst.w	sl, #1
 80069ee:	d0df      	beq.n	80069b0 <_dtoa_r+0x938>
 80069f0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80069f4:	d1d9      	bne.n	80069aa <_dtoa_r+0x932>
 80069f6:	2339      	movs	r3, #57	@ 0x39
 80069f8:	f88b 3000 	strb.w	r3, [fp]
 80069fc:	4633      	mov	r3, r6
 80069fe:	461e      	mov	r6, r3
 8006a00:	3b01      	subs	r3, #1
 8006a02:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a06:	2a39      	cmp	r2, #57	@ 0x39
 8006a08:	d053      	beq.n	8006ab2 <_dtoa_r+0xa3a>
 8006a0a:	3201      	adds	r2, #1
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	e60c      	b.n	800662a <_dtoa_r+0x5b2>
 8006a10:	2a00      	cmp	r2, #0
 8006a12:	dd07      	ble.n	8006a24 <_dtoa_r+0x9ac>
 8006a14:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006a18:	d0ed      	beq.n	80069f6 <_dtoa_r+0x97e>
 8006a1a:	f10a 0301 	add.w	r3, sl, #1
 8006a1e:	f88b 3000 	strb.w	r3, [fp]
 8006a22:	e602      	b.n	800662a <_dtoa_r+0x5b2>
 8006a24:	9b05      	ldr	r3, [sp, #20]
 8006a26:	9a05      	ldr	r2, [sp, #20]
 8006a28:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006a2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d029      	beq.n	8006a86 <_dtoa_r+0xa0e>
 8006a32:	9901      	ldr	r1, [sp, #4]
 8006a34:	2300      	movs	r3, #0
 8006a36:	220a      	movs	r2, #10
 8006a38:	4648      	mov	r0, r9
 8006a3a:	f000 f91f 	bl	8006c7c <__multadd>
 8006a3e:	45a8      	cmp	r8, r5
 8006a40:	9001      	str	r0, [sp, #4]
 8006a42:	f04f 0300 	mov.w	r3, #0
 8006a46:	f04f 020a 	mov.w	r2, #10
 8006a4a:	4641      	mov	r1, r8
 8006a4c:	4648      	mov	r0, r9
 8006a4e:	d107      	bne.n	8006a60 <_dtoa_r+0x9e8>
 8006a50:	f000 f914 	bl	8006c7c <__multadd>
 8006a54:	4680      	mov	r8, r0
 8006a56:	4605      	mov	r5, r0
 8006a58:	9b05      	ldr	r3, [sp, #20]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	9305      	str	r3, [sp, #20]
 8006a5e:	e775      	b.n	800694c <_dtoa_r+0x8d4>
 8006a60:	f000 f90c 	bl	8006c7c <__multadd>
 8006a64:	4629      	mov	r1, r5
 8006a66:	4680      	mov	r8, r0
 8006a68:	2300      	movs	r3, #0
 8006a6a:	220a      	movs	r2, #10
 8006a6c:	4648      	mov	r0, r9
 8006a6e:	f000 f905 	bl	8006c7c <__multadd>
 8006a72:	4605      	mov	r5, r0
 8006a74:	e7f0      	b.n	8006a58 <_dtoa_r+0x9e0>
 8006a76:	f1bb 0f00 	cmp.w	fp, #0
 8006a7a:	bfcc      	ite	gt
 8006a7c:	465e      	movgt	r6, fp
 8006a7e:	2601      	movle	r6, #1
 8006a80:	443e      	add	r6, r7
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	9901      	ldr	r1, [sp, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	4648      	mov	r0, r9
 8006a8c:	f000 faa2 	bl	8006fd4 <__lshift>
 8006a90:	4621      	mov	r1, r4
 8006a92:	9001      	str	r0, [sp, #4]
 8006a94:	f000 fb0a 	bl	80070ac <__mcmp>
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	dcaf      	bgt.n	80069fc <_dtoa_r+0x984>
 8006a9c:	d102      	bne.n	8006aa4 <_dtoa_r+0xa2c>
 8006a9e:	f01a 0f01 	tst.w	sl, #1
 8006aa2:	d1ab      	bne.n	80069fc <_dtoa_r+0x984>
 8006aa4:	4633      	mov	r3, r6
 8006aa6:	461e      	mov	r6, r3
 8006aa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006aac:	2a30      	cmp	r2, #48	@ 0x30
 8006aae:	d0fa      	beq.n	8006aa6 <_dtoa_r+0xa2e>
 8006ab0:	e5bb      	b.n	800662a <_dtoa_r+0x5b2>
 8006ab2:	429f      	cmp	r7, r3
 8006ab4:	d1a3      	bne.n	80069fe <_dtoa_r+0x986>
 8006ab6:	9b04      	ldr	r3, [sp, #16]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	9304      	str	r3, [sp, #16]
 8006abc:	2331      	movs	r3, #49	@ 0x31
 8006abe:	703b      	strb	r3, [r7, #0]
 8006ac0:	e5b3      	b.n	800662a <_dtoa_r+0x5b2>
 8006ac2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006ac4:	4f16      	ldr	r7, [pc, #88]	@ (8006b20 <_dtoa_r+0xaa8>)
 8006ac6:	b11b      	cbz	r3, 8006ad0 <_dtoa_r+0xa58>
 8006ac8:	f107 0308 	add.w	r3, r7, #8
 8006acc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	4638      	mov	r0, r7
 8006ad2:	b011      	add	sp, #68	@ 0x44
 8006ad4:	ecbd 8b02 	vpop	{d8}
 8006ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006adc:	9b07      	ldr	r3, [sp, #28]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	f77f ae36 	ble.w	8006750 <_dtoa_r+0x6d8>
 8006ae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ae6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ae8:	2001      	movs	r0, #1
 8006aea:	e656      	b.n	800679a <_dtoa_r+0x722>
 8006aec:	f1bb 0f00 	cmp.w	fp, #0
 8006af0:	f77f aed7 	ble.w	80068a2 <_dtoa_r+0x82a>
 8006af4:	463e      	mov	r6, r7
 8006af6:	9801      	ldr	r0, [sp, #4]
 8006af8:	4621      	mov	r1, r4
 8006afa:	f7ff fa32 	bl	8005f62 <quorem>
 8006afe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006b02:	f806 ab01 	strb.w	sl, [r6], #1
 8006b06:	1bf2      	subs	r2, r6, r7
 8006b08:	4593      	cmp	fp, r2
 8006b0a:	ddb4      	ble.n	8006a76 <_dtoa_r+0x9fe>
 8006b0c:	9901      	ldr	r1, [sp, #4]
 8006b0e:	2300      	movs	r3, #0
 8006b10:	220a      	movs	r2, #10
 8006b12:	4648      	mov	r0, r9
 8006b14:	f000 f8b2 	bl	8006c7c <__multadd>
 8006b18:	9001      	str	r0, [sp, #4]
 8006b1a:	e7ec      	b.n	8006af6 <_dtoa_r+0xa7e>
 8006b1c:	08007f20 	.word	0x08007f20
 8006b20:	08007ea4 	.word	0x08007ea4

08006b24 <_free_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	4605      	mov	r5, r0
 8006b28:	2900      	cmp	r1, #0
 8006b2a:	d041      	beq.n	8006bb0 <_free_r+0x8c>
 8006b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b30:	1f0c      	subs	r4, r1, #4
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	bfb8      	it	lt
 8006b36:	18e4      	addlt	r4, r4, r3
 8006b38:	f7fe fc02 	bl	8005340 <__malloc_lock>
 8006b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8006bb4 <_free_r+0x90>)
 8006b3e:	6813      	ldr	r3, [r2, #0]
 8006b40:	b933      	cbnz	r3, 8006b50 <_free_r+0x2c>
 8006b42:	6063      	str	r3, [r4, #4]
 8006b44:	6014      	str	r4, [r2, #0]
 8006b46:	4628      	mov	r0, r5
 8006b48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b4c:	f7fe bbfe 	b.w	800534c <__malloc_unlock>
 8006b50:	42a3      	cmp	r3, r4
 8006b52:	d908      	bls.n	8006b66 <_free_r+0x42>
 8006b54:	6820      	ldr	r0, [r4, #0]
 8006b56:	1821      	adds	r1, r4, r0
 8006b58:	428b      	cmp	r3, r1
 8006b5a:	bf01      	itttt	eq
 8006b5c:	6819      	ldreq	r1, [r3, #0]
 8006b5e:	685b      	ldreq	r3, [r3, #4]
 8006b60:	1809      	addeq	r1, r1, r0
 8006b62:	6021      	streq	r1, [r4, #0]
 8006b64:	e7ed      	b.n	8006b42 <_free_r+0x1e>
 8006b66:	461a      	mov	r2, r3
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	b10b      	cbz	r3, 8006b70 <_free_r+0x4c>
 8006b6c:	42a3      	cmp	r3, r4
 8006b6e:	d9fa      	bls.n	8006b66 <_free_r+0x42>
 8006b70:	6811      	ldr	r1, [r2, #0]
 8006b72:	1850      	adds	r0, r2, r1
 8006b74:	42a0      	cmp	r0, r4
 8006b76:	d10b      	bne.n	8006b90 <_free_r+0x6c>
 8006b78:	6820      	ldr	r0, [r4, #0]
 8006b7a:	4401      	add	r1, r0
 8006b7c:	1850      	adds	r0, r2, r1
 8006b7e:	4283      	cmp	r3, r0
 8006b80:	6011      	str	r1, [r2, #0]
 8006b82:	d1e0      	bne.n	8006b46 <_free_r+0x22>
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	6053      	str	r3, [r2, #4]
 8006b8a:	4408      	add	r0, r1
 8006b8c:	6010      	str	r0, [r2, #0]
 8006b8e:	e7da      	b.n	8006b46 <_free_r+0x22>
 8006b90:	d902      	bls.n	8006b98 <_free_r+0x74>
 8006b92:	230c      	movs	r3, #12
 8006b94:	602b      	str	r3, [r5, #0]
 8006b96:	e7d6      	b.n	8006b46 <_free_r+0x22>
 8006b98:	6820      	ldr	r0, [r4, #0]
 8006b9a:	1821      	adds	r1, r4, r0
 8006b9c:	428b      	cmp	r3, r1
 8006b9e:	bf04      	itt	eq
 8006ba0:	6819      	ldreq	r1, [r3, #0]
 8006ba2:	685b      	ldreq	r3, [r3, #4]
 8006ba4:	6063      	str	r3, [r4, #4]
 8006ba6:	bf04      	itt	eq
 8006ba8:	1809      	addeq	r1, r1, r0
 8006baa:	6021      	streq	r1, [r4, #0]
 8006bac:	6054      	str	r4, [r2, #4]
 8006bae:	e7ca      	b.n	8006b46 <_free_r+0x22>
 8006bb0:	bd38      	pop	{r3, r4, r5, pc}
 8006bb2:	bf00      	nop
 8006bb4:	20000568 	.word	0x20000568

08006bb8 <_Balloc>:
 8006bb8:	b570      	push	{r4, r5, r6, lr}
 8006bba:	69c6      	ldr	r6, [r0, #28]
 8006bbc:	4604      	mov	r4, r0
 8006bbe:	460d      	mov	r5, r1
 8006bc0:	b976      	cbnz	r6, 8006be0 <_Balloc+0x28>
 8006bc2:	2010      	movs	r0, #16
 8006bc4:	f7fe fb0a 	bl	80051dc <malloc>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	61e0      	str	r0, [r4, #28]
 8006bcc:	b920      	cbnz	r0, 8006bd8 <_Balloc+0x20>
 8006bce:	4b18      	ldr	r3, [pc, #96]	@ (8006c30 <_Balloc+0x78>)
 8006bd0:	4818      	ldr	r0, [pc, #96]	@ (8006c34 <_Balloc+0x7c>)
 8006bd2:	216b      	movs	r1, #107	@ 0x6b
 8006bd4:	f000 fd9e 	bl	8007714 <__assert_func>
 8006bd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bdc:	6006      	str	r6, [r0, #0]
 8006bde:	60c6      	str	r6, [r0, #12]
 8006be0:	69e6      	ldr	r6, [r4, #28]
 8006be2:	68f3      	ldr	r3, [r6, #12]
 8006be4:	b183      	cbz	r3, 8006c08 <_Balloc+0x50>
 8006be6:	69e3      	ldr	r3, [r4, #28]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bee:	b9b8      	cbnz	r0, 8006c20 <_Balloc+0x68>
 8006bf0:	2101      	movs	r1, #1
 8006bf2:	fa01 f605 	lsl.w	r6, r1, r5
 8006bf6:	1d72      	adds	r2, r6, #5
 8006bf8:	0092      	lsls	r2, r2, #2
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	f000 fda8 	bl	8007750 <_calloc_r>
 8006c00:	b160      	cbz	r0, 8006c1c <_Balloc+0x64>
 8006c02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c06:	e00e      	b.n	8006c26 <_Balloc+0x6e>
 8006c08:	2221      	movs	r2, #33	@ 0x21
 8006c0a:	2104      	movs	r1, #4
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	f000 fd9f 	bl	8007750 <_calloc_r>
 8006c12:	69e3      	ldr	r3, [r4, #28]
 8006c14:	60f0      	str	r0, [r6, #12]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1e4      	bne.n	8006be6 <_Balloc+0x2e>
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	bd70      	pop	{r4, r5, r6, pc}
 8006c20:	6802      	ldr	r2, [r0, #0]
 8006c22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c26:	2300      	movs	r3, #0
 8006c28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c2c:	e7f7      	b.n	8006c1e <_Balloc+0x66>
 8006c2e:	bf00      	nop
 8006c30:	08007eb1 	.word	0x08007eb1
 8006c34:	08007f31 	.word	0x08007f31

08006c38 <_Bfree>:
 8006c38:	b570      	push	{r4, r5, r6, lr}
 8006c3a:	69c6      	ldr	r6, [r0, #28]
 8006c3c:	4605      	mov	r5, r0
 8006c3e:	460c      	mov	r4, r1
 8006c40:	b976      	cbnz	r6, 8006c60 <_Bfree+0x28>
 8006c42:	2010      	movs	r0, #16
 8006c44:	f7fe faca 	bl	80051dc <malloc>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	61e8      	str	r0, [r5, #28]
 8006c4c:	b920      	cbnz	r0, 8006c58 <_Bfree+0x20>
 8006c4e:	4b09      	ldr	r3, [pc, #36]	@ (8006c74 <_Bfree+0x3c>)
 8006c50:	4809      	ldr	r0, [pc, #36]	@ (8006c78 <_Bfree+0x40>)
 8006c52:	218f      	movs	r1, #143	@ 0x8f
 8006c54:	f000 fd5e 	bl	8007714 <__assert_func>
 8006c58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c5c:	6006      	str	r6, [r0, #0]
 8006c5e:	60c6      	str	r6, [r0, #12]
 8006c60:	b13c      	cbz	r4, 8006c72 <_Bfree+0x3a>
 8006c62:	69eb      	ldr	r3, [r5, #28]
 8006c64:	6862      	ldr	r2, [r4, #4]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c6c:	6021      	str	r1, [r4, #0]
 8006c6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c72:	bd70      	pop	{r4, r5, r6, pc}
 8006c74:	08007eb1 	.word	0x08007eb1
 8006c78:	08007f31 	.word	0x08007f31

08006c7c <__multadd>:
 8006c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c80:	690d      	ldr	r5, [r1, #16]
 8006c82:	4607      	mov	r7, r0
 8006c84:	460c      	mov	r4, r1
 8006c86:	461e      	mov	r6, r3
 8006c88:	f101 0c14 	add.w	ip, r1, #20
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	f8dc 3000 	ldr.w	r3, [ip]
 8006c92:	b299      	uxth	r1, r3
 8006c94:	fb02 6101 	mla	r1, r2, r1, r6
 8006c98:	0c1e      	lsrs	r6, r3, #16
 8006c9a:	0c0b      	lsrs	r3, r1, #16
 8006c9c:	fb02 3306 	mla	r3, r2, r6, r3
 8006ca0:	b289      	uxth	r1, r1
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ca8:	4285      	cmp	r5, r0
 8006caa:	f84c 1b04 	str.w	r1, [ip], #4
 8006cae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cb2:	dcec      	bgt.n	8006c8e <__multadd+0x12>
 8006cb4:	b30e      	cbz	r6, 8006cfa <__multadd+0x7e>
 8006cb6:	68a3      	ldr	r3, [r4, #8]
 8006cb8:	42ab      	cmp	r3, r5
 8006cba:	dc19      	bgt.n	8006cf0 <__multadd+0x74>
 8006cbc:	6861      	ldr	r1, [r4, #4]
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	3101      	adds	r1, #1
 8006cc2:	f7ff ff79 	bl	8006bb8 <_Balloc>
 8006cc6:	4680      	mov	r8, r0
 8006cc8:	b928      	cbnz	r0, 8006cd6 <__multadd+0x5a>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8006d00 <__multadd+0x84>)
 8006cce:	480d      	ldr	r0, [pc, #52]	@ (8006d04 <__multadd+0x88>)
 8006cd0:	21ba      	movs	r1, #186	@ 0xba
 8006cd2:	f000 fd1f 	bl	8007714 <__assert_func>
 8006cd6:	6922      	ldr	r2, [r4, #16]
 8006cd8:	3202      	adds	r2, #2
 8006cda:	f104 010c 	add.w	r1, r4, #12
 8006cde:	0092      	lsls	r2, r2, #2
 8006ce0:	300c      	adds	r0, #12
 8006ce2:	f000 fd09 	bl	80076f8 <memcpy>
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	4638      	mov	r0, r7
 8006cea:	f7ff ffa5 	bl	8006c38 <_Bfree>
 8006cee:	4644      	mov	r4, r8
 8006cf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006cf4:	3501      	adds	r5, #1
 8006cf6:	615e      	str	r6, [r3, #20]
 8006cf8:	6125      	str	r5, [r4, #16]
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d00:	08007f20 	.word	0x08007f20
 8006d04:	08007f31 	.word	0x08007f31

08006d08 <__hi0bits>:
 8006d08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	bf36      	itet	cc
 8006d10:	0403      	lslcc	r3, r0, #16
 8006d12:	2000      	movcs	r0, #0
 8006d14:	2010      	movcc	r0, #16
 8006d16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d1a:	bf3c      	itt	cc
 8006d1c:	021b      	lslcc	r3, r3, #8
 8006d1e:	3008      	addcc	r0, #8
 8006d20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d24:	bf3c      	itt	cc
 8006d26:	011b      	lslcc	r3, r3, #4
 8006d28:	3004      	addcc	r0, #4
 8006d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d2e:	bf3c      	itt	cc
 8006d30:	009b      	lslcc	r3, r3, #2
 8006d32:	3002      	addcc	r0, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	db05      	blt.n	8006d44 <__hi0bits+0x3c>
 8006d38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d3c:	f100 0001 	add.w	r0, r0, #1
 8006d40:	bf08      	it	eq
 8006d42:	2020      	moveq	r0, #32
 8006d44:	4770      	bx	lr

08006d46 <__lo0bits>:
 8006d46:	6803      	ldr	r3, [r0, #0]
 8006d48:	4602      	mov	r2, r0
 8006d4a:	f013 0007 	ands.w	r0, r3, #7
 8006d4e:	d00b      	beq.n	8006d68 <__lo0bits+0x22>
 8006d50:	07d9      	lsls	r1, r3, #31
 8006d52:	d421      	bmi.n	8006d98 <__lo0bits+0x52>
 8006d54:	0798      	lsls	r0, r3, #30
 8006d56:	bf49      	itett	mi
 8006d58:	085b      	lsrmi	r3, r3, #1
 8006d5a:	089b      	lsrpl	r3, r3, #2
 8006d5c:	2001      	movmi	r0, #1
 8006d5e:	6013      	strmi	r3, [r2, #0]
 8006d60:	bf5c      	itt	pl
 8006d62:	6013      	strpl	r3, [r2, #0]
 8006d64:	2002      	movpl	r0, #2
 8006d66:	4770      	bx	lr
 8006d68:	b299      	uxth	r1, r3
 8006d6a:	b909      	cbnz	r1, 8006d70 <__lo0bits+0x2a>
 8006d6c:	0c1b      	lsrs	r3, r3, #16
 8006d6e:	2010      	movs	r0, #16
 8006d70:	b2d9      	uxtb	r1, r3
 8006d72:	b909      	cbnz	r1, 8006d78 <__lo0bits+0x32>
 8006d74:	3008      	adds	r0, #8
 8006d76:	0a1b      	lsrs	r3, r3, #8
 8006d78:	0719      	lsls	r1, r3, #28
 8006d7a:	bf04      	itt	eq
 8006d7c:	091b      	lsreq	r3, r3, #4
 8006d7e:	3004      	addeq	r0, #4
 8006d80:	0799      	lsls	r1, r3, #30
 8006d82:	bf04      	itt	eq
 8006d84:	089b      	lsreq	r3, r3, #2
 8006d86:	3002      	addeq	r0, #2
 8006d88:	07d9      	lsls	r1, r3, #31
 8006d8a:	d403      	bmi.n	8006d94 <__lo0bits+0x4e>
 8006d8c:	085b      	lsrs	r3, r3, #1
 8006d8e:	f100 0001 	add.w	r0, r0, #1
 8006d92:	d003      	beq.n	8006d9c <__lo0bits+0x56>
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	4770      	bx	lr
 8006d98:	2000      	movs	r0, #0
 8006d9a:	4770      	bx	lr
 8006d9c:	2020      	movs	r0, #32
 8006d9e:	4770      	bx	lr

08006da0 <__i2b>:
 8006da0:	b510      	push	{r4, lr}
 8006da2:	460c      	mov	r4, r1
 8006da4:	2101      	movs	r1, #1
 8006da6:	f7ff ff07 	bl	8006bb8 <_Balloc>
 8006daa:	4602      	mov	r2, r0
 8006dac:	b928      	cbnz	r0, 8006dba <__i2b+0x1a>
 8006dae:	4b05      	ldr	r3, [pc, #20]	@ (8006dc4 <__i2b+0x24>)
 8006db0:	4805      	ldr	r0, [pc, #20]	@ (8006dc8 <__i2b+0x28>)
 8006db2:	f240 1145 	movw	r1, #325	@ 0x145
 8006db6:	f000 fcad 	bl	8007714 <__assert_func>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	6144      	str	r4, [r0, #20]
 8006dbe:	6103      	str	r3, [r0, #16]
 8006dc0:	bd10      	pop	{r4, pc}
 8006dc2:	bf00      	nop
 8006dc4:	08007f20 	.word	0x08007f20
 8006dc8:	08007f31 	.word	0x08007f31

08006dcc <__multiply>:
 8006dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd0:	4614      	mov	r4, r2
 8006dd2:	690a      	ldr	r2, [r1, #16]
 8006dd4:	6923      	ldr	r3, [r4, #16]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	bfa8      	it	ge
 8006dda:	4623      	movge	r3, r4
 8006ddc:	460f      	mov	r7, r1
 8006dde:	bfa4      	itt	ge
 8006de0:	460c      	movge	r4, r1
 8006de2:	461f      	movge	r7, r3
 8006de4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006de8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006dec:	68a3      	ldr	r3, [r4, #8]
 8006dee:	6861      	ldr	r1, [r4, #4]
 8006df0:	eb0a 0609 	add.w	r6, sl, r9
 8006df4:	42b3      	cmp	r3, r6
 8006df6:	b085      	sub	sp, #20
 8006df8:	bfb8      	it	lt
 8006dfa:	3101      	addlt	r1, #1
 8006dfc:	f7ff fedc 	bl	8006bb8 <_Balloc>
 8006e00:	b930      	cbnz	r0, 8006e10 <__multiply+0x44>
 8006e02:	4602      	mov	r2, r0
 8006e04:	4b44      	ldr	r3, [pc, #272]	@ (8006f18 <__multiply+0x14c>)
 8006e06:	4845      	ldr	r0, [pc, #276]	@ (8006f1c <__multiply+0x150>)
 8006e08:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e0c:	f000 fc82 	bl	8007714 <__assert_func>
 8006e10:	f100 0514 	add.w	r5, r0, #20
 8006e14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006e18:	462b      	mov	r3, r5
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	4543      	cmp	r3, r8
 8006e1e:	d321      	bcc.n	8006e64 <__multiply+0x98>
 8006e20:	f107 0114 	add.w	r1, r7, #20
 8006e24:	f104 0214 	add.w	r2, r4, #20
 8006e28:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006e2c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006e30:	9302      	str	r3, [sp, #8]
 8006e32:	1b13      	subs	r3, r2, r4
 8006e34:	3b15      	subs	r3, #21
 8006e36:	f023 0303 	bic.w	r3, r3, #3
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	f104 0715 	add.w	r7, r4, #21
 8006e40:	42ba      	cmp	r2, r7
 8006e42:	bf38      	it	cc
 8006e44:	2304      	movcc	r3, #4
 8006e46:	9301      	str	r3, [sp, #4]
 8006e48:	9b02      	ldr	r3, [sp, #8]
 8006e4a:	9103      	str	r1, [sp, #12]
 8006e4c:	428b      	cmp	r3, r1
 8006e4e:	d80c      	bhi.n	8006e6a <__multiply+0x9e>
 8006e50:	2e00      	cmp	r6, #0
 8006e52:	dd03      	ble.n	8006e5c <__multiply+0x90>
 8006e54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d05b      	beq.n	8006f14 <__multiply+0x148>
 8006e5c:	6106      	str	r6, [r0, #16]
 8006e5e:	b005      	add	sp, #20
 8006e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e64:	f843 2b04 	str.w	r2, [r3], #4
 8006e68:	e7d8      	b.n	8006e1c <__multiply+0x50>
 8006e6a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e6e:	f1ba 0f00 	cmp.w	sl, #0
 8006e72:	d024      	beq.n	8006ebe <__multiply+0xf2>
 8006e74:	f104 0e14 	add.w	lr, r4, #20
 8006e78:	46a9      	mov	r9, r5
 8006e7a:	f04f 0c00 	mov.w	ip, #0
 8006e7e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e82:	f8d9 3000 	ldr.w	r3, [r9]
 8006e86:	fa1f fb87 	uxth.w	fp, r7
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e90:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006e94:	f8d9 7000 	ldr.w	r7, [r9]
 8006e98:	4463      	add	r3, ip
 8006e9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006e9e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006ea2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006eac:	4572      	cmp	r2, lr
 8006eae:	f849 3b04 	str.w	r3, [r9], #4
 8006eb2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006eb6:	d8e2      	bhi.n	8006e7e <__multiply+0xb2>
 8006eb8:	9b01      	ldr	r3, [sp, #4]
 8006eba:	f845 c003 	str.w	ip, [r5, r3]
 8006ebe:	9b03      	ldr	r3, [sp, #12]
 8006ec0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006ec4:	3104      	adds	r1, #4
 8006ec6:	f1b9 0f00 	cmp.w	r9, #0
 8006eca:	d021      	beq.n	8006f10 <__multiply+0x144>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	f104 0c14 	add.w	ip, r4, #20
 8006ed2:	46ae      	mov	lr, r5
 8006ed4:	f04f 0a00 	mov.w	sl, #0
 8006ed8:	f8bc b000 	ldrh.w	fp, [ip]
 8006edc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006ee0:	fb09 770b 	mla	r7, r9, fp, r7
 8006ee4:	4457      	add	r7, sl
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006eec:	f84e 3b04 	str.w	r3, [lr], #4
 8006ef0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ef4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ef8:	f8be 3000 	ldrh.w	r3, [lr]
 8006efc:	fb09 330a 	mla	r3, r9, sl, r3
 8006f00:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006f04:	4562      	cmp	r2, ip
 8006f06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f0a:	d8e5      	bhi.n	8006ed8 <__multiply+0x10c>
 8006f0c:	9f01      	ldr	r7, [sp, #4]
 8006f0e:	51eb      	str	r3, [r5, r7]
 8006f10:	3504      	adds	r5, #4
 8006f12:	e799      	b.n	8006e48 <__multiply+0x7c>
 8006f14:	3e01      	subs	r6, #1
 8006f16:	e79b      	b.n	8006e50 <__multiply+0x84>
 8006f18:	08007f20 	.word	0x08007f20
 8006f1c:	08007f31 	.word	0x08007f31

08006f20 <__pow5mult>:
 8006f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f24:	4615      	mov	r5, r2
 8006f26:	f012 0203 	ands.w	r2, r2, #3
 8006f2a:	4607      	mov	r7, r0
 8006f2c:	460e      	mov	r6, r1
 8006f2e:	d007      	beq.n	8006f40 <__pow5mult+0x20>
 8006f30:	4c25      	ldr	r4, [pc, #148]	@ (8006fc8 <__pow5mult+0xa8>)
 8006f32:	3a01      	subs	r2, #1
 8006f34:	2300      	movs	r3, #0
 8006f36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f3a:	f7ff fe9f 	bl	8006c7c <__multadd>
 8006f3e:	4606      	mov	r6, r0
 8006f40:	10ad      	asrs	r5, r5, #2
 8006f42:	d03d      	beq.n	8006fc0 <__pow5mult+0xa0>
 8006f44:	69fc      	ldr	r4, [r7, #28]
 8006f46:	b97c      	cbnz	r4, 8006f68 <__pow5mult+0x48>
 8006f48:	2010      	movs	r0, #16
 8006f4a:	f7fe f947 	bl	80051dc <malloc>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	61f8      	str	r0, [r7, #28]
 8006f52:	b928      	cbnz	r0, 8006f60 <__pow5mult+0x40>
 8006f54:	4b1d      	ldr	r3, [pc, #116]	@ (8006fcc <__pow5mult+0xac>)
 8006f56:	481e      	ldr	r0, [pc, #120]	@ (8006fd0 <__pow5mult+0xb0>)
 8006f58:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f5c:	f000 fbda 	bl	8007714 <__assert_func>
 8006f60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f64:	6004      	str	r4, [r0, #0]
 8006f66:	60c4      	str	r4, [r0, #12]
 8006f68:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f70:	b94c      	cbnz	r4, 8006f86 <__pow5mult+0x66>
 8006f72:	f240 2171 	movw	r1, #625	@ 0x271
 8006f76:	4638      	mov	r0, r7
 8006f78:	f7ff ff12 	bl	8006da0 <__i2b>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f82:	4604      	mov	r4, r0
 8006f84:	6003      	str	r3, [r0, #0]
 8006f86:	f04f 0900 	mov.w	r9, #0
 8006f8a:	07eb      	lsls	r3, r5, #31
 8006f8c:	d50a      	bpl.n	8006fa4 <__pow5mult+0x84>
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4622      	mov	r2, r4
 8006f92:	4638      	mov	r0, r7
 8006f94:	f7ff ff1a 	bl	8006dcc <__multiply>
 8006f98:	4631      	mov	r1, r6
 8006f9a:	4680      	mov	r8, r0
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	f7ff fe4b 	bl	8006c38 <_Bfree>
 8006fa2:	4646      	mov	r6, r8
 8006fa4:	106d      	asrs	r5, r5, #1
 8006fa6:	d00b      	beq.n	8006fc0 <__pow5mult+0xa0>
 8006fa8:	6820      	ldr	r0, [r4, #0]
 8006faa:	b938      	cbnz	r0, 8006fbc <__pow5mult+0x9c>
 8006fac:	4622      	mov	r2, r4
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff ff0b 	bl	8006dcc <__multiply>
 8006fb6:	6020      	str	r0, [r4, #0]
 8006fb8:	f8c0 9000 	str.w	r9, [r0]
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	e7e4      	b.n	8006f8a <__pow5mult+0x6a>
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fc6:	bf00      	nop
 8006fc8:	08007f8c 	.word	0x08007f8c
 8006fcc:	08007eb1 	.word	0x08007eb1
 8006fd0:	08007f31 	.word	0x08007f31

08006fd4 <__lshift>:
 8006fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd8:	460c      	mov	r4, r1
 8006fda:	6849      	ldr	r1, [r1, #4]
 8006fdc:	6923      	ldr	r3, [r4, #16]
 8006fde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fe2:	68a3      	ldr	r3, [r4, #8]
 8006fe4:	4607      	mov	r7, r0
 8006fe6:	4691      	mov	r9, r2
 8006fe8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fec:	f108 0601 	add.w	r6, r8, #1
 8006ff0:	42b3      	cmp	r3, r6
 8006ff2:	db0b      	blt.n	800700c <__lshift+0x38>
 8006ff4:	4638      	mov	r0, r7
 8006ff6:	f7ff fddf 	bl	8006bb8 <_Balloc>
 8006ffa:	4605      	mov	r5, r0
 8006ffc:	b948      	cbnz	r0, 8007012 <__lshift+0x3e>
 8006ffe:	4602      	mov	r2, r0
 8007000:	4b28      	ldr	r3, [pc, #160]	@ (80070a4 <__lshift+0xd0>)
 8007002:	4829      	ldr	r0, [pc, #164]	@ (80070a8 <__lshift+0xd4>)
 8007004:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007008:	f000 fb84 	bl	8007714 <__assert_func>
 800700c:	3101      	adds	r1, #1
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	e7ee      	b.n	8006ff0 <__lshift+0x1c>
 8007012:	2300      	movs	r3, #0
 8007014:	f100 0114 	add.w	r1, r0, #20
 8007018:	f100 0210 	add.w	r2, r0, #16
 800701c:	4618      	mov	r0, r3
 800701e:	4553      	cmp	r3, sl
 8007020:	db33      	blt.n	800708a <__lshift+0xb6>
 8007022:	6920      	ldr	r0, [r4, #16]
 8007024:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007028:	f104 0314 	add.w	r3, r4, #20
 800702c:	f019 091f 	ands.w	r9, r9, #31
 8007030:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007034:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007038:	d02b      	beq.n	8007092 <__lshift+0xbe>
 800703a:	f1c9 0e20 	rsb	lr, r9, #32
 800703e:	468a      	mov	sl, r1
 8007040:	2200      	movs	r2, #0
 8007042:	6818      	ldr	r0, [r3, #0]
 8007044:	fa00 f009 	lsl.w	r0, r0, r9
 8007048:	4310      	orrs	r0, r2
 800704a:	f84a 0b04 	str.w	r0, [sl], #4
 800704e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007052:	459c      	cmp	ip, r3
 8007054:	fa22 f20e 	lsr.w	r2, r2, lr
 8007058:	d8f3      	bhi.n	8007042 <__lshift+0x6e>
 800705a:	ebac 0304 	sub.w	r3, ip, r4
 800705e:	3b15      	subs	r3, #21
 8007060:	f023 0303 	bic.w	r3, r3, #3
 8007064:	3304      	adds	r3, #4
 8007066:	f104 0015 	add.w	r0, r4, #21
 800706a:	4584      	cmp	ip, r0
 800706c:	bf38      	it	cc
 800706e:	2304      	movcc	r3, #4
 8007070:	50ca      	str	r2, [r1, r3]
 8007072:	b10a      	cbz	r2, 8007078 <__lshift+0xa4>
 8007074:	f108 0602 	add.w	r6, r8, #2
 8007078:	3e01      	subs	r6, #1
 800707a:	4638      	mov	r0, r7
 800707c:	612e      	str	r6, [r5, #16]
 800707e:	4621      	mov	r1, r4
 8007080:	f7ff fdda 	bl	8006c38 <_Bfree>
 8007084:	4628      	mov	r0, r5
 8007086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800708a:	f842 0f04 	str.w	r0, [r2, #4]!
 800708e:	3301      	adds	r3, #1
 8007090:	e7c5      	b.n	800701e <__lshift+0x4a>
 8007092:	3904      	subs	r1, #4
 8007094:	f853 2b04 	ldr.w	r2, [r3], #4
 8007098:	f841 2f04 	str.w	r2, [r1, #4]!
 800709c:	459c      	cmp	ip, r3
 800709e:	d8f9      	bhi.n	8007094 <__lshift+0xc0>
 80070a0:	e7ea      	b.n	8007078 <__lshift+0xa4>
 80070a2:	bf00      	nop
 80070a4:	08007f20 	.word	0x08007f20
 80070a8:	08007f31 	.word	0x08007f31

080070ac <__mcmp>:
 80070ac:	690a      	ldr	r2, [r1, #16]
 80070ae:	4603      	mov	r3, r0
 80070b0:	6900      	ldr	r0, [r0, #16]
 80070b2:	1a80      	subs	r0, r0, r2
 80070b4:	b530      	push	{r4, r5, lr}
 80070b6:	d10e      	bne.n	80070d6 <__mcmp+0x2a>
 80070b8:	3314      	adds	r3, #20
 80070ba:	3114      	adds	r1, #20
 80070bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070cc:	4295      	cmp	r5, r2
 80070ce:	d003      	beq.n	80070d8 <__mcmp+0x2c>
 80070d0:	d205      	bcs.n	80070de <__mcmp+0x32>
 80070d2:	f04f 30ff 	mov.w	r0, #4294967295
 80070d6:	bd30      	pop	{r4, r5, pc}
 80070d8:	42a3      	cmp	r3, r4
 80070da:	d3f3      	bcc.n	80070c4 <__mcmp+0x18>
 80070dc:	e7fb      	b.n	80070d6 <__mcmp+0x2a>
 80070de:	2001      	movs	r0, #1
 80070e0:	e7f9      	b.n	80070d6 <__mcmp+0x2a>
	...

080070e4 <__mdiff>:
 80070e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	4689      	mov	r9, r1
 80070ea:	4606      	mov	r6, r0
 80070ec:	4611      	mov	r1, r2
 80070ee:	4648      	mov	r0, r9
 80070f0:	4614      	mov	r4, r2
 80070f2:	f7ff ffdb 	bl	80070ac <__mcmp>
 80070f6:	1e05      	subs	r5, r0, #0
 80070f8:	d112      	bne.n	8007120 <__mdiff+0x3c>
 80070fa:	4629      	mov	r1, r5
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7ff fd5b 	bl	8006bb8 <_Balloc>
 8007102:	4602      	mov	r2, r0
 8007104:	b928      	cbnz	r0, 8007112 <__mdiff+0x2e>
 8007106:	4b3f      	ldr	r3, [pc, #252]	@ (8007204 <__mdiff+0x120>)
 8007108:	f240 2137 	movw	r1, #567	@ 0x237
 800710c:	483e      	ldr	r0, [pc, #248]	@ (8007208 <__mdiff+0x124>)
 800710e:	f000 fb01 	bl	8007714 <__assert_func>
 8007112:	2301      	movs	r3, #1
 8007114:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007118:	4610      	mov	r0, r2
 800711a:	b003      	add	sp, #12
 800711c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007120:	bfbc      	itt	lt
 8007122:	464b      	movlt	r3, r9
 8007124:	46a1      	movlt	r9, r4
 8007126:	4630      	mov	r0, r6
 8007128:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800712c:	bfba      	itte	lt
 800712e:	461c      	movlt	r4, r3
 8007130:	2501      	movlt	r5, #1
 8007132:	2500      	movge	r5, #0
 8007134:	f7ff fd40 	bl	8006bb8 <_Balloc>
 8007138:	4602      	mov	r2, r0
 800713a:	b918      	cbnz	r0, 8007144 <__mdiff+0x60>
 800713c:	4b31      	ldr	r3, [pc, #196]	@ (8007204 <__mdiff+0x120>)
 800713e:	f240 2145 	movw	r1, #581	@ 0x245
 8007142:	e7e3      	b.n	800710c <__mdiff+0x28>
 8007144:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007148:	6926      	ldr	r6, [r4, #16]
 800714a:	60c5      	str	r5, [r0, #12]
 800714c:	f109 0310 	add.w	r3, r9, #16
 8007150:	f109 0514 	add.w	r5, r9, #20
 8007154:	f104 0e14 	add.w	lr, r4, #20
 8007158:	f100 0b14 	add.w	fp, r0, #20
 800715c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007160:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	46d9      	mov	r9, fp
 8007168:	f04f 0c00 	mov.w	ip, #0
 800716c:	9b01      	ldr	r3, [sp, #4]
 800716e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007172:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007176:	9301      	str	r3, [sp, #4]
 8007178:	fa1f f38a 	uxth.w	r3, sl
 800717c:	4619      	mov	r1, r3
 800717e:	b283      	uxth	r3, r0
 8007180:	1acb      	subs	r3, r1, r3
 8007182:	0c00      	lsrs	r0, r0, #16
 8007184:	4463      	add	r3, ip
 8007186:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800718a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800718e:	b29b      	uxth	r3, r3
 8007190:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007194:	4576      	cmp	r6, lr
 8007196:	f849 3b04 	str.w	r3, [r9], #4
 800719a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800719e:	d8e5      	bhi.n	800716c <__mdiff+0x88>
 80071a0:	1b33      	subs	r3, r6, r4
 80071a2:	3b15      	subs	r3, #21
 80071a4:	f023 0303 	bic.w	r3, r3, #3
 80071a8:	3415      	adds	r4, #21
 80071aa:	3304      	adds	r3, #4
 80071ac:	42a6      	cmp	r6, r4
 80071ae:	bf38      	it	cc
 80071b0:	2304      	movcc	r3, #4
 80071b2:	441d      	add	r5, r3
 80071b4:	445b      	add	r3, fp
 80071b6:	461e      	mov	r6, r3
 80071b8:	462c      	mov	r4, r5
 80071ba:	4544      	cmp	r4, r8
 80071bc:	d30e      	bcc.n	80071dc <__mdiff+0xf8>
 80071be:	f108 0103 	add.w	r1, r8, #3
 80071c2:	1b49      	subs	r1, r1, r5
 80071c4:	f021 0103 	bic.w	r1, r1, #3
 80071c8:	3d03      	subs	r5, #3
 80071ca:	45a8      	cmp	r8, r5
 80071cc:	bf38      	it	cc
 80071ce:	2100      	movcc	r1, #0
 80071d0:	440b      	add	r3, r1
 80071d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071d6:	b191      	cbz	r1, 80071fe <__mdiff+0x11a>
 80071d8:	6117      	str	r7, [r2, #16]
 80071da:	e79d      	b.n	8007118 <__mdiff+0x34>
 80071dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80071e0:	46e6      	mov	lr, ip
 80071e2:	0c08      	lsrs	r0, r1, #16
 80071e4:	fa1c fc81 	uxtah	ip, ip, r1
 80071e8:	4471      	add	r1, lr
 80071ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071ee:	b289      	uxth	r1, r1
 80071f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071f4:	f846 1b04 	str.w	r1, [r6], #4
 80071f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071fc:	e7dd      	b.n	80071ba <__mdiff+0xd6>
 80071fe:	3f01      	subs	r7, #1
 8007200:	e7e7      	b.n	80071d2 <__mdiff+0xee>
 8007202:	bf00      	nop
 8007204:	08007f20 	.word	0x08007f20
 8007208:	08007f31 	.word	0x08007f31

0800720c <__d2b>:
 800720c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007210:	460f      	mov	r7, r1
 8007212:	2101      	movs	r1, #1
 8007214:	ec59 8b10 	vmov	r8, r9, d0
 8007218:	4616      	mov	r6, r2
 800721a:	f7ff fccd 	bl	8006bb8 <_Balloc>
 800721e:	4604      	mov	r4, r0
 8007220:	b930      	cbnz	r0, 8007230 <__d2b+0x24>
 8007222:	4602      	mov	r2, r0
 8007224:	4b23      	ldr	r3, [pc, #140]	@ (80072b4 <__d2b+0xa8>)
 8007226:	4824      	ldr	r0, [pc, #144]	@ (80072b8 <__d2b+0xac>)
 8007228:	f240 310f 	movw	r1, #783	@ 0x30f
 800722c:	f000 fa72 	bl	8007714 <__assert_func>
 8007230:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007234:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007238:	b10d      	cbz	r5, 800723e <__d2b+0x32>
 800723a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800723e:	9301      	str	r3, [sp, #4]
 8007240:	f1b8 0300 	subs.w	r3, r8, #0
 8007244:	d023      	beq.n	800728e <__d2b+0x82>
 8007246:	4668      	mov	r0, sp
 8007248:	9300      	str	r3, [sp, #0]
 800724a:	f7ff fd7c 	bl	8006d46 <__lo0bits>
 800724e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007252:	b1d0      	cbz	r0, 800728a <__d2b+0x7e>
 8007254:	f1c0 0320 	rsb	r3, r0, #32
 8007258:	fa02 f303 	lsl.w	r3, r2, r3
 800725c:	430b      	orrs	r3, r1
 800725e:	40c2      	lsrs	r2, r0
 8007260:	6163      	str	r3, [r4, #20]
 8007262:	9201      	str	r2, [sp, #4]
 8007264:	9b01      	ldr	r3, [sp, #4]
 8007266:	61a3      	str	r3, [r4, #24]
 8007268:	2b00      	cmp	r3, #0
 800726a:	bf0c      	ite	eq
 800726c:	2201      	moveq	r2, #1
 800726e:	2202      	movne	r2, #2
 8007270:	6122      	str	r2, [r4, #16]
 8007272:	b1a5      	cbz	r5, 800729e <__d2b+0x92>
 8007274:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007278:	4405      	add	r5, r0
 800727a:	603d      	str	r5, [r7, #0]
 800727c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007280:	6030      	str	r0, [r6, #0]
 8007282:	4620      	mov	r0, r4
 8007284:	b003      	add	sp, #12
 8007286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800728a:	6161      	str	r1, [r4, #20]
 800728c:	e7ea      	b.n	8007264 <__d2b+0x58>
 800728e:	a801      	add	r0, sp, #4
 8007290:	f7ff fd59 	bl	8006d46 <__lo0bits>
 8007294:	9b01      	ldr	r3, [sp, #4]
 8007296:	6163      	str	r3, [r4, #20]
 8007298:	3020      	adds	r0, #32
 800729a:	2201      	movs	r2, #1
 800729c:	e7e8      	b.n	8007270 <__d2b+0x64>
 800729e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80072a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80072a6:	6038      	str	r0, [r7, #0]
 80072a8:	6918      	ldr	r0, [r3, #16]
 80072aa:	f7ff fd2d 	bl	8006d08 <__hi0bits>
 80072ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072b2:	e7e5      	b.n	8007280 <__d2b+0x74>
 80072b4:	08007f20 	.word	0x08007f20
 80072b8:	08007f31 	.word	0x08007f31

080072bc <__ssputs_r>:
 80072bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c0:	688e      	ldr	r6, [r1, #8]
 80072c2:	461f      	mov	r7, r3
 80072c4:	42be      	cmp	r6, r7
 80072c6:	680b      	ldr	r3, [r1, #0]
 80072c8:	4682      	mov	sl, r0
 80072ca:	460c      	mov	r4, r1
 80072cc:	4690      	mov	r8, r2
 80072ce:	d82d      	bhi.n	800732c <__ssputs_r+0x70>
 80072d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072d8:	d026      	beq.n	8007328 <__ssputs_r+0x6c>
 80072da:	6965      	ldr	r5, [r4, #20]
 80072dc:	6909      	ldr	r1, [r1, #16]
 80072de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072e2:	eba3 0901 	sub.w	r9, r3, r1
 80072e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072ea:	1c7b      	adds	r3, r7, #1
 80072ec:	444b      	add	r3, r9
 80072ee:	106d      	asrs	r5, r5, #1
 80072f0:	429d      	cmp	r5, r3
 80072f2:	bf38      	it	cc
 80072f4:	461d      	movcc	r5, r3
 80072f6:	0553      	lsls	r3, r2, #21
 80072f8:	d527      	bpl.n	800734a <__ssputs_r+0x8e>
 80072fa:	4629      	mov	r1, r5
 80072fc:	f7fd ffa0 	bl	8005240 <_malloc_r>
 8007300:	4606      	mov	r6, r0
 8007302:	b360      	cbz	r0, 800735e <__ssputs_r+0xa2>
 8007304:	6921      	ldr	r1, [r4, #16]
 8007306:	464a      	mov	r2, r9
 8007308:	f000 f9f6 	bl	80076f8 <memcpy>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007316:	81a3      	strh	r3, [r4, #12]
 8007318:	6126      	str	r6, [r4, #16]
 800731a:	6165      	str	r5, [r4, #20]
 800731c:	444e      	add	r6, r9
 800731e:	eba5 0509 	sub.w	r5, r5, r9
 8007322:	6026      	str	r6, [r4, #0]
 8007324:	60a5      	str	r5, [r4, #8]
 8007326:	463e      	mov	r6, r7
 8007328:	42be      	cmp	r6, r7
 800732a:	d900      	bls.n	800732e <__ssputs_r+0x72>
 800732c:	463e      	mov	r6, r7
 800732e:	6820      	ldr	r0, [r4, #0]
 8007330:	4632      	mov	r2, r6
 8007332:	4641      	mov	r1, r8
 8007334:	f000 f9c6 	bl	80076c4 <memmove>
 8007338:	68a3      	ldr	r3, [r4, #8]
 800733a:	1b9b      	subs	r3, r3, r6
 800733c:	60a3      	str	r3, [r4, #8]
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	4433      	add	r3, r6
 8007342:	6023      	str	r3, [r4, #0]
 8007344:	2000      	movs	r0, #0
 8007346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734a:	462a      	mov	r2, r5
 800734c:	f000 fa26 	bl	800779c <_realloc_r>
 8007350:	4606      	mov	r6, r0
 8007352:	2800      	cmp	r0, #0
 8007354:	d1e0      	bne.n	8007318 <__ssputs_r+0x5c>
 8007356:	6921      	ldr	r1, [r4, #16]
 8007358:	4650      	mov	r0, sl
 800735a:	f7ff fbe3 	bl	8006b24 <_free_r>
 800735e:	230c      	movs	r3, #12
 8007360:	f8ca 3000 	str.w	r3, [sl]
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800736a:	81a3      	strh	r3, [r4, #12]
 800736c:	f04f 30ff 	mov.w	r0, #4294967295
 8007370:	e7e9      	b.n	8007346 <__ssputs_r+0x8a>
	...

08007374 <_svfiprintf_r>:
 8007374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007378:	4698      	mov	r8, r3
 800737a:	898b      	ldrh	r3, [r1, #12]
 800737c:	061b      	lsls	r3, r3, #24
 800737e:	b09d      	sub	sp, #116	@ 0x74
 8007380:	4607      	mov	r7, r0
 8007382:	460d      	mov	r5, r1
 8007384:	4614      	mov	r4, r2
 8007386:	d510      	bpl.n	80073aa <_svfiprintf_r+0x36>
 8007388:	690b      	ldr	r3, [r1, #16]
 800738a:	b973      	cbnz	r3, 80073aa <_svfiprintf_r+0x36>
 800738c:	2140      	movs	r1, #64	@ 0x40
 800738e:	f7fd ff57 	bl	8005240 <_malloc_r>
 8007392:	6028      	str	r0, [r5, #0]
 8007394:	6128      	str	r0, [r5, #16]
 8007396:	b930      	cbnz	r0, 80073a6 <_svfiprintf_r+0x32>
 8007398:	230c      	movs	r3, #12
 800739a:	603b      	str	r3, [r7, #0]
 800739c:	f04f 30ff 	mov.w	r0, #4294967295
 80073a0:	b01d      	add	sp, #116	@ 0x74
 80073a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a6:	2340      	movs	r3, #64	@ 0x40
 80073a8:	616b      	str	r3, [r5, #20]
 80073aa:	2300      	movs	r3, #0
 80073ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ae:	2320      	movs	r3, #32
 80073b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b8:	2330      	movs	r3, #48	@ 0x30
 80073ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007558 <_svfiprintf_r+0x1e4>
 80073be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073c2:	f04f 0901 	mov.w	r9, #1
 80073c6:	4623      	mov	r3, r4
 80073c8:	469a      	mov	sl, r3
 80073ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073ce:	b10a      	cbz	r2, 80073d4 <_svfiprintf_r+0x60>
 80073d0:	2a25      	cmp	r2, #37	@ 0x25
 80073d2:	d1f9      	bne.n	80073c8 <_svfiprintf_r+0x54>
 80073d4:	ebba 0b04 	subs.w	fp, sl, r4
 80073d8:	d00b      	beq.n	80073f2 <_svfiprintf_r+0x7e>
 80073da:	465b      	mov	r3, fp
 80073dc:	4622      	mov	r2, r4
 80073de:	4629      	mov	r1, r5
 80073e0:	4638      	mov	r0, r7
 80073e2:	f7ff ff6b 	bl	80072bc <__ssputs_r>
 80073e6:	3001      	adds	r0, #1
 80073e8:	f000 80a7 	beq.w	800753a <_svfiprintf_r+0x1c6>
 80073ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073ee:	445a      	add	r2, fp
 80073f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f2:	f89a 3000 	ldrb.w	r3, [sl]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f000 809f 	beq.w	800753a <_svfiprintf_r+0x1c6>
 80073fc:	2300      	movs	r3, #0
 80073fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007406:	f10a 0a01 	add.w	sl, sl, #1
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	9307      	str	r3, [sp, #28]
 800740e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007412:	931a      	str	r3, [sp, #104]	@ 0x68
 8007414:	4654      	mov	r4, sl
 8007416:	2205      	movs	r2, #5
 8007418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800741c:	484e      	ldr	r0, [pc, #312]	@ (8007558 <_svfiprintf_r+0x1e4>)
 800741e:	f7f8 ff0f 	bl	8000240 <memchr>
 8007422:	9a04      	ldr	r2, [sp, #16]
 8007424:	b9d8      	cbnz	r0, 800745e <_svfiprintf_r+0xea>
 8007426:	06d0      	lsls	r0, r2, #27
 8007428:	bf44      	itt	mi
 800742a:	2320      	movmi	r3, #32
 800742c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007430:	0711      	lsls	r1, r2, #28
 8007432:	bf44      	itt	mi
 8007434:	232b      	movmi	r3, #43	@ 0x2b
 8007436:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800743a:	f89a 3000 	ldrb.w	r3, [sl]
 800743e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007440:	d015      	beq.n	800746e <_svfiprintf_r+0xfa>
 8007442:	9a07      	ldr	r2, [sp, #28]
 8007444:	4654      	mov	r4, sl
 8007446:	2000      	movs	r0, #0
 8007448:	f04f 0c0a 	mov.w	ip, #10
 800744c:	4621      	mov	r1, r4
 800744e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007452:	3b30      	subs	r3, #48	@ 0x30
 8007454:	2b09      	cmp	r3, #9
 8007456:	d94b      	bls.n	80074f0 <_svfiprintf_r+0x17c>
 8007458:	b1b0      	cbz	r0, 8007488 <_svfiprintf_r+0x114>
 800745a:	9207      	str	r2, [sp, #28]
 800745c:	e014      	b.n	8007488 <_svfiprintf_r+0x114>
 800745e:	eba0 0308 	sub.w	r3, r0, r8
 8007462:	fa09 f303 	lsl.w	r3, r9, r3
 8007466:	4313      	orrs	r3, r2
 8007468:	9304      	str	r3, [sp, #16]
 800746a:	46a2      	mov	sl, r4
 800746c:	e7d2      	b.n	8007414 <_svfiprintf_r+0xa0>
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	1d19      	adds	r1, r3, #4
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	9103      	str	r1, [sp, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfbb      	ittet	lt
 800747a:	425b      	neglt	r3, r3
 800747c:	f042 0202 	orrlt.w	r2, r2, #2
 8007480:	9307      	strge	r3, [sp, #28]
 8007482:	9307      	strlt	r3, [sp, #28]
 8007484:	bfb8      	it	lt
 8007486:	9204      	strlt	r2, [sp, #16]
 8007488:	7823      	ldrb	r3, [r4, #0]
 800748a:	2b2e      	cmp	r3, #46	@ 0x2e
 800748c:	d10a      	bne.n	80074a4 <_svfiprintf_r+0x130>
 800748e:	7863      	ldrb	r3, [r4, #1]
 8007490:	2b2a      	cmp	r3, #42	@ 0x2a
 8007492:	d132      	bne.n	80074fa <_svfiprintf_r+0x186>
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	9203      	str	r2, [sp, #12]
 800749c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074a0:	3402      	adds	r4, #2
 80074a2:	9305      	str	r3, [sp, #20]
 80074a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007568 <_svfiprintf_r+0x1f4>
 80074a8:	7821      	ldrb	r1, [r4, #0]
 80074aa:	2203      	movs	r2, #3
 80074ac:	4650      	mov	r0, sl
 80074ae:	f7f8 fec7 	bl	8000240 <memchr>
 80074b2:	b138      	cbz	r0, 80074c4 <_svfiprintf_r+0x150>
 80074b4:	9b04      	ldr	r3, [sp, #16]
 80074b6:	eba0 000a 	sub.w	r0, r0, sl
 80074ba:	2240      	movs	r2, #64	@ 0x40
 80074bc:	4082      	lsls	r2, r0
 80074be:	4313      	orrs	r3, r2
 80074c0:	3401      	adds	r4, #1
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c8:	4824      	ldr	r0, [pc, #144]	@ (800755c <_svfiprintf_r+0x1e8>)
 80074ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074ce:	2206      	movs	r2, #6
 80074d0:	f7f8 feb6 	bl	8000240 <memchr>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	d036      	beq.n	8007546 <_svfiprintf_r+0x1d2>
 80074d8:	4b21      	ldr	r3, [pc, #132]	@ (8007560 <_svfiprintf_r+0x1ec>)
 80074da:	bb1b      	cbnz	r3, 8007524 <_svfiprintf_r+0x1b0>
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	3307      	adds	r3, #7
 80074e0:	f023 0307 	bic.w	r3, r3, #7
 80074e4:	3308      	adds	r3, #8
 80074e6:	9303      	str	r3, [sp, #12]
 80074e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ea:	4433      	add	r3, r6
 80074ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ee:	e76a      	b.n	80073c6 <_svfiprintf_r+0x52>
 80074f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f4:	460c      	mov	r4, r1
 80074f6:	2001      	movs	r0, #1
 80074f8:	e7a8      	b.n	800744c <_svfiprintf_r+0xd8>
 80074fa:	2300      	movs	r3, #0
 80074fc:	3401      	adds	r4, #1
 80074fe:	9305      	str	r3, [sp, #20]
 8007500:	4619      	mov	r1, r3
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4620      	mov	r0, r4
 8007508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800750c:	3a30      	subs	r2, #48	@ 0x30
 800750e:	2a09      	cmp	r2, #9
 8007510:	d903      	bls.n	800751a <_svfiprintf_r+0x1a6>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d0c6      	beq.n	80074a4 <_svfiprintf_r+0x130>
 8007516:	9105      	str	r1, [sp, #20]
 8007518:	e7c4      	b.n	80074a4 <_svfiprintf_r+0x130>
 800751a:	fb0c 2101 	mla	r1, ip, r1, r2
 800751e:	4604      	mov	r4, r0
 8007520:	2301      	movs	r3, #1
 8007522:	e7f0      	b.n	8007506 <_svfiprintf_r+0x192>
 8007524:	ab03      	add	r3, sp, #12
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	462a      	mov	r2, r5
 800752a:	4b0e      	ldr	r3, [pc, #56]	@ (8007564 <_svfiprintf_r+0x1f0>)
 800752c:	a904      	add	r1, sp, #16
 800752e:	4638      	mov	r0, r7
 8007530:	f7fd ffa2 	bl	8005478 <_printf_float>
 8007534:	1c42      	adds	r2, r0, #1
 8007536:	4606      	mov	r6, r0
 8007538:	d1d6      	bne.n	80074e8 <_svfiprintf_r+0x174>
 800753a:	89ab      	ldrh	r3, [r5, #12]
 800753c:	065b      	lsls	r3, r3, #25
 800753e:	f53f af2d 	bmi.w	800739c <_svfiprintf_r+0x28>
 8007542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007544:	e72c      	b.n	80073a0 <_svfiprintf_r+0x2c>
 8007546:	ab03      	add	r3, sp, #12
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	462a      	mov	r2, r5
 800754c:	4b05      	ldr	r3, [pc, #20]	@ (8007564 <_svfiprintf_r+0x1f0>)
 800754e:	a904      	add	r1, sp, #16
 8007550:	4638      	mov	r0, r7
 8007552:	f7fe fa19 	bl	8005988 <_printf_i>
 8007556:	e7ed      	b.n	8007534 <_svfiprintf_r+0x1c0>
 8007558:	08008088 	.word	0x08008088
 800755c:	08008092 	.word	0x08008092
 8007560:	08005479 	.word	0x08005479
 8007564:	080072bd 	.word	0x080072bd
 8007568:	0800808e 	.word	0x0800808e

0800756c <__sflush_r>:
 800756c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007574:	0716      	lsls	r6, r2, #28
 8007576:	4605      	mov	r5, r0
 8007578:	460c      	mov	r4, r1
 800757a:	d454      	bmi.n	8007626 <__sflush_r+0xba>
 800757c:	684b      	ldr	r3, [r1, #4]
 800757e:	2b00      	cmp	r3, #0
 8007580:	dc02      	bgt.n	8007588 <__sflush_r+0x1c>
 8007582:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007584:	2b00      	cmp	r3, #0
 8007586:	dd48      	ble.n	800761a <__sflush_r+0xae>
 8007588:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800758a:	2e00      	cmp	r6, #0
 800758c:	d045      	beq.n	800761a <__sflush_r+0xae>
 800758e:	2300      	movs	r3, #0
 8007590:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007594:	682f      	ldr	r7, [r5, #0]
 8007596:	6a21      	ldr	r1, [r4, #32]
 8007598:	602b      	str	r3, [r5, #0]
 800759a:	d030      	beq.n	80075fe <__sflush_r+0x92>
 800759c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800759e:	89a3      	ldrh	r3, [r4, #12]
 80075a0:	0759      	lsls	r1, r3, #29
 80075a2:	d505      	bpl.n	80075b0 <__sflush_r+0x44>
 80075a4:	6863      	ldr	r3, [r4, #4]
 80075a6:	1ad2      	subs	r2, r2, r3
 80075a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075aa:	b10b      	cbz	r3, 80075b0 <__sflush_r+0x44>
 80075ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075ae:	1ad2      	subs	r2, r2, r3
 80075b0:	2300      	movs	r3, #0
 80075b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075b4:	6a21      	ldr	r1, [r4, #32]
 80075b6:	4628      	mov	r0, r5
 80075b8:	47b0      	blx	r6
 80075ba:	1c43      	adds	r3, r0, #1
 80075bc:	89a3      	ldrh	r3, [r4, #12]
 80075be:	d106      	bne.n	80075ce <__sflush_r+0x62>
 80075c0:	6829      	ldr	r1, [r5, #0]
 80075c2:	291d      	cmp	r1, #29
 80075c4:	d82b      	bhi.n	800761e <__sflush_r+0xb2>
 80075c6:	4a2a      	ldr	r2, [pc, #168]	@ (8007670 <__sflush_r+0x104>)
 80075c8:	410a      	asrs	r2, r1
 80075ca:	07d6      	lsls	r6, r2, #31
 80075cc:	d427      	bmi.n	800761e <__sflush_r+0xb2>
 80075ce:	2200      	movs	r2, #0
 80075d0:	6062      	str	r2, [r4, #4]
 80075d2:	04d9      	lsls	r1, r3, #19
 80075d4:	6922      	ldr	r2, [r4, #16]
 80075d6:	6022      	str	r2, [r4, #0]
 80075d8:	d504      	bpl.n	80075e4 <__sflush_r+0x78>
 80075da:	1c42      	adds	r2, r0, #1
 80075dc:	d101      	bne.n	80075e2 <__sflush_r+0x76>
 80075de:	682b      	ldr	r3, [r5, #0]
 80075e0:	b903      	cbnz	r3, 80075e4 <__sflush_r+0x78>
 80075e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80075e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075e6:	602f      	str	r7, [r5, #0]
 80075e8:	b1b9      	cbz	r1, 800761a <__sflush_r+0xae>
 80075ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075ee:	4299      	cmp	r1, r3
 80075f0:	d002      	beq.n	80075f8 <__sflush_r+0x8c>
 80075f2:	4628      	mov	r0, r5
 80075f4:	f7ff fa96 	bl	8006b24 <_free_r>
 80075f8:	2300      	movs	r3, #0
 80075fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80075fc:	e00d      	b.n	800761a <__sflush_r+0xae>
 80075fe:	2301      	movs	r3, #1
 8007600:	4628      	mov	r0, r5
 8007602:	47b0      	blx	r6
 8007604:	4602      	mov	r2, r0
 8007606:	1c50      	adds	r0, r2, #1
 8007608:	d1c9      	bne.n	800759e <__sflush_r+0x32>
 800760a:	682b      	ldr	r3, [r5, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d0c6      	beq.n	800759e <__sflush_r+0x32>
 8007610:	2b1d      	cmp	r3, #29
 8007612:	d001      	beq.n	8007618 <__sflush_r+0xac>
 8007614:	2b16      	cmp	r3, #22
 8007616:	d11e      	bne.n	8007656 <__sflush_r+0xea>
 8007618:	602f      	str	r7, [r5, #0]
 800761a:	2000      	movs	r0, #0
 800761c:	e022      	b.n	8007664 <__sflush_r+0xf8>
 800761e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007622:	b21b      	sxth	r3, r3
 8007624:	e01b      	b.n	800765e <__sflush_r+0xf2>
 8007626:	690f      	ldr	r7, [r1, #16]
 8007628:	2f00      	cmp	r7, #0
 800762a:	d0f6      	beq.n	800761a <__sflush_r+0xae>
 800762c:	0793      	lsls	r3, r2, #30
 800762e:	680e      	ldr	r6, [r1, #0]
 8007630:	bf08      	it	eq
 8007632:	694b      	ldreq	r3, [r1, #20]
 8007634:	600f      	str	r7, [r1, #0]
 8007636:	bf18      	it	ne
 8007638:	2300      	movne	r3, #0
 800763a:	eba6 0807 	sub.w	r8, r6, r7
 800763e:	608b      	str	r3, [r1, #8]
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	dde9      	ble.n	800761a <__sflush_r+0xae>
 8007646:	6a21      	ldr	r1, [r4, #32]
 8007648:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800764a:	4643      	mov	r3, r8
 800764c:	463a      	mov	r2, r7
 800764e:	4628      	mov	r0, r5
 8007650:	47b0      	blx	r6
 8007652:	2800      	cmp	r0, #0
 8007654:	dc08      	bgt.n	8007668 <__sflush_r+0xfc>
 8007656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800765a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800765e:	81a3      	strh	r3, [r4, #12]
 8007660:	f04f 30ff 	mov.w	r0, #4294967295
 8007664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007668:	4407      	add	r7, r0
 800766a:	eba8 0800 	sub.w	r8, r8, r0
 800766e:	e7e7      	b.n	8007640 <__sflush_r+0xd4>
 8007670:	dfbffffe 	.word	0xdfbffffe

08007674 <_fflush_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	690b      	ldr	r3, [r1, #16]
 8007678:	4605      	mov	r5, r0
 800767a:	460c      	mov	r4, r1
 800767c:	b913      	cbnz	r3, 8007684 <_fflush_r+0x10>
 800767e:	2500      	movs	r5, #0
 8007680:	4628      	mov	r0, r5
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	b118      	cbz	r0, 800768e <_fflush_r+0x1a>
 8007686:	6a03      	ldr	r3, [r0, #32]
 8007688:	b90b      	cbnz	r3, 800768e <_fflush_r+0x1a>
 800768a:	f7fe fb29 	bl	8005ce0 <__sinit>
 800768e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d0f3      	beq.n	800767e <_fflush_r+0xa>
 8007696:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007698:	07d0      	lsls	r0, r2, #31
 800769a:	d404      	bmi.n	80076a6 <_fflush_r+0x32>
 800769c:	0599      	lsls	r1, r3, #22
 800769e:	d402      	bmi.n	80076a6 <_fflush_r+0x32>
 80076a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076a2:	f7fe fc5c 	bl	8005f5e <__retarget_lock_acquire_recursive>
 80076a6:	4628      	mov	r0, r5
 80076a8:	4621      	mov	r1, r4
 80076aa:	f7ff ff5f 	bl	800756c <__sflush_r>
 80076ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076b0:	07da      	lsls	r2, r3, #31
 80076b2:	4605      	mov	r5, r0
 80076b4:	d4e4      	bmi.n	8007680 <_fflush_r+0xc>
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	059b      	lsls	r3, r3, #22
 80076ba:	d4e1      	bmi.n	8007680 <_fflush_r+0xc>
 80076bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076be:	f7fe fc4f 	bl	8005f60 <__retarget_lock_release_recursive>
 80076c2:	e7dd      	b.n	8007680 <_fflush_r+0xc>

080076c4 <memmove>:
 80076c4:	4288      	cmp	r0, r1
 80076c6:	b510      	push	{r4, lr}
 80076c8:	eb01 0402 	add.w	r4, r1, r2
 80076cc:	d902      	bls.n	80076d4 <memmove+0x10>
 80076ce:	4284      	cmp	r4, r0
 80076d0:	4623      	mov	r3, r4
 80076d2:	d807      	bhi.n	80076e4 <memmove+0x20>
 80076d4:	1e43      	subs	r3, r0, #1
 80076d6:	42a1      	cmp	r1, r4
 80076d8:	d008      	beq.n	80076ec <memmove+0x28>
 80076da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076e2:	e7f8      	b.n	80076d6 <memmove+0x12>
 80076e4:	4402      	add	r2, r0
 80076e6:	4601      	mov	r1, r0
 80076e8:	428a      	cmp	r2, r1
 80076ea:	d100      	bne.n	80076ee <memmove+0x2a>
 80076ec:	bd10      	pop	{r4, pc}
 80076ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076f6:	e7f7      	b.n	80076e8 <memmove+0x24>

080076f8 <memcpy>:
 80076f8:	440a      	add	r2, r1
 80076fa:	4291      	cmp	r1, r2
 80076fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007700:	d100      	bne.n	8007704 <memcpy+0xc>
 8007702:	4770      	bx	lr
 8007704:	b510      	push	{r4, lr}
 8007706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800770a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800770e:	4291      	cmp	r1, r2
 8007710:	d1f9      	bne.n	8007706 <memcpy+0xe>
 8007712:	bd10      	pop	{r4, pc}

08007714 <__assert_func>:
 8007714:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007716:	4614      	mov	r4, r2
 8007718:	461a      	mov	r2, r3
 800771a:	4b09      	ldr	r3, [pc, #36]	@ (8007740 <__assert_func+0x2c>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4605      	mov	r5, r0
 8007720:	68d8      	ldr	r0, [r3, #12]
 8007722:	b954      	cbnz	r4, 800773a <__assert_func+0x26>
 8007724:	4b07      	ldr	r3, [pc, #28]	@ (8007744 <__assert_func+0x30>)
 8007726:	461c      	mov	r4, r3
 8007728:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800772c:	9100      	str	r1, [sp, #0]
 800772e:	462b      	mov	r3, r5
 8007730:	4905      	ldr	r1, [pc, #20]	@ (8007748 <__assert_func+0x34>)
 8007732:	f000 f86f 	bl	8007814 <fiprintf>
 8007736:	f000 f87f 	bl	8007838 <abort>
 800773a:	4b04      	ldr	r3, [pc, #16]	@ (800774c <__assert_func+0x38>)
 800773c:	e7f4      	b.n	8007728 <__assert_func+0x14>
 800773e:	bf00      	nop
 8007740:	20000018 	.word	0x20000018
 8007744:	080080de 	.word	0x080080de
 8007748:	080080b0 	.word	0x080080b0
 800774c:	080080a3 	.word	0x080080a3

08007750 <_calloc_r>:
 8007750:	b570      	push	{r4, r5, r6, lr}
 8007752:	fba1 5402 	umull	r5, r4, r1, r2
 8007756:	b93c      	cbnz	r4, 8007768 <_calloc_r+0x18>
 8007758:	4629      	mov	r1, r5
 800775a:	f7fd fd71 	bl	8005240 <_malloc_r>
 800775e:	4606      	mov	r6, r0
 8007760:	b928      	cbnz	r0, 800776e <_calloc_r+0x1e>
 8007762:	2600      	movs	r6, #0
 8007764:	4630      	mov	r0, r6
 8007766:	bd70      	pop	{r4, r5, r6, pc}
 8007768:	220c      	movs	r2, #12
 800776a:	6002      	str	r2, [r0, #0]
 800776c:	e7f9      	b.n	8007762 <_calloc_r+0x12>
 800776e:	462a      	mov	r2, r5
 8007770:	4621      	mov	r1, r4
 8007772:	f7fe fb67 	bl	8005e44 <memset>
 8007776:	e7f5      	b.n	8007764 <_calloc_r+0x14>

08007778 <__ascii_mbtowc>:
 8007778:	b082      	sub	sp, #8
 800777a:	b901      	cbnz	r1, 800777e <__ascii_mbtowc+0x6>
 800777c:	a901      	add	r1, sp, #4
 800777e:	b142      	cbz	r2, 8007792 <__ascii_mbtowc+0x1a>
 8007780:	b14b      	cbz	r3, 8007796 <__ascii_mbtowc+0x1e>
 8007782:	7813      	ldrb	r3, [r2, #0]
 8007784:	600b      	str	r3, [r1, #0]
 8007786:	7812      	ldrb	r2, [r2, #0]
 8007788:	1e10      	subs	r0, r2, #0
 800778a:	bf18      	it	ne
 800778c:	2001      	movne	r0, #1
 800778e:	b002      	add	sp, #8
 8007790:	4770      	bx	lr
 8007792:	4610      	mov	r0, r2
 8007794:	e7fb      	b.n	800778e <__ascii_mbtowc+0x16>
 8007796:	f06f 0001 	mvn.w	r0, #1
 800779a:	e7f8      	b.n	800778e <__ascii_mbtowc+0x16>

0800779c <_realloc_r>:
 800779c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077a0:	4680      	mov	r8, r0
 80077a2:	4615      	mov	r5, r2
 80077a4:	460c      	mov	r4, r1
 80077a6:	b921      	cbnz	r1, 80077b2 <_realloc_r+0x16>
 80077a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077ac:	4611      	mov	r1, r2
 80077ae:	f7fd bd47 	b.w	8005240 <_malloc_r>
 80077b2:	b92a      	cbnz	r2, 80077c0 <_realloc_r+0x24>
 80077b4:	f7ff f9b6 	bl	8006b24 <_free_r>
 80077b8:	2400      	movs	r4, #0
 80077ba:	4620      	mov	r0, r4
 80077bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077c0:	f000 f841 	bl	8007846 <_malloc_usable_size_r>
 80077c4:	4285      	cmp	r5, r0
 80077c6:	4606      	mov	r6, r0
 80077c8:	d802      	bhi.n	80077d0 <_realloc_r+0x34>
 80077ca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80077ce:	d8f4      	bhi.n	80077ba <_realloc_r+0x1e>
 80077d0:	4629      	mov	r1, r5
 80077d2:	4640      	mov	r0, r8
 80077d4:	f7fd fd34 	bl	8005240 <_malloc_r>
 80077d8:	4607      	mov	r7, r0
 80077da:	2800      	cmp	r0, #0
 80077dc:	d0ec      	beq.n	80077b8 <_realloc_r+0x1c>
 80077de:	42b5      	cmp	r5, r6
 80077e0:	462a      	mov	r2, r5
 80077e2:	4621      	mov	r1, r4
 80077e4:	bf28      	it	cs
 80077e6:	4632      	movcs	r2, r6
 80077e8:	f7ff ff86 	bl	80076f8 <memcpy>
 80077ec:	4621      	mov	r1, r4
 80077ee:	4640      	mov	r0, r8
 80077f0:	f7ff f998 	bl	8006b24 <_free_r>
 80077f4:	463c      	mov	r4, r7
 80077f6:	e7e0      	b.n	80077ba <_realloc_r+0x1e>

080077f8 <__ascii_wctomb>:
 80077f8:	4603      	mov	r3, r0
 80077fa:	4608      	mov	r0, r1
 80077fc:	b141      	cbz	r1, 8007810 <__ascii_wctomb+0x18>
 80077fe:	2aff      	cmp	r2, #255	@ 0xff
 8007800:	d904      	bls.n	800780c <__ascii_wctomb+0x14>
 8007802:	228a      	movs	r2, #138	@ 0x8a
 8007804:	601a      	str	r2, [r3, #0]
 8007806:	f04f 30ff 	mov.w	r0, #4294967295
 800780a:	4770      	bx	lr
 800780c:	700a      	strb	r2, [r1, #0]
 800780e:	2001      	movs	r0, #1
 8007810:	4770      	bx	lr
	...

08007814 <fiprintf>:
 8007814:	b40e      	push	{r1, r2, r3}
 8007816:	b503      	push	{r0, r1, lr}
 8007818:	4601      	mov	r1, r0
 800781a:	ab03      	add	r3, sp, #12
 800781c:	4805      	ldr	r0, [pc, #20]	@ (8007834 <fiprintf+0x20>)
 800781e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007822:	6800      	ldr	r0, [r0, #0]
 8007824:	9301      	str	r3, [sp, #4]
 8007826:	f000 f83f 	bl	80078a8 <_vfiprintf_r>
 800782a:	b002      	add	sp, #8
 800782c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007830:	b003      	add	sp, #12
 8007832:	4770      	bx	lr
 8007834:	20000018 	.word	0x20000018

08007838 <abort>:
 8007838:	b508      	push	{r3, lr}
 800783a:	2006      	movs	r0, #6
 800783c:	f000 fa08 	bl	8007c50 <raise>
 8007840:	2001      	movs	r0, #1
 8007842:	f7fa fa18 	bl	8001c76 <_exit>

08007846 <_malloc_usable_size_r>:
 8007846:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800784a:	1f18      	subs	r0, r3, #4
 800784c:	2b00      	cmp	r3, #0
 800784e:	bfbc      	itt	lt
 8007850:	580b      	ldrlt	r3, [r1, r0]
 8007852:	18c0      	addlt	r0, r0, r3
 8007854:	4770      	bx	lr

08007856 <__sfputc_r>:
 8007856:	6893      	ldr	r3, [r2, #8]
 8007858:	3b01      	subs	r3, #1
 800785a:	2b00      	cmp	r3, #0
 800785c:	b410      	push	{r4}
 800785e:	6093      	str	r3, [r2, #8]
 8007860:	da08      	bge.n	8007874 <__sfputc_r+0x1e>
 8007862:	6994      	ldr	r4, [r2, #24]
 8007864:	42a3      	cmp	r3, r4
 8007866:	db01      	blt.n	800786c <__sfputc_r+0x16>
 8007868:	290a      	cmp	r1, #10
 800786a:	d103      	bne.n	8007874 <__sfputc_r+0x1e>
 800786c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007870:	f000 b932 	b.w	8007ad8 <__swbuf_r>
 8007874:	6813      	ldr	r3, [r2, #0]
 8007876:	1c58      	adds	r0, r3, #1
 8007878:	6010      	str	r0, [r2, #0]
 800787a:	7019      	strb	r1, [r3, #0]
 800787c:	4608      	mov	r0, r1
 800787e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007882:	4770      	bx	lr

08007884 <__sfputs_r>:
 8007884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007886:	4606      	mov	r6, r0
 8007888:	460f      	mov	r7, r1
 800788a:	4614      	mov	r4, r2
 800788c:	18d5      	adds	r5, r2, r3
 800788e:	42ac      	cmp	r4, r5
 8007890:	d101      	bne.n	8007896 <__sfputs_r+0x12>
 8007892:	2000      	movs	r0, #0
 8007894:	e007      	b.n	80078a6 <__sfputs_r+0x22>
 8007896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800789a:	463a      	mov	r2, r7
 800789c:	4630      	mov	r0, r6
 800789e:	f7ff ffda 	bl	8007856 <__sfputc_r>
 80078a2:	1c43      	adds	r3, r0, #1
 80078a4:	d1f3      	bne.n	800788e <__sfputs_r+0xa>
 80078a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080078a8 <_vfiprintf_r>:
 80078a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ac:	460d      	mov	r5, r1
 80078ae:	b09d      	sub	sp, #116	@ 0x74
 80078b0:	4614      	mov	r4, r2
 80078b2:	4698      	mov	r8, r3
 80078b4:	4606      	mov	r6, r0
 80078b6:	b118      	cbz	r0, 80078c0 <_vfiprintf_r+0x18>
 80078b8:	6a03      	ldr	r3, [r0, #32]
 80078ba:	b90b      	cbnz	r3, 80078c0 <_vfiprintf_r+0x18>
 80078bc:	f7fe fa10 	bl	8005ce0 <__sinit>
 80078c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078c2:	07d9      	lsls	r1, r3, #31
 80078c4:	d405      	bmi.n	80078d2 <_vfiprintf_r+0x2a>
 80078c6:	89ab      	ldrh	r3, [r5, #12]
 80078c8:	059a      	lsls	r2, r3, #22
 80078ca:	d402      	bmi.n	80078d2 <_vfiprintf_r+0x2a>
 80078cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078ce:	f7fe fb46 	bl	8005f5e <__retarget_lock_acquire_recursive>
 80078d2:	89ab      	ldrh	r3, [r5, #12]
 80078d4:	071b      	lsls	r3, r3, #28
 80078d6:	d501      	bpl.n	80078dc <_vfiprintf_r+0x34>
 80078d8:	692b      	ldr	r3, [r5, #16]
 80078da:	b99b      	cbnz	r3, 8007904 <_vfiprintf_r+0x5c>
 80078dc:	4629      	mov	r1, r5
 80078de:	4630      	mov	r0, r6
 80078e0:	f000 f938 	bl	8007b54 <__swsetup_r>
 80078e4:	b170      	cbz	r0, 8007904 <_vfiprintf_r+0x5c>
 80078e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078e8:	07dc      	lsls	r4, r3, #31
 80078ea:	d504      	bpl.n	80078f6 <_vfiprintf_r+0x4e>
 80078ec:	f04f 30ff 	mov.w	r0, #4294967295
 80078f0:	b01d      	add	sp, #116	@ 0x74
 80078f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f6:	89ab      	ldrh	r3, [r5, #12]
 80078f8:	0598      	lsls	r0, r3, #22
 80078fa:	d4f7      	bmi.n	80078ec <_vfiprintf_r+0x44>
 80078fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078fe:	f7fe fb2f 	bl	8005f60 <__retarget_lock_release_recursive>
 8007902:	e7f3      	b.n	80078ec <_vfiprintf_r+0x44>
 8007904:	2300      	movs	r3, #0
 8007906:	9309      	str	r3, [sp, #36]	@ 0x24
 8007908:	2320      	movs	r3, #32
 800790a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800790e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007912:	2330      	movs	r3, #48	@ 0x30
 8007914:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007ac4 <_vfiprintf_r+0x21c>
 8007918:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800791c:	f04f 0901 	mov.w	r9, #1
 8007920:	4623      	mov	r3, r4
 8007922:	469a      	mov	sl, r3
 8007924:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007928:	b10a      	cbz	r2, 800792e <_vfiprintf_r+0x86>
 800792a:	2a25      	cmp	r2, #37	@ 0x25
 800792c:	d1f9      	bne.n	8007922 <_vfiprintf_r+0x7a>
 800792e:	ebba 0b04 	subs.w	fp, sl, r4
 8007932:	d00b      	beq.n	800794c <_vfiprintf_r+0xa4>
 8007934:	465b      	mov	r3, fp
 8007936:	4622      	mov	r2, r4
 8007938:	4629      	mov	r1, r5
 800793a:	4630      	mov	r0, r6
 800793c:	f7ff ffa2 	bl	8007884 <__sfputs_r>
 8007940:	3001      	adds	r0, #1
 8007942:	f000 80a7 	beq.w	8007a94 <_vfiprintf_r+0x1ec>
 8007946:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007948:	445a      	add	r2, fp
 800794a:	9209      	str	r2, [sp, #36]	@ 0x24
 800794c:	f89a 3000 	ldrb.w	r3, [sl]
 8007950:	2b00      	cmp	r3, #0
 8007952:	f000 809f 	beq.w	8007a94 <_vfiprintf_r+0x1ec>
 8007956:	2300      	movs	r3, #0
 8007958:	f04f 32ff 	mov.w	r2, #4294967295
 800795c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007960:	f10a 0a01 	add.w	sl, sl, #1
 8007964:	9304      	str	r3, [sp, #16]
 8007966:	9307      	str	r3, [sp, #28]
 8007968:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800796c:	931a      	str	r3, [sp, #104]	@ 0x68
 800796e:	4654      	mov	r4, sl
 8007970:	2205      	movs	r2, #5
 8007972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007976:	4853      	ldr	r0, [pc, #332]	@ (8007ac4 <_vfiprintf_r+0x21c>)
 8007978:	f7f8 fc62 	bl	8000240 <memchr>
 800797c:	9a04      	ldr	r2, [sp, #16]
 800797e:	b9d8      	cbnz	r0, 80079b8 <_vfiprintf_r+0x110>
 8007980:	06d1      	lsls	r1, r2, #27
 8007982:	bf44      	itt	mi
 8007984:	2320      	movmi	r3, #32
 8007986:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800798a:	0713      	lsls	r3, r2, #28
 800798c:	bf44      	itt	mi
 800798e:	232b      	movmi	r3, #43	@ 0x2b
 8007990:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007994:	f89a 3000 	ldrb.w	r3, [sl]
 8007998:	2b2a      	cmp	r3, #42	@ 0x2a
 800799a:	d015      	beq.n	80079c8 <_vfiprintf_r+0x120>
 800799c:	9a07      	ldr	r2, [sp, #28]
 800799e:	4654      	mov	r4, sl
 80079a0:	2000      	movs	r0, #0
 80079a2:	f04f 0c0a 	mov.w	ip, #10
 80079a6:	4621      	mov	r1, r4
 80079a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079ac:	3b30      	subs	r3, #48	@ 0x30
 80079ae:	2b09      	cmp	r3, #9
 80079b0:	d94b      	bls.n	8007a4a <_vfiprintf_r+0x1a2>
 80079b2:	b1b0      	cbz	r0, 80079e2 <_vfiprintf_r+0x13a>
 80079b4:	9207      	str	r2, [sp, #28]
 80079b6:	e014      	b.n	80079e2 <_vfiprintf_r+0x13a>
 80079b8:	eba0 0308 	sub.w	r3, r0, r8
 80079bc:	fa09 f303 	lsl.w	r3, r9, r3
 80079c0:	4313      	orrs	r3, r2
 80079c2:	9304      	str	r3, [sp, #16]
 80079c4:	46a2      	mov	sl, r4
 80079c6:	e7d2      	b.n	800796e <_vfiprintf_r+0xc6>
 80079c8:	9b03      	ldr	r3, [sp, #12]
 80079ca:	1d19      	adds	r1, r3, #4
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	9103      	str	r1, [sp, #12]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	bfbb      	ittet	lt
 80079d4:	425b      	neglt	r3, r3
 80079d6:	f042 0202 	orrlt.w	r2, r2, #2
 80079da:	9307      	strge	r3, [sp, #28]
 80079dc:	9307      	strlt	r3, [sp, #28]
 80079de:	bfb8      	it	lt
 80079e0:	9204      	strlt	r2, [sp, #16]
 80079e2:	7823      	ldrb	r3, [r4, #0]
 80079e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80079e6:	d10a      	bne.n	80079fe <_vfiprintf_r+0x156>
 80079e8:	7863      	ldrb	r3, [r4, #1]
 80079ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80079ec:	d132      	bne.n	8007a54 <_vfiprintf_r+0x1ac>
 80079ee:	9b03      	ldr	r3, [sp, #12]
 80079f0:	1d1a      	adds	r2, r3, #4
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	9203      	str	r2, [sp, #12]
 80079f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079fa:	3402      	adds	r4, #2
 80079fc:	9305      	str	r3, [sp, #20]
 80079fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007ad4 <_vfiprintf_r+0x22c>
 8007a02:	7821      	ldrb	r1, [r4, #0]
 8007a04:	2203      	movs	r2, #3
 8007a06:	4650      	mov	r0, sl
 8007a08:	f7f8 fc1a 	bl	8000240 <memchr>
 8007a0c:	b138      	cbz	r0, 8007a1e <_vfiprintf_r+0x176>
 8007a0e:	9b04      	ldr	r3, [sp, #16]
 8007a10:	eba0 000a 	sub.w	r0, r0, sl
 8007a14:	2240      	movs	r2, #64	@ 0x40
 8007a16:	4082      	lsls	r2, r0
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	3401      	adds	r4, #1
 8007a1c:	9304      	str	r3, [sp, #16]
 8007a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a22:	4829      	ldr	r0, [pc, #164]	@ (8007ac8 <_vfiprintf_r+0x220>)
 8007a24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a28:	2206      	movs	r2, #6
 8007a2a:	f7f8 fc09 	bl	8000240 <memchr>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	d03f      	beq.n	8007ab2 <_vfiprintf_r+0x20a>
 8007a32:	4b26      	ldr	r3, [pc, #152]	@ (8007acc <_vfiprintf_r+0x224>)
 8007a34:	bb1b      	cbnz	r3, 8007a7e <_vfiprintf_r+0x1d6>
 8007a36:	9b03      	ldr	r3, [sp, #12]
 8007a38:	3307      	adds	r3, #7
 8007a3a:	f023 0307 	bic.w	r3, r3, #7
 8007a3e:	3308      	adds	r3, #8
 8007a40:	9303      	str	r3, [sp, #12]
 8007a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a44:	443b      	add	r3, r7
 8007a46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a48:	e76a      	b.n	8007920 <_vfiprintf_r+0x78>
 8007a4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a4e:	460c      	mov	r4, r1
 8007a50:	2001      	movs	r0, #1
 8007a52:	e7a8      	b.n	80079a6 <_vfiprintf_r+0xfe>
 8007a54:	2300      	movs	r3, #0
 8007a56:	3401      	adds	r4, #1
 8007a58:	9305      	str	r3, [sp, #20]
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	f04f 0c0a 	mov.w	ip, #10
 8007a60:	4620      	mov	r0, r4
 8007a62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a66:	3a30      	subs	r2, #48	@ 0x30
 8007a68:	2a09      	cmp	r2, #9
 8007a6a:	d903      	bls.n	8007a74 <_vfiprintf_r+0x1cc>
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0c6      	beq.n	80079fe <_vfiprintf_r+0x156>
 8007a70:	9105      	str	r1, [sp, #20]
 8007a72:	e7c4      	b.n	80079fe <_vfiprintf_r+0x156>
 8007a74:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a78:	4604      	mov	r4, r0
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e7f0      	b.n	8007a60 <_vfiprintf_r+0x1b8>
 8007a7e:	ab03      	add	r3, sp, #12
 8007a80:	9300      	str	r3, [sp, #0]
 8007a82:	462a      	mov	r2, r5
 8007a84:	4b12      	ldr	r3, [pc, #72]	@ (8007ad0 <_vfiprintf_r+0x228>)
 8007a86:	a904      	add	r1, sp, #16
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f7fd fcf5 	bl	8005478 <_printf_float>
 8007a8e:	4607      	mov	r7, r0
 8007a90:	1c78      	adds	r0, r7, #1
 8007a92:	d1d6      	bne.n	8007a42 <_vfiprintf_r+0x19a>
 8007a94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a96:	07d9      	lsls	r1, r3, #31
 8007a98:	d405      	bmi.n	8007aa6 <_vfiprintf_r+0x1fe>
 8007a9a:	89ab      	ldrh	r3, [r5, #12]
 8007a9c:	059a      	lsls	r2, r3, #22
 8007a9e:	d402      	bmi.n	8007aa6 <_vfiprintf_r+0x1fe>
 8007aa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007aa2:	f7fe fa5d 	bl	8005f60 <__retarget_lock_release_recursive>
 8007aa6:	89ab      	ldrh	r3, [r5, #12]
 8007aa8:	065b      	lsls	r3, r3, #25
 8007aaa:	f53f af1f 	bmi.w	80078ec <_vfiprintf_r+0x44>
 8007aae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ab0:	e71e      	b.n	80078f0 <_vfiprintf_r+0x48>
 8007ab2:	ab03      	add	r3, sp, #12
 8007ab4:	9300      	str	r3, [sp, #0]
 8007ab6:	462a      	mov	r2, r5
 8007ab8:	4b05      	ldr	r3, [pc, #20]	@ (8007ad0 <_vfiprintf_r+0x228>)
 8007aba:	a904      	add	r1, sp, #16
 8007abc:	4630      	mov	r0, r6
 8007abe:	f7fd ff63 	bl	8005988 <_printf_i>
 8007ac2:	e7e4      	b.n	8007a8e <_vfiprintf_r+0x1e6>
 8007ac4:	08008088 	.word	0x08008088
 8007ac8:	08008092 	.word	0x08008092
 8007acc:	08005479 	.word	0x08005479
 8007ad0:	08007885 	.word	0x08007885
 8007ad4:	0800808e 	.word	0x0800808e

08007ad8 <__swbuf_r>:
 8007ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ada:	460e      	mov	r6, r1
 8007adc:	4614      	mov	r4, r2
 8007ade:	4605      	mov	r5, r0
 8007ae0:	b118      	cbz	r0, 8007aea <__swbuf_r+0x12>
 8007ae2:	6a03      	ldr	r3, [r0, #32]
 8007ae4:	b90b      	cbnz	r3, 8007aea <__swbuf_r+0x12>
 8007ae6:	f7fe f8fb 	bl	8005ce0 <__sinit>
 8007aea:	69a3      	ldr	r3, [r4, #24]
 8007aec:	60a3      	str	r3, [r4, #8]
 8007aee:	89a3      	ldrh	r3, [r4, #12]
 8007af0:	071a      	lsls	r2, r3, #28
 8007af2:	d501      	bpl.n	8007af8 <__swbuf_r+0x20>
 8007af4:	6923      	ldr	r3, [r4, #16]
 8007af6:	b943      	cbnz	r3, 8007b0a <__swbuf_r+0x32>
 8007af8:	4621      	mov	r1, r4
 8007afa:	4628      	mov	r0, r5
 8007afc:	f000 f82a 	bl	8007b54 <__swsetup_r>
 8007b00:	b118      	cbz	r0, 8007b0a <__swbuf_r+0x32>
 8007b02:	f04f 37ff 	mov.w	r7, #4294967295
 8007b06:	4638      	mov	r0, r7
 8007b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b0a:	6823      	ldr	r3, [r4, #0]
 8007b0c:	6922      	ldr	r2, [r4, #16]
 8007b0e:	1a98      	subs	r0, r3, r2
 8007b10:	6963      	ldr	r3, [r4, #20]
 8007b12:	b2f6      	uxtb	r6, r6
 8007b14:	4283      	cmp	r3, r0
 8007b16:	4637      	mov	r7, r6
 8007b18:	dc05      	bgt.n	8007b26 <__swbuf_r+0x4e>
 8007b1a:	4621      	mov	r1, r4
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	f7ff fda9 	bl	8007674 <_fflush_r>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d1ed      	bne.n	8007b02 <__swbuf_r+0x2a>
 8007b26:	68a3      	ldr	r3, [r4, #8]
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	60a3      	str	r3, [r4, #8]
 8007b2c:	6823      	ldr	r3, [r4, #0]
 8007b2e:	1c5a      	adds	r2, r3, #1
 8007b30:	6022      	str	r2, [r4, #0]
 8007b32:	701e      	strb	r6, [r3, #0]
 8007b34:	6962      	ldr	r2, [r4, #20]
 8007b36:	1c43      	adds	r3, r0, #1
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d004      	beq.n	8007b46 <__swbuf_r+0x6e>
 8007b3c:	89a3      	ldrh	r3, [r4, #12]
 8007b3e:	07db      	lsls	r3, r3, #31
 8007b40:	d5e1      	bpl.n	8007b06 <__swbuf_r+0x2e>
 8007b42:	2e0a      	cmp	r6, #10
 8007b44:	d1df      	bne.n	8007b06 <__swbuf_r+0x2e>
 8007b46:	4621      	mov	r1, r4
 8007b48:	4628      	mov	r0, r5
 8007b4a:	f7ff fd93 	bl	8007674 <_fflush_r>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d0d9      	beq.n	8007b06 <__swbuf_r+0x2e>
 8007b52:	e7d6      	b.n	8007b02 <__swbuf_r+0x2a>

08007b54 <__swsetup_r>:
 8007b54:	b538      	push	{r3, r4, r5, lr}
 8007b56:	4b29      	ldr	r3, [pc, #164]	@ (8007bfc <__swsetup_r+0xa8>)
 8007b58:	4605      	mov	r5, r0
 8007b5a:	6818      	ldr	r0, [r3, #0]
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	b118      	cbz	r0, 8007b68 <__swsetup_r+0x14>
 8007b60:	6a03      	ldr	r3, [r0, #32]
 8007b62:	b90b      	cbnz	r3, 8007b68 <__swsetup_r+0x14>
 8007b64:	f7fe f8bc 	bl	8005ce0 <__sinit>
 8007b68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b6c:	0719      	lsls	r1, r3, #28
 8007b6e:	d422      	bmi.n	8007bb6 <__swsetup_r+0x62>
 8007b70:	06da      	lsls	r2, r3, #27
 8007b72:	d407      	bmi.n	8007b84 <__swsetup_r+0x30>
 8007b74:	2209      	movs	r2, #9
 8007b76:	602a      	str	r2, [r5, #0]
 8007b78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b7c:	81a3      	strh	r3, [r4, #12]
 8007b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b82:	e033      	b.n	8007bec <__swsetup_r+0x98>
 8007b84:	0758      	lsls	r0, r3, #29
 8007b86:	d512      	bpl.n	8007bae <__swsetup_r+0x5a>
 8007b88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b8a:	b141      	cbz	r1, 8007b9e <__swsetup_r+0x4a>
 8007b8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b90:	4299      	cmp	r1, r3
 8007b92:	d002      	beq.n	8007b9a <__swsetup_r+0x46>
 8007b94:	4628      	mov	r0, r5
 8007b96:	f7fe ffc5 	bl	8006b24 <_free_r>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b9e:	89a3      	ldrh	r3, [r4, #12]
 8007ba0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ba4:	81a3      	strh	r3, [r4, #12]
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	6063      	str	r3, [r4, #4]
 8007baa:	6923      	ldr	r3, [r4, #16]
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	f043 0308 	orr.w	r3, r3, #8
 8007bb4:	81a3      	strh	r3, [r4, #12]
 8007bb6:	6923      	ldr	r3, [r4, #16]
 8007bb8:	b94b      	cbnz	r3, 8007bce <__swsetup_r+0x7a>
 8007bba:	89a3      	ldrh	r3, [r4, #12]
 8007bbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007bc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bc4:	d003      	beq.n	8007bce <__swsetup_r+0x7a>
 8007bc6:	4621      	mov	r1, r4
 8007bc8:	4628      	mov	r0, r5
 8007bca:	f000 f883 	bl	8007cd4 <__smakebuf_r>
 8007bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bd2:	f013 0201 	ands.w	r2, r3, #1
 8007bd6:	d00a      	beq.n	8007bee <__swsetup_r+0x9a>
 8007bd8:	2200      	movs	r2, #0
 8007bda:	60a2      	str	r2, [r4, #8]
 8007bdc:	6962      	ldr	r2, [r4, #20]
 8007bde:	4252      	negs	r2, r2
 8007be0:	61a2      	str	r2, [r4, #24]
 8007be2:	6922      	ldr	r2, [r4, #16]
 8007be4:	b942      	cbnz	r2, 8007bf8 <__swsetup_r+0xa4>
 8007be6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007bea:	d1c5      	bne.n	8007b78 <__swsetup_r+0x24>
 8007bec:	bd38      	pop	{r3, r4, r5, pc}
 8007bee:	0799      	lsls	r1, r3, #30
 8007bf0:	bf58      	it	pl
 8007bf2:	6962      	ldrpl	r2, [r4, #20]
 8007bf4:	60a2      	str	r2, [r4, #8]
 8007bf6:	e7f4      	b.n	8007be2 <__swsetup_r+0x8e>
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	e7f7      	b.n	8007bec <__swsetup_r+0x98>
 8007bfc:	20000018 	.word	0x20000018

08007c00 <_raise_r>:
 8007c00:	291f      	cmp	r1, #31
 8007c02:	b538      	push	{r3, r4, r5, lr}
 8007c04:	4605      	mov	r5, r0
 8007c06:	460c      	mov	r4, r1
 8007c08:	d904      	bls.n	8007c14 <_raise_r+0x14>
 8007c0a:	2316      	movs	r3, #22
 8007c0c:	6003      	str	r3, [r0, #0]
 8007c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007c16:	b112      	cbz	r2, 8007c1e <_raise_r+0x1e>
 8007c18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c1c:	b94b      	cbnz	r3, 8007c32 <_raise_r+0x32>
 8007c1e:	4628      	mov	r0, r5
 8007c20:	f000 f830 	bl	8007c84 <_getpid_r>
 8007c24:	4622      	mov	r2, r4
 8007c26:	4601      	mov	r1, r0
 8007c28:	4628      	mov	r0, r5
 8007c2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c2e:	f000 b817 	b.w	8007c60 <_kill_r>
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d00a      	beq.n	8007c4c <_raise_r+0x4c>
 8007c36:	1c59      	adds	r1, r3, #1
 8007c38:	d103      	bne.n	8007c42 <_raise_r+0x42>
 8007c3a:	2316      	movs	r3, #22
 8007c3c:	6003      	str	r3, [r0, #0]
 8007c3e:	2001      	movs	r0, #1
 8007c40:	e7e7      	b.n	8007c12 <_raise_r+0x12>
 8007c42:	2100      	movs	r1, #0
 8007c44:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007c48:	4620      	mov	r0, r4
 8007c4a:	4798      	blx	r3
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	e7e0      	b.n	8007c12 <_raise_r+0x12>

08007c50 <raise>:
 8007c50:	4b02      	ldr	r3, [pc, #8]	@ (8007c5c <raise+0xc>)
 8007c52:	4601      	mov	r1, r0
 8007c54:	6818      	ldr	r0, [r3, #0]
 8007c56:	f7ff bfd3 	b.w	8007c00 <_raise_r>
 8007c5a:	bf00      	nop
 8007c5c:	20000018 	.word	0x20000018

08007c60 <_kill_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	4d07      	ldr	r5, [pc, #28]	@ (8007c80 <_kill_r+0x20>)
 8007c64:	2300      	movs	r3, #0
 8007c66:	4604      	mov	r4, r0
 8007c68:	4608      	mov	r0, r1
 8007c6a:	4611      	mov	r1, r2
 8007c6c:	602b      	str	r3, [r5, #0]
 8007c6e:	f7f9 fff2 	bl	8001c56 <_kill>
 8007c72:	1c43      	adds	r3, r0, #1
 8007c74:	d102      	bne.n	8007c7c <_kill_r+0x1c>
 8007c76:	682b      	ldr	r3, [r5, #0]
 8007c78:	b103      	cbz	r3, 8007c7c <_kill_r+0x1c>
 8007c7a:	6023      	str	r3, [r4, #0]
 8007c7c:	bd38      	pop	{r3, r4, r5, pc}
 8007c7e:	bf00      	nop
 8007c80:	200006a8 	.word	0x200006a8

08007c84 <_getpid_r>:
 8007c84:	f7f9 bfdf 	b.w	8001c46 <_getpid>

08007c88 <__swhatbuf_r>:
 8007c88:	b570      	push	{r4, r5, r6, lr}
 8007c8a:	460c      	mov	r4, r1
 8007c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c90:	2900      	cmp	r1, #0
 8007c92:	b096      	sub	sp, #88	@ 0x58
 8007c94:	4615      	mov	r5, r2
 8007c96:	461e      	mov	r6, r3
 8007c98:	da0d      	bge.n	8007cb6 <__swhatbuf_r+0x2e>
 8007c9a:	89a3      	ldrh	r3, [r4, #12]
 8007c9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ca0:	f04f 0100 	mov.w	r1, #0
 8007ca4:	bf14      	ite	ne
 8007ca6:	2340      	movne	r3, #64	@ 0x40
 8007ca8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cac:	2000      	movs	r0, #0
 8007cae:	6031      	str	r1, [r6, #0]
 8007cb0:	602b      	str	r3, [r5, #0]
 8007cb2:	b016      	add	sp, #88	@ 0x58
 8007cb4:	bd70      	pop	{r4, r5, r6, pc}
 8007cb6:	466a      	mov	r2, sp
 8007cb8:	f000 f848 	bl	8007d4c <_fstat_r>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	dbec      	blt.n	8007c9a <__swhatbuf_r+0x12>
 8007cc0:	9901      	ldr	r1, [sp, #4]
 8007cc2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007cc6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cca:	4259      	negs	r1, r3
 8007ccc:	4159      	adcs	r1, r3
 8007cce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cd2:	e7eb      	b.n	8007cac <__swhatbuf_r+0x24>

08007cd4 <__smakebuf_r>:
 8007cd4:	898b      	ldrh	r3, [r1, #12]
 8007cd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cd8:	079d      	lsls	r5, r3, #30
 8007cda:	4606      	mov	r6, r0
 8007cdc:	460c      	mov	r4, r1
 8007cde:	d507      	bpl.n	8007cf0 <__smakebuf_r+0x1c>
 8007ce0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	6123      	str	r3, [r4, #16]
 8007ce8:	2301      	movs	r3, #1
 8007cea:	6163      	str	r3, [r4, #20]
 8007cec:	b003      	add	sp, #12
 8007cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cf0:	ab01      	add	r3, sp, #4
 8007cf2:	466a      	mov	r2, sp
 8007cf4:	f7ff ffc8 	bl	8007c88 <__swhatbuf_r>
 8007cf8:	9f00      	ldr	r7, [sp, #0]
 8007cfa:	4605      	mov	r5, r0
 8007cfc:	4639      	mov	r1, r7
 8007cfe:	4630      	mov	r0, r6
 8007d00:	f7fd fa9e 	bl	8005240 <_malloc_r>
 8007d04:	b948      	cbnz	r0, 8007d1a <__smakebuf_r+0x46>
 8007d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d0a:	059a      	lsls	r2, r3, #22
 8007d0c:	d4ee      	bmi.n	8007cec <__smakebuf_r+0x18>
 8007d0e:	f023 0303 	bic.w	r3, r3, #3
 8007d12:	f043 0302 	orr.w	r3, r3, #2
 8007d16:	81a3      	strh	r3, [r4, #12]
 8007d18:	e7e2      	b.n	8007ce0 <__smakebuf_r+0xc>
 8007d1a:	89a3      	ldrh	r3, [r4, #12]
 8007d1c:	6020      	str	r0, [r4, #0]
 8007d1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d22:	81a3      	strh	r3, [r4, #12]
 8007d24:	9b01      	ldr	r3, [sp, #4]
 8007d26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d2a:	b15b      	cbz	r3, 8007d44 <__smakebuf_r+0x70>
 8007d2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d30:	4630      	mov	r0, r6
 8007d32:	f000 f81d 	bl	8007d70 <_isatty_r>
 8007d36:	b128      	cbz	r0, 8007d44 <__smakebuf_r+0x70>
 8007d38:	89a3      	ldrh	r3, [r4, #12]
 8007d3a:	f023 0303 	bic.w	r3, r3, #3
 8007d3e:	f043 0301 	orr.w	r3, r3, #1
 8007d42:	81a3      	strh	r3, [r4, #12]
 8007d44:	89a3      	ldrh	r3, [r4, #12]
 8007d46:	431d      	orrs	r5, r3
 8007d48:	81a5      	strh	r5, [r4, #12]
 8007d4a:	e7cf      	b.n	8007cec <__smakebuf_r+0x18>

08007d4c <_fstat_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	4d07      	ldr	r5, [pc, #28]	@ (8007d6c <_fstat_r+0x20>)
 8007d50:	2300      	movs	r3, #0
 8007d52:	4604      	mov	r4, r0
 8007d54:	4608      	mov	r0, r1
 8007d56:	4611      	mov	r1, r2
 8007d58:	602b      	str	r3, [r5, #0]
 8007d5a:	f7f9 ffdc 	bl	8001d16 <_fstat>
 8007d5e:	1c43      	adds	r3, r0, #1
 8007d60:	d102      	bne.n	8007d68 <_fstat_r+0x1c>
 8007d62:	682b      	ldr	r3, [r5, #0]
 8007d64:	b103      	cbz	r3, 8007d68 <_fstat_r+0x1c>
 8007d66:	6023      	str	r3, [r4, #0]
 8007d68:	bd38      	pop	{r3, r4, r5, pc}
 8007d6a:	bf00      	nop
 8007d6c:	200006a8 	.word	0x200006a8

08007d70 <_isatty_r>:
 8007d70:	b538      	push	{r3, r4, r5, lr}
 8007d72:	4d06      	ldr	r5, [pc, #24]	@ (8007d8c <_isatty_r+0x1c>)
 8007d74:	2300      	movs	r3, #0
 8007d76:	4604      	mov	r4, r0
 8007d78:	4608      	mov	r0, r1
 8007d7a:	602b      	str	r3, [r5, #0]
 8007d7c:	f7f9 ffdb 	bl	8001d36 <_isatty>
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	d102      	bne.n	8007d8a <_isatty_r+0x1a>
 8007d84:	682b      	ldr	r3, [r5, #0]
 8007d86:	b103      	cbz	r3, 8007d8a <_isatty_r+0x1a>
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	200006a8 	.word	0x200006a8

08007d90 <_init>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	bf00      	nop
 8007d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d96:	bc08      	pop	{r3}
 8007d98:	469e      	mov	lr, r3
 8007d9a:	4770      	bx	lr

08007d9c <_fini>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	bf00      	nop
 8007da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007da2:	bc08      	pop	{r3}
 8007da4:	469e      	mov	lr, r3
 8007da6:	4770      	bx	lr
