{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531663297639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531663297640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 22:01:37 2018 " "Processing started: Sun Jul 15 22:01:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531663297640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1531663297640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mytest -c Mytest --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mytest -c Mytest --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1531663297640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1531663298292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1531663298292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-a " "Found design unit 1: converter-a" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315245 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_MUX-A " "Found design unit 1: RAM_MUX-A" {  } { { "RAM_MUX.vhd" "" { Text "D:/quartus/Quartus2/RAM_MUX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315252 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MUX " "Found entity 1: RAM_MUX" {  } { { "RAM_MUX.vhd" "" { Text "D:/quartus/Quartus2/RAM_MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-A " "Found design unit 1: RAM-A" {  } { { "RAM.vhd" "" { Text "D:/quartus/Quartus2/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315260 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/quartus/Quartus2/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-A " "Found design unit 1: PC-A" {  } { { "PC.vhd" "" { Text "D:/quartus/Quartus2/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315269 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/quartus/Quartus2/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc_temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc_temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MC_TEMP " "Found entity 1: MC_TEMP" {  } { { "MC_TEMP.bdf" "" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-A " "Found design unit 1: MAR-A" {  } { { "MAR.vhd" "" { Text "D:/quartus/Quartus2/MAR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315282 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "D:/quartus/Quartus2/MAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-A " "Found design unit 1: IR-A" {  } { { "IR.vhd" "" { Text "D:/quartus/Quartus2/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315290 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/quartus/Quartus2/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-A " "Found design unit 1: DR-A" {  } { { "DR.vhd" "" { Text "D:/quartus/Quartus2/DR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315297 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "DR.vhd" "" { Text "D:/quartus/Quartus2/DR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-A " "Found design unit 1: CTRL-A" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315304 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-A " "Found design unit 1: COUNTER-A" {  } { { "COUNTER.vhd" "" { Text "D:/quartus/Quartus2/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315312 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "D:/quartus/Quartus2/COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_SOURCE-A " "Found design unit 1: CLK_SOURCE-A" {  } { { "CLK_SOURCE.vhd" "" { Text "D:/quartus/Quartus2/CLK_SOURCE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315319 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_SOURCE " "Found entity 1: CLK_SOURCE" {  } { { "CLK_SOURCE.vhd" "" { Text "D:/quartus/Quartus2/CLK_SOURCE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A " "Found design unit 1: ALU-A" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315327 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-A " "Found design unit 1: ACC-A" {  } { { "ACC.vhd" "" { Text "D:/quartus/Quartus2/ACC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315334 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "D:/quartus/Quartus2/ACC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531663315334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1531663315334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC_TEMP " "Elaborating entity \"MC_TEMP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1531663315417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:inst " "Elaborating entity \"converter\" for hierarchy \"converter:inst\"" {  } { { "MC_TEMP.bdf" "inst" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -480 608 760 -304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315422 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315425 "|MC_TEMP|converter:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315425 "|MC_TEMP|converter:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315425 "|MC_TEMP|converter:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315425 "|MC_TEMP|converter:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "e converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"e\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315425 "|MC_TEMP|converter:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"f\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g converter.vhd(13) " "VHDL Process Statement warning at converter.vhd(13): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g converter.vhd(13) " "Inferred latch for \"g\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f converter.vhd(13) " "Inferred latch for \"f\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e converter.vhd(13) " "Inferred latch for \"e\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d converter.vhd(13) " "Inferred latch for \"d\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c converter.vhd(13) " "Inferred latch for \"c\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b converter.vhd(13) " "Inferred latch for \"b\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a converter.vhd(13) " "Inferred latch for \"a\" at converter.vhd(13)" {  } { { "converter.vhd" "" { Text "D:/quartus/Quartus2/converter.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315426 "|MC_TEMP|converter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "MC_TEMP.bdf" "inst2" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -248 328 536 -136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315429 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[0\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[0\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315431 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[1\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[1\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315431 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[2\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[2\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315431 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[3\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[3\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[4\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[4\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[5\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[5\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[6\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[6\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT\[7\] ALU.vhd(19) " "Inferred latch for \"ALU_OUT\[7\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[0\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[0\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[1\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[1\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[2\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[2\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[3\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[3\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[4\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[4\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[5\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[5\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[6\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[6\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_TEMP\[7\] ALU.vhd(18) " "Inferred latch for \"ALU_TEMP\[7\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "D:/quartus/Quartus2/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315432 "|MC_TEMP|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:inst6 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:inst6\"" {  } { { "MC_TEMP.bdf" "inst6" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -296 880 1040 -56 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T0 CTRL.vhd(23) " "VHDL Process Statement warning at CTRL.vhd(23): signal \"T0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315438 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 CTRL.vhd(23) " "VHDL Process Statement warning at CTRL.vhd(23): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315438 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CTRL.vhd(24) " "VHDL Process Statement warning at CTRL.vhd(24): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315438 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T6 CTRL.vhd(25) " "VHDL Process Statement warning at CTRL.vhd(25): signal \"T6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315439 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 CTRL.vhd(26) " "VHDL Process Statement warning at CTRL.vhd(26): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315439 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4 CTRL.vhd(26) " "VHDL Process Statement warning at CTRL.vhd(26): signal \"T4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315439 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 CTRL.vhd(27) " "VHDL Process Statement warning at CTRL.vhd(27): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315439 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T5 CTRL.vhd(27) " "VHDL Process Statement warning at CTRL.vhd(27): signal \"T5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315439 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T5 CTRL.vhd(28) " "VHDL Process Statement warning at CTRL.vhd(28): signal \"T5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315439 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T6 CTRL.vhd(29) " "VHDL Process Statement warning at CTRL.vhd(29): signal \"T6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315440 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T7 CTRL.vhd(30) " "VHDL Process Statement warning at CTRL.vhd(30): signal \"T7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315440 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T6 CTRL.vhd(31) " "VHDL Process Statement warning at CTRL.vhd(31): signal \"T6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315440 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T7 CTRL.vhd(31) " "VHDL Process Statement warning at CTRL.vhd(31): signal \"T7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531663315440 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMAR CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"IMAR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315440 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IIR CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"IIR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315440 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IA CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"IA\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315441 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDR CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"IDR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315441 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ISUM CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"ISUM\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315441 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EA CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"EA\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315441 "|MC_TEMP|CTRL:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDR CTRL.vhd(17) " "VHDL Process Statement warning at CTRL.vhd(17): inferring latch(es) for signal or variable \"EDR\", which holds its previous value in one or more paths through the process" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531663315441 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDR CTRL.vhd(17) " "Inferred latch for \"EDR\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EA CTRL.vhd(17) " "Inferred latch for \"EA\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ISUM CTRL.vhd(17) " "Inferred latch for \"ISUM\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDR CTRL.vhd(17) " "Inferred latch for \"IDR\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IA CTRL.vhd(17) " "Inferred latch for \"IA\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR CTRL.vhd(17) " "Inferred latch for \"IIR\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMAR CTRL.vhd(17) " "Inferred latch for \"IMAR\" at CTRL.vhd(17)" {  } { { "CTRL.vhd" "" { Text "D:/quartus/Quartus2/CTRL.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531663315442 "|MC_TEMP|CTRL:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst7 " "Elaborating entity \"IR\" for hierarchy \"IR:inst7\"" {  } { { "MC_TEMP.bdf" "inst7" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -40 432 624 72 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_SOURCE CLK_SOURCE:inst1 " "Elaborating entity \"CLK_SOURCE\" for hierarchy \"CLK_SOURCE:inst1\"" {  } { { "MC_TEMP.bdf" "inst1" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -8 992 1160 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:inst3 " "Elaborating entity \"DR\" for hierarchy \"DR:inst3\"" {  } { { "MC_TEMP.bdf" "inst3" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { 280 1152 1392 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst5 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst5\"" {  } { { "MC_TEMP.bdf" "inst5" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { 152 888 1088 232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst8 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst8\"" {  } { { "MC_TEMP.bdf" "inst8" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { 344 400 648 456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst9 " "Elaborating entity \"PC\" for hierarchy \"PC:inst9\"" {  } { { "MC_TEMP.bdf" "inst9" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { 224 192 368 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:inst12 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:inst12\"" {  } { { "MC_TEMP.bdf" "inst12" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -224 1216 1352 -48 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst4 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst4\"" {  } { { "MC_TEMP.bdf" "inst4" { Schematic "D:/quartus/Quartus2/MC_TEMP.bdf" { { -64 88 328 48 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1531663315482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531663315949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 15 22:01:55 2018 " "Processing ended: Sun Jul 15 22:01:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531663315949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531663315949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531663315949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1531663315949 ""}
