Release 13.3 ngdbuild O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -sd ipcore_dir -nt timestamp -uc LX150T_AWAKE_SL_Rev1.ucf -bm
edkBmmFile.bmm -p xc6slx150t-fgg676-3 mbx2_system_top.ngc mbx2_system_top.ngd

Reading NGO file
"C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mbx2_system_top.ngc"
...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/mb_system.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/push_buttons_3bits_w
rapper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/ethernet_lite_wrappe
r.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/dip_switches_8bits_w
rapper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/axi_bram_ctrl_0_wrap
per.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/rs232_wrapper.ngc"..
.
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/rs232_usb_wrapper.ng
c"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/proc_sys_reset_0_wra
pper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/clock_generator_0_wr
apper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_ilmb_wr
apper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_dlmb_wr
apper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/mcb_ddr3_wrapper.ngc
"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/axi4lite_0_wrapper.n
gc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/axi4_0_wrapper.ngc".
..
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_wrapper
.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_intc_wr
apper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_i_bram_
ctrl_wrapper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_d_bram_
ctrl_wrapper.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/debug_module_wrapper
.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/axi_timer_0_wrapper.
ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/linear_flash_wrapper
.ngc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/leds_8bits_wrapper.n
gc"...
Loading design module
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_bram_bl
ock_wrapper.ngc"...
Loading design module "ipcore_dir/ila_trig8.ngc"...
Loading design module "ipcore_dir/FIFO_data.ngc"...
Loading design module "ipcore_dir/ccd_fifo.ngc"...
Loading design module "ipcore_dir/icon.ngc"...
Loading design module "ipcore_dir/fifobuf.ngc"...
Loading design module "ipcore_dir/fix_float.ngc"...
Loading design module "ipcore_dir/SUB_ADD.ngc"...
Loading design module "ipcore_dir/DIVD.ngc"...
Loading design module "ipcore_dir/MUL.ngc"...
Loading design module "ipcore_dir/float_fix.ngc"...
Loading design module "ipcore_dir/Sub.ngc"...
Loading design module "ipcore_dir/float_square.ngc"...
Loading design module "ipcore_dir/DIV.ngc"...
Loading design module "ipcore_dir/ADD.ngc"...
Loading design module "ipcore_dir/fixN2float.ngc"...
Loading design module "ipcore_dir/fix2float.ngc"...
Loading design module "ipcore_dir/float_sum.ngc"...
Loading design module "ipcore_dir/float_div.ngc"...
Loading design module "ipcore_dir/float_sqrt.ngc"...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/ethernet_lite_wrappe
r.ncf" to module "mb_system_i/Ethernet_Lite"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "Ethernet_Lite_RX_CLK";>
   [C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/ethernet_lite_wra
   pper.ncf(3)], is specified without a duration.  This will result in a lack of
   hold time checks in timing reports.  If hold time checks are desired a
   duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/ethernet_lite_wra
   pper.ncf(3)]
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_ilmb_wr
apper.ncf" to module "mb_system_i/microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_dlmb_wr
apper.ncf" to module "mb_system_i/microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/mcb_ddr3_wrapper.ncf
" to module "mb_system_i/MCB_DDR3"...
Checking Constraint Associations...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/axi4lite_0_wrapper.n
cf" to module "mb_system_i/axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/axi4_0_wrapper.ncf"
to module "mb_system_i/axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/microblaze_0_wrapper
.ncf" to module "mb_system_i/microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0/mb_system.ncf" to
module "mb_system_i"...
Checking Constraint Associations...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/mbx2_system_top/Buf_SigProcs_inst/ila_trig8_fast_inst
	/mbx2_system_top/Buf_SigProcs_inst/ila_trig8_inst

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "LX150T_AWAKE_SL_Rev1.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' of
   type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_MCB_DDR3_SYNCH = FROM FFS
   TO "TNM_MCB_DDR3_SYNCH" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_MCB_DDR3_SYNCH'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /mbx2_system_top/EXPANDED/mbx2_system_top/mb_system_i/axi4_0/axi4_0\/si_conve
   rter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_i
   nv1_INV_0 TNM = FFS:axi4_0_reset_resync>: No instances of type FFS were found
   under block
   "mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst
   /interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /mbx2_system_top/EXPANDED/mbx2_system_top/mb_system_i/axi4lite_0/axi4lite_0\/
   si_converter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_res
   ync<2>_inv1_INV_0 TNM = FFS:axi4lite_0...>: No instances of type FFS were
   found under block
   "mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_c
   onv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "RESET_IBUF" LOC = M19>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
   0.833333333 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD
   "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
   TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'DCLK_N', used in period specification
   'TS_DCLK_N', was traced into BUFIO2 instance
   ADC_des_inst/iob_clk/BUFIO2_dclkn. The following new TNM groups and period
   specifications were generated at the BUFIO2 output(s): 
   IOCLK: <TIMESPEC TS_ADC_des_inst_iob_dclk_n = PERIOD
   "ADC_des_inst_iob_dclk_n" TS_DCLK_N HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'DCLK_N', used in period specification
   'TS_DCLK_N', was traced into BUFIO2_2CLK instance
   ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp. The following new TNM groups and
   period specifications were generated at the BUFIO2_2CLK output(s): 
   DIVCLK: <TIMESPEC TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD
   "ADC_des_inst_iob_clk_x1GCLK" TS_DCLK_N * 4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'DCLK_N', used in period specification
   'TS_DCLK_N', was traced into BUFIO2_2CLK instance
   ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp. The following new TNM groups and
   period specifications were generated at the BUFIO2_2CLK output(s): 
   IOCLK: <TIMESPEC TS_ADC_des_inst_iob_dclk_p = PERIOD
   "ADC_des_inst_iob_dclk_p" TS_DCLK_N HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'DCLK_P', used in period specification
   'TS_DCLK_P', was traced into BUFIO2 instance
   ADC_des_inst/iob_clk/BUFIO2_dclkn. The following new TNM groups and period
   specifications were generated at the BUFIO2 output(s): 
   IOCLK: <TIMESPEC TS_ADC_des_inst_iob_dclk_n_0 = PERIOD
   "ADC_des_inst_iob_dclk_n_0" TS_DCLK_P HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'DCLK_P', used in period specification
   'TS_DCLK_P', was traced into BUFIO2_2CLK instance
   ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp. The following new TNM groups and
   period specifications were generated at the BUFIO2_2CLK output(s): 
   DIVCLK: <TIMESPEC TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD
   "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'DCLK_P', used in period specification
   'TS_DCLK_P', was traced into BUFIO2_2CLK instance
   ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp. The following new TNM groups and
   period specifications were generated at the BUFIO2_2CLK output(s): 
   IOCLK: <TIMESPEC TS_ADC_des_inst_iob_dclk_p_0 = PERIOD
   "ADC_des_inst_iob_dclk_p_0" TS_DCLK_P HIGH 50%>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_Lite_RX_CLK;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object mbx2_system_top by the constraint <CONFIG VCCAUX = "2.5">.
WARNING:NgdBuild:1012 - The constraint <NET "RESET_IBUF" IOSTANDARD =
   "LVCMOS33"> is overridden on the design object RESET by the constraint
   <IOSTANDARD = LVCMOS25;> [LX150T_AWAKE_SL_Rev1.ucf(12)].
WARNING:NgdBuild:1012 - The constraint <NET "RESET_IBUF" LOC = M19> is
   overridden on the design object RESET by the constraint <NET RESET		      
   LOC = M19  |> [LX150T_AWAKE_SL_Rev1.ucf(12)].
Done...

Processing BMM file "edkBmmFile.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I
   /Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/Linear_Flash/Linear_Flash/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_
   STORE_GEN[31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/Linear_Flash/Linear_Flash/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_
   STORE_GEN[30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/Linear_Flash/Linear_Flash/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX
   _GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/Linear_Flash/Linear_Flash/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK
   _GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'mb_system_i/Linear_Flash/Linear_Flash/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_CO
   MPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net
   'Buf_SigProcs_inst/position_inst/sub_add_inst/rdy' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Buf_SigProcs_inst/BL_cal/divideD/blk00000003/sig00000e6b" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Buf_SigProcs_inst/BL_cal/divideC/blk00000003/sig00000e6b" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000e6b" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000e6b" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:478 - clock net mb_system_i/debug_module/bscan_drck1 with clock
   driver mb_system_i/debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  74

Total memory usage is 314620 kilobytes

Writing NGD file "mbx2_system_top.ngd" ...
Total REAL time to NGDBUILD completion:  58 sec
Total CPU time to NGDBUILD completion:   58 sec

Writing NGDBUILD log file "mbx2_system_top.bld"...
