{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618050190264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618050190264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 14:53:07 2021 " "Processing started: Sat Apr 10 14:53:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618050190264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618050190264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618050190264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618050190978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrckt.v 5 5 " "Found 5 design units, including 5 entities, in source file abrckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABRCKT " "Found entity 1: ABRCKT" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191029 ""} { "Info" "ISGN_ENTITY_NAME" "2 ABRCKT_DP " "Found entity 2: ABRCKT_DP" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191029 ""} { "Info" "ISGN_ENTITY_NAME" "3 ABRCKT_CT " "Found entity 3: ABRCKT_CT" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191029 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_8 " "Found entity 4: reg_8" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191029 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_8 " "Found entity 5: cnt_8" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618050191029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/frequency_divider.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618050191033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brgckt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file brgckt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BRGCKT " "Found entity 1: BRGCKT" {  } { { "BRGCKT.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/BRGCKT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618050191037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618050191037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UxRX_ ABRCKT.v(5) " "Verilog HDL Implicit Net warning at ABRCKT.v(5): created implicit net for \"UxRX_\"" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050191037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ABRCKT " "Elaborating entity \"ABRCKT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618050191082 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UxRXIF ABRCKT.v(1) " "Output port \"UxRXIF\" at ABRCKT.v(1) has no driver" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1618050191082 "|ABRCKT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_DP ABRCKT_DP:dp " "Elaborating entity \"ABRCKT_DP\" for hierarchy \"ABRCKT_DP:dp\"" {  } { { "ABRCKT.v" "dp" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050191084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_8 ABRCKT_DP:dp\|cnt_8:cnt " "Elaborating entity \"cnt_8\" for hierarchy \"ABRCKT_DP:dp\|cnt_8:cnt\"" {  } { { "ABRCKT.v" "cnt" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050191086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ABRCKT.v(68) " "Verilog HDL assignment warning at ABRCKT.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618050191087 "|ABRCKT|ABRCKT_DP:dp|cnt_8:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 ABRCKT_DP:dp\|reg_8:register " "Elaborating entity \"reg_8\" for hierarchy \"ABRCKT_DP:dp\|reg_8:register\"" {  } { { "ABRCKT.v" "register" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050191089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_CT ABRCKT_CT:dt " "Elaborating entity \"ABRCKT_CT\" for hierarchy \"ABRCKT_CT:dt\"" {  } { { "ABRCKT.v" "dt" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618050191091 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i ABRCKT.v(28) " "Verilog HDL Always Construct warning at ABRCKT.v(28): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i ABRCKT.v(40) " "Verilog HDL Always Construct warning at ABRCKT.v(40): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ABRCKT.v(34) " "Verilog HDL Always Construct warning at ABRCKT.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] ABRCKT.v(34) " "Inferred latch for \"i\[0\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] ABRCKT.v(34) " "Inferred latch for \"i\[1\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] ABRCKT.v(34) " "Inferred latch for \"i\[2\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] ABRCKT.v(34) " "Inferred latch for \"i\[3\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] ABRCKT.v(34) " "Inferred latch for \"i\[4\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] ABRCKT.v(34) " "Inferred latch for \"i\[5\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] ABRCKT.v(34) " "Inferred latch for \"i\[6\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] ABRCKT.v(34) " "Inferred latch for \"i\[7\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] ABRCKT.v(34) " "Inferred latch for \"i\[8\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] ABRCKT.v(34) " "Inferred latch for \"i\[9\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] ABRCKT.v(34) " "Inferred latch for \"i\[10\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] ABRCKT.v(34) " "Inferred latch for \"i\[11\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191093 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] ABRCKT.v(34) " "Inferred latch for \"i\[12\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] ABRCKT.v(34) " "Inferred latch for \"i\[13\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] ABRCKT.v(34) " "Inferred latch for \"i\[14\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] ABRCKT.v(34) " "Inferred latch for \"i\[15\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] ABRCKT.v(34) " "Inferred latch for \"i\[16\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] ABRCKT.v(34) " "Inferred latch for \"i\[17\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] ABRCKT.v(34) " "Inferred latch for \"i\[18\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] ABRCKT.v(34) " "Inferred latch for \"i\[19\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] ABRCKT.v(34) " "Inferred latch for \"i\[20\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] ABRCKT.v(34) " "Inferred latch for \"i\[21\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] ABRCKT.v(34) " "Inferred latch for \"i\[22\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] ABRCKT.v(34) " "Inferred latch for \"i\[23\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] ABRCKT.v(34) " "Inferred latch for \"i\[24\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] ABRCKT.v(34) " "Inferred latch for \"i\[25\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] ABRCKT.v(34) " "Inferred latch for \"i\[26\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] ABRCKT.v(34) " "Inferred latch for \"i\[27\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] ABRCKT.v(34) " "Inferred latch for \"i\[28\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] ABRCKT.v(34) " "Inferred latch for \"i\[29\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] ABRCKT.v(34) " "Inferred latch for \"i\[30\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] ABRCKT.v(34) " "Inferred latch for \"i\[31\]\" at ABRCKT.v(34)" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618050191094 "|ABRCKT|ABRCKT_CT:dt"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UxRXIF GND " "Pin \"UxRXIF\" is stuck at GND" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618050191607 "|ABRCKT|UxRXIF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618050191607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1618050191733 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618050191861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618050192047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050192047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618050192097 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618050192097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618050192097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618050192097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618050192128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 14:53:12 2021 " "Processing ended: Sat Apr 10 14:53:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618050192128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618050192128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618050192128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618050192128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618050195642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618050195643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 14:53:12 2021 " "Processing started: Sat Apr 10 14:53:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618050195643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618050195643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618050195643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618050195739 ""}
{ "Info" "0" "" "Project  = ABRCKT" {  } {  } 0 0 "Project  = ABRCKT" 0 0 "Fitter" 0 0 1618050195740 ""}
{ "Info" "0" "" "Revision = ABRCKT" {  } {  } 0 0 "Revision = ABRCKT" 0 0 "Fitter" 0 0 1618050195740 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618050196131 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ABRCKT EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"ABRCKT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618050196140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618050196181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618050196181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618050196181 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618050196267 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618050196280 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618050196530 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618050196530 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618050196532 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618050196532 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618050196532 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618050196532 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618050196532 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618050196532 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618050196534 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[0\] " "Pin N\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[0] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[1\] " "Pin N\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[1] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[2\] " "Pin N\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[2] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[3\] " "Pin N\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[3] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[4\] " "Pin N\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[4] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[5\] " "Pin N\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[5] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[6\] " "Pin N\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[6] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[7\] " "Pin N\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N[7] } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UxRXIF " "Pin UxRXIF not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UxRXIF } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UxRXIF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BRGCLK " "Pin BRGCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BRGCLK } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BRGCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UxRX " "Pin UxRX not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UxRX } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UxRX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUD " "Pin ABUD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABUD } } } { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618050196865 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618050196865 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1618050197070 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ABRCKT.sdc " "Synopsys Design Constraints File file not found: 'ABRCKT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618050197070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618050197071 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "dt\|i\[0\]~0\|combout " "Node \"dt\|i\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050197073 ""} { "Warning" "WSTA_SCC_NODE" "dt\|i\[0\]~0\|datad " "Node \"dt\|i\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050197073 ""}  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1618050197073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618050197074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618050197074 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618050197075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BRGCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node BRGCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618050197087 ""}  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BRGCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618050197087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ABRCKT_CT:dt\|ps.count  " "Automatically promoted node ABRCKT_CT:dt\|ps.count " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[1\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[1\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[2\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[2\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[3\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[3\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[4\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[4\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[5\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[5\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[6\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[6\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[7\] " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[7\]" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_DP:dp\|cnt_8:cnt\|out\[0\]~7 " "Destination node ABRCKT_DP:dp\|cnt_8:cnt\|out\[0\]~7" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_DP:dp|cnt_8:cnt|out[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_CT:dt\|ns.stop~0 " "Destination node ABRCKT_CT:dt\|ns.stop~0" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_CT:dt|ns.stop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ABRCKT_CT:dt\|Selector3~1 " "Destination node ABRCKT_CT:dt\|Selector3~1" {  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_CT:dt|Selector3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618050197088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1618050197088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618050197088 ""}  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABRCKT_CT:dt|ps.count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618050197088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618050197374 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618050197375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618050197375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618050197376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618050197376 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618050197376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618050197377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618050197377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618050197391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1618050197392 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618050197392 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 2 9 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1618050197394 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1618050197394 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618050197394 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618050197395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1618050197395 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618050197395 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618050197405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618050198292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618050198358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618050198370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618050198722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618050198722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618050199043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618050199578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618050199578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618050200352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618050200354 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618050200354 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618050200360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618050200423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618050200585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618050200647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618050200874 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618050201242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/output_files/ABRCKT.fit.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/output_files/ABRCKT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618050201635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618050202063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 14:53:22 2021 " "Processing ended: Sat Apr 10 14:53:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618050202063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618050202063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618050202063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618050202063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618050205394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618050205395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 14:53:22 2021 " "Processing started: Sat Apr 10 14:53:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618050205395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618050205395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618050205395 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618050206361 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618050206385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618050206724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 14:53:26 2021 " "Processing ended: Sat Apr 10 14:53:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618050206724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618050206724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618050206724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618050206724 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618050207337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618050210321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618050210321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 14:53:27 2021 " "Processing started: Sat Apr 10 14:53:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618050210321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618050210321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ABRCKT -c ABRCKT " "Command: quartus_sta ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618050210322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1618050210432 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618050210955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618050210955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618050211001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1618050211001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1618050211172 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ABRCKT.sdc " "Synopsys Design Constraints File file not found: 'ABRCKT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1618050211253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1618050211254 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BRGCLK BRGCLK " "create_clock -period 1.000 -name BRGCLK BRGCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211255 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ABRCKT_CT:dt\|ps.count ABRCKT_CT:dt\|ps.count " "create_clock -period 1.000 -name ABRCKT_CT:dt\|ps.count ABRCKT_CT:dt\|ps.count" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211255 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211255 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "dt\|i\[0\]~0\|combout " "Node \"dt\|i\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050211255 ""} { "Warning" "WSTA_SCC_NODE" "dt\|i\[0\]~0\|datab " "Node \"dt\|i\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618050211255 ""}  } { { "ABRCKT.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/ABRCKT.v" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1618050211255 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1618050211360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211360 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1618050211361 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1618050211369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618050211394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618050211394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.684 " "Worst-case setup slack is -4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.684      -129.945 ABRCKT_CT:dt\|ps.count  " "   -4.684      -129.945 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.857       -18.624 BRGCLK  " "   -3.857       -18.624 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 BRGCLK  " "    0.140         0.000 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823         0.000 ABRCKT_CT:dt\|ps.count  " "    0.823         0.000 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.527 " "Worst-case recovery slack is -0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -4.216 BRGCLK  " "   -0.527        -4.216 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.040 " "Worst-case removal slack is 1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 BRGCLK  " "    1.040         0.000 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -34.227 BRGCLK  " "   -3.000       -34.227 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 ABRCKT_CT:dt\|ps.count  " "    0.422         0.000 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211433 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1618050211588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1618050211615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1618050211874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618050211952 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618050211952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.852 " "Worst-case setup slack is -3.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.852      -106.741 ABRCKT_CT:dt\|ps.count  " "   -3.852      -106.741 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235       -13.185 BRGCLK  " "   -3.235       -13.185 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 BRGCLK  " "    0.142         0.000 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578         0.000 ABRCKT_CT:dt\|ps.count  " "    0.578         0.000 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.292 " "Worst-case recovery slack is -0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292        -2.336 BRGCLK  " "   -0.292        -2.336 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.887 " "Worst-case removal slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887         0.000 BRGCLK  " "    0.887         0.000 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.985 BRGCLK  " "   -3.000       -29.985 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 ABRCKT_CT:dt\|ps.count  " "    0.408         0.000 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050211991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050211991 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1618050212280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1618050212462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1618050212462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.638 " "Worst-case setup slack is -1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638        -3.365 BRGCLK  " "   -1.638        -3.365 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559       -43.158 ABRCKT_CT:dt\|ps.count  " "   -1.559       -43.158 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050212468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.061 " "Worst-case hold slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 BRGCLK  " "   -0.061        -0.061 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 ABRCKT_CT:dt\|ps.count  " "    0.167         0.000 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050212476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.290 " "Worst-case recovery slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290         0.000 BRGCLK  " "    0.290         0.000 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050212486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.475 " "Worst-case removal slack is 0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475         0.000 BRGCLK  " "    0.475         0.000 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050212495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -25.400 BRGCLK  " "   -3.000       -25.400 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 ABRCKT_CT:dt\|ps.count  " "    0.348         0.000 ABRCKT_CT:dt\|ps.count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1618050212504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1618050212504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618050212991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1618050212991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618050213116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 14:53:33 2021 " "Processing ended: Sat Apr 10 14:53:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618050213116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618050213116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618050213116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618050213116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618050216568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618050216569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 14:53:33 2021 " "Processing started: Sat Apr 10 14:53:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618050216569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618050216569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618050216569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_7_1200mv_125c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_7_1200mv_125c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_7_1200mv_-40c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_7_1200mv_-40c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_min_1200mv_-40c_fast.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_min_1200mv_-40c_fast.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT.vo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_7_1200mv_125c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_7_1200mv_-40c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_min_1200mv_-40c_v_fast.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ABRCKT_v.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/ simulation " "Generated file ABRCKT_v.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab1_Q/ABRCKT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1618050217630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4512 " "Peak virtual memory: 4512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618050217696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 14:53:37 2021 " "Processing ended: Sat Apr 10 14:53:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618050217696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618050217696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618050217696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618050217696 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618050218330 ""}
