// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "07/16/2021 14:21:38"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module insertionSort (
	ap_clk,
	ap_rst,
	ap_start,
	ap_done,
	ap_idle,
	ap_ready,
	indexOutputData,
	operation_V,
	A_address0,
	A_ce0,
	A_we0,
	A_d0,
	A_q0,
	A_address1,
	A_ce1,
	A_we1,
	A_d1,
	A_q1,
	ap_return);
input 	ap_clk;
input 	ap_rst;
input 	ap_start;
output 	ap_done;
output 	ap_idle;
output 	ap_ready;
input 	[7:0] indexOutputData;
input 	[0:0] operation_V;
output 	[1:0] A_address0;
output 	A_ce0;
output 	A_we0;
output 	[15:0] A_d0;
input 	[15:0] A_q0;
output 	[1:0] A_address1;
output 	A_ce1;
output 	A_we1;
output 	[15:0] A_d1;
input 	[15:0] A_q1;
output 	[15:0] ap_return;

// Design Ports Information
// ap_done	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_idle	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_ready	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[7]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_address0[0]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_address0[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_ce0	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_we0	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[8]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[11]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[12]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[13]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[14]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d0[15]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_address1[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_address1[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_ce1	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_we1	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[0]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[1]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[9]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[10]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[11]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[13]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[14]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_d1[15]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[0]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[5]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[8]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[9]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[12]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[13]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_return[15]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_start	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[0]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indexOutputData[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[15]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[14]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[14]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[12]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[12]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[11]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[11]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[10]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[9]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[8]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[5]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q1[0]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_q0[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_rst	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ap_clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operation_V[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bestAlgorithm_v.sdo");
// synopsys translate_on

wire \i_i_reg_73~0_combout ;
wire \j_reg_172[0]~0_combout ;
wire \indexOutputData[2]~input_o ;
wire \indexOutputData[3]~input_o ;
wire \indexOutputData[4]~input_o ;
wire \indexOutputData[5]~input_o ;
wire \indexOutputData[6]~input_o ;
wire \indexOutputData[7]~input_o ;
wire \indexOutputData[0]~input_o ;
wire \indexOutputData[1]~input_o ;
wire \ap_done~output_o ;
wire \ap_idle~output_o ;
wire \ap_ready~output_o ;
wire \A_address0[0]~output_o ;
wire \A_address0[1]~output_o ;
wire \A_ce0~output_o ;
wire \A_we0~output_o ;
wire \A_d0[0]~output_o ;
wire \A_d0[1]~output_o ;
wire \A_d0[2]~output_o ;
wire \A_d0[3]~output_o ;
wire \A_d0[4]~output_o ;
wire \A_d0[5]~output_o ;
wire \A_d0[6]~output_o ;
wire \A_d0[7]~output_o ;
wire \A_d0[8]~output_o ;
wire \A_d0[9]~output_o ;
wire \A_d0[10]~output_o ;
wire \A_d0[11]~output_o ;
wire \A_d0[12]~output_o ;
wire \A_d0[13]~output_o ;
wire \A_d0[14]~output_o ;
wire \A_d0[15]~output_o ;
wire \A_address1[0]~output_o ;
wire \A_address1[1]~output_o ;
wire \A_ce1~output_o ;
wire \A_we1~output_o ;
wire \A_d1[0]~output_o ;
wire \A_d1[1]~output_o ;
wire \A_d1[2]~output_o ;
wire \A_d1[3]~output_o ;
wire \A_d1[4]~output_o ;
wire \A_d1[5]~output_o ;
wire \A_d1[6]~output_o ;
wire \A_d1[7]~output_o ;
wire \A_d1[8]~output_o ;
wire \A_d1[9]~output_o ;
wire \A_d1[10]~output_o ;
wire \A_d1[11]~output_o ;
wire \A_d1[12]~output_o ;
wire \A_d1[13]~output_o ;
wire \A_d1[14]~output_o ;
wire \A_d1[15]~output_o ;
wire \ap_return[0]~output_o ;
wire \ap_return[1]~output_o ;
wire \ap_return[2]~output_o ;
wire \ap_return[3]~output_o ;
wire \ap_return[4]~output_o ;
wire \ap_return[5]~output_o ;
wire \ap_return[6]~output_o ;
wire \ap_return[7]~output_o ;
wire \ap_return[8]~output_o ;
wire \ap_return[9]~output_o ;
wire \ap_return[10]~output_o ;
wire \ap_return[11]~output_o ;
wire \ap_return[12]~output_o ;
wire \ap_return[13]~output_o ;
wire \ap_return[14]~output_o ;
wire \ap_return[15]~output_o ;
wire \ap_clk~input_o ;
wire \ap_clk~inputclkctrl_outclk ;
wire \ap_rst~input_o ;
wire \operation_V[0]~input_o ;
wire \ap_start~input_o ;
wire \ap_CS_fsm~6_combout ;
wire \always1~0_combout ;
wire \i_i_reg_73~3_combout ;
wire \i_i_reg_73[0]~1_combout ;
wire \always2~0_combout ;
wire \j_0_in_i_reg_85~0_combout ;
wire \ap_CS_fsm~1_combout ;
wire \j_0_in_i_reg_85~3_combout ;
wire \always4~0_combout ;
wire \ap_CS_fsm~2_combout ;
wire \ap_CS_fsm~3_combout ;
wire \j_0_in_i_reg_85[0]~1_combout ;
wire \j_0_in_i_reg_85~2_combout ;
wire \Add1~1_combout ;
wire \ap_CS_fsm~7_combout ;
wire \ap_CS_fsm~8_combout ;
wire \ap_CS_fsm~4_combout ;
wire \ap_CS_fsm~5_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \i_i_reg_73~2_combout ;
wire \always3~0_combout ;
wire \ap_CS_fsm~0_combout ;
wire \always13~0_combout ;
wire \A_address0~0_combout ;
wire \A_address0~1_combout ;
wire \A_address0~2_combout ;
wire \Add1~0_combout ;
wire \A_address0~3_combout ;
wire \always8~0_combout ;
wire \A_q1[15]~input_o ;
wire \A_q0[15]~input_o ;
wire \A_q0[14]~input_o ;
wire \A_q0[13]~input_o ;
wire \A_q0[12]~input_o ;
wire \A_q0[11]~input_o ;
wire \A_q0[10]~input_o ;
wire \A_q0[9]~input_o ;
wire \A_q0[8]~input_o ;
wire \A_q1[7]~input_o ;
wire \A_q1[6]~input_o ;
wire \A_q1[5]~input_o ;
wire \A_q0[4]~input_o ;
wire \A_q0[3]~input_o ;
wire \A_q0[2]~input_o ;
wire \A_q0[1]~input_o ;
wire \A_q1[0]~input_o ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~15_cout ;
wire \LessThan0~17_cout ;
wire \LessThan0~19_cout ;
wire \LessThan0~21_cout ;
wire \LessThan0~23_cout ;
wire \LessThan0~25_cout ;
wire \LessThan0~27_cout ;
wire \LessThan0~29_cout ;
wire \LessThan0~30_combout ;
wire \always10~0_combout ;
wire \A_q0[0]~input_o ;
wire \A_q0[5]~input_o ;
wire \A_q0[6]~input_o ;
wire \A_q0[7]~input_o ;
wire \A_address1~0_combout ;
wire \A_address1~1_combout ;
wire \A_q1[1]~input_o ;
wire \A_q1[2]~input_o ;
wire \A_q1[3]~input_o ;
wire \A_q1[4]~input_o ;
wire \A_q1[8]~input_o ;
wire \A_q1[9]~input_o ;
wire \A_q1[10]~input_o ;
wire \A_q1[11]~input_o ;
wire \A_q1[12]~input_o ;
wire \A_q1[13]~input_o ;
wire \A_q1[14]~input_o ;
wire \p_0_reg_95~0_combout ;
wire \p_0_reg_95[0]~1_combout ;
wire \p_0_reg_95~2_combout ;
wire \p_0_reg_95~3_combout ;
wire \p_0_reg_95~4_combout ;
wire \p_0_reg_95~5_combout ;
wire \p_0_reg_95~6_combout ;
wire \p_0_reg_95~7_combout ;
wire \p_0_reg_95~8_combout ;
wire \p_0_reg_95~9_combout ;
wire \p_0_reg_95~10_combout ;
wire \p_0_reg_95~11_combout ;
wire \p_0_reg_95~12_combout ;
wire \p_0_reg_95~13_combout ;
wire \p_0_reg_95~14_combout ;
wire \p_0_reg_95~15_combout ;
wire \p_0_reg_95~16_combout ;
wire [15:0] p_0_reg_95;
wire [2:0] j_reg_172;
wire [2:0] j_0_in_i_reg_85;
wire [2:0] i_i_reg_73;
wire [5:0] ap_CS_fsm;
wire [1:0] A_addr_2_reg_186;
wire [1:0] A_addr_1_reg_180;


// Location: FF_X42_Y25_N31
dffeas \i_i_reg_73[2] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\i_i_reg_73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_i_reg_73[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_i_reg_73[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i_reg_73[2] .is_wysiwyg = "true";
defparam \i_i_reg_73[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N13
dffeas \j_reg_172[0] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\j_reg_172[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(ap_CS_fsm[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j_reg_172[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg_172[0] .is_wysiwyg = "true";
defparam \j_reg_172[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \j_reg_172[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(ap_CS_fsm[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j_reg_172[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg_172[1] .is_wysiwyg = "true";
defparam \j_reg_172[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneiv_lcell_comb \i_i_reg_73~0 (
// Equation(s):
// \i_i_reg_73~0_combout  = (!\always1~0_combout  & (i_i_reg_73[2] $ (((i_i_reg_73[1] & i_i_reg_73[0])))))

	.dataa(i_i_reg_73[1]),
	.datab(\always1~0_combout ),
	.datac(i_i_reg_73[2]),
	.datad(i_i_reg_73[0]),
	.cin(gnd),
	.combout(\i_i_reg_73~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i_reg_73~0 .lut_mask = 16'h1230;
defparam \i_i_reg_73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneiv_lcell_comb \j_reg_172[0]~0 (
// Equation(s):
// \j_reg_172[0]~0_combout  = !j_0_in_i_reg_85[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j_0_in_i_reg_85[0]),
	.cin(gnd),
	.combout(\j_reg_172[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \j_reg_172[0]~0 .lut_mask = 16'h00FF;
defparam \j_reg_172[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N8
cycloneiv_io_ibuf \indexOutputData[0]~input (
	.i(indexOutputData[0]),
	.ibar(gnd),
	.o(\indexOutputData[0]~input_o ));
// synopsys translate_off
defparam \indexOutputData[0]~input .bus_hold = "false";
defparam \indexOutputData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \indexOutputData[1]~input (
	.i(indexOutputData[1]),
	.ibar(gnd),
	.o(\indexOutputData[1]~input_o ));
// synopsys translate_off
defparam \indexOutputData[1]~input .bus_hold = "false";
defparam \indexOutputData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \ap_done~output (
	.i(ap_CS_fsm[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_done~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_done~output .bus_hold = "false";
defparam \ap_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \ap_idle~output (
	.i(\always13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_idle~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_idle~output .bus_hold = "false";
defparam \ap_idle~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \ap_ready~output (
	.i(ap_CS_fsm[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_ready~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_ready~output .bus_hold = "false";
defparam \ap_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \A_address0[0]~output (
	.i(\A_address0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_address0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_address0[0]~output .bus_hold = "false";
defparam \A_address0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \A_address0[1]~output (
	.i(\A_address0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_address0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_address0[1]~output .bus_hold = "false";
defparam \A_address0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \A_ce0~output (
	.i(\always8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ce0~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ce0~output .bus_hold = "false";
defparam \A_ce0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \A_we0~output (
	.i(\always10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_we0~output_o ),
	.obar());
// synopsys translate_off
defparam \A_we0~output .bus_hold = "false";
defparam \A_we0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N2
cycloneiv_io_obuf \A_d0[0]~output (
	.i(\A_q0[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[0]~output .bus_hold = "false";
defparam \A_d0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \A_d0[1]~output (
	.i(\A_q0[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[1]~output .bus_hold = "false";
defparam \A_d0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \A_d0[2]~output (
	.i(\A_q0[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[2]~output .bus_hold = "false";
defparam \A_d0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \A_d0[3]~output (
	.i(\A_q0[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[3]~output .bus_hold = "false";
defparam \A_d0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \A_d0[4]~output (
	.i(\A_q0[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[4]~output .bus_hold = "false";
defparam \A_d0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \A_d0[5]~output (
	.i(\A_q0[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[5]~output .bus_hold = "false";
defparam \A_d0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N2
cycloneiv_io_obuf \A_d0[6]~output (
	.i(\A_q0[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[6]~output .bus_hold = "false";
defparam \A_d0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \A_d0[7]~output (
	.i(\A_q0[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[7]~output .bus_hold = "false";
defparam \A_d0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \A_d0[8]~output (
	.i(\A_q0[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[8]~output .bus_hold = "false";
defparam \A_d0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \A_d0[9]~output (
	.i(\A_q0[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[9]~output .bus_hold = "false";
defparam \A_d0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \A_d0[10]~output (
	.i(\A_q0[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[10]~output .bus_hold = "false";
defparam \A_d0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \A_d0[11]~output (
	.i(\A_q0[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[11]~output .bus_hold = "false";
defparam \A_d0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiv_io_obuf \A_d0[12]~output (
	.i(\A_q0[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[12]~output .bus_hold = "false";
defparam \A_d0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \A_d0[13]~output (
	.i(\A_q0[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[13]~output .bus_hold = "false";
defparam \A_d0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \A_d0[14]~output (
	.i(\A_q0[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[14]~output .bus_hold = "false";
defparam \A_d0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \A_d0[15]~output (
	.i(\A_q0[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d0[15]~output .bus_hold = "false";
defparam \A_d0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \A_address1[0]~output (
	.i(\A_address1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_address1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_address1[0]~output .bus_hold = "false";
defparam \A_address1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \A_address1[1]~output (
	.i(\A_address1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_address1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_address1[1]~output .bus_hold = "false";
defparam \A_address1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \A_ce1~output (
	.i(!\Selector5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ce1~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ce1~output .bus_hold = "false";
defparam \A_ce1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \A_we1~output (
	.i(\always10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_we1~output_o ),
	.obar());
// synopsys translate_off
defparam \A_we1~output .bus_hold = "false";
defparam \A_we1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \A_d1[0]~output (
	.i(\A_q1[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[0]~output .bus_hold = "false";
defparam \A_d1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \A_d1[1]~output (
	.i(\A_q1[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[1]~output .bus_hold = "false";
defparam \A_d1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \A_d1[2]~output (
	.i(\A_q1[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[2]~output .bus_hold = "false";
defparam \A_d1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \A_d1[3]~output (
	.i(\A_q1[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[3]~output .bus_hold = "false";
defparam \A_d1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N9
cycloneiv_io_obuf \A_d1[4]~output (
	.i(\A_q1[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[4]~output .bus_hold = "false";
defparam \A_d1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \A_d1[5]~output (
	.i(\A_q1[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[5]~output .bus_hold = "false";
defparam \A_d1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \A_d1[6]~output (
	.i(\A_q1[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[6]~output .bus_hold = "false";
defparam \A_d1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \A_d1[7]~output (
	.i(\A_q1[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[7]~output .bus_hold = "false";
defparam \A_d1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \A_d1[8]~output (
	.i(\A_q1[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[8]~output .bus_hold = "false";
defparam \A_d1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \A_d1[9]~output (
	.i(\A_q1[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[9]~output .bus_hold = "false";
defparam \A_d1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \A_d1[10]~output (
	.i(\A_q1[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[10]~output .bus_hold = "false";
defparam \A_d1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \A_d1[11]~output (
	.i(\A_q1[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[11]~output .bus_hold = "false";
defparam \A_d1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \A_d1[12]~output (
	.i(\A_q1[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[12]~output .bus_hold = "false";
defparam \A_d1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \A_d1[13]~output (
	.i(\A_q1[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[13]~output .bus_hold = "false";
defparam \A_d1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \A_d1[14]~output (
	.i(\A_q1[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[14]~output .bus_hold = "false";
defparam \A_d1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \A_d1[15]~output (
	.i(\A_q1[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_d1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_d1[15]~output .bus_hold = "false";
defparam \A_d1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \ap_return[0]~output (
	.i(p_0_reg_95[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[0]~output .bus_hold = "false";
defparam \ap_return[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \ap_return[1]~output (
	.i(p_0_reg_95[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[1]~output .bus_hold = "false";
defparam \ap_return[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \ap_return[2]~output (
	.i(p_0_reg_95[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[2]~output .bus_hold = "false";
defparam \ap_return[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \ap_return[3]~output (
	.i(p_0_reg_95[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[3]~output .bus_hold = "false";
defparam \ap_return[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \ap_return[4]~output (
	.i(p_0_reg_95[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[4]~output .bus_hold = "false";
defparam \ap_return[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \ap_return[5]~output (
	.i(p_0_reg_95[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[5]~output .bus_hold = "false";
defparam \ap_return[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \ap_return[6]~output (
	.i(p_0_reg_95[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[6]~output .bus_hold = "false";
defparam \ap_return[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \ap_return[7]~output (
	.i(p_0_reg_95[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[7]~output .bus_hold = "false";
defparam \ap_return[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \ap_return[8]~output (
	.i(p_0_reg_95[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[8]~output .bus_hold = "false";
defparam \ap_return[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \ap_return[9]~output (
	.i(p_0_reg_95[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[9]~output .bus_hold = "false";
defparam \ap_return[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \ap_return[10]~output (
	.i(p_0_reg_95[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[10]~output .bus_hold = "false";
defparam \ap_return[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \ap_return[11]~output (
	.i(p_0_reg_95[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[11]~output .bus_hold = "false";
defparam \ap_return[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \ap_return[12]~output (
	.i(p_0_reg_95[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[12]~output .bus_hold = "false";
defparam \ap_return[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \ap_return[13]~output (
	.i(p_0_reg_95[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[13]~output .bus_hold = "false";
defparam \ap_return[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \ap_return[14]~output (
	.i(p_0_reg_95[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[14]~output .bus_hold = "false";
defparam \ap_return[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \ap_return[15]~output (
	.i(p_0_reg_95[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ap_return[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ap_return[15]~output .bus_hold = "false";
defparam \ap_return[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \ap_clk~input (
	.i(ap_clk),
	.ibar(gnd),
	.o(\ap_clk~input_o ));
// synopsys translate_off
defparam \ap_clk~input .bus_hold = "false";
defparam \ap_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \ap_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ap_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ap_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ap_clk~inputclkctrl .clock_type = "global clock";
defparam \ap_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N15
cycloneiv_io_ibuf \ap_rst~input (
	.i(ap_rst),
	.ibar(gnd),
	.o(\ap_rst~input_o ));
// synopsys translate_off
defparam \ap_rst~input .bus_hold = "false";
defparam \ap_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N8
cycloneiv_io_ibuf \operation_V[0]~input (
	.i(operation_V[0]),
	.ibar(gnd),
	.o(\operation_V[0]~input_o ));
// synopsys translate_off
defparam \operation_V[0]~input .bus_hold = "false";
defparam \operation_V[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N1
cycloneiv_io_ibuf \ap_start~input (
	.i(ap_start),
	.ibar(gnd),
	.o(\ap_start~input_o ));
// synopsys translate_off
defparam \ap_start~input .bus_hold = "false";
defparam \ap_start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneiv_lcell_comb \ap_CS_fsm~6 (
// Equation(s):
// \ap_CS_fsm~6_combout  = (!ap_CS_fsm[2] & (!\operation_V[0]~input_o  & (\ap_start~input_o  & !ap_CS_fsm[0])))

	.dataa(ap_CS_fsm[2]),
	.datab(\operation_V[0]~input_o ),
	.datac(\ap_start~input_o ),
	.datad(ap_CS_fsm[0]),
	.cin(gnd),
	.combout(\ap_CS_fsm~6_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~6 .lut_mask = 16'h0010;
defparam \ap_CS_fsm~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneiv_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\operation_V[0]~input_o  & (\ap_start~input_o  & !ap_CS_fsm[0]))

	.dataa(\operation_V[0]~input_o ),
	.datab(gnd),
	.datac(\ap_start~input_o ),
	.datad(ap_CS_fsm[0]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0050;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneiv_lcell_comb \i_i_reg_73~3 (
// Equation(s):
// \i_i_reg_73~3_combout  = (!\always1~0_combout  & (i_i_reg_73[1] $ (i_i_reg_73[0])))

	.dataa(gnd),
	.datab(\always1~0_combout ),
	.datac(i_i_reg_73[1]),
	.datad(i_i_reg_73[0]),
	.cin(gnd),
	.combout(\i_i_reg_73~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_i_reg_73~3 .lut_mask = 16'h0330;
defparam \i_i_reg_73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneiv_lcell_comb \i_i_reg_73[0]~1 (
// Equation(s):
// \i_i_reg_73[0]~1_combout  = (\always1~0_combout ) # ((ap_CS_fsm[2] & \Add1~1_combout ))

	.dataa(ap_CS_fsm[2]),
	.datab(gnd),
	.datac(\always1~0_combout ),
	.datad(\Add1~1_combout ),
	.cin(gnd),
	.combout(\i_i_reg_73[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_i_reg_73[0]~1 .lut_mask = 16'hFAF0;
defparam \i_i_reg_73[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \i_i_reg_73[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\i_i_reg_73~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_i_reg_73[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_i_reg_73[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i_reg_73[1] .is_wysiwyg = "true";
defparam \i_i_reg_73[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneiv_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (ap_CS_fsm[1] & (((i_i_reg_73[0]) # (i_i_reg_73[1])) # (!i_i_reg_73[2])))

	.dataa(i_i_reg_73[2]),
	.datab(i_i_reg_73[0]),
	.datac(i_i_reg_73[1]),
	.datad(ap_CS_fsm[1]),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'hFD00;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneiv_lcell_comb \j_0_in_i_reg_85~0 (
// Equation(s):
// \j_0_in_i_reg_85~0_combout  = (j_reg_172[0] & (((i_i_reg_73[0] & ap_CS_fsm[1])) # (!\always2~0_combout ))) # (!j_reg_172[0] & (i_i_reg_73[0] & (ap_CS_fsm[1])))

	.dataa(j_reg_172[0]),
	.datab(i_i_reg_73[0]),
	.datac(ap_CS_fsm[1]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\j_0_in_i_reg_85~0_combout ),
	.cout());
// synopsys translate_off
defparam \j_0_in_i_reg_85~0 .lut_mask = 16'hC0EA;
defparam \j_0_in_i_reg_85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneiv_lcell_comb \ap_CS_fsm~1 (
// Equation(s):
// \ap_CS_fsm~1_combout  = (!ap_CS_fsm[4] & (!\ap_rst~input_o  & ((\always2~0_combout ) # (ap_CS_fsm[3]))))

	.dataa(ap_CS_fsm[4]),
	.datab(\ap_rst~input_o ),
	.datac(\always2~0_combout ),
	.datad(ap_CS_fsm[3]),
	.cin(gnd),
	.combout(\ap_CS_fsm~1_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~1 .lut_mask = 16'h1110;
defparam \ap_CS_fsm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N13
dffeas \ap_CS_fsm[2] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\ap_CS_fsm~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ap_CS_fsm[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ap_CS_fsm[2] .is_wysiwyg = "true";
defparam \ap_CS_fsm[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \j_reg_172[2] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(ap_CS_fsm[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j_reg_172[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j_reg_172[2] .is_wysiwyg = "true";
defparam \j_reg_172[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneiv_lcell_comb \j_0_in_i_reg_85~3 (
// Equation(s):
// \j_0_in_i_reg_85~3_combout  = (\always2~0_combout  & (i_i_reg_73[2])) # (!\always2~0_combout  & ((j_reg_172[2])))

	.dataa(i_i_reg_73[2]),
	.datab(j_reg_172[2]),
	.datac(gnd),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\j_0_in_i_reg_85~3_combout ),
	.cout());
// synopsys translate_off
defparam \j_0_in_i_reg_85~3 .lut_mask = 16'hAACC;
defparam \j_0_in_i_reg_85~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \j_0_in_i_reg_85[2] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\j_0_in_i_reg_85~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j_0_in_i_reg_85[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j_0_in_i_reg_85[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j_0_in_i_reg_85[2] .is_wysiwyg = "true";
defparam \j_0_in_i_reg_85[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneiv_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = (ap_CS_fsm[2] & (j_0_in_i_reg_85[2] $ (((j_0_in_i_reg_85[1]) # (j_0_in_i_reg_85[0])))))

	.dataa(j_0_in_i_reg_85[1]),
	.datab(ap_CS_fsm[2]),
	.datac(j_0_in_i_reg_85[0]),
	.datad(j_0_in_i_reg_85[2]),
	.cin(gnd),
	.combout(\always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \always4~0 .lut_mask = 16'h04C8;
defparam \always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneiv_lcell_comb \ap_CS_fsm~2 (
// Equation(s):
// \ap_CS_fsm~2_combout  = (!ap_CS_fsm[4] & (!ap_CS_fsm[5] & (!\ap_rst~input_o  & !ap_CS_fsm[3])))

	.dataa(ap_CS_fsm[4]),
	.datab(ap_CS_fsm[5]),
	.datac(\ap_rst~input_o ),
	.datad(ap_CS_fsm[3]),
	.cin(gnd),
	.combout(\ap_CS_fsm~2_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~2 .lut_mask = 16'h0001;
defparam \ap_CS_fsm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneiv_lcell_comb \ap_CS_fsm~3 (
// Equation(s):
// \ap_CS_fsm~3_combout  = (ap_CS_fsm[0] & (\always4~0_combout  & (!ap_CS_fsm[1] & \ap_CS_fsm~2_combout )))

	.dataa(ap_CS_fsm[0]),
	.datab(\always4~0_combout ),
	.datac(ap_CS_fsm[1]),
	.datad(\ap_CS_fsm~2_combout ),
	.cin(gnd),
	.combout(\ap_CS_fsm~3_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~3 .lut_mask = 16'h0800;
defparam \ap_CS_fsm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \ap_CS_fsm[3] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\ap_CS_fsm~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ap_CS_fsm[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ap_CS_fsm[3] .is_wysiwyg = "true";
defparam \ap_CS_fsm[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneiv_lcell_comb \j_0_in_i_reg_85[0]~1 (
// Equation(s):
// \j_0_in_i_reg_85[0]~1_combout  = (ap_CS_fsm[3]) # (\always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ap_CS_fsm[3]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\j_0_in_i_reg_85[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \j_0_in_i_reg_85[0]~1 .lut_mask = 16'hFFF0;
defparam \j_0_in_i_reg_85[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \j_0_in_i_reg_85[0] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\j_0_in_i_reg_85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j_0_in_i_reg_85[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j_0_in_i_reg_85[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j_0_in_i_reg_85[0] .is_wysiwyg = "true";
defparam \j_0_in_i_reg_85[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneiv_lcell_comb \j_0_in_i_reg_85~2 (
// Equation(s):
// \j_0_in_i_reg_85~2_combout  = (j_reg_172[1] & (((ap_CS_fsm[1] & i_i_reg_73[1])) # (!\always2~0_combout ))) # (!j_reg_172[1] & (ap_CS_fsm[1] & (i_i_reg_73[1])))

	.dataa(j_reg_172[1]),
	.datab(ap_CS_fsm[1]),
	.datac(i_i_reg_73[1]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\j_0_in_i_reg_85~2_combout ),
	.cout());
// synopsys translate_off
defparam \j_0_in_i_reg_85~2 .lut_mask = 16'hC0EA;
defparam \j_0_in_i_reg_85~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \j_0_in_i_reg_85[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\j_0_in_i_reg_85~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j_0_in_i_reg_85[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j_0_in_i_reg_85[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j_0_in_i_reg_85[1] .is_wysiwyg = "true";
defparam \j_0_in_i_reg_85[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneiv_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = j_0_in_i_reg_85[2] $ (((!j_0_in_i_reg_85[0] & !j_0_in_i_reg_85[1])))

	.dataa(gnd),
	.datab(j_0_in_i_reg_85[0]),
	.datac(j_0_in_i_reg_85[2]),
	.datad(j_0_in_i_reg_85[1]),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'hF0C3;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneiv_lcell_comb \ap_CS_fsm~7 (
// Equation(s):
// \ap_CS_fsm~7_combout  = (\ap_CS_fsm~6_combout ) # ((ap_CS_fsm[2] & (ap_CS_fsm[0] & \Add1~1_combout )))

	.dataa(ap_CS_fsm[2]),
	.datab(ap_CS_fsm[0]),
	.datac(\ap_CS_fsm~6_combout ),
	.datad(\Add1~1_combout ),
	.cin(gnd),
	.combout(\ap_CS_fsm~7_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~7 .lut_mask = 16'hF8F0;
defparam \ap_CS_fsm~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneiv_lcell_comb \ap_CS_fsm~8 (
// Equation(s):
// \ap_CS_fsm~8_combout  = (!\ap_rst~input_o  & (!ap_CS_fsm[1] & \ap_CS_fsm~7_combout ))

	.dataa(gnd),
	.datab(\ap_rst~input_o ),
	.datac(ap_CS_fsm[1]),
	.datad(\ap_CS_fsm~7_combout ),
	.cin(gnd),
	.combout(\ap_CS_fsm~8_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~8 .lut_mask = 16'h0300;
defparam \ap_CS_fsm~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \ap_CS_fsm[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\ap_CS_fsm~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ap_CS_fsm[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ap_CS_fsm[1] .is_wysiwyg = "true";
defparam \ap_CS_fsm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneiv_lcell_comb \ap_CS_fsm~4 (
// Equation(s):
// \ap_CS_fsm~4_combout  = (\operation_V[0]~input_o  & (!ap_CS_fsm[2] & (\ap_start~input_o  & !ap_CS_fsm[0])))

	.dataa(\operation_V[0]~input_o ),
	.datab(ap_CS_fsm[2]),
	.datac(\ap_start~input_o ),
	.datad(ap_CS_fsm[0]),
	.cin(gnd),
	.combout(\ap_CS_fsm~4_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~4 .lut_mask = 16'h0020;
defparam \ap_CS_fsm~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneiv_lcell_comb \ap_CS_fsm~5 (
// Equation(s):
// \ap_CS_fsm~5_combout  = (!ap_CS_fsm[1] & (\ap_CS_fsm~4_combout  & \ap_CS_fsm~2_combout ))

	.dataa(gnd),
	.datab(ap_CS_fsm[1]),
	.datac(\ap_CS_fsm~4_combout ),
	.datad(\ap_CS_fsm~2_combout ),
	.cin(gnd),
	.combout(\ap_CS_fsm~5_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~5 .lut_mask = 16'h3000;
defparam \ap_CS_fsm~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \ap_CS_fsm[4] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\ap_CS_fsm~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ap_CS_fsm[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ap_CS_fsm[4] .is_wysiwyg = "true";
defparam \ap_CS_fsm[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneiv_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!ap_CS_fsm[3] & !ap_CS_fsm[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(ap_CS_fsm[3]),
	.datad(ap_CS_fsm[2]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h000F;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneiv_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (ap_CS_fsm[0] & (!ap_CS_fsm[4] & (!ap_CS_fsm[1] & \Selector5~0_combout )))

	.dataa(ap_CS_fsm[0]),
	.datab(ap_CS_fsm[4]),
	.datac(ap_CS_fsm[1]),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h0200;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneiv_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (!\ap_rst~input_o  & (!\Selector5~1_combout  & ((\ap_start~input_o ) # (ap_CS_fsm[0]))))

	.dataa(\ap_start~input_o ),
	.datab(\ap_rst~input_o ),
	.datac(ap_CS_fsm[0]),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'h0032;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N19
dffeas \ap_CS_fsm[0] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ap_CS_fsm[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ap_CS_fsm[0] .is_wysiwyg = "true";
defparam \ap_CS_fsm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneiv_lcell_comb \i_i_reg_73~2 (
// Equation(s):
// \i_i_reg_73~2_combout  = ((\ap_start~input_o  & (!ap_CS_fsm[0] & !\operation_V[0]~input_o ))) # (!i_i_reg_73[0])

	.dataa(\ap_start~input_o ),
	.datab(ap_CS_fsm[0]),
	.datac(i_i_reg_73[0]),
	.datad(\operation_V[0]~input_o ),
	.cin(gnd),
	.combout(\i_i_reg_73~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_i_reg_73~2 .lut_mask = 16'h0F2F;
defparam \i_i_reg_73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \i_i_reg_73[0] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\i_i_reg_73~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_i_reg_73[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_i_reg_73[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i_reg_73[0] .is_wysiwyg = "true";
defparam \i_i_reg_73[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneiv_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (i_i_reg_73[2] & (!i_i_reg_73[0] & (!i_i_reg_73[1] & ap_CS_fsm[1])))

	.dataa(i_i_reg_73[2]),
	.datab(i_i_reg_73[0]),
	.datac(i_i_reg_73[1]),
	.datad(ap_CS_fsm[1]),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h0200;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneiv_lcell_comb \ap_CS_fsm~0 (
// Equation(s):
// \ap_CS_fsm~0_combout  = (!\ap_rst~input_o  & ((ap_CS_fsm[4]) # ((\always3~0_combout  & !ap_CS_fsm[3]))))

	.dataa(ap_CS_fsm[4]),
	.datab(\always3~0_combout ),
	.datac(\ap_rst~input_o ),
	.datad(ap_CS_fsm[3]),
	.cin(gnd),
	.combout(\ap_CS_fsm~0_combout ),
	.cout());
// synopsys translate_off
defparam \ap_CS_fsm~0 .lut_mask = 16'h0A0E;
defparam \ap_CS_fsm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \ap_CS_fsm[5] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\ap_CS_fsm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ap_CS_fsm[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ap_CS_fsm[5] .is_wysiwyg = "true";
defparam \ap_CS_fsm[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneiv_lcell_comb \always13~0 (
// Equation(s):
// \always13~0_combout  = (!\ap_start~input_o  & !ap_CS_fsm[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ap_start~input_o ),
	.datad(ap_CS_fsm[0]),
	.cin(gnd),
	.combout(\always13~0_combout ),
	.cout());
// synopsys translate_off
defparam \always13~0 .lut_mask = 16'h000F;
defparam \always13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N25
dffeas \A_addr_2_reg_186[0] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(j_0_in_i_reg_85[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_addr_2_reg_186[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_addr_2_reg_186[0] .is_wysiwyg = "true";
defparam \A_addr_2_reg_186[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneiv_lcell_comb \A_address0~0 (
// Equation(s):
// \A_address0~0_combout  = (!ap_CS_fsm[3] & ((ap_CS_fsm[2] & ((!j_0_in_i_reg_85[0]))) # (!ap_CS_fsm[2] & (\indexOutputData[0]~input_o ))))

	.dataa(\indexOutputData[0]~input_o ),
	.datab(ap_CS_fsm[3]),
	.datac(j_0_in_i_reg_85[0]),
	.datad(ap_CS_fsm[2]),
	.cin(gnd),
	.combout(\A_address0~0_combout ),
	.cout());
// synopsys translate_off
defparam \A_address0~0 .lut_mask = 16'h0322;
defparam \A_address0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneiv_lcell_comb \A_address0~1 (
// Equation(s):
// \A_address0~1_combout  = (\A_address0~0_combout ) # ((A_addr_2_reg_186[0] & ap_CS_fsm[3]))

	.dataa(gnd),
	.datab(A_addr_2_reg_186[0]),
	.datac(ap_CS_fsm[3]),
	.datad(\A_address0~0_combout ),
	.cin(gnd),
	.combout(\A_address0~1_combout ),
	.cout());
// synopsys translate_off
defparam \A_address0~1 .lut_mask = 16'hFFC0;
defparam \A_address0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N29
dffeas \A_addr_2_reg_186[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(j_0_in_i_reg_85[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_addr_2_reg_186[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_addr_2_reg_186[1] .is_wysiwyg = "true";
defparam \A_addr_2_reg_186[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneiv_lcell_comb \A_address0~2 (
// Equation(s):
// \A_address0~2_combout  = (ap_CS_fsm[3] & (((A_addr_2_reg_186[1])))) # (!ap_CS_fsm[3] & (\indexOutputData[1]~input_o  & ((!ap_CS_fsm[2]))))

	.dataa(\indexOutputData[1]~input_o ),
	.datab(ap_CS_fsm[3]),
	.datac(A_addr_2_reg_186[1]),
	.datad(ap_CS_fsm[2]),
	.cin(gnd),
	.combout(\A_address0~2_combout ),
	.cout());
// synopsys translate_off
defparam \A_address0~2 .lut_mask = 16'hC0E2;
defparam \A_address0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneiv_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = j_0_in_i_reg_85[1] $ (!j_0_in_i_reg_85[0])

	.dataa(gnd),
	.datab(j_0_in_i_reg_85[1]),
	.datac(gnd),
	.datad(j_0_in_i_reg_85[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'hCC33;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneiv_lcell_comb \A_address0~3 (
// Equation(s):
// \A_address0~3_combout  = (\A_address0~2_combout ) # ((!ap_CS_fsm[3] & (\Add1~0_combout  & ap_CS_fsm[2])))

	.dataa(\A_address0~2_combout ),
	.datab(ap_CS_fsm[3]),
	.datac(\Add1~0_combout ),
	.datad(ap_CS_fsm[2]),
	.cin(gnd),
	.combout(\A_address0~3_combout ),
	.cout());
// synopsys translate_off
defparam \A_address0~3 .lut_mask = 16'hBAAA;
defparam \A_address0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneiv_lcell_comb \always8~0 (
// Equation(s):
// \always8~0_combout  = (ap_CS_fsm[2]) # ((ap_CS_fsm[3]) # ((\ap_start~input_o  & !ap_CS_fsm[0])))

	.dataa(\ap_start~input_o ),
	.datab(ap_CS_fsm[2]),
	.datac(ap_CS_fsm[3]),
	.datad(ap_CS_fsm[0]),
	.cin(gnd),
	.combout(\always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \always8~0 .lut_mask = 16'hFCFE;
defparam \always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N1
cycloneiv_io_ibuf \A_q1[15]~input (
	.i(A_q1[15]),
	.ibar(gnd),
	.o(\A_q1[15]~input_o ));
// synopsys translate_off
defparam \A_q1[15]~input .bus_hold = "false";
defparam \A_q1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \A_q0[15]~input (
	.i(A_q0[15]),
	.ibar(gnd),
	.o(\A_q0[15]~input_o ));
// synopsys translate_off
defparam \A_q0[15]~input .bus_hold = "false";
defparam \A_q0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N8
cycloneiv_io_ibuf \A_q0[14]~input (
	.i(A_q0[14]),
	.ibar(gnd),
	.o(\A_q0[14]~input_o ));
// synopsys translate_off
defparam \A_q0[14]~input .bus_hold = "false";
defparam \A_q0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
cycloneiv_io_ibuf \A_q0[13]~input (
	.i(A_q0[13]),
	.ibar(gnd),
	.o(\A_q0[13]~input_o ));
// synopsys translate_off
defparam \A_q0[13]~input .bus_hold = "false";
defparam \A_q0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiv_io_ibuf \A_q0[12]~input (
	.i(A_q0[12]),
	.ibar(gnd),
	.o(\A_q0[12]~input_o ));
// synopsys translate_off
defparam \A_q0[12]~input .bus_hold = "false";
defparam \A_q0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N8
cycloneiv_io_ibuf \A_q0[11]~input (
	.i(A_q0[11]),
	.ibar(gnd),
	.o(\A_q0[11]~input_o ));
// synopsys translate_off
defparam \A_q0[11]~input .bus_hold = "false";
defparam \A_q0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N22
cycloneiv_io_ibuf \A_q0[10]~input (
	.i(A_q0[10]),
	.ibar(gnd),
	.o(\A_q0[10]~input_o ));
// synopsys translate_off
defparam \A_q0[10]~input .bus_hold = "false";
defparam \A_q0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \A_q0[9]~input (
	.i(A_q0[9]),
	.ibar(gnd),
	.o(\A_q0[9]~input_o ));
// synopsys translate_off
defparam \A_q0[9]~input .bus_hold = "false";
defparam \A_q0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N8
cycloneiv_io_ibuf \A_q0[8]~input (
	.i(A_q0[8]),
	.ibar(gnd),
	.o(\A_q0[8]~input_o ));
// synopsys translate_off
defparam \A_q0[8]~input .bus_hold = "false";
defparam \A_q0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N1
cycloneiv_io_ibuf \A_q1[7]~input (
	.i(A_q1[7]),
	.ibar(gnd),
	.o(\A_q1[7]~input_o ));
// synopsys translate_off
defparam \A_q1[7]~input .bus_hold = "false";
defparam \A_q1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \A_q1[6]~input (
	.i(A_q1[6]),
	.ibar(gnd),
	.o(\A_q1[6]~input_o ));
// synopsys translate_off
defparam \A_q1[6]~input .bus_hold = "false";
defparam \A_q1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneiv_io_ibuf \A_q1[5]~input (
	.i(A_q1[5]),
	.ibar(gnd),
	.o(\A_q1[5]~input_o ));
// synopsys translate_off
defparam \A_q1[5]~input .bus_hold = "false";
defparam \A_q1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N22
cycloneiv_io_ibuf \A_q0[4]~input (
	.i(A_q0[4]),
	.ibar(gnd),
	.o(\A_q0[4]~input_o ));
// synopsys translate_off
defparam \A_q0[4]~input .bus_hold = "false";
defparam \A_q0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N1
cycloneiv_io_ibuf \A_q0[3]~input (
	.i(A_q0[3]),
	.ibar(gnd),
	.o(\A_q0[3]~input_o ));
// synopsys translate_off
defparam \A_q0[3]~input .bus_hold = "false";
defparam \A_q0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiv_io_ibuf \A_q0[2]~input (
	.i(A_q0[2]),
	.ibar(gnd),
	.o(\A_q0[2]~input_o ));
// synopsys translate_off
defparam \A_q0[2]~input .bus_hold = "false";
defparam \A_q0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneiv_io_ibuf \A_q0[1]~input (
	.i(A_q0[1]),
	.ibar(gnd),
	.o(\A_q0[1]~input_o ));
// synopsys translate_off
defparam \A_q0[1]~input .bus_hold = "false";
defparam \A_q0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \A_q1[0]~input (
	.i(A_q1[0]),
	.ibar(gnd),
	.o(\A_q1[0]~input_o ));
// synopsys translate_off
defparam \A_q1[0]~input .bus_hold = "false";
defparam \A_q1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneiv_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((\A_q0[0]~input_o  & !\A_q1[0]~input_o ))

	.dataa(\A_q0[0]~input_o ),
	.datab(\A_q1[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0022;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneiv_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((\A_q1[1]~input_o  & ((!\LessThan0~1_cout ) # (!\A_q0[1]~input_o ))) # (!\A_q1[1]~input_o  & (!\A_q0[1]~input_o  & !\LessThan0~1_cout )))

	.dataa(\A_q1[1]~input_o ),
	.datab(\A_q0[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h002B;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneiv_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\A_q1[2]~input_o  & (\A_q0[2]~input_o  & !\LessThan0~3_cout )) # (!\A_q1[2]~input_o  & ((\A_q0[2]~input_o ) # (!\LessThan0~3_cout ))))

	.dataa(\A_q1[2]~input_o ),
	.datab(\A_q0[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h004D;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneiv_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\A_q1[3]~input_o  & ((!\LessThan0~5_cout ) # (!\A_q0[3]~input_o ))) # (!\A_q1[3]~input_o  & (!\A_q0[3]~input_o  & !\LessThan0~5_cout )))

	.dataa(\A_q1[3]~input_o ),
	.datab(\A_q0[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h002B;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneiv_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((\A_q1[4]~input_o  & (\A_q0[4]~input_o  & !\LessThan0~7_cout )) # (!\A_q1[4]~input_o  & ((\A_q0[4]~input_o ) # (!\LessThan0~7_cout ))))

	.dataa(\A_q1[4]~input_o ),
	.datab(\A_q0[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h004D;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneiv_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\A_q0[5]~input_o  & (\A_q1[5]~input_o  & !\LessThan0~9_cout )) # (!\A_q0[5]~input_o  & ((\A_q1[5]~input_o ) # (!\LessThan0~9_cout ))))

	.dataa(\A_q0[5]~input_o ),
	.datab(\A_q1[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h004D;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneiv_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\A_q0[6]~input_o  & ((!\LessThan0~11_cout ) # (!\A_q1[6]~input_o ))) # (!\A_q0[6]~input_o  & (!\A_q1[6]~input_o  & !\LessThan0~11_cout )))

	.dataa(\A_q0[6]~input_o ),
	.datab(\A_q1[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h002B;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneiv_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_cout  = CARRY((\A_q0[7]~input_o  & (\A_q1[7]~input_o  & !\LessThan0~13_cout )) # (!\A_q0[7]~input_o  & ((\A_q1[7]~input_o ) # (!\LessThan0~13_cout ))))

	.dataa(\A_q0[7]~input_o ),
	.datab(\A_q1[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~13_cout ),
	.combout(),
	.cout(\LessThan0~15_cout ));
// synopsys translate_off
defparam \LessThan0~15 .lut_mask = 16'h004D;
defparam \LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneiv_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_cout  = CARRY((\A_q1[8]~input_o  & (\A_q0[8]~input_o  & !\LessThan0~15_cout )) # (!\A_q1[8]~input_o  & ((\A_q0[8]~input_o ) # (!\LessThan0~15_cout ))))

	.dataa(\A_q1[8]~input_o ),
	.datab(\A_q0[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~15_cout ),
	.combout(),
	.cout(\LessThan0~17_cout ));
// synopsys translate_off
defparam \LessThan0~17 .lut_mask = 16'h004D;
defparam \LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneiv_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_cout  = CARRY((\A_q1[9]~input_o  & ((!\LessThan0~17_cout ) # (!\A_q0[9]~input_o ))) # (!\A_q1[9]~input_o  & (!\A_q0[9]~input_o  & !\LessThan0~17_cout )))

	.dataa(\A_q1[9]~input_o ),
	.datab(\A_q0[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~17_cout ),
	.combout(),
	.cout(\LessThan0~19_cout ));
// synopsys translate_off
defparam \LessThan0~19 .lut_mask = 16'h002B;
defparam \LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneiv_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_cout  = CARRY((\A_q1[10]~input_o  & (\A_q0[10]~input_o  & !\LessThan0~19_cout )) # (!\A_q1[10]~input_o  & ((\A_q0[10]~input_o ) # (!\LessThan0~19_cout ))))

	.dataa(\A_q1[10]~input_o ),
	.datab(\A_q0[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~19_cout ),
	.combout(),
	.cout(\LessThan0~21_cout ));
// synopsys translate_off
defparam \LessThan0~21 .lut_mask = 16'h004D;
defparam \LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneiv_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_cout  = CARRY((\A_q1[11]~input_o  & ((!\LessThan0~21_cout ) # (!\A_q0[11]~input_o ))) # (!\A_q1[11]~input_o  & (!\A_q0[11]~input_o  & !\LessThan0~21_cout )))

	.dataa(\A_q1[11]~input_o ),
	.datab(\A_q0[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~21_cout ),
	.combout(),
	.cout(\LessThan0~23_cout ));
// synopsys translate_off
defparam \LessThan0~23 .lut_mask = 16'h002B;
defparam \LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneiv_lcell_comb \LessThan0~25 (
// Equation(s):
// \LessThan0~25_cout  = CARRY((\A_q1[12]~input_o  & (\A_q0[12]~input_o  & !\LessThan0~23_cout )) # (!\A_q1[12]~input_o  & ((\A_q0[12]~input_o ) # (!\LessThan0~23_cout ))))

	.dataa(\A_q1[12]~input_o ),
	.datab(\A_q0[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~23_cout ),
	.combout(),
	.cout(\LessThan0~25_cout ));
// synopsys translate_off
defparam \LessThan0~25 .lut_mask = 16'h004D;
defparam \LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneiv_lcell_comb \LessThan0~27 (
// Equation(s):
// \LessThan0~27_cout  = CARRY((\A_q1[13]~input_o  & ((!\LessThan0~25_cout ) # (!\A_q0[13]~input_o ))) # (!\A_q1[13]~input_o  & (!\A_q0[13]~input_o  & !\LessThan0~25_cout )))

	.dataa(\A_q1[13]~input_o ),
	.datab(\A_q0[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~25_cout ),
	.combout(),
	.cout(\LessThan0~27_cout ));
// synopsys translate_off
defparam \LessThan0~27 .lut_mask = 16'h002B;
defparam \LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneiv_lcell_comb \LessThan0~29 (
// Equation(s):
// \LessThan0~29_cout  = CARRY((\A_q1[14]~input_o  & (\A_q0[14]~input_o  & !\LessThan0~27_cout )) # (!\A_q1[14]~input_o  & ((\A_q0[14]~input_o ) # (!\LessThan0~27_cout ))))

	.dataa(\A_q1[14]~input_o ),
	.datab(\A_q0[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~27_cout ),
	.combout(),
	.cout(\LessThan0~29_cout ));
// synopsys translate_off
defparam \LessThan0~29 .lut_mask = 16'h004D;
defparam \LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneiv_lcell_comb \LessThan0~30 (
// Equation(s):
// \LessThan0~30_combout  = (\A_q1[15]~input_o  & ((\LessThan0~29_cout ) # (!\A_q0[15]~input_o ))) # (!\A_q1[15]~input_o  & (\LessThan0~29_cout  & !\A_q0[15]~input_o ))

	.dataa(gnd),
	.datab(\A_q1[15]~input_o ),
	.datac(gnd),
	.datad(\A_q0[15]~input_o ),
	.cin(\LessThan0~29_cout ),
	.combout(\LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~30 .lut_mask = 16'hC0FC;
defparam \LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneiv_lcell_comb \always10~0 (
// Equation(s):
// \always10~0_combout  = (ap_CS_fsm[3] & \LessThan0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(ap_CS_fsm[3]),
	.datad(\LessThan0~30_combout ),
	.cin(gnd),
	.combout(\always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \always10~0 .lut_mask = 16'hF000;
defparam \always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N1
cycloneiv_io_ibuf \A_q0[0]~input (
	.i(A_q0[0]),
	.ibar(gnd),
	.o(\A_q0[0]~input_o ));
// synopsys translate_off
defparam \A_q0[0]~input .bus_hold = "false";
defparam \A_q0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \A_q0[5]~input (
	.i(A_q0[5]),
	.ibar(gnd),
	.o(\A_q0[5]~input_o ));
// synopsys translate_off
defparam \A_q0[5]~input .bus_hold = "false";
defparam \A_q0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N8
cycloneiv_io_ibuf \A_q0[6]~input (
	.i(A_q0[6]),
	.ibar(gnd),
	.o(\A_q0[6]~input_o ));
// synopsys translate_off
defparam \A_q0[6]~input .bus_hold = "false";
defparam \A_q0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N8
cycloneiv_io_ibuf \A_q0[7]~input (
	.i(A_q0[7]),
	.ibar(gnd),
	.o(\A_q0[7]~input_o ));
// synopsys translate_off
defparam \A_q0[7]~input .bus_hold = "false";
defparam \A_q0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneiv_lcell_comb \A_address1~0 (
// Equation(s):
// \A_address1~0_combout  = (ap_CS_fsm[3] & ((!A_addr_2_reg_186[0]))) # (!ap_CS_fsm[3] & (j_0_in_i_reg_85[0]))

	.dataa(gnd),
	.datab(ap_CS_fsm[3]),
	.datac(j_0_in_i_reg_85[0]),
	.datad(A_addr_2_reg_186[0]),
	.cin(gnd),
	.combout(\A_address1~0_combout ),
	.cout());
// synopsys translate_off
defparam \A_address1~0 .lut_mask = 16'h30FC;
defparam \A_address1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N23
dffeas \A_addr_1_reg_180[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A_addr_1_reg_180[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_addr_1_reg_180[1] .is_wysiwyg = "true";
defparam \A_addr_1_reg_180[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneiv_lcell_comb \A_address1~1 (
// Equation(s):
// \A_address1~1_combout  = (ap_CS_fsm[3] & ((A_addr_1_reg_180[1]))) # (!ap_CS_fsm[3] & (j_0_in_i_reg_85[1]))

	.dataa(j_0_in_i_reg_85[1]),
	.datab(gnd),
	.datac(A_addr_1_reg_180[1]),
	.datad(ap_CS_fsm[3]),
	.cin(gnd),
	.combout(\A_address1~1_combout ),
	.cout());
// synopsys translate_off
defparam \A_address1~1 .lut_mask = 16'hF0AA;
defparam \A_address1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneiv_io_ibuf \A_q1[1]~input (
	.i(A_q1[1]),
	.ibar(gnd),
	.o(\A_q1[1]~input_o ));
// synopsys translate_off
defparam \A_q1[1]~input .bus_hold = "false";
defparam \A_q1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N1
cycloneiv_io_ibuf \A_q1[2]~input (
	.i(A_q1[2]),
	.ibar(gnd),
	.o(\A_q1[2]~input_o ));
// synopsys translate_off
defparam \A_q1[2]~input .bus_hold = "false";
defparam \A_q1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y41_N8
cycloneiv_io_ibuf \A_q1[3]~input (
	.i(A_q1[3]),
	.ibar(gnd),
	.o(\A_q1[3]~input_o ));
// synopsys translate_off
defparam \A_q1[3]~input .bus_hold = "false";
defparam \A_q1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N1
cycloneiv_io_ibuf \A_q1[4]~input (
	.i(A_q1[4]),
	.ibar(gnd),
	.o(\A_q1[4]~input_o ));
// synopsys translate_off
defparam \A_q1[4]~input .bus_hold = "false";
defparam \A_q1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y41_N1
cycloneiv_io_ibuf \A_q1[8]~input (
	.i(A_q1[8]),
	.ibar(gnd),
	.o(\A_q1[8]~input_o ));
// synopsys translate_off
defparam \A_q1[8]~input .bus_hold = "false";
defparam \A_q1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N1
cycloneiv_io_ibuf \A_q1[9]~input (
	.i(A_q1[9]),
	.ibar(gnd),
	.o(\A_q1[9]~input_o ));
// synopsys translate_off
defparam \A_q1[9]~input .bus_hold = "false";
defparam \A_q1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneiv_io_ibuf \A_q1[10]~input (
	.i(A_q1[10]),
	.ibar(gnd),
	.o(\A_q1[10]~input_o ));
// synopsys translate_off
defparam \A_q1[10]~input .bus_hold = "false";
defparam \A_q1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y31_N8
cycloneiv_io_ibuf \A_q1[11]~input (
	.i(A_q1[11]),
	.ibar(gnd),
	.o(\A_q1[11]~input_o ));
// synopsys translate_off
defparam \A_q1[11]~input .bus_hold = "false";
defparam \A_q1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N1
cycloneiv_io_ibuf \A_q1[12]~input (
	.i(A_q1[12]),
	.ibar(gnd),
	.o(\A_q1[12]~input_o ));
// synopsys translate_off
defparam \A_q1[12]~input .bus_hold = "false";
defparam \A_q1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N8
cycloneiv_io_ibuf \A_q1[13]~input (
	.i(A_q1[13]),
	.ibar(gnd),
	.o(\A_q1[13]~input_o ));
// synopsys translate_off
defparam \A_q1[13]~input .bus_hold = "false";
defparam \A_q1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \A_q1[14]~input (
	.i(A_q1[14]),
	.ibar(gnd),
	.o(\A_q1[14]~input_o ));
// synopsys translate_off
defparam \A_q1[14]~input .bus_hold = "false";
defparam \A_q1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneiv_lcell_comb \p_0_reg_95~0 (
// Equation(s):
// \p_0_reg_95~0_combout  = (\A_q0[0]~input_o  & !\always3~0_combout )

	.dataa(gnd),
	.datab(\A_q0[0]~input_o ),
	.datac(\always3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~0 .lut_mask = 16'h0C0C;
defparam \p_0_reg_95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneiv_lcell_comb \p_0_reg_95[0]~1 (
// Equation(s):
// \p_0_reg_95[0]~1_combout  = (ap_CS_fsm[4]) # (\always3~0_combout )

	.dataa(ap_CS_fsm[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\p_0_reg_95[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95[0]~1 .lut_mask = 16'hFFAA;
defparam \p_0_reg_95[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \p_0_reg_95[0] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[0] .is_wysiwyg = "true";
defparam \p_0_reg_95[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneiv_lcell_comb \p_0_reg_95~2 (
// Equation(s):
// \p_0_reg_95~2_combout  = (!\always3~0_combout  & \A_q0[1]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~2 .lut_mask = 16'h5050;
defparam \p_0_reg_95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \p_0_reg_95[1] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[1] .is_wysiwyg = "true";
defparam \p_0_reg_95[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneiv_lcell_comb \p_0_reg_95~3 (
// Equation(s):
// \p_0_reg_95~3_combout  = (!\always3~0_combout  & \A_q0[2]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~3 .lut_mask = 16'h5050;
defparam \p_0_reg_95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \p_0_reg_95[2] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[2] .is_wysiwyg = "true";
defparam \p_0_reg_95[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneiv_lcell_comb \p_0_reg_95~4 (
// Equation(s):
// \p_0_reg_95~4_combout  = (\A_q0[3]~input_o  & !\always3~0_combout )

	.dataa(gnd),
	.datab(\A_q0[3]~input_o ),
	.datac(\always3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~4_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~4 .lut_mask = 16'h0C0C;
defparam \p_0_reg_95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \p_0_reg_95[3] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[3] .is_wysiwyg = "true";
defparam \p_0_reg_95[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneiv_lcell_comb \p_0_reg_95~5 (
// Equation(s):
// \p_0_reg_95~5_combout  = (\A_q0[4]~input_o  & !\always3~0_combout )

	.dataa(gnd),
	.datab(\A_q0[4]~input_o ),
	.datac(\always3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~5_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~5 .lut_mask = 16'h0C0C;
defparam \p_0_reg_95~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \p_0_reg_95[4] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[4] .is_wysiwyg = "true";
defparam \p_0_reg_95[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneiv_lcell_comb \p_0_reg_95~6 (
// Equation(s):
// \p_0_reg_95~6_combout  = (!\always3~0_combout  & \A_q0[5]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~6_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~6 .lut_mask = 16'h5050;
defparam \p_0_reg_95~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \p_0_reg_95[5] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[5] .is_wysiwyg = "true";
defparam \p_0_reg_95[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneiv_lcell_comb \p_0_reg_95~7 (
// Equation(s):
// \p_0_reg_95~7_combout  = (\A_q0[6]~input_o  & !\always3~0_combout )

	.dataa(gnd),
	.datab(\A_q0[6]~input_o ),
	.datac(\always3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~7_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~7 .lut_mask = 16'h0C0C;
defparam \p_0_reg_95~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \p_0_reg_95[6] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[6] .is_wysiwyg = "true";
defparam \p_0_reg_95[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneiv_lcell_comb \p_0_reg_95~8 (
// Equation(s):
// \p_0_reg_95~8_combout  = (\A_q0[7]~input_o  & !\always3~0_combout )

	.dataa(\A_q0[7]~input_o ),
	.datab(gnd),
	.datac(\always3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~8_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~8 .lut_mask = 16'h0A0A;
defparam \p_0_reg_95~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \p_0_reg_95[7] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[7] .is_wysiwyg = "true";
defparam \p_0_reg_95[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneiv_lcell_comb \p_0_reg_95~9 (
// Equation(s):
// \p_0_reg_95~9_combout  = (!\always3~0_combout  & \A_q0[8]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~9_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~9 .lut_mask = 16'h5050;
defparam \p_0_reg_95~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \p_0_reg_95[8] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[8] .is_wysiwyg = "true";
defparam \p_0_reg_95[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneiv_lcell_comb \p_0_reg_95~10 (
// Equation(s):
// \p_0_reg_95~10_combout  = (!\always3~0_combout  & \A_q0[9]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~10_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~10 .lut_mask = 16'h5050;
defparam \p_0_reg_95~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \p_0_reg_95[9] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[9] .is_wysiwyg = "true";
defparam \p_0_reg_95[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneiv_lcell_comb \p_0_reg_95~11 (
// Equation(s):
// \p_0_reg_95~11_combout  = (!\always3~0_combout  & \A_q0[10]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~11_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~11 .lut_mask = 16'h5050;
defparam \p_0_reg_95~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \p_0_reg_95[10] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[10] .is_wysiwyg = "true";
defparam \p_0_reg_95[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneiv_lcell_comb \p_0_reg_95~12 (
// Equation(s):
// \p_0_reg_95~12_combout  = (!\always3~0_combout  & \A_q0[11]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~12_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~12 .lut_mask = 16'h5050;
defparam \p_0_reg_95~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N7
dffeas \p_0_reg_95[11] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[11] .is_wysiwyg = "true";
defparam \p_0_reg_95[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneiv_lcell_comb \p_0_reg_95~13 (
// Equation(s):
// \p_0_reg_95~13_combout  = (!\always3~0_combout  & \A_q0[12]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~13_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~13 .lut_mask = 16'h5050;
defparam \p_0_reg_95~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \p_0_reg_95[12] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[12] .is_wysiwyg = "true";
defparam \p_0_reg_95[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneiv_lcell_comb \p_0_reg_95~14 (
// Equation(s):
// \p_0_reg_95~14_combout  = (!\always3~0_combout  & \A_q0[13]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~14_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~14 .lut_mask = 16'h5050;
defparam \p_0_reg_95~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \p_0_reg_95[13] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[13] .is_wysiwyg = "true";
defparam \p_0_reg_95[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneiv_lcell_comb \p_0_reg_95~15 (
// Equation(s):
// \p_0_reg_95~15_combout  = (!\always3~0_combout  & \A_q0[14]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~15_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~15 .lut_mask = 16'h5050;
defparam \p_0_reg_95~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \p_0_reg_95[14] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[14] .is_wysiwyg = "true";
defparam \p_0_reg_95[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneiv_lcell_comb \p_0_reg_95~16 (
// Equation(s):
// \p_0_reg_95~16_combout  = (!\always3~0_combout  & \A_q0[15]~input_o )

	.dataa(\always3~0_combout ),
	.datab(gnd),
	.datac(\A_q0[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_0_reg_95~16_combout ),
	.cout());
// synopsys translate_off
defparam \p_0_reg_95~16 .lut_mask = 16'h5050;
defparam \p_0_reg_95~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \p_0_reg_95[15] (
	.clk(\ap_clk~inputclkctrl_outclk ),
	.d(\p_0_reg_95~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_0_reg_95[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(p_0_reg_95[15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_0_reg_95[15] .is_wysiwyg = "true";
defparam \p_0_reg_95[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y41_N8
cycloneiv_io_ibuf \indexOutputData[2]~input (
	.i(indexOutputData[2]),
	.ibar(gnd),
	.o(\indexOutputData[2]~input_o ));
// synopsys translate_off
defparam \indexOutputData[2]~input .bus_hold = "false";
defparam \indexOutputData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y41_N8
cycloneiv_io_ibuf \indexOutputData[3]~input (
	.i(indexOutputData[3]),
	.ibar(gnd),
	.o(\indexOutputData[3]~input_o ));
// synopsys translate_off
defparam \indexOutputData[3]~input .bus_hold = "false";
defparam \indexOutputData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y41_N1
cycloneiv_io_ibuf \indexOutputData[4]~input (
	.i(indexOutputData[4]),
	.ibar(gnd),
	.o(\indexOutputData[4]~input_o ));
// synopsys translate_off
defparam \indexOutputData[4]~input .bus_hold = "false";
defparam \indexOutputData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiv_io_ibuf \indexOutputData[5]~input (
	.i(indexOutputData[5]),
	.ibar(gnd),
	.o(\indexOutputData[5]~input_o ));
// synopsys translate_off
defparam \indexOutputData[5]~input .bus_hold = "false";
defparam \indexOutputData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N1
cycloneiv_io_ibuf \indexOutputData[6]~input (
	.i(indexOutputData[6]),
	.ibar(gnd),
	.o(\indexOutputData[6]~input_o ));
// synopsys translate_off
defparam \indexOutputData[6]~input .bus_hold = "false";
defparam \indexOutputData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y41_N1
cycloneiv_io_ibuf \indexOutputData[7]~input (
	.i(indexOutputData[7]),
	.ibar(gnd),
	.o(\indexOutputData[7]~input_o ));
// synopsys translate_off
defparam \indexOutputData[7]~input .bus_hold = "false";
defparam \indexOutputData[7]~input .simulate_z_as = "z";
// synopsys translate_on

assign ap_done = \ap_done~output_o ;

assign ap_idle = \ap_idle~output_o ;

assign ap_ready = \ap_ready~output_o ;

assign A_address0[0] = \A_address0[0]~output_o ;

assign A_address0[1] = \A_address0[1]~output_o ;

assign A_ce0 = \A_ce0~output_o ;

assign A_we0 = \A_we0~output_o ;

assign A_d0[0] = \A_d0[0]~output_o ;

assign A_d0[1] = \A_d0[1]~output_o ;

assign A_d0[2] = \A_d0[2]~output_o ;

assign A_d0[3] = \A_d0[3]~output_o ;

assign A_d0[4] = \A_d0[4]~output_o ;

assign A_d0[5] = \A_d0[5]~output_o ;

assign A_d0[6] = \A_d0[6]~output_o ;

assign A_d0[7] = \A_d0[7]~output_o ;

assign A_d0[8] = \A_d0[8]~output_o ;

assign A_d0[9] = \A_d0[9]~output_o ;

assign A_d0[10] = \A_d0[10]~output_o ;

assign A_d0[11] = \A_d0[11]~output_o ;

assign A_d0[12] = \A_d0[12]~output_o ;

assign A_d0[13] = \A_d0[13]~output_o ;

assign A_d0[14] = \A_d0[14]~output_o ;

assign A_d0[15] = \A_d0[15]~output_o ;

assign A_address1[0] = \A_address1[0]~output_o ;

assign A_address1[1] = \A_address1[1]~output_o ;

assign A_ce1 = \A_ce1~output_o ;

assign A_we1 = \A_we1~output_o ;

assign A_d1[0] = \A_d1[0]~output_o ;

assign A_d1[1] = \A_d1[1]~output_o ;

assign A_d1[2] = \A_d1[2]~output_o ;

assign A_d1[3] = \A_d1[3]~output_o ;

assign A_d1[4] = \A_d1[4]~output_o ;

assign A_d1[5] = \A_d1[5]~output_o ;

assign A_d1[6] = \A_d1[6]~output_o ;

assign A_d1[7] = \A_d1[7]~output_o ;

assign A_d1[8] = \A_d1[8]~output_o ;

assign A_d1[9] = \A_d1[9]~output_o ;

assign A_d1[10] = \A_d1[10]~output_o ;

assign A_d1[11] = \A_d1[11]~output_o ;

assign A_d1[12] = \A_d1[12]~output_o ;

assign A_d1[13] = \A_d1[13]~output_o ;

assign A_d1[14] = \A_d1[14]~output_o ;

assign A_d1[15] = \A_d1[15]~output_o ;

assign ap_return[0] = \ap_return[0]~output_o ;

assign ap_return[1] = \ap_return[1]~output_o ;

assign ap_return[2] = \ap_return[2]~output_o ;

assign ap_return[3] = \ap_return[3]~output_o ;

assign ap_return[4] = \ap_return[4]~output_o ;

assign ap_return[5] = \ap_return[5]~output_o ;

assign ap_return[6] = \ap_return[6]~output_o ;

assign ap_return[7] = \ap_return[7]~output_o ;

assign ap_return[8] = \ap_return[8]~output_o ;

assign ap_return[9] = \ap_return[9]~output_o ;

assign ap_return[10] = \ap_return[10]~output_o ;

assign ap_return[11] = \ap_return[11]~output_o ;

assign ap_return[12] = \ap_return[12]~output_o ;

assign ap_return[13] = \ap_return[13]~output_o ;

assign ap_return[14] = \ap_return[14]~output_o ;

assign ap_return[15] = \ap_return[15]~output_o ;

endmodule
