

================================================================
== Vivado HLS Report for 'getVoltages'
================================================================
* Date:           Sat Jan 11 14:24:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    3|  5001|    3|  5001|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    2|  5000|         2|          -|          -| 1 ~ 2500 |    no    |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     121|    133|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_122_p2            |     +    |      0|  0|  34|           3|          27|
    |V_data_V_data_01_status  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2          |    and   |      0|  0|   2|           1|           1|
    |tmp_22_i_fu_113_p2       |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state3          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  58|          38|          62|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |V_data_V_data_0_blk_n     |   9|          2|    1|          2|
    |V_data_V_data_1_blk_n     |   9|          2|    1|          2|
    |V_data_V_data_2_blk_n     |   9|          2|    1|          2|
    |V_data_V_data_3_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |input_V_data_TDATA_blk_n  |   9|          2|    1|          2|
    |p_i_reg_88                |   9|          2|   27|         54|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   33|         68|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |i_V_reg_168      |  27|   0|   27|          0|
    |p_i_reg_88       |  27|   0|   27|          0|
    |tmp_4_i_reg_163  |  32|   0|   32|          0|
    |tmp_reg_158      |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 121|   0|  121|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   getVoltages   | return value |
|input_V_data_TDATA      |  in |   64|    axis    |   input_V_data  |    pointer   |
|input_V_data_TVALID     |  in |    1|    axis    |   input_V_data  |    pointer   |
|input_V_data_TREADY     | out |    1|    axis    |   input_V_data  |    pointer   |
|V_SIZE                  |  in |   32|   ap_none  |      V_SIZE     |    scalar    |
|V_data_V_data_0_din     | out |   32|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_0_full_n  |  in |    1|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_0_write   | out |    1|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_1_din     | out |   32|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_1_full_n  |  in |    1|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_1_write   | out |    1|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_2_din     | out |   32|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_2_full_n  |  in |    1|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_2_write   | out |    1|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_3_din     | out |   32|   ap_fifo  | V_data_V_data_3 |    pointer   |
|V_data_V_data_3_full_n  |  in |    1|   ap_fifo  | V_data_V_data_3 |    pointer   |
|V_data_V_data_3_write   | out |    1|   ap_fifo  | V_data_V_data_3 |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

