
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08009df4  08009df4  0000adf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f64  08009f64  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f64  08009f64  0000af64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f6c  08009f6c  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f6c  08009f6c  0000af6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f70  08009f70  0000af70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009f74  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001460  2000006c  08009fe0  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014cc  08009fe0  0000b4cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002162a  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bb5  00000000  00000000  0002c6c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c98  00000000  00000000  00031280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001639  00000000  00000000  00032f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c1b3  00000000  00000000  00034551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000243ed  00000000  00000000  00060704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105195  00000000  00000000  00084af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189c86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e4c  00000000  00000000  00189ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00191b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009ddc 	.word	0x08009ddc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08009ddc 	.word	0x08009ddc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005a2:	4b10      	ldr	r3, [pc, #64]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005a6:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a8:	f043 0301 	orr.w	r3, r3, #1
 80005ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80005ae:	4b0d      	ldr	r3, [pc, #52]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2105      	movs	r1, #5
 80005be:	2010      	movs	r0, #16
 80005c0:	f001 f8e6 	bl	8001790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005c4:	2010      	movs	r0, #16
 80005c6:	f001 f8ff 	bl	80017c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2105      	movs	r1, #5
 80005ce:	2011      	movs	r0, #17
 80005d0:	f001 f8de 	bl	8001790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005d4:	2011      	movs	r0, #17
 80005d6:	f001 f8f7 	bl	80017c8 <HAL_NVIC_EnableIRQ>

}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000

080005e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60f8      	str	r0, [r7, #12]
 80005f0:	60b9      	str	r1, [r7, #8]
 80005f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	4a06      	ldr	r2, [pc, #24]	@ (8000618 <vApplicationGetIdleTaskMemory+0x30>)
 80005fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000606:	bf00      	nop
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	2000008c 	.word	0x2000008c
 8000618:	2000012c 	.word	0x2000012c

0800061c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800061c:	b5b0      	push	{r4, r5, r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <MX_FREERTOS_Init+0x30>)
 8000624:	1d3c      	adds	r4, r7, #4
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2100      	movs	r1, #0
 8000638:	4618      	mov	r0, r3
 800063a:	f007 f9d3 	bl	80079e4 <osThreadCreate>
 800063e:	4603      	mov	r3, r0
 8000640:	4a03      	ldr	r2, [pc, #12]	@ (8000650 <MX_FREERTOS_Init+0x34>)
 8000642:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bdb0      	pop	{r4, r5, r7, pc}
 800064c:	08009e00 	.word	0x08009e00
 8000650:	20000088 	.word	0x20000088

08000654 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800065c:	2001      	movs	r0, #1
 800065e:	f007 fa0d 	bl	8007a7c <osDelay>
 8000662:	e7fb      	b.n	800065c <StartDefaultTask+0x8>

08000664 <MX_GPIO_Init>:
        * EXTI
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	@ 0x28
 8000668:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	4b41      	ldr	r3, [pc, #260]	@ (8000780 <MX_GPIO_Init+0x11c>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	4a40      	ldr	r2, [pc, #256]	@ (8000780 <MX_GPIO_Init+0x11c>)
 8000680:	f043 0304 	orr.w	r3, r3, #4
 8000684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000686:	4b3e      	ldr	r3, [pc, #248]	@ (8000780 <MX_GPIO_Init+0x11c>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	f003 0304 	and.w	r3, r3, #4
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000692:	4b3b      	ldr	r3, [pc, #236]	@ (8000780 <MX_GPIO_Init+0x11c>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a3a      	ldr	r2, [pc, #232]	@ (8000780 <MX_GPIO_Init+0x11c>)
 8000698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b38      	ldr	r3, [pc, #224]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b35      	ldr	r3, [pc, #212]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a34      	ldr	r2, [pc, #208]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b32      	ldr	r3, [pc, #200]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b2f      	ldr	r3, [pc, #188]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	4a2e      	ldr	r2, [pc, #184]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000780 <MX_GPIO_Init+0x11c>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e2:	f001 fc0f 	bl	8001f04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2120      	movs	r1, #32
 80006ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ee:	f001 fc09 	bl	8001f04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2180      	movs	r1, #128	@ 0x80
 80006f6:	4823      	ldr	r0, [pc, #140]	@ (8000784 <MX_GPIO_Init+0x120>)
 80006f8:	f001 fc04 	bl	8001f04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000702:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	2300      	movs	r3, #0
 800070a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800070c:	f107 0314 	add.w	r3, r7, #20
 8000710:	4619      	mov	r1, r3
 8000712:	481d      	ldr	r0, [pc, #116]	@ (8000788 <MX_GPIO_Init+0x124>)
 8000714:	f001 fa4c 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000718:	2321      	movs	r3, #33	@ 0x21
 800071a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071c:	2301      	movs	r3, #1
 800071e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000724:	2300      	movs	r3, #0
 8000726:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	4619      	mov	r1, r3
 800072e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000732:	f001 fa3d 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000736:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073c:	2302      	movs	r3, #2
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000744:	2303      	movs	r3, #3
 8000746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000748:	2307      	movs	r3, #7
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074c:	f107 0314 	add.w	r3, r7, #20
 8000750:	4619      	mov	r1, r3
 8000752:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000756:	f001 fa2b 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 800075a:	2380      	movs	r3, #128	@ 0x80
 800075c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075e:	2301      	movs	r3, #1
 8000760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	2300      	movs	r3, #0
 8000768:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	4804      	ldr	r0, [pc, #16]	@ (8000784 <MX_GPIO_Init+0x120>)
 8000772:	f001 fa1d 	bl	8001bb0 <HAL_GPIO_Init>

}
 8000776:	bf00      	nop
 8000778:	3728      	adds	r7, #40	@ 0x28
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40021000 	.word	0x40021000
 8000784:	48000400 	.word	0x48000400
 8000788:	48000800 	.word	0x48000800

0800078c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <MX_I2C2_Init+0x74>)
 8000792:	4a1c      	ldr	r2, [pc, #112]	@ (8000804 <MX_I2C2_Init+0x78>)
 8000794:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000796:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <MX_I2C2_Init+0x74>)
 8000798:	4a1b      	ldr	r2, [pc, #108]	@ (8000808 <MX_I2C2_Init+0x7c>)
 800079a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800079c:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <MX_I2C2_Init+0x74>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a2:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a8:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007ae:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007c6:	480e      	ldr	r0, [pc, #56]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007c8:	f001 fbb4 	bl	8001f34 <HAL_I2C_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80007d2:	f000 fa6f 	bl	8000cb4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007d6:	2100      	movs	r1, #0
 80007d8:	4809      	ldr	r0, [pc, #36]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007da:	f001 ffcf 	bl	800277c <HAL_I2CEx_ConfigAnalogFilter>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80007e4:	f000 fa66 	bl	8000cb4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007e8:	2100      	movs	r1, #0
 80007ea:	4805      	ldr	r0, [pc, #20]	@ (8000800 <MX_I2C2_Init+0x74>)
 80007ec:	f002 f811 	bl	8002812 <HAL_I2CEx_ConfigDigitalFilter>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80007f6:	f000 fa5d 	bl	8000cb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	2000032c 	.word	0x2000032c
 8000804:	40005800 	.word	0x40005800
 8000808:	10d19ce4 	.word	0x10d19ce4

0800080c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b0ac      	sub	sp, #176	@ 0xb0
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000814:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	2288      	movs	r2, #136	@ 0x88
 800082a:	2100      	movs	r1, #0
 800082c:	4618      	mov	r0, r3
 800082e:	f008 fcf5 	bl	800921c <memset>
  if(i2cHandle->Instance==I2C2)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a21      	ldr	r2, [pc, #132]	@ (80008bc <HAL_I2C_MspInit+0xb0>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d13b      	bne.n	80008b4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800083c:	2380      	movs	r3, #128	@ 0x80
 800083e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000840:	2300      	movs	r3, #0
 8000842:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000844:	f107 0314 	add.w	r3, r7, #20
 8000848:	4618      	mov	r0, r3
 800084a:	f002 fec5 	bl	80035d8 <HAL_RCCEx_PeriphCLKConfig>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000854:	f000 fa2e 	bl	8000cb4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000858:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <HAL_I2C_MspInit+0xb4>)
 800085a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085c:	4a18      	ldr	r2, [pc, #96]	@ (80008c0 <HAL_I2C_MspInit+0xb4>)
 800085e:	f043 0302 	orr.w	r3, r3, #2
 8000862:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000864:	4b16      	ldr	r3, [pc, #88]	@ (80008c0 <HAL_I2C_MspInit+0xb4>)
 8000866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000868:	f003 0302 	and.w	r3, r3, #2
 800086c:	613b      	str	r3, [r7, #16]
 800086e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000870:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000874:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000878:	2312      	movs	r3, #18
 800087a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000884:	2303      	movs	r3, #3
 8000886:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800088a:	2304      	movs	r3, #4
 800088c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000890:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000894:	4619      	mov	r1, r3
 8000896:	480b      	ldr	r0, [pc, #44]	@ (80008c4 <HAL_I2C_MspInit+0xb8>)
 8000898:	f001 f98a 	bl	8001bb0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800089c:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <HAL_I2C_MspInit+0xb4>)
 800089e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008a0:	4a07      	ldr	r2, [pc, #28]	@ (80008c0 <HAL_I2C_MspInit+0xb4>)
 80008a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <HAL_I2C_MspInit+0xb4>)
 80008aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80008b4:	bf00      	nop
 80008b6:	37b0      	adds	r7, #176	@ 0xb0
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40005800 	.word	0x40005800
 80008c0:	40021000 	.word	0x40021000
 80008c4:	48000400 	.word	0x48000400

080008c8 <write_MCP23017>:
#include <stdlib.h>
extern SPI_HandleTypeDef hspi3;
extern LED_Driver_t led_driver;

void write_MCP23017(uint8_t registre, uint8_t value)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	460a      	mov	r2, r1
 80008d2:	71fb      	strb	r3, [r7, #7]
 80008d4:	4613      	mov	r3, r2
 80008d6:	71bb      	strb	r3, [r7, #6]
	uint8_t commande[3];
	commande[0]=0x40; //
 80008d8:	2340      	movs	r3, #64	@ 0x40
 80008da:	733b      	strb	r3, [r7, #12]
	commande[1]=registre;
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	737b      	strb	r3, [r7, #13]
	commande[2]=value;
 80008e0:	79bb      	ldrb	r3, [r7, #6]
 80008e2:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	2101      	movs	r1, #1
 80008e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ec:	f001 fb0a 	bl	8001f04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET); //SC=0 pour l'envoie
 80008f0:	2200      	movs	r2, #0
 80008f2:	2180      	movs	r1, #128	@ 0x80
 80008f4:	480b      	ldr	r0, [pc, #44]	@ (8000924 <write_MCP23017+0x5c>)
 80008f6:	f001 fb05 	bl	8001f04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, commande, 3, HAL_MAX_DELAY);
 80008fa:	f107 010c 	add.w	r1, r7, #12
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000902:	2203      	movs	r2, #3
 8000904:	4808      	ldr	r0, [pc, #32]	@ (8000928 <write_MCP23017+0x60>)
 8000906:	f004 ff77 	bl	80057f8 <HAL_SPI_Transmit>
	HAL_Delay(10);
 800090a:	200a      	movs	r0, #10
 800090c:	f000 fe64 	bl	80015d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,VU_nCS_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	2180      	movs	r1, #128	@ 0x80
 8000914:	4803      	ldr	r0, [pc, #12]	@ (8000924 <write_MCP23017+0x5c>)
 8000916:	f001 faf5 	bl	8001f04 <HAL_GPIO_WritePin>



}
 800091a:	bf00      	nop
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	48000400 	.word	0x48000400
 8000928:	20000534 	.word	0x20000534

0800092c <read_MCP23S17>:

uint8_t read_MCP23S17(uint8_t reg) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]
	uint8_t data[3];
	uint8_t rxData[1];

	data[0] = 0x41;
 8000936:	2341      	movs	r3, #65	@ 0x41
 8000938:	733b      	strb	r3, [r7, #12]
	data[1] = reg;
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	737b      	strb	r3, [r7, #13]
	data[2] = 0x00;
 800093e:	2300      	movs	r3, #0
 8000940:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	2180      	movs	r1, #128	@ 0x80
 8000946:	480c      	ldr	r0, [pc, #48]	@ (8000978 <read_MCP23S17+0x4c>)
 8000948:	f001 fadc 	bl	8001f04 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, data, data, 3, HAL_MAX_DELAY);
 800094c:	f107 020c 	add.w	r2, r7, #12
 8000950:	f107 010c 	add.w	r1, r7, #12
 8000954:	f04f 33ff 	mov.w	r3, #4294967295
 8000958:	9300      	str	r3, [sp, #0]
 800095a:	2303      	movs	r3, #3
 800095c:	4807      	ldr	r0, [pc, #28]	@ (800097c <read_MCP23S17+0x50>)
 800095e:	f005 f8c1 	bl	8005ae4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	2180      	movs	r1, #128	@ 0x80
 8000966:	4804      	ldr	r0, [pc, #16]	@ (8000978 <read_MCP23S17+0x4c>)
 8000968:	f001 facc 	bl	8001f04 <HAL_GPIO_WritePin>

	return data[2];
 800096c:	7bbb      	ldrb	r3, [r7, #14]
}
 800096e:	4618      	mov	r0, r3
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	48000400 	.word	0x48000400
 800097c:	20000534 	.word	0x20000534

08000980 <init_MCP23017>:

void init_MCP23017(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	write_MCP23017(0x00,0x00); // les oins A en sortie
 8000984:	2100      	movs	r1, #0
 8000986:	2000      	movs	r0, #0
 8000988:	f7ff ff9e 	bl	80008c8 <write_MCP23017>
	write_MCP23017(0x01,0x00); // les pins B en sortie
 800098c:	2100      	movs	r1, #0
 800098e:	2001      	movs	r0, #1
 8000990:	f7ff ff9a 	bl	80008c8 <write_MCP23017>
	write_MCP23017(0x12,0xFF);
 8000994:	21ff      	movs	r1, #255	@ 0xff
 8000996:	2012      	movs	r0, #18
 8000998:	f7ff ff96 	bl	80008c8 <write_MCP23017>
	write_MCP23017(0x13,0x0FF);
 800099c:	21ff      	movs	r1, #255	@ 0xff
 800099e:	2013      	movs	r0, #19
 80009a0:	f7ff ff92 	bl	80008c8 <write_MCP23017>


}
 80009a4:	bf00      	nop
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <Test_First_LED>:
void Test_First_LED(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
	write_MCP23017(0x13, 0xFE);
 80009ac:	21fe      	movs	r1, #254	@ 0xfe
 80009ae:	2013      	movs	r0, #19
 80009b0:	f7ff ff8a 	bl	80008c8 <write_MCP23017>
	write_MCP23017(0x12, 0xFE);
 80009b4:	21fe      	movs	r1, #254	@ 0xfe
 80009b6:	2012      	movs	r0, #18
 80009b8:	f7ff ff86 	bl	80008c8 <write_MCP23017>
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}

080009c0 <Blink_All_LEDs>:
void Blink_All_LEDs(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	while (1) {
		write_MCP23017(0x13, 0xFF);
 80009c4:	21ff      	movs	r1, #255	@ 0xff
 80009c6:	2013      	movs	r0, #19
 80009c8:	f7ff ff7e 	bl	80008c8 <write_MCP23017>
		HAL_Delay(500);
 80009cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009d0:	f000 fe02 	bl	80015d8 <HAL_Delay>
		write_MCP23017(0x13, 0x00);
 80009d4:	2100      	movs	r1, #0
 80009d6:	2013      	movs	r0, #19
 80009d8:	f7ff ff76 	bl	80008c8 <write_MCP23017>
		HAL_Delay(500);
 80009dc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009e0:	f000 fdfa 	bl	80015d8 <HAL_Delay>
		write_MCP23017(0x13, 0xFF);
 80009e4:	bf00      	nop
 80009e6:	e7ed      	b.n	80009c4 <Blink_All_LEDs+0x4>

080009e8 <LED_Chenillard>:
	}
}


void LED_Chenillard(void) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 8; i++) {
 80009ee:	2300      	movs	r3, #0
 80009f0:	71fb      	strb	r3, [r7, #7]
 80009f2:	e01b      	b.n	8000a2c <LED_Chenillard+0x44>
		write_MCP23017(0x13, ~(1 << i));
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	2201      	movs	r2, #1
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	43db      	mvns	r3, r3
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4619      	mov	r1, r3
 8000a04:	2013      	movs	r0, #19
 8000a06:	f7ff ff5f 	bl	80008c8 <write_MCP23017>
		write_MCP23017(0x12, ~(1 << i));
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	4619      	mov	r1, r3
 8000a1a:	2012      	movs	r0, #18
 8000a1c:	f7ff ff54 	bl	80008c8 <write_MCP23017>
		HAL_Delay(200);
 8000a20:	20c8      	movs	r0, #200	@ 0xc8
 8000a22:	f000 fdd9 	bl	80015d8 <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	71fb      	strb	r3, [r7, #7]
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	2b07      	cmp	r3, #7
 8000a30:	d9e0      	bls.n	80009f4 <LED_Chenillard+0xc>
	}

}
 8000a32:	bf00      	nop
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <LED_Driver_Init>:
void LED_Driver_Init(LED_Driver_t *driver) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

	driver->init = init_MCP23017;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a0c      	ldr	r2, [pc, #48]	@ (8000a78 <LED_Driver_Init+0x3c>)
 8000a48:	601a      	str	r2, [r3, #0]
	driver->write = write_MCP23017;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000a7c <LED_Driver_Init+0x40>)
 8000a4e:	605a      	str	r2, [r3, #4]
	driver->read = read_MCP23S17;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4a0b      	ldr	r2, [pc, #44]	@ (8000a80 <LED_Driver_Init+0x44>)
 8000a54:	615a      	str	r2, [r3, #20]
	driver->test_first_led = Test_First_LED;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a0a      	ldr	r2, [pc, #40]	@ (8000a84 <LED_Driver_Init+0x48>)
 8000a5a:	609a      	str	r2, [r3, #8]
	driver->chenillard = LED_Chenillard;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a88 <LED_Driver_Init+0x4c>)
 8000a60:	60da      	str	r2, [r3, #12]
	driver->blink_all = Blink_All_LEDs;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a09      	ldr	r2, [pc, #36]	@ (8000a8c <LED_Driver_Init+0x50>)
 8000a66:	611a      	str	r2, [r3, #16]


	driver->init();
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4798      	blx	r3
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	08000981 	.word	0x08000981
 8000a7c:	080008c9 	.word	0x080008c9
 8000a80:	0800092d 	.word	0x0800092d
 8000a84:	080009a9 	.word	0x080009a9
 8000a88:	080009e9 	.word	0x080009e9
 8000a8c:	080009c1 	.word	0x080009c1

08000a90 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8000a98:	1d39      	adds	r1, r7, #4
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	4803      	ldr	r0, [pc, #12]	@ (8000ab0 <__io_putchar+0x20>)
 8000aa2:	f005 feb7 	bl	8006814 <HAL_UART_Transmit>
	return chr;
 8000aa6:	687b      	ldr	r3, [r7, #4]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	200005e8 	.word	0x200005e8

08000ab4 <task_read_CHIP_ID>:
		led_driver.chenillard();
	}
}


void task_read_CHIP_ID(void *unused) {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af04      	add	r7, sp, #16
 8000aba:	6078      	str	r0, [r7, #4]
	uint8_t SGTL5000_I2C_ADDR = 0x14;
 8000abc:	2314      	movs	r3, #20
 8000abe:	73fb      	strb	r3, [r7, #15]
	uint8_t CHIP_ID_Value[2];
	uint16_t CHIP_ID_Reg = 0x0000;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	81bb      	strh	r3, [r7, #12]

		HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, SGTL5000_I2C_ADDR,
 8000ac4:	7bfb      	ldrb	r3, [r7, #15]
 8000ac6:	b299      	uxth	r1, r3
 8000ac8:	89ba      	ldrh	r2, [r7, #12]
 8000aca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ace:	9302      	str	r3, [sp, #8]
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	f107 0308 	add.w	r3, r7, #8
 8000ad8:	9300      	str	r3, [sp, #0]
 8000ada:	2302      	movs	r3, #2
 8000adc:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <task_read_CHIP_ID+0x5c>)
 8000ade:	f001 fac5 	bl	800206c <HAL_I2C_Mem_Read>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	72fb      	strb	r3, [r7, #11]
				CHIP_ID_Reg, I2C_MEMADD_SIZE_16BIT,
				CHIP_ID_Value, 2, 1000);

		if (status == HAL_OK) {
 8000ae6:	7afb      	ldrb	r3, [r7, #11]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d107      	bne.n	8000afc <task_read_CHIP_ID+0x48>
			printf("CHIP_ID = 0x%02X%02X\n", CHIP_ID_Value[0], CHIP_ID_Value[1]);
 8000aec:	7a3b      	ldrb	r3, [r7, #8]
 8000aee:	4619      	mov	r1, r3
 8000af0:	7a7b      	ldrb	r3, [r7, #9]
 8000af2:	461a      	mov	r2, r3
 8000af4:	4807      	ldr	r0, [pc, #28]	@ (8000b14 <task_read_CHIP_ID+0x60>)
 8000af6:	f008 faa7 	bl	8009048 <iprintf>
		} else {
			printf("Erreur de lecture CHIP_ID : %d\n", status);

	}
}
 8000afa:	e004      	b.n	8000b06 <task_read_CHIP_ID+0x52>
			printf("Erreur de lecture CHIP_ID : %d\n", status);
 8000afc:	7afb      	ldrb	r3, [r7, #11]
 8000afe:	4619      	mov	r1, r3
 8000b00:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <task_read_CHIP_ID+0x64>)
 8000b02:	f008 faa1 	bl	8009048 <iprintf>
}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	2000032c 	.word	0x2000032c
 8000b14:	08009e98 	.word	0x08009e98
 8000b18:	08009eb0 	.word	0x08009eb0

08000b1c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b22:	f000 fd19 	bl	8001558 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b26:	f000 f837 	bl	8000b98 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000b2a:	f000 f886 	bl	8000c3a <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b2e:	f7ff fd99 	bl	8000664 <MX_GPIO_Init>
	MX_DMA_Init();
 8000b32:	f7ff fd33 	bl	800059c <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000b36:	f000 fc51 	bl	80013dc <MX_USART2_UART_Init>
	MX_SPI3_Init();
 8000b3a:	f000 fa05 	bl	8000f48 <MX_SPI3_Init>
	MX_I2C2_Init();
 8000b3e:	f7ff fe25 	bl	800078c <MX_I2C2_Init>
	MX_SAI2_Init();
 8000b42:	f000 f8bd 	bl	8000cc0 <MX_SAI2_Init>
	/* USER CODE BEGIN 2 */
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000b46:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <main+0x6c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <main+0x6c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b54:	601a      	str	r2, [r3, #0]
	LED_Driver_Init(&led_driver);
 8000b56:	480d      	ldr	r0, [pc, #52]	@ (8000b8c <main+0x70>)
 8000b58:	f7ff ff70 	bl	8000a3c <LED_Driver_Init>
	h_shell.drv.transmit = drv_uart2_transmit;

	shell_init(&h_shell);
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
	shell_run(&h_shell);*/
	init_MCP23017();
 8000b5c:	f7ff ff10 	bl	8000980 <init_MCP23017>

	LED_Driver_Init(&led_driver);
 8000b60:	480a      	ldr	r0, [pc, #40]	@ (8000b8c <main+0x70>)
 8000b62:	f7ff ff6b 	bl	8000a3c <LED_Driver_Init>

	//xTaskCreate(Task_Chenillard,"Task_Chenillard", 256, NULL, 1, NULL);
	//xTaskCreate(Task_control_Led,"Task_control_led", 256, NULL, 2, NULL);
	xTaskCreate(task_read_CHIP_ID, "Read_CHIP_ID", 256, NULL, 3, NULL);
 8000b66:	2300      	movs	r3, #0
 8000b68:	9301      	str	r3, [sp, #4]
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	9300      	str	r3, [sp, #0]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b74:	4906      	ldr	r1, [pc, #24]	@ (8000b90 <main+0x74>)
 8000b76:	4807      	ldr	r0, [pc, #28]	@ (8000b94 <main+0x78>)
 8000b78:	f007 f8a8 	bl	8007ccc <xTaskCreate>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000b7c:	f7ff fd4e 	bl	800061c <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000b80:	f006 ff29 	bl	80079d6 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <main+0x68>
 8000b88:	20000398 	.word	0x20000398
 8000b8c:	20000380 	.word	0x20000380
 8000b90:	08009ed0 	.word	0x08009ed0
 8000b94:	08000ab5 	.word	0x08000ab5

08000b98 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b096      	sub	sp, #88	@ 0x58
 8000b9c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b9e:	f107 0314 	add.w	r3, r7, #20
 8000ba2:	2244      	movs	r2, #68	@ 0x44
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f008 fb38 	bl	800921c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bac:	463b      	mov	r3, r7
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bbe:	f001 fe83 	bl	80028c8 <HAL_PWREx_ControlVoltageScaling>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000bc8:	f000 f874 	bl	8000cb4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bd4:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bd6:	2310      	movs	r3, #16
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bde:	2302      	movs	r3, #2
 8000be0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000be2:	2301      	movs	r3, #1
 8000be4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000be6:	230a      	movs	r3, #10
 8000be8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bea:	2307      	movs	r3, #7
 8000bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f001 feba 	bl	8002974 <HAL_RCC_OscConfig>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000c06:	f000 f855 	bl	8000cb4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0a:	230f      	movs	r3, #15
 8000c0c:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c12:	2300      	movs	r3, #0
 8000c14:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c1e:	463b      	mov	r3, r7
 8000c20:	2104      	movs	r1, #4
 8000c22:	4618      	mov	r0, r3
 8000c24:	f002 fa82 	bl	800312c <HAL_RCC_ClockConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000c2e:	f000 f841 	bl	8000cb4 <Error_Handler>
	}
}
 8000c32:	bf00      	nop
 8000c34:	3758      	adds	r7, #88	@ 0x58
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b0a2      	sub	sp, #136	@ 0x88
 8000c3e:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c40:	463b      	mov	r3, r7
 8000c42:	2288      	movs	r2, #136	@ 0x88
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f008 fae8 	bl	800921c <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c50:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000c56:	2302      	movs	r3, #2
 8000c58:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000c5e:	230d      	movs	r3, #13
 8000c60:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000c62:	2311      	movs	r3, #17
 8000c64:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c66:	2302      	movs	r3, #2
 8000c68:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000c6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c72:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c74:	463b      	mov	r3, r7
 8000c76:	4618      	mov	r0, r3
 8000c78:	f002 fcae 	bl	80035d8 <HAL_RCCEx_PeriphCLKConfig>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <PeriphCommonClock_Config+0x4c>
	{
		Error_Handler();
 8000c82:	f000 f817 	bl	8000cb4 <Error_Handler>
	}
}
 8000c86:	bf00      	nop
 8000c88:	3788      	adds	r7, #136	@ 0x88
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a04      	ldr	r2, [pc, #16]	@ (8000cb0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d101      	bne.n	8000ca6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000ca2:	f000 fc79 	bl	8001598 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40001400 	.word	0x40001400

08000cb4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb8:	b672      	cpsid	i
}
 8000cba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <Error_Handler+0x8>

08000cc0 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000cc4:	4b29      	ldr	r3, [pc, #164]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8000d70 <MX_SAI2_Init+0xb0>)
 8000cc8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000cca:	4b28      	ldr	r3, [pc, #160]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000cd0:	4b26      	ldr	r3, [pc, #152]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000cd6:	4b25      	ldr	r3, [pc, #148]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000cdc:	4b23      	ldr	r3, [pc, #140]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ce2:	4b22      	ldr	r3, [pc, #136]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000ce8:	4b20      	ldr	r3, [pc, #128]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cea:	4a22      	ldr	r2, [pc, #136]	@ (8000d74 <MX_SAI2_Init+0xb4>)
 8000cec:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000cee:	4b1f      	ldr	r3, [pc, #124]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d00:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000d06:	2302      	movs	r3, #2
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4817      	ldr	r0, [pc, #92]	@ (8000d6c <MX_SAI2_Init+0xac>)
 8000d0e:	f003 ff73 	bl	8004bf8 <HAL_SAI_InitProtocol>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_SAI2_Init+0x5c>
  {
    Error_Handler();
 8000d18:	f7ff ffcc 	bl	8000cb4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000d1c:	4b16      	ldr	r3, [pc, #88]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d1e:	4a17      	ldr	r2, [pc, #92]	@ (8000d7c <MX_SAI2_Init+0xbc>)
 8000d20:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000d22:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d24:	2203      	movs	r2, #3
 8000d26:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000d28:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d2e:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d34:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d40:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000d52:	2302      	movs	r3, #2
 8000d54:	2200      	movs	r2, #0
 8000d56:	2100      	movs	r1, #0
 8000d58:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_SAI2_Init+0xb8>)
 8000d5a:	f003 ff4d 	bl	8004bf8 <HAL_SAI_InitProtocol>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_SAI2_Init+0xa8>
  {
    Error_Handler();
 8000d64:	f7ff ffa6 	bl	8000cb4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000398 	.word	0x20000398
 8000d70:	40015804 	.word	0x40015804
 8000d74:	0002ee00 	.word	0x0002ee00
 8000d78:	2000041c 	.word	0x2000041c
 8000d7c:	40015824 	.word	0x40015824

08000d80 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08a      	sub	sp, #40	@ 0x28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a64      	ldr	r2, [pc, #400]	@ (8000f20 <HAL_SAI_MspInit+0x1a0>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d15e      	bne.n	8000e50 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000d92:	4b64      	ldr	r3, [pc, #400]	@ (8000f24 <HAL_SAI_MspInit+0x1a4>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d113      	bne.n	8000dc2 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000d9a:	4b63      	ldr	r3, [pc, #396]	@ (8000f28 <HAL_SAI_MspInit+0x1a8>)
 8000d9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d9e:	4a62      	ldr	r2, [pc, #392]	@ (8000f28 <HAL_SAI_MspInit+0x1a8>)
 8000da0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000da4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000da6:	4b60      	ldr	r3, [pc, #384]	@ (8000f28 <HAL_SAI_MspInit+0x1a8>)
 8000da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000daa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000db2:	2200      	movs	r2, #0
 8000db4:	2105      	movs	r1, #5
 8000db6:	204b      	movs	r0, #75	@ 0x4b
 8000db8:	f000 fcea 	bl	8001790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000dbc:	204b      	movs	r0, #75	@ 0x4b
 8000dbe:	f000 fd03 	bl	80017c8 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000dc2:	4b58      	ldr	r3, [pc, #352]	@ (8000f24 <HAL_SAI_MspInit+0x1a4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	4a56      	ldr	r2, [pc, #344]	@ (8000f24 <HAL_SAI_MspInit+0x1a4>)
 8000dca:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000dcc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000dde:	230d      	movs	r3, #13
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4850      	ldr	r0, [pc, #320]	@ (8000f2c <HAL_SAI_MspInit+0x1ac>)
 8000dea:	f000 fee1 	bl	8001bb0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000dee:	4b50      	ldr	r3, [pc, #320]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000df0:	4a50      	ldr	r2, [pc, #320]	@ (8000f34 <HAL_SAI_MspInit+0x1b4>)
 8000df2:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000df4:	4b4e      	ldr	r3, [pc, #312]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000dfc:	2210      	movs	r2, #16
 8000dfe:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e00:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000e06:	4b4a      	ldr	r3, [pc, #296]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e08:	2280      	movs	r2, #128	@ 0x80
 8000e0a:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e0c:	4b48      	ldr	r3, [pc, #288]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e12:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e14:	4b46      	ldr	r3, [pc, #280]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e1a:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000e1c:	4b44      	ldr	r3, [pc, #272]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e1e:	2220      	movs	r2, #32
 8000e20:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000e22:	4b43      	ldr	r3, [pc, #268]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000e28:	4841      	ldr	r0, [pc, #260]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e2a:	f000 fcdb 	bl	80017e4 <HAL_DMA_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8000e34:	f7ff ff3e 	bl	8000cb4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a3d      	ldr	r2, [pc, #244]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e3c:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e3e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	4a3a      	ldr	r2, [pc, #232]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e48:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000e4a:	4a39      	ldr	r2, [pc, #228]	@ (8000f30 <HAL_SAI_MspInit+0x1b0>)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a38      	ldr	r2, [pc, #224]	@ (8000f38 <HAL_SAI_MspInit+0x1b8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d15e      	bne.n	8000f18 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000e5a:	4b32      	ldr	r3, [pc, #200]	@ (8000f24 <HAL_SAI_MspInit+0x1a4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d113      	bne.n	8000e8a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e62:	4b31      	ldr	r3, [pc, #196]	@ (8000f28 <HAL_SAI_MspInit+0x1a8>)
 8000e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e66:	4a30      	ldr	r2, [pc, #192]	@ (8000f28 <HAL_SAI_MspInit+0x1a8>)
 8000e68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e6e:	4b2e      	ldr	r3, [pc, #184]	@ (8000f28 <HAL_SAI_MspInit+0x1a8>)
 8000e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2105      	movs	r1, #5
 8000e7e:	204b      	movs	r0, #75	@ 0x4b
 8000e80:	f000 fc86 	bl	8001790 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000e84:	204b      	movs	r0, #75	@ 0x4b
 8000e86:	f000 fc9f 	bl	80017c8 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8000e8a:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <HAL_SAI_MspInit+0x1a4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	4a24      	ldr	r2, [pc, #144]	@ (8000f24 <HAL_SAI_MspInit+0x1a4>)
 8000e92:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000ea6:	230d      	movs	r3, #13
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4822      	ldr	r0, [pc, #136]	@ (8000f3c <HAL_SAI_MspInit+0x1bc>)
 8000eb2:	f000 fe7d 	bl	8001bb0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8000eb6:	4b22      	ldr	r3, [pc, #136]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000eb8:	4a22      	ldr	r2, [pc, #136]	@ (8000f44 <HAL_SAI_MspInit+0x1c4>)
 8000eba:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8000ebc:	4b20      	ldr	r3, [pc, #128]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8000ece:	4b1c      	ldr	r3, [pc, #112]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ed0:	2280      	movs	r2, #128	@ 0x80
 8000ed2:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eda:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000edc:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ede:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ee2:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ee6:	2220      	movs	r2, #32
 8000ee8:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8000ef0:	4813      	ldr	r0, [pc, #76]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000ef2:	f000 fc77 	bl	80017e4 <HAL_DMA_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8000efc:	f7ff feda 	bl	8000cb4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a0f      	ldr	r2, [pc, #60]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000f04:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f06:	4a0e      	ldr	r2, [pc, #56]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000f10:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000f12:	4a0b      	ldr	r2, [pc, #44]	@ (8000f40 <HAL_SAI_MspInit+0x1c0>)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8000f18:	bf00      	nop
 8000f1a:	3728      	adds	r7, #40	@ 0x28
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40015804 	.word	0x40015804
 8000f24:	20000530 	.word	0x20000530
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	48000400 	.word	0x48000400
 8000f30:	200004a0 	.word	0x200004a0
 8000f34:	4002006c 	.word	0x4002006c
 8000f38:	40015824 	.word	0x40015824
 8000f3c:	48000800 	.word	0x48000800
 8000f40:	200004e8 	.word	0x200004e8
 8000f44:	40020080 	.word	0x40020080

08000f48 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fc0 <MX_SPI3_Init+0x78>)
 8000f50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f52:	4b1a      	ldr	r3, [pc, #104]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f5a:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f60:	4b16      	ldr	r3, [pc, #88]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f62:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f66:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f68:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f6e:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f74:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f7a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f7e:	2210      	movs	r2, #16
 8000f80:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f82:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f88:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f94:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f96:	2207      	movs	r2, #7
 8000f98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f9a:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000fa2:	2208      	movs	r2, #8
 8000fa4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000fa6:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_SPI3_Init+0x74>)
 8000fa8:	f004 fb83 	bl	80056b2 <HAL_SPI_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000fb2:	f7ff fe7f 	bl	8000cb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000534 	.word	0x20000534
 8000fc0:	40003c00 	.word	0x40003c00

08000fc4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	@ 0x28
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a25      	ldr	r2, [pc, #148]	@ (8001078 <HAL_SPI_MspInit+0xb4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d144      	bne.n	8001070 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fe6:	4b25      	ldr	r3, [pc, #148]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8000fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fea:	4a24      	ldr	r2, [pc, #144]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8000fec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ff0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ff2:	4b22      	ldr	r3, [pc, #136]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8000ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001002:	4a1e      	ldr	r2, [pc, #120]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8001004:	f043 0304 	orr.w	r3, r3, #4
 8001008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100a:	4b1c      	ldr	r3, [pc, #112]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100e:	f003 0304 	and.w	r3, r3, #4
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001016:	4b19      	ldr	r3, [pc, #100]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101a:	4a18      	ldr	r2, [pc, #96]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001022:	4b16      	ldr	r3, [pc, #88]	@ (800107c <HAL_SPI_MspInit+0xb8>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800102e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001034:	2302      	movs	r3, #2
 8001036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103c:	2303      	movs	r3, #3
 800103e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001040:	2306      	movs	r3, #6
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	4619      	mov	r1, r3
 800104a:	480d      	ldr	r0, [pc, #52]	@ (8001080 <HAL_SPI_MspInit+0xbc>)
 800104c:	f000 fdb0 	bl	8001bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001050:	2320      	movs	r3, #32
 8001052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001054:	2302      	movs	r3, #2
 8001056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105c:	2303      	movs	r3, #3
 800105e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001060:	2306      	movs	r3, #6
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4619      	mov	r1, r3
 800106a:	4806      	ldr	r0, [pc, #24]	@ (8001084 <HAL_SPI_MspInit+0xc0>)
 800106c:	f000 fda0 	bl	8001bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001070:	bf00      	nop
 8001072:	3728      	adds	r7, #40	@ 0x28
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40003c00 	.word	0x40003c00
 800107c:	40021000 	.word	0x40021000
 8001080:	48000800 	.word	0x48000800
 8001084:	48000400 	.word	0x48000400

08001088 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <HAL_MspInit+0x4c>)
 8001090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001092:	4a10      	ldr	r2, [pc, #64]	@ (80010d4 <HAL_MspInit+0x4c>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6613      	str	r3, [r2, #96]	@ 0x60
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <HAL_MspInit+0x4c>)
 800109c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a6:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <HAL_MspInit+0x4c>)
 80010a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010aa:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <HAL_MspInit+0x4c>)
 80010ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <HAL_MspInit+0x4c>)
 80010b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ba:	603b      	str	r3, [r7, #0]
 80010bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	210f      	movs	r1, #15
 80010c2:	f06f 0001 	mvn.w	r0, #1
 80010c6:	f000 fb63 	bl	8001790 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000

080010d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08e      	sub	sp, #56	@ 0x38
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80010e0:	2300      	movs	r3, #0
 80010e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80010e6:	4b34      	ldr	r3, [pc, #208]	@ (80011b8 <HAL_InitTick+0xe0>)
 80010e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ea:	4a33      	ldr	r2, [pc, #204]	@ (80011b8 <HAL_InitTick+0xe0>)
 80010ec:	f043 0320 	orr.w	r3, r3, #32
 80010f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80010f2:	4b31      	ldr	r3, [pc, #196]	@ (80011b8 <HAL_InitTick+0xe0>)
 80010f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010f6:	f003 0320 	and.w	r3, r3, #32
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010fe:	f107 0210 	add.w	r2, r7, #16
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4611      	mov	r1, r2
 8001108:	4618      	mov	r0, r3
 800110a:	f002 f9d3 	bl	80034b4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800110e:	6a3b      	ldr	r3, [r7, #32]
 8001110:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001114:	2b00      	cmp	r3, #0
 8001116:	d103      	bne.n	8001120 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001118:	f002 f9a0 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 800111c:	6378      	str	r0, [r7, #52]	@ 0x34
 800111e:	e004      	b.n	800112a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001120:	f002 f99c 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8001124:	4603      	mov	r3, r0
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800112a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800112c:	4a23      	ldr	r2, [pc, #140]	@ (80011bc <HAL_InitTick+0xe4>)
 800112e:	fba2 2303 	umull	r2, r3, r2, r3
 8001132:	0c9b      	lsrs	r3, r3, #18
 8001134:	3b01      	subs	r3, #1
 8001136:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001138:	4b21      	ldr	r3, [pc, #132]	@ (80011c0 <HAL_InitTick+0xe8>)
 800113a:	4a22      	ldr	r2, [pc, #136]	@ (80011c4 <HAL_InitTick+0xec>)
 800113c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 800113e:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <HAL_InitTick+0xe8>)
 8001140:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001144:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001146:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <HAL_InitTick+0xe8>)
 8001148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800114a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800114c:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <HAL_InitTick+0xe8>)
 800114e:	2200      	movs	r2, #0
 8001150:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001152:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <HAL_InitTick+0xe8>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001158:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <HAL_InitTick+0xe8>)
 800115a:	2200      	movs	r2, #0
 800115c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800115e:	4818      	ldr	r0, [pc, #96]	@ (80011c0 <HAL_InitTick+0xe8>)
 8001160:	f005 f844 	bl	80061ec <HAL_TIM_Base_Init>
 8001164:	4603      	mov	r3, r0
 8001166:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800116a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800116e:	2b00      	cmp	r3, #0
 8001170:	d11b      	bne.n	80011aa <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001172:	4813      	ldr	r0, [pc, #76]	@ (80011c0 <HAL_InitTick+0xe8>)
 8001174:	f005 f89c 	bl	80062b0 <HAL_TIM_Base_Start_IT>
 8001178:	4603      	mov	r3, r0
 800117a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800117e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001182:	2b00      	cmp	r3, #0
 8001184:	d111      	bne.n	80011aa <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001186:	2037      	movs	r0, #55	@ 0x37
 8001188:	f000 fb1e 	bl	80017c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b0f      	cmp	r3, #15
 8001190:	d808      	bhi.n	80011a4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001192:	2200      	movs	r2, #0
 8001194:	6879      	ldr	r1, [r7, #4]
 8001196:	2037      	movs	r0, #55	@ 0x37
 8001198:	f000 fafa 	bl	8001790 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800119c:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <HAL_InitTick+0xf0>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6013      	str	r3, [r2, #0]
 80011a2:	e002      	b.n	80011aa <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80011aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3738      	adds	r7, #56	@ 0x38
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	431bde83 	.word	0x431bde83
 80011c0:	20000598 	.word	0x20000598
 80011c4:	40001400 	.word	0x40001400
 80011c8:	20000004 	.word	0x20000004

080011cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <NMI_Handler+0x4>

080011d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <HardFault_Handler+0x4>

080011dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <MemManage_Handler+0x4>

080011e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <BusFault_Handler+0x4>

080011ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <UsageFault_Handler+0x4>

080011f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
	...

08001204 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001208:	4802      	ldr	r0, [pc, #8]	@ (8001214 <DMA1_Channel6_IRQHandler+0x10>)
 800120a:	f000 fc22 	bl	8001a52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200004a0 	.word	0x200004a0

08001218 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <DMA1_Channel7_IRQHandler+0x10>)
 800121e:	f000 fc18 	bl	8001a52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	200004e8 	.word	0x200004e8

0800122c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001230:	4802      	ldr	r0, [pc, #8]	@ (800123c <USART2_IRQHandler+0x10>)
 8001232:	f005 fb79 	bl	8006928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200005e8 	.word	0x200005e8

08001240 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001244:	4802      	ldr	r0, [pc, #8]	@ (8001250 <TIM7_IRQHandler+0x10>)
 8001246:	f005 f8a3 	bl	8006390 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000598 	.word	0x20000598

08001254 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001258:	4803      	ldr	r0, [pc, #12]	@ (8001268 <SAI2_IRQHandler+0x14>)
 800125a:	f003 fed7 	bl	800500c <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800125e:	4803      	ldr	r0, [pc, #12]	@ (800126c <SAI2_IRQHandler+0x18>)
 8001260:	f003 fed4 	bl	800500c <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000398 	.word	0x20000398
 800126c:	2000041c 	.word	0x2000041c

08001270 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
 8001280:	e00a      	b.n	8001298 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001282:	f3af 8000 	nop.w
 8001286:	4601      	mov	r1, r0
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	1c5a      	adds	r2, r3, #1
 800128c:	60ba      	str	r2, [r7, #8]
 800128e:	b2ca      	uxtb	r2, r1
 8001290:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	3301      	adds	r3, #1
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	429a      	cmp	r2, r3
 800129e:	dbf0      	blt.n	8001282 <_read+0x12>
  }

  return len;
 80012a0:	687b      	ldr	r3, [r7, #4]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	60f8      	str	r0, [r7, #12]
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
 80012ba:	e009      	b.n	80012d0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	1c5a      	adds	r2, r3, #1
 80012c0:	60ba      	str	r2, [r7, #8]
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fbe3 	bl	8000a90 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	3301      	adds	r3, #1
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	dbf1      	blt.n	80012bc <_write+0x12>
  }
  return len;
 80012d8:	687b      	ldr	r3, [r7, #4]
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <_close>:

int _close(int file)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
 8001302:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800130a:	605a      	str	r2, [r3, #4]
  return 0;
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr

0800131a <_isatty>:

int _isatty(int file)
{
 800131a:	b480      	push	{r7}
 800131c:	b083      	sub	sp, #12
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001322:	2301      	movs	r3, #1
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001354:	4a14      	ldr	r2, [pc, #80]	@ (80013a8 <_sbrk+0x5c>)
 8001356:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <_sbrk+0x60>)
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001360:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <_sbrk+0x64>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d102      	bne.n	800136e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <_sbrk+0x64>)
 800136a:	4a12      	ldr	r2, [pc, #72]	@ (80013b4 <_sbrk+0x68>)
 800136c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <_sbrk+0x64>)
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	429a      	cmp	r2, r3
 800137a:	d207      	bcs.n	800138c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800137c:	f007 fffa 	bl	8009374 <__errno>
 8001380:	4603      	mov	r3, r0
 8001382:	220c      	movs	r2, #12
 8001384:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001386:	f04f 33ff 	mov.w	r3, #4294967295
 800138a:	e009      	b.n	80013a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800138c:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <_sbrk+0x64>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001392:	4b07      	ldr	r3, [pc, #28]	@ (80013b0 <_sbrk+0x64>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	4a05      	ldr	r2, [pc, #20]	@ (80013b0 <_sbrk+0x64>)
 800139c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800139e:	68fb      	ldr	r3, [r7, #12]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20018000 	.word	0x20018000
 80013ac:	00000400 	.word	0x00000400
 80013b0:	200005e4 	.word	0x200005e4
 80013b4:	200014d0 	.word	0x200014d0

080013b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013bc:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <SystemInit+0x20>)
 80013be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013c2:	4a05      	ldr	r2, [pc, #20]	@ (80013d8 <SystemInit+0x20>)
 80013c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	e000ed00 	.word	0xe000ed00

080013dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013e0:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 80013e2:	4a15      	ldr	r2, [pc, #84]	@ (8001438 <MX_USART2_UART_Init+0x5c>)
 80013e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 80013e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ee:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 8001402:	220c      	movs	r2, #12
 8001404:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001412:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 800141a:	2200      	movs	r2, #0
 800141c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <MX_USART2_UART_Init+0x58>)
 8001420:	f005 f9aa 	bl	8006778 <HAL_UART_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800142a:	f7ff fc43 	bl	8000cb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200005e8 	.word	0x200005e8
 8001438:	40004400 	.word	0x40004400

0800143c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b0ac      	sub	sp, #176	@ 0xb0
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	2288      	movs	r2, #136	@ 0x88
 800145a:	2100      	movs	r1, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f007 fedd 	bl	800921c <memset>
  if(uartHandle->Instance==USART2)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a25      	ldr	r2, [pc, #148]	@ (80014fc <HAL_UART_MspInit+0xc0>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d143      	bne.n	80014f4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800146c:	2302      	movs	r3, #2
 800146e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001470:	2300      	movs	r3, #0
 8001472:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4618      	mov	r0, r3
 800147a:	f002 f8ad 	bl	80035d8 <HAL_RCCEx_PeriphCLKConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001484:	f7ff fc16 	bl	8000cb4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001488:	4b1d      	ldr	r3, [pc, #116]	@ (8001500 <HAL_UART_MspInit+0xc4>)
 800148a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148c:	4a1c      	ldr	r2, [pc, #112]	@ (8001500 <HAL_UART_MspInit+0xc4>)
 800148e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001492:	6593      	str	r3, [r2, #88]	@ 0x58
 8001494:	4b1a      	ldr	r3, [pc, #104]	@ (8001500 <HAL_UART_MspInit+0xc4>)
 8001496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a0:	4b17      	ldr	r3, [pc, #92]	@ (8001500 <HAL_UART_MspInit+0xc4>)
 80014a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a4:	4a16      	ldr	r2, [pc, #88]	@ (8001500 <HAL_UART_MspInit+0xc4>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ac:	4b14      	ldr	r3, [pc, #80]	@ (8001500 <HAL_UART_MspInit+0xc4>)
 80014ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014b8:	230c      	movs	r3, #12
 80014ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014d0:	2307      	movs	r3, #7
 80014d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014da:	4619      	mov	r1, r3
 80014dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e0:	f000 fb66 	bl	8001bb0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2105      	movs	r1, #5
 80014e8:	2026      	movs	r0, #38	@ 0x26
 80014ea:	f000 f951 	bl	8001790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014ee:	2026      	movs	r0, #38	@ 0x26
 80014f0:	f000 f96a 	bl	80017c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014f4:	bf00      	nop
 80014f6:	37b0      	adds	r7, #176	@ 0xb0
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40004400 	.word	0x40004400
 8001500:	40021000 	.word	0x40021000

08001504 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800153c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001508:	f7ff ff56 	bl	80013b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800150c:	480c      	ldr	r0, [pc, #48]	@ (8001540 <LoopForever+0x6>)
  ldr r1, =_edata
 800150e:	490d      	ldr	r1, [pc, #52]	@ (8001544 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001510:	4a0d      	ldr	r2, [pc, #52]	@ (8001548 <LoopForever+0xe>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001514:	e002      	b.n	800151c <LoopCopyDataInit>

08001516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151a:	3304      	adds	r3, #4

0800151c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800151c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800151e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001520:	d3f9      	bcc.n	8001516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001522:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001524:	4c0a      	ldr	r4, [pc, #40]	@ (8001550 <LoopForever+0x16>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001528:	e001      	b.n	800152e <LoopFillZerobss>

0800152a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800152c:	3204      	adds	r2, #4

0800152e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800152e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001530:	d3fb      	bcc.n	800152a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001532:	f007 ff25 	bl	8009380 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001536:	f7ff faf1 	bl	8000b1c <main>

0800153a <LoopForever>:

LoopForever:
    b LoopForever
 800153a:	e7fe      	b.n	800153a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800153c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001544:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001548:	08009f74 	.word	0x08009f74
  ldr r2, =_sbss
 800154c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001550:	200014cc 	.word	0x200014cc

08001554 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001554:	e7fe      	b.n	8001554 <ADC1_2_IRQHandler>
	...

08001558 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001562:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <HAL_Init+0x3c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <HAL_Init+0x3c>)
 8001568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800156c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156e:	2003      	movs	r0, #3
 8001570:	f000 f903 	bl	800177a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001574:	200f      	movs	r0, #15
 8001576:	f7ff fdaf 	bl	80010d8 <HAL_InitTick>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	e001      	b.n	800158a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001586:	f7ff fd7f 	bl	8001088 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800158a:	79fb      	ldrb	r3, [r7, #7]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <HAL_IncTick+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_IncTick+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <HAL_IncTick+0x24>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000008 	.word	0x20000008
 80015bc:	20000670 	.word	0x20000670

080015c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return uwTick;
 80015c4:	4b03      	ldr	r3, [pc, #12]	@ (80015d4 <HAL_GetTick+0x14>)
 80015c6:	681b      	ldr	r3, [r3, #0]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20000670 	.word	0x20000670

080015d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff ffee 	bl	80015c0 <HAL_GetTick>
 80015e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f0:	d005      	beq.n	80015fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80015f2:	4b0a      	ldr	r3, [pc, #40]	@ (800161c <HAL_Delay+0x44>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4413      	add	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015fe:	bf00      	nop
 8001600:	f7ff ffde 	bl	80015c0 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	429a      	cmp	r2, r3
 800160e:	d8f7      	bhi.n	8001600 <HAL_Delay+0x28>
  {
  }
}
 8001610:	bf00      	nop
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000008 	.word	0x20000008

08001620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800164c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001652:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	60d3      	str	r3, [r2, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	db0b      	blt.n	80016ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	f003 021f 	and.w	r2, r3, #31
 800169c:	4907      	ldr	r1, [pc, #28]	@ (80016bc <__NVIC_EnableIRQ+0x38>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	2001      	movs	r0, #1
 80016a6:	fa00 f202 	lsl.w	r2, r0, r2
 80016aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000e100 	.word	0xe000e100

080016c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	db0a      	blt.n	80016ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	490c      	ldr	r1, [pc, #48]	@ (800170c <__NVIC_SetPriority+0x4c>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	0112      	lsls	r2, r2, #4
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	440b      	add	r3, r1
 80016e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016e8:	e00a      	b.n	8001700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4908      	ldr	r1, [pc, #32]	@ (8001710 <__NVIC_SetPriority+0x50>)
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	3b04      	subs	r3, #4
 80016f8:	0112      	lsls	r2, r2, #4
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	440b      	add	r3, r1
 80016fe:	761a      	strb	r2, [r3, #24]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001714:	b480      	push	{r7}
 8001716:	b089      	sub	sp, #36	@ 0x24
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	f1c3 0307 	rsb	r3, r3, #7
 800172e:	2b04      	cmp	r3, #4
 8001730:	bf28      	it	cs
 8001732:	2304      	movcs	r3, #4
 8001734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	3304      	adds	r3, #4
 800173a:	2b06      	cmp	r3, #6
 800173c:	d902      	bls.n	8001744 <NVIC_EncodePriority+0x30>
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3b03      	subs	r3, #3
 8001742:	e000      	b.n	8001746 <NVIC_EncodePriority+0x32>
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001748:	f04f 32ff 	mov.w	r2, #4294967295
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	43da      	mvns	r2, r3
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	401a      	ands	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800175c:	f04f 31ff 	mov.w	r1, #4294967295
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	fa01 f303 	lsl.w	r3, r1, r3
 8001766:	43d9      	mvns	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176c:	4313      	orrs	r3, r2
         );
}
 800176e:	4618      	mov	r0, r3
 8001770:	3724      	adds	r7, #36	@ 0x24
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff ff4c 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
 800179c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a2:	f7ff ff61 	bl	8001668 <__NVIC_GetPriorityGrouping>
 80017a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	68b9      	ldr	r1, [r7, #8]
 80017ac:	6978      	ldr	r0, [r7, #20]
 80017ae:	f7ff ffb1 	bl	8001714 <NVIC_EncodePriority>
 80017b2:	4602      	mov	r2, r0
 80017b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff80 	bl	80016c0 <__NVIC_SetPriority>
}
 80017c0:	bf00      	nop
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff54 	bl	8001684 <__NVIC_EnableIRQ>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e098      	b.n	8001928 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	4b4d      	ldr	r3, [pc, #308]	@ (8001934 <HAL_DMA_Init+0x150>)
 80017fe:	429a      	cmp	r2, r3
 8001800:	d80f      	bhi.n	8001822 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <HAL_DMA_Init+0x154>)
 800180a:	4413      	add	r3, r2
 800180c:	4a4b      	ldr	r2, [pc, #300]	@ (800193c <HAL_DMA_Init+0x158>)
 800180e:	fba2 2303 	umull	r2, r3, r2, r3
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	009a      	lsls	r2, r3, #2
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a48      	ldr	r2, [pc, #288]	@ (8001940 <HAL_DMA_Init+0x15c>)
 800181e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001820:	e00e      	b.n	8001840 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	461a      	mov	r2, r3
 8001828:	4b46      	ldr	r3, [pc, #280]	@ (8001944 <HAL_DMA_Init+0x160>)
 800182a:	4413      	add	r3, r2
 800182c:	4a43      	ldr	r2, [pc, #268]	@ (800193c <HAL_DMA_Init+0x158>)
 800182e:	fba2 2303 	umull	r2, r3, r2, r3
 8001832:	091b      	lsrs	r3, r3, #4
 8001834:	009a      	lsls	r2, r3, #2
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a42      	ldr	r2, [pc, #264]	@ (8001948 <HAL_DMA_Init+0x164>)
 800183e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2202      	movs	r2, #2
 8001844:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800185a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001864:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001870:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800187c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4313      	orrs	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800189a:	d039      	beq.n	8001910 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a0:	4a27      	ldr	r2, [pc, #156]	@ (8001940 <HAL_DMA_Init+0x15c>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d11a      	bne.n	80018dc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018a6:	4b29      	ldr	r3, [pc, #164]	@ (800194c <HAL_DMA_Init+0x168>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ae:	f003 031c 	and.w	r3, r3, #28
 80018b2:	210f      	movs	r1, #15
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	4924      	ldr	r1, [pc, #144]	@ (800194c <HAL_DMA_Init+0x168>)
 80018bc:	4013      	ands	r3, r2
 80018be:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018c0:	4b22      	ldr	r3, [pc, #136]	@ (800194c <HAL_DMA_Init+0x168>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6859      	ldr	r1, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018cc:	f003 031c 	and.w	r3, r3, #28
 80018d0:	fa01 f303 	lsl.w	r3, r1, r3
 80018d4:	491d      	ldr	r1, [pc, #116]	@ (800194c <HAL_DMA_Init+0x168>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]
 80018da:	e019      	b.n	8001910 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001950 <HAL_DMA_Init+0x16c>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e4:	f003 031c 	and.w	r3, r3, #28
 80018e8:	210f      	movs	r1, #15
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	4917      	ldr	r1, [pc, #92]	@ (8001950 <HAL_DMA_Init+0x16c>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018f6:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <HAL_DMA_Init+0x16c>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6859      	ldr	r1, [r3, #4]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001902:	f003 031c 	and.w	r3, r3, #28
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	4911      	ldr	r1, [pc, #68]	@ (8001950 <HAL_DMA_Init+0x16c>)
 800190c:	4313      	orrs	r3, r2
 800190e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	40020407 	.word	0x40020407
 8001938:	bffdfff8 	.word	0xbffdfff8
 800193c:	cccccccd 	.word	0xcccccccd
 8001940:	40020000 	.word	0x40020000
 8001944:	bffdfbf8 	.word	0xbffdfbf8
 8001948:	40020400 	.word	0x40020400
 800194c:	400200a8 	.word	0x400200a8
 8001950:	400204a8 	.word	0x400204a8

08001954 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d008      	beq.n	800197e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2204      	movs	r2, #4
 8001970:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e022      	b.n	80019c4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f022 020e 	bic.w	r2, r2, #14
 800198c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0201 	bic.w	r2, r2, #1
 800199c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	f003 021c 	and.w	r2, r3, #28
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	2101      	movs	r1, #1
 80019ac:	fa01 f202 	lsl.w	r2, r1, r2
 80019b0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2201      	movs	r2, #1
 80019b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019d8:	2300      	movs	r3, #0
 80019da:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d005      	beq.n	80019f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2204      	movs	r2, #4
 80019ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	73fb      	strb	r3, [r7, #15]
 80019f2:	e029      	b.n	8001a48 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 020e 	bic.w	r2, r2, #14
 8001a02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f022 0201 	bic.w	r2, r2, #1
 8001a12:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a18:	f003 021c 	and.w	r2, r3, #28
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a20:	2101      	movs	r1, #1
 8001a22:	fa01 f202 	lsl.w	r2, r1, r2
 8001a26:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	4798      	blx	r3
    }
  }
  return status;
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b084      	sub	sp, #16
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6e:	f003 031c 	and.w	r3, r3, #28
 8001a72:	2204      	movs	r2, #4
 8001a74:	409a      	lsls	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d026      	beq.n	8001acc <HAL_DMA_IRQHandler+0x7a>
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d021      	beq.n	8001acc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0320 	and.w	r3, r3, #32
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d107      	bne.n	8001aa6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0204 	bic.w	r2, r2, #4
 8001aa4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	f003 021c 	and.w	r2, r3, #28
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d071      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001aca:	e06c      	b.n	8001ba6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad0:	f003 031c 	and.w	r3, r3, #28
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d02e      	beq.n	8001b3e <HAL_DMA_IRQHandler+0xec>
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d029      	beq.n	8001b3e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0320 	and.w	r3, r3, #32
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d10b      	bne.n	8001b10 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f022 020a 	bic.w	r2, r2, #10
 8001b06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b14:	f003 021c 	and.w	r2, r3, #28
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	2102      	movs	r1, #2
 8001b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b22:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d038      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001b3c:	e033      	b.n	8001ba6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f003 031c 	and.w	r3, r3, #28
 8001b46:	2208      	movs	r2, #8
 8001b48:	409a      	lsls	r2, r3
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d02a      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x156>
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	f003 0308 	and.w	r3, r3, #8
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d025      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 020e 	bic.w	r2, r2, #14
 8001b6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b70:	f003 021c 	and.w	r2, r3, #28
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b78:	2101      	movs	r1, #1
 8001b7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d004      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ba6:	bf00      	nop
 8001ba8:	bf00      	nop
}
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b087      	sub	sp, #28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bbe:	e17f      	b.n	8001ec0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	4013      	ands	r3, r2
 8001bce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f000 8171 	beq.w	8001eba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d005      	beq.n	8001bf0 <HAL_GPIO_Init+0x40>
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d130      	bne.n	8001c52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	68da      	ldr	r2, [r3, #12]
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c26:	2201      	movs	r2, #1
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	091b      	lsrs	r3, r3, #4
 8001c3c:	f003 0201 	and.w	r2, r3, #1
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	d118      	bne.n	8001c90 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001c64:	2201      	movs	r2, #1
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	08db      	lsrs	r3, r3, #3
 8001c7a:	f003 0201 	and.w	r2, r3, #1
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	2b03      	cmp	r3, #3
 8001c9a:	d017      	beq.n	8001ccc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	2203      	movs	r2, #3
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d123      	bne.n	8001d20 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	08da      	lsrs	r2, r3, #3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3208      	adds	r2, #8
 8001ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	220f      	movs	r2, #15
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	08da      	lsrs	r2, r3, #3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3208      	adds	r2, #8
 8001d1a:	6939      	ldr	r1, [r7, #16]
 8001d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 80ac 	beq.w	8001eba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d62:	4b5f      	ldr	r3, [pc, #380]	@ (8001ee0 <HAL_GPIO_Init+0x330>)
 8001d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d66:	4a5e      	ldr	r2, [pc, #376]	@ (8001ee0 <HAL_GPIO_Init+0x330>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d6e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ee0 <HAL_GPIO_Init+0x330>)
 8001d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d7a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	089b      	lsrs	r3, r3, #2
 8001d80:	3302      	adds	r3, #2
 8001d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	220f      	movs	r2, #15
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001da4:	d025      	beq.n	8001df2 <HAL_GPIO_Init+0x242>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a4f      	ldr	r2, [pc, #316]	@ (8001ee8 <HAL_GPIO_Init+0x338>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d01f      	beq.n	8001dee <HAL_GPIO_Init+0x23e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a4e      	ldr	r2, [pc, #312]	@ (8001eec <HAL_GPIO_Init+0x33c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d019      	beq.n	8001dea <HAL_GPIO_Init+0x23a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ef0 <HAL_GPIO_Init+0x340>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d013      	beq.n	8001de6 <HAL_GPIO_Init+0x236>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a4c      	ldr	r2, [pc, #304]	@ (8001ef4 <HAL_GPIO_Init+0x344>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d00d      	beq.n	8001de2 <HAL_GPIO_Init+0x232>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8001ef8 <HAL_GPIO_Init+0x348>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d007      	beq.n	8001dde <HAL_GPIO_Init+0x22e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8001efc <HAL_GPIO_Init+0x34c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d101      	bne.n	8001dda <HAL_GPIO_Init+0x22a>
 8001dd6:	2306      	movs	r3, #6
 8001dd8:	e00c      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001dda:	2307      	movs	r3, #7
 8001ddc:	e00a      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001dde:	2305      	movs	r3, #5
 8001de0:	e008      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001de2:	2304      	movs	r3, #4
 8001de4:	e006      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001de6:	2303      	movs	r3, #3
 8001de8:	e004      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001dea:	2302      	movs	r3, #2
 8001dec:	e002      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <HAL_GPIO_Init+0x244>
 8001df2:	2300      	movs	r3, #0
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	f002 0203 	and.w	r2, r2, #3
 8001dfa:	0092      	lsls	r2, r2, #2
 8001dfc:	4093      	lsls	r3, r2
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e04:	4937      	ldr	r1, [pc, #220]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	089b      	lsrs	r3, r3, #2
 8001e0a:	3302      	adds	r3, #2
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e12:	4b3b      	ldr	r3, [pc, #236]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e36:	4a32      	ldr	r2, [pc, #200]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e3c:	4b30      	ldr	r3, [pc, #192]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e60:	4a27      	ldr	r2, [pc, #156]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e66:	4b26      	ldr	r3, [pc, #152]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4013      	ands	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e8a:	4a1d      	ldr	r2, [pc, #116]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e90:	4b1b      	ldr	r3, [pc, #108]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001eb4:	4a12      	ldr	r2, [pc, #72]	@ (8001f00 <HAL_GPIO_Init+0x350>)
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f47f ae78 	bne.w	8001bc0 <HAL_GPIO_Init+0x10>
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	bf00      	nop
 8001ed4:	371c      	adds	r7, #28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40010000 	.word	0x40010000
 8001ee8:	48000400 	.word	0x48000400
 8001eec:	48000800 	.word	0x48000800
 8001ef0:	48000c00 	.word	0x48000c00
 8001ef4:	48001000 	.word	0x48001000
 8001ef8:	48001400 	.word	0x48001400
 8001efc:	48001800 	.word	0x48001800
 8001f00:	40010400 	.word	0x40010400

08001f04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	807b      	strh	r3, [r7, #2]
 8001f10:	4613      	mov	r3, r2
 8001f12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f14:	787b      	ldrb	r3, [r7, #1]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f1a:	887a      	ldrh	r2, [r7, #2]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f20:	e002      	b.n	8001f28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f22:	887a      	ldrh	r2, [r7, #2]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e08d      	b.n	8002062 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d106      	bne.n	8001f60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7fe fc56 	bl	800080c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2224      	movs	r2, #36	@ 0x24
 8001f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f022 0201 	bic.w	r2, r2, #1
 8001f76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d107      	bne.n	8001fae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	e006      	b.n	8001fbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001fba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d108      	bne.n	8001fd6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	e007      	b.n	8001fe6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fe4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6812      	ldr	r2, [r2, #0]
 8001ff0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ff4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ff8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002008:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691a      	ldr	r2, [r3, #16]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69d9      	ldr	r1, [r3, #28]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a1a      	ldr	r2, [r3, #32]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f042 0201 	orr.w	r2, r2, #1
 8002042:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2220      	movs	r2, #32
 800204e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b088      	sub	sp, #32
 8002070:	af02      	add	r7, sp, #8
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	4608      	mov	r0, r1
 8002076:	4611      	mov	r1, r2
 8002078:	461a      	mov	r2, r3
 800207a:	4603      	mov	r3, r0
 800207c:	817b      	strh	r3, [r7, #10]
 800207e:	460b      	mov	r3, r1
 8002080:	813b      	strh	r3, [r7, #8]
 8002082:	4613      	mov	r3, r2
 8002084:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b20      	cmp	r3, #32
 8002090:	f040 80fd 	bne.w	800228e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002094:	6a3b      	ldr	r3, [r7, #32]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <HAL_I2C_Mem_Read+0x34>
 800209a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800209c:	2b00      	cmp	r3, #0
 800209e:	d105      	bne.n	80020ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020a6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0f1      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d101      	bne.n	80020ba <HAL_I2C_Mem_Read+0x4e>
 80020b6:	2302      	movs	r3, #2
 80020b8:	e0ea      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020c2:	f7ff fa7d 	bl	80015c0 <HAL_GetTick>
 80020c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	9300      	str	r3, [sp, #0]
 80020cc:	2319      	movs	r3, #25
 80020ce:	2201      	movs	r2, #1
 80020d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020d4:	68f8      	ldr	r0, [r7, #12]
 80020d6:	f000 f95b 	bl	8002390 <I2C_WaitOnFlagUntilTimeout>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e0d5      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2222      	movs	r2, #34	@ 0x22
 80020e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2240      	movs	r2, #64	@ 0x40
 80020f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6a3a      	ldr	r2, [r7, #32]
 80020fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002104:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800210c:	88f8      	ldrh	r0, [r7, #6]
 800210e:	893a      	ldrh	r2, [r7, #8]
 8002110:	8979      	ldrh	r1, [r7, #10]
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	4603      	mov	r3, r0
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f8bf 	bl	80022a0 <I2C_RequestMemoryRead>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0ad      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002138:	b29b      	uxth	r3, r3
 800213a:	2bff      	cmp	r3, #255	@ 0xff
 800213c:	d90e      	bls.n	800215c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2201      	movs	r2, #1
 8002142:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002148:	b2da      	uxtb	r2, r3
 800214a:	8979      	ldrh	r1, [r7, #10]
 800214c:	4b52      	ldr	r3, [pc, #328]	@ (8002298 <HAL_I2C_Mem_Read+0x22c>)
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 fadf 	bl	8002718 <I2C_TransferConfig>
 800215a:	e00f      	b.n	800217c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002160:	b29a      	uxth	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216a:	b2da      	uxtb	r2, r3
 800216c:	8979      	ldrh	r1, [r7, #10]
 800216e:	4b4a      	ldr	r3, [pc, #296]	@ (8002298 <HAL_I2C_Mem_Read+0x22c>)
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 face 	bl	8002718 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002182:	2200      	movs	r2, #0
 8002184:	2104      	movs	r1, #4
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 f902 	bl	8002390 <I2C_WaitOnFlagUntilTimeout>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e07c      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a8:	1c5a      	adds	r2, r3, #1
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b2:	3b01      	subs	r3, #1
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021be:	b29b      	uxth	r3, r3
 80021c0:	3b01      	subs	r3, #1
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d034      	beq.n	800223c <HAL_I2C_Mem_Read+0x1d0>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d130      	bne.n	800223c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e0:	2200      	movs	r2, #0
 80021e2:	2180      	movs	r1, #128	@ 0x80
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	f000 f8d3 	bl	8002390 <I2C_WaitOnFlagUntilTimeout>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e04d      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	2bff      	cmp	r3, #255	@ 0xff
 80021fc:	d90e      	bls.n	800221c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002208:	b2da      	uxtb	r2, r3
 800220a:	8979      	ldrh	r1, [r7, #10]
 800220c:	2300      	movs	r3, #0
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 fa7f 	bl	8002718 <I2C_TransferConfig>
 800221a:	e00f      	b.n	800223c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002220:	b29a      	uxth	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800222a:	b2da      	uxtb	r2, r3
 800222c:	8979      	ldrh	r1, [r7, #10]
 800222e:	2300      	movs	r3, #0
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002236:	68f8      	ldr	r0, [r7, #12]
 8002238:	f000 fa6e 	bl	8002718 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002240:	b29b      	uxth	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d19a      	bne.n	800217c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f000 f940 	bl	80024d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e01a      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2220      	movs	r2, #32
 8002260:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6859      	ldr	r1, [r3, #4]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <HAL_I2C_Mem_Read+0x230>)
 800226e:	400b      	ands	r3, r1
 8002270:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2220      	movs	r2, #32
 8002276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	e000      	b.n	8002290 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800228e:	2302      	movs	r3, #2
  }
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	80002400 	.word	0x80002400
 800229c:	fe00e800 	.word	0xfe00e800

080022a0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	4608      	mov	r0, r1
 80022aa:	4611      	mov	r1, r2
 80022ac:	461a      	mov	r2, r3
 80022ae:	4603      	mov	r3, r0
 80022b0:	817b      	strh	r3, [r7, #10]
 80022b2:	460b      	mov	r3, r1
 80022b4:	813b      	strh	r3, [r7, #8]
 80022b6:	4613      	mov	r3, r2
 80022b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80022ba:	88fb      	ldrh	r3, [r7, #6]
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	8979      	ldrh	r1, [r7, #10]
 80022c0:	4b20      	ldr	r3, [pc, #128]	@ (8002344 <I2C_RequestMemoryRead+0xa4>)
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	2300      	movs	r3, #0
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f000 fa26 	bl	8002718 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022cc:	69fa      	ldr	r2, [r7, #28]
 80022ce:	69b9      	ldr	r1, [r7, #24]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f8b6 	bl	8002442 <I2C_WaitOnTXISFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e02c      	b.n	800233a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80022e0:	88fb      	ldrh	r3, [r7, #6]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d105      	bne.n	80022f2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022e6:	893b      	ldrh	r3, [r7, #8]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80022f0:	e015      	b.n	800231e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022f2:	893b      	ldrh	r3, [r7, #8]
 80022f4:	0a1b      	lsrs	r3, r3, #8
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002300:	69fa      	ldr	r2, [r7, #28]
 8002302:	69b9      	ldr	r1, [r7, #24]
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f89c 	bl	8002442 <I2C_WaitOnTXISFlagUntilTimeout>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e012      	b.n	800233a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002314:	893b      	ldrh	r3, [r7, #8]
 8002316:	b2da      	uxtb	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	2200      	movs	r2, #0
 8002326:	2140      	movs	r1, #64	@ 0x40
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 f831 	bl	8002390 <I2C_WaitOnFlagUntilTimeout>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e000      	b.n	800233a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	80002000 	.word	0x80002000

08002348 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b02      	cmp	r3, #2
 800235c:	d103      	bne.n	8002366 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2200      	movs	r2, #0
 8002364:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b01      	cmp	r3, #1
 8002372:	d007      	beq.n	8002384 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	619a      	str	r2, [r3, #24]
  }
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	603b      	str	r3, [r7, #0]
 800239c:	4613      	mov	r3, r2
 800239e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023a0:	e03b      	b.n	800241a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	6839      	ldr	r1, [r7, #0]
 80023a6:	68f8      	ldr	r0, [r7, #12]
 80023a8:	f000 f8d6 	bl	8002558 <I2C_IsErrorOccurred>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e041      	b.n	800243a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023bc:	d02d      	beq.n	800241a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023be:	f7ff f8ff 	bl	80015c0 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d302      	bcc.n	80023d4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d122      	bne.n	800241a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	699a      	ldr	r2, [r3, #24]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4013      	ands	r3, r2
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	bf0c      	ite	eq
 80023e4:	2301      	moveq	r3, #1
 80023e6:	2300      	movne	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d113      	bne.n	800241a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f6:	f043 0220 	orr.w	r2, r3, #32
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2220      	movs	r2, #32
 8002402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e00f      	b.n	800243a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	699a      	ldr	r2, [r3, #24]
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	4013      	ands	r3, r2
 8002424:	68ba      	ldr	r2, [r7, #8]
 8002426:	429a      	cmp	r2, r3
 8002428:	bf0c      	ite	eq
 800242a:	2301      	moveq	r3, #1
 800242c:	2300      	movne	r3, #0
 800242e:	b2db      	uxtb	r3, r3
 8002430:	461a      	mov	r2, r3
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	429a      	cmp	r2, r3
 8002436:	d0b4      	beq.n	80023a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b084      	sub	sp, #16
 8002446:	af00      	add	r7, sp, #0
 8002448:	60f8      	str	r0, [r7, #12]
 800244a:	60b9      	str	r1, [r7, #8]
 800244c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800244e:	e033      	b.n	80024b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	68b9      	ldr	r1, [r7, #8]
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f87f 	bl	8002558 <I2C_IsErrorOccurred>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e031      	b.n	80024c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246a:	d025      	beq.n	80024b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800246c:	f7ff f8a8 	bl	80015c0 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	429a      	cmp	r2, r3
 800247a:	d302      	bcc.n	8002482 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d11a      	bne.n	80024b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b02      	cmp	r3, #2
 800248e:	d013      	beq.n	80024b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002494:	f043 0220 	orr.w	r2, r3, #32
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e007      	b.n	80024c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d1c4      	bne.n	8002450 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024dc:	e02f      	b.n	800253e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	68b9      	ldr	r1, [r7, #8]
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 f838 	bl	8002558 <I2C_IsErrorOccurred>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e02d      	b.n	800254e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f2:	f7ff f865 	bl	80015c0 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	68ba      	ldr	r2, [r7, #8]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d302      	bcc.n	8002508 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d11a      	bne.n	800253e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	f003 0320 	and.w	r3, r3, #32
 8002512:	2b20      	cmp	r3, #32
 8002514:	d013      	beq.n	800253e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	f043 0220 	orr.w	r2, r3, #32
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2220      	movs	r2, #32
 8002526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e007      	b.n	800254e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	f003 0320 	and.w	r3, r3, #32
 8002548:	2b20      	cmp	r3, #32
 800254a:	d1c8      	bne.n	80024de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08a      	sub	sp, #40	@ 0x28
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002564:	2300      	movs	r3, #0
 8002566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	f003 0310 	and.w	r3, r3, #16
 8002580:	2b00      	cmp	r3, #0
 8002582:	d068      	beq.n	8002656 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2210      	movs	r2, #16
 800258a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800258c:	e049      	b.n	8002622 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002594:	d045      	beq.n	8002622 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002596:	f7ff f813 	bl	80015c0 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d302      	bcc.n	80025ac <I2C_IsErrorOccurred+0x54>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d13a      	bne.n	8002622 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80025be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025ce:	d121      	bne.n	8002614 <I2C_IsErrorOccurred+0xbc>
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025d6:	d01d      	beq.n	8002614 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	2b20      	cmp	r3, #32
 80025dc:	d01a      	beq.n	8002614 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80025ee:	f7fe ffe7 	bl	80015c0 <HAL_GetTick>
 80025f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025f4:	e00e      	b.n	8002614 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80025f6:	f7fe ffe3 	bl	80015c0 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b19      	cmp	r3, #25
 8002602:	d907      	bls.n	8002614 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	f043 0320 	orr.w	r3, r3, #32
 800260a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002612:	e006      	b.n	8002622 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	f003 0320 	and.w	r3, r3, #32
 800261e:	2b20      	cmp	r3, #32
 8002620:	d1e9      	bne.n	80025f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 0320 	and.w	r3, r3, #32
 800262c:	2b20      	cmp	r3, #32
 800262e:	d003      	beq.n	8002638 <I2C_IsErrorOccurred+0xe0>
 8002630:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0aa      	beq.n	800258e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002638:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800263c:	2b00      	cmp	r3, #0
 800263e:	d103      	bne.n	8002648 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2220      	movs	r2, #32
 8002646:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002648:	6a3b      	ldr	r3, [r7, #32]
 800264a:	f043 0304 	orr.w	r3, r3, #4
 800264e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00b      	beq.n	8002680 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002678:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00b      	beq.n	80026a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800269a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00b      	beq.n	80026c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	f043 0302 	orr.w	r3, r3, #2
 80026b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80026c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d01c      	beq.n	8002706 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f7ff fe3b 	bl	8002348 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6859      	ldr	r1, [r3, #4]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002714 <I2C_IsErrorOccurred+0x1bc>)
 80026de:	400b      	ands	r3, r1
 80026e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026e6:	6a3b      	ldr	r3, [r7, #32]
 80026e8:	431a      	orrs	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002706:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800270a:	4618      	mov	r0, r3
 800270c:	3728      	adds	r7, #40	@ 0x28
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	fe00e800 	.word	0xfe00e800

08002718 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002718:	b480      	push	{r7}
 800271a:	b087      	sub	sp, #28
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	607b      	str	r3, [r7, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	817b      	strh	r3, [r7, #10]
 8002726:	4613      	mov	r3, r2
 8002728:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800272a:	897b      	ldrh	r3, [r7, #10]
 800272c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002730:	7a7b      	ldrb	r3, [r7, #9]
 8002732:	041b      	lsls	r3, r3, #16
 8002734:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002738:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800273e:	6a3b      	ldr	r3, [r7, #32]
 8002740:	4313      	orrs	r3, r2
 8002742:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002746:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	0d5b      	lsrs	r3, r3, #21
 8002752:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002756:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <I2C_TransferConfig+0x60>)
 8002758:	430b      	orrs	r3, r1
 800275a:	43db      	mvns	r3, r3
 800275c:	ea02 0103 	and.w	r1, r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	430a      	orrs	r2, r1
 8002768:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800276a:	bf00      	nop
 800276c:	371c      	adds	r7, #28
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	03ff63ff 	.word	0x03ff63ff

0800277c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b20      	cmp	r3, #32
 8002790:	d138      	bne.n	8002804 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800279c:	2302      	movs	r3, #2
 800279e:	e032      	b.n	8002806 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2224      	movs	r2, #36	@ 0x24
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0201 	bic.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80027ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6819      	ldr	r1, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2220      	movs	r2, #32
 80027f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002800:	2300      	movs	r3, #0
 8002802:	e000      	b.n	8002806 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002804:	2302      	movs	r3, #2
  }
}
 8002806:	4618      	mov	r0, r3
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002812:	b480      	push	{r7}
 8002814:	b085      	sub	sp, #20
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b20      	cmp	r3, #32
 8002826:	d139      	bne.n	800289c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800282e:	2b01      	cmp	r3, #1
 8002830:	d101      	bne.n	8002836 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002832:	2302      	movs	r3, #2
 8002834:	e033      	b.n	800289e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2224      	movs	r2, #36	@ 0x24
 8002842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0201 	bic.w	r2, r2, #1
 8002854:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002864:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	021b      	lsls	r3, r3, #8
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	4313      	orrs	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0201 	orr.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	e000      	b.n	800289e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800289c:	2302      	movs	r3, #2
  }
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40007000 	.word	0x40007000

080028c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028d6:	d130      	bne.n	800293a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028d8:	4b23      	ldr	r3, [pc, #140]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e4:	d038      	beq.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028e6:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028f6:	4b1d      	ldr	r3, [pc, #116]	@ (800296c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2232      	movs	r2, #50	@ 0x32
 80028fc:	fb02 f303 	mul.w	r3, r2, r3
 8002900:	4a1b      	ldr	r2, [pc, #108]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	0c9b      	lsrs	r3, r3, #18
 8002908:	3301      	adds	r3, #1
 800290a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800290c:	e002      	b.n	8002914 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	3b01      	subs	r3, #1
 8002912:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002914:	4b14      	ldr	r3, [pc, #80]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002916:	695b      	ldr	r3, [r3, #20]
 8002918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002920:	d102      	bne.n	8002928 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f2      	bne.n	800290e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002928:	4b0f      	ldr	r3, [pc, #60]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002934:	d110      	bne.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e00f      	b.n	800295a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800293a:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002946:	d007      	beq.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002948:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002950:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002952:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002956:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40007000 	.word	0x40007000
 800296c:	20000000 	.word	0x20000000
 8002970:	431bde83 	.word	0x431bde83

08002974 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e3ca      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002986:	4b97      	ldr	r3, [pc, #604]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002990:	4b94      	ldr	r3, [pc, #592]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0310 	and.w	r3, r3, #16
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 80e4 	beq.w	8002b70 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_RCC_OscConfig+0x4a>
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	2b0c      	cmp	r3, #12
 80029b2:	f040 808b 	bne.w	8002acc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	f040 8087 	bne.w	8002acc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029be:	4b89      	ldr	r3, [pc, #548]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d005      	beq.n	80029d6 <HAL_RCC_OscConfig+0x62>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e3a2      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1a      	ldr	r2, [r3, #32]
 80029da:	4b82      	ldr	r3, [pc, #520]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d004      	beq.n	80029f0 <HAL_RCC_OscConfig+0x7c>
 80029e6:	4b7f      	ldr	r3, [pc, #508]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029ee:	e005      	b.n	80029fc <HAL_RCC_OscConfig+0x88>
 80029f0:	4b7c      	ldr	r3, [pc, #496]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f6:	091b      	lsrs	r3, r3, #4
 80029f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d223      	bcs.n	8002a48 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f000 fd87 	bl	8003518 <RCC_SetFlashLatencyFromMSIRange>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e383      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a14:	4b73      	ldr	r3, [pc, #460]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a72      	ldr	r2, [pc, #456]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a1a:	f043 0308 	orr.w	r3, r3, #8
 8002a1e:	6013      	str	r3, [r2, #0]
 8002a20:	4b70      	ldr	r3, [pc, #448]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	496d      	ldr	r1, [pc, #436]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a32:	4b6c      	ldr	r3, [pc, #432]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	021b      	lsls	r3, r3, #8
 8002a40:	4968      	ldr	r1, [pc, #416]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	604b      	str	r3, [r1, #4]
 8002a46:	e025      	b.n	8002a94 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a48:	4b66      	ldr	r3, [pc, #408]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a4e:	f043 0308 	orr.w	r3, r3, #8
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	4b63      	ldr	r3, [pc, #396]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	4960      	ldr	r1, [pc, #384]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a66:	4b5f      	ldr	r3, [pc, #380]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	495b      	ldr	r1, [pc, #364]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d109      	bne.n	8002a94 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f000 fd47 	bl	8003518 <RCC_SetFlashLatencyFromMSIRange>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e343      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a94:	f000 fc4a 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b52      	ldr	r3, [pc, #328]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	f003 030f 	and.w	r3, r3, #15
 8002aa4:	4950      	ldr	r1, [pc, #320]	@ (8002be8 <HAL_RCC_OscConfig+0x274>)
 8002aa6:	5ccb      	ldrb	r3, [r1, r3]
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab0:	4a4e      	ldr	r2, [pc, #312]	@ (8002bec <HAL_RCC_OscConfig+0x278>)
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ab4:	4b4e      	ldr	r3, [pc, #312]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fe fb0d 	bl	80010d8 <HAL_InitTick>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d052      	beq.n	8002b6e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	e327      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d032      	beq.n	8002b3a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ad4:	4b43      	ldr	r3, [pc, #268]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a42      	ldr	r2, [pc, #264]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002ada:	f043 0301 	orr.w	r3, r3, #1
 8002ade:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ae0:	f7fe fd6e 	bl	80015c0 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ae8:	f7fe fd6a 	bl	80015c0 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e310      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002afa:	4b3a      	ldr	r3, [pc, #232]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b06:	4b37      	ldr	r3, [pc, #220]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a36      	ldr	r2, [pc, #216]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b0c:	f043 0308 	orr.w	r3, r3, #8
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	4b34      	ldr	r3, [pc, #208]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	4931      	ldr	r1, [pc, #196]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b24:	4b2f      	ldr	r3, [pc, #188]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	492c      	ldr	r1, [pc, #176]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	604b      	str	r3, [r1, #4]
 8002b38:	e01a      	b.n	8002b70 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a29      	ldr	r2, [pc, #164]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b46:	f7fe fd3b 	bl	80015c0 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b4e:	f7fe fd37 	bl	80015c0 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e2dd      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b60:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1f0      	bne.n	8002b4e <HAL_RCC_OscConfig+0x1da>
 8002b6c:	e000      	b.n	8002b70 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b6e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d074      	beq.n	8002c66 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	d005      	beq.n	8002b8e <HAL_RCC_OscConfig+0x21a>
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	2b0c      	cmp	r3, #12
 8002b86:	d10e      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d10b      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8e:	4b15      	ldr	r3, [pc, #84]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d064      	beq.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d160      	bne.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e2ba      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bae:	d106      	bne.n	8002bbe <HAL_RCC_OscConfig+0x24a>
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	e026      	b.n	8002c0c <HAL_RCC_OscConfig+0x298>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bc6:	d115      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x280>
 8002bc8:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a05      	ldr	r2, [pc, #20]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bd2:	6013      	str	r3, [r2, #0]
 8002bd4:	4b03      	ldr	r3, [pc, #12]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a02      	ldr	r2, [pc, #8]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bde:	6013      	str	r3, [r2, #0]
 8002be0:	e014      	b.n	8002c0c <HAL_RCC_OscConfig+0x298>
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	08009ee8 	.word	0x08009ee8
 8002bec:	20000000 	.word	0x20000000
 8002bf0:	20000004 	.word	0x20000004
 8002bf4:	4ba0      	ldr	r3, [pc, #640]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a9f      	ldr	r2, [pc, #636]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	4b9d      	ldr	r3, [pc, #628]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a9c      	ldr	r2, [pc, #624]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d013      	beq.n	8002c3c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7fe fcd4 	bl	80015c0 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c1c:	f7fe fcd0 	bl	80015c0 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b64      	cmp	r3, #100	@ 0x64
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e276      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c2e:	4b92      	ldr	r3, [pc, #584]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCC_OscConfig+0x2a8>
 8002c3a:	e014      	b.n	8002c66 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3c:	f7fe fcc0 	bl	80015c0 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c44:	f7fe fcbc 	bl	80015c0 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b64      	cmp	r3, #100	@ 0x64
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e262      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c56:	4b88      	ldr	r3, [pc, #544]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x2d0>
 8002c62:	e000      	b.n	8002c66 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d060      	beq.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d005      	beq.n	8002c84 <HAL_RCC_OscConfig+0x310>
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2b0c      	cmp	r3, #12
 8002c7c:	d119      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d116      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c84:	4b7c      	ldr	r3, [pc, #496]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d005      	beq.n	8002c9c <HAL_RCC_OscConfig+0x328>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e23f      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c9c:	4b76      	ldr	r3, [pc, #472]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	061b      	lsls	r3, r3, #24
 8002caa:	4973      	ldr	r1, [pc, #460]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cb0:	e040      	b.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d023      	beq.n	8002d02 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cba:	4b6f      	ldr	r3, [pc, #444]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc6:	f7fe fc7b 	bl	80015c0 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cce:	f7fe fc77 	bl	80015c0 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e21d      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ce0:	4b65      	ldr	r3, [pc, #404]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f0      	beq.n	8002cce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cec:	4b62      	ldr	r3, [pc, #392]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	061b      	lsls	r3, r3, #24
 8002cfa:	495f      	ldr	r1, [pc, #380]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]
 8002d00:	e018      	b.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d02:	4b5d      	ldr	r3, [pc, #372]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a5c      	ldr	r2, [pc, #368]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0e:	f7fe fc57 	bl	80015c0 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d16:	f7fe fc53 	bl	80015c0 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e1f9      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d28:	4b53      	ldr	r3, [pc, #332]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f0      	bne.n	8002d16 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d03c      	beq.n	8002dba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d01c      	beq.n	8002d82 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d48:	4b4b      	ldr	r3, [pc, #300]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d4e:	4a4a      	ldr	r2, [pc, #296]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fe fc32 	bl	80015c0 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d60:	f7fe fc2e 	bl	80015c0 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e1d4      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d72:	4b41      	ldr	r3, [pc, #260]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0ef      	beq.n	8002d60 <HAL_RCC_OscConfig+0x3ec>
 8002d80:	e01b      	b.n	8002dba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d82:	4b3d      	ldr	r3, [pc, #244]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d88:	4a3b      	ldr	r2, [pc, #236]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d8a:	f023 0301 	bic.w	r3, r3, #1
 8002d8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d92:	f7fe fc15 	bl	80015c0 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9a:	f7fe fc11 	bl	80015c0 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e1b7      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dac:	4b32      	ldr	r3, [pc, #200]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1ef      	bne.n	8002d9a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 80a6 	beq.w	8002f14 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10d      	bne.n	8002df4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	4b27      	ldr	r3, [pc, #156]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ddc:	4a26      	ldr	r2, [pc, #152]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002de4:	4b24      	ldr	r3, [pc, #144]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002df0:	2301      	movs	r3, #1
 8002df2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002df4:	4b21      	ldr	r3, [pc, #132]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d118      	bne.n	8002e32 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e00:	4b1e      	ldr	r3, [pc, #120]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a1d      	ldr	r2, [pc, #116]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e0c:	f7fe fbd8 	bl	80015c0 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e14:	f7fe fbd4 	bl	80015c0 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e17a      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e26:	4b15      	ldr	r3, [pc, #84]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d0f0      	beq.n	8002e14 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d108      	bne.n	8002e4c <HAL_RCC_OscConfig+0x4d8>
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e40:	4a0d      	ldr	r2, [pc, #52]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e4a:	e029      	b.n	8002ea0 <HAL_RCC_OscConfig+0x52c>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b05      	cmp	r3, #5
 8002e52:	d115      	bne.n	8002e80 <HAL_RCC_OscConfig+0x50c>
 8002e54:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e5a:	4a07      	ldr	r2, [pc, #28]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e5c:	f043 0304 	orr.w	r3, r3, #4
 8002e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6a:	4a03      	ldr	r2, [pc, #12]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e74:	e014      	b.n	8002ea0 <HAL_RCC_OscConfig+0x52c>
 8002e76:	bf00      	nop
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40007000 	.word	0x40007000
 8002e80:	4b9c      	ldr	r3, [pc, #624]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e86:	4a9b      	ldr	r2, [pc, #620]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e88:	f023 0301 	bic.w	r3, r3, #1
 8002e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e90:	4b98      	ldr	r3, [pc, #608]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e96:	4a97      	ldr	r2, [pc, #604]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e98:	f023 0304 	bic.w	r3, r3, #4
 8002e9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d016      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea8:	f7fe fb8a 	bl	80015c0 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb0:	f7fe fb86 	bl	80015c0 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e12a      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ec6:	4b8b      	ldr	r3, [pc, #556]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0ed      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x53c>
 8002ed4:	e015      	b.n	8002f02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed6:	f7fe fb73 	bl	80015c0 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002edc:	e00a      	b.n	8002ef4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ede:	f7fe fb6f 	bl	80015c0 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e113      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ef4:	4b7f      	ldr	r3, [pc, #508]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1ed      	bne.n	8002ede <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f02:	7ffb      	ldrb	r3, [r7, #31]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d105      	bne.n	8002f14 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f08:	4b7a      	ldr	r3, [pc, #488]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	4a79      	ldr	r2, [pc, #484]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002f0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f12:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 80fe 	beq.w	800311a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	f040 80d0 	bne.w	80030c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f28:	4b72      	ldr	r3, [pc, #456]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f003 0203 	and.w	r2, r3, #3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d130      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	3b01      	subs	r3, #1
 8002f48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d127      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f58:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d11f      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f68:	2a07      	cmp	r2, #7
 8002f6a:	bf14      	ite	ne
 8002f6c:	2201      	movne	r2, #1
 8002f6e:	2200      	moveq	r2, #0
 8002f70:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d113      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f80:	085b      	lsrs	r3, r3, #1
 8002f82:	3b01      	subs	r3, #1
 8002f84:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d109      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f94:	085b      	lsrs	r3, r3, #1
 8002f96:	3b01      	subs	r3, #1
 8002f98:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d06e      	beq.n	800307c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	2b0c      	cmp	r3, #12
 8002fa2:	d069      	beq.n	8003078 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fa4:	4b53      	ldr	r3, [pc, #332]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002fb0:	4b50      	ldr	r3, [pc, #320]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0ad      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fc0:	4b4c      	ldr	r3, [pc, #304]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a4b      	ldr	r2, [pc, #300]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fcc:	f7fe faf8 	bl	80015c0 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd4:	f7fe faf4 	bl	80015c0 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e09a      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fe6:	4b43      	ldr	r3, [pc, #268]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1f0      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ff2:	4b40      	ldr	r3, [pc, #256]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	4b40      	ldr	r3, [pc, #256]	@ (80030f8 <HAL_RCC_OscConfig+0x784>)
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003002:	3a01      	subs	r2, #1
 8003004:	0112      	lsls	r2, r2, #4
 8003006:	4311      	orrs	r1, r2
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800300c:	0212      	lsls	r2, r2, #8
 800300e:	4311      	orrs	r1, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003014:	0852      	lsrs	r2, r2, #1
 8003016:	3a01      	subs	r2, #1
 8003018:	0552      	lsls	r2, r2, #21
 800301a:	4311      	orrs	r1, r2
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003020:	0852      	lsrs	r2, r2, #1
 8003022:	3a01      	subs	r2, #1
 8003024:	0652      	lsls	r2, r2, #25
 8003026:	4311      	orrs	r1, r2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800302c:	0912      	lsrs	r2, r2, #4
 800302e:	0452      	lsls	r2, r2, #17
 8003030:	430a      	orrs	r2, r1
 8003032:	4930      	ldr	r1, [pc, #192]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8003034:	4313      	orrs	r3, r2
 8003036:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003038:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a2d      	ldr	r2, [pc, #180]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800303e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003042:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003044:	4b2b      	ldr	r3, [pc, #172]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	4a2a      	ldr	r2, [pc, #168]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800304a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003050:	f7fe fab6 	bl	80015c0 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003058:	f7fe fab2 	bl	80015c0 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e058      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800306a:	4b22      	ldr	r3, [pc, #136]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f0      	beq.n	8003058 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003076:	e050      	b.n	800311a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e04f      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307c:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d148      	bne.n	800311a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003088:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a19      	ldr	r2, [pc, #100]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800308e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003092:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003094:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4a16      	ldr	r2, [pc, #88]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800309a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800309e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030a0:	f7fe fa8e 	bl	80015c0 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a8:	f7fe fa8a 	bl	80015c0 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e030      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ba:	4b0e      	ldr	r3, [pc, #56]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x734>
 80030c6:	e028      	b.n	800311a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	2b0c      	cmp	r3, #12
 80030cc:	d023      	beq.n	8003116 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ce:	4b09      	ldr	r3, [pc, #36]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a08      	ldr	r2, [pc, #32]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 80030d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030da:	f7fe fa71 	bl	80015c0 <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030e0:	e00c      	b.n	80030fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e2:	f7fe fa6d 	bl	80015c0 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d905      	bls.n	80030fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e013      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
 80030f4:	40021000 	.word	0x40021000
 80030f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <HAL_RCC_OscConfig+0x7b0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1ec      	bne.n	80030e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003108:	4b06      	ldr	r3, [pc, #24]	@ (8003124 <HAL_RCC_OscConfig+0x7b0>)
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	4905      	ldr	r1, [pc, #20]	@ (8003124 <HAL_RCC_OscConfig+0x7b0>)
 800310e:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <HAL_RCC_OscConfig+0x7b4>)
 8003110:	4013      	ands	r3, r2
 8003112:	60cb      	str	r3, [r1, #12]
 8003114:	e001      	b.n	800311a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3720      	adds	r7, #32
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000
 8003128:	feeefffc 	.word	0xfeeefffc

0800312c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0e7      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003140:	4b75      	ldr	r3, [pc, #468]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d910      	bls.n	8003170 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314e:	4b72      	ldr	r3, [pc, #456]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 0207 	bic.w	r2, r3, #7
 8003156:	4970      	ldr	r1, [pc, #448]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	4b6e      	ldr	r3, [pc, #440]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0cf      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d010      	beq.n	800319e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	4b66      	ldr	r3, [pc, #408]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003188:	429a      	cmp	r2, r3
 800318a:	d908      	bls.n	800319e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800318c:	4b63      	ldr	r3, [pc, #396]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	4960      	ldr	r1, [pc, #384]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800319a:	4313      	orrs	r3, r2
 800319c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d04c      	beq.n	8003244 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d107      	bne.n	80031c2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b2:	4b5a      	ldr	r3, [pc, #360]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d121      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0a6      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d107      	bne.n	80031da <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ca:	4b54      	ldr	r3, [pc, #336]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d115      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e09a      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d107      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031e2:	4b4e      	ldr	r3, [pc, #312]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e08e      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f2:	4b4a      	ldr	r3, [pc, #296]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e086      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003202:	4b46      	ldr	r3, [pc, #280]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f023 0203 	bic.w	r2, r3, #3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	4943      	ldr	r1, [pc, #268]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003210:	4313      	orrs	r3, r2
 8003212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003214:	f7fe f9d4 	bl	80015c0 <HAL_GetTick>
 8003218:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321a:	e00a      	b.n	8003232 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800321c:	f7fe f9d0 	bl	80015c0 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800322a:	4293      	cmp	r3, r2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e06e      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003232:	4b3a      	ldr	r3, [pc, #232]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 020c 	and.w	r2, r3, #12
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	429a      	cmp	r2, r3
 8003242:	d1eb      	bne.n	800321c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d010      	beq.n	8003272 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	4b31      	ldr	r3, [pc, #196]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800325c:	429a      	cmp	r2, r3
 800325e:	d208      	bcs.n	8003272 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003260:	4b2e      	ldr	r3, [pc, #184]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	492b      	ldr	r1, [pc, #172]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800326e:	4313      	orrs	r3, r2
 8003270:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003272:	4b29      	ldr	r3, [pc, #164]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d210      	bcs.n	80032a2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003280:	4b25      	ldr	r3, [pc, #148]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f023 0207 	bic.w	r2, r3, #7
 8003288:	4923      	ldr	r1, [pc, #140]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	4313      	orrs	r3, r2
 800328e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003290:	4b21      	ldr	r3, [pc, #132]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d001      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e036      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d008      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032ae:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	4918      	ldr	r1, [pc, #96]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d009      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032cc:	4b13      	ldr	r3, [pc, #76]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	4910      	ldr	r1, [pc, #64]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032e0:	f000 f824 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032e4:	4602      	mov	r2, r0
 80032e6:	4b0d      	ldr	r3, [pc, #52]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	091b      	lsrs	r3, r3, #4
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	490b      	ldr	r1, [pc, #44]	@ (8003320 <HAL_RCC_ClockConfig+0x1f4>)
 80032f2:	5ccb      	ldrb	r3, [r1, r3]
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	fa22 f303 	lsr.w	r3, r2, r3
 80032fc:	4a09      	ldr	r2, [pc, #36]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80032fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003300:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <HAL_RCC_ClockConfig+0x1fc>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f7fd fee7 	bl	80010d8 <HAL_InitTick>
 800330a:	4603      	mov	r3, r0
 800330c:	72fb      	strb	r3, [r7, #11]

  return status;
 800330e:	7afb      	ldrb	r3, [r7, #11]
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40022000 	.word	0x40022000
 800331c:	40021000 	.word	0x40021000
 8003320:	08009ee8 	.word	0x08009ee8
 8003324:	20000000 	.word	0x20000000
 8003328:	20000004 	.word	0x20000004

0800332c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b480      	push	{r7}
 800332e:	b089      	sub	sp, #36	@ 0x24
 8003330:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	2300      	movs	r3, #0
 8003338:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800333a:	4b3e      	ldr	r3, [pc, #248]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003344:	4b3b      	ldr	r3, [pc, #236]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_RCC_GetSysClockFreq+0x34>
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2b0c      	cmp	r3, #12
 8003358:	d121      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d11e      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003360:	4b34      	ldr	r3, [pc, #208]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800336c:	4b31      	ldr	r3, [pc, #196]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800336e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	e005      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800337c:	4b2d      	ldr	r3, [pc, #180]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003388:	4a2b      	ldr	r2, [pc, #172]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x10c>)
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003390:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10d      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800339c:	e00a      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d102      	bne.n	80033aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033a4:	4b25      	ldr	r3, [pc, #148]	@ (800343c <HAL_RCC_GetSysClockFreq+0x110>)
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	e004      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033b0:	4b23      	ldr	r3, [pc, #140]	@ (8003440 <HAL_RCC_GetSysClockFreq+0x114>)
 80033b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2b0c      	cmp	r3, #12
 80033b8:	d134      	bne.n	8003424 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d003      	beq.n	80033d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d003      	beq.n	80033d8 <HAL_RCC_GetSysClockFreq+0xac>
 80033d0:	e005      	b.n	80033de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033d2:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <HAL_RCC_GetSysClockFreq+0x110>)
 80033d4:	617b      	str	r3, [r7, #20]
      break;
 80033d6:	e005      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033d8:	4b19      	ldr	r3, [pc, #100]	@ (8003440 <HAL_RCC_GetSysClockFreq+0x114>)
 80033da:	617b      	str	r3, [r7, #20]
      break;
 80033dc:	e002      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	617b      	str	r3, [r7, #20]
      break;
 80033e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033e4:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	3301      	adds	r3, #1
 80033f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033f2:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	fb03 f202 	mul.w	r2, r3, r2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800340a:	4b0a      	ldr	r3, [pc, #40]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	0e5b      	lsrs	r3, r3, #25
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	3301      	adds	r3, #1
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003422:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003424:	69bb      	ldr	r3, [r7, #24]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3724      	adds	r7, #36	@ 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	08009f00 	.word	0x08009f00
 800343c:	00f42400 	.word	0x00f42400
 8003440:	007a1200 	.word	0x007a1200

08003444 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003448:	4b03      	ldr	r3, [pc, #12]	@ (8003458 <HAL_RCC_GetHCLKFreq+0x14>)
 800344a:	681b      	ldr	r3, [r3, #0]
}
 800344c:	4618      	mov	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	20000000 	.word	0x20000000

0800345c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003460:	f7ff fff0 	bl	8003444 <HAL_RCC_GetHCLKFreq>
 8003464:	4602      	mov	r2, r0
 8003466:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	4904      	ldr	r1, [pc, #16]	@ (8003484 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003472:	5ccb      	ldrb	r3, [r1, r3]
 8003474:	f003 031f 	and.w	r3, r3, #31
 8003478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800347c:	4618      	mov	r0, r3
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40021000 	.word	0x40021000
 8003484:	08009ef8 	.word	0x08009ef8

08003488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800348c:	f7ff ffda 	bl	8003444 <HAL_RCC_GetHCLKFreq>
 8003490:	4602      	mov	r2, r0
 8003492:	4b06      	ldr	r3, [pc, #24]	@ (80034ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	0adb      	lsrs	r3, r3, #11
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	4904      	ldr	r1, [pc, #16]	@ (80034b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800349e:	5ccb      	ldrb	r3, [r1, r3]
 80034a0:	f003 031f 	and.w	r3, r3, #31
 80034a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40021000 	.word	0x40021000
 80034b0:	08009ef8 	.word	0x08009ef8

080034b4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	220f      	movs	r2, #15
 80034c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80034c4:	4b12      	ldr	r3, [pc, #72]	@ (8003510 <HAL_RCC_GetClockConfig+0x5c>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 0203 	and.w	r2, r3, #3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80034d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003510 <HAL_RCC_GetClockConfig+0x5c>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80034dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003510 <HAL_RCC_GetClockConfig+0x5c>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80034e8:	4b09      	ldr	r3, [pc, #36]	@ (8003510 <HAL_RCC_GetClockConfig+0x5c>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	08db      	lsrs	r3, r3, #3
 80034ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80034f6:	4b07      	ldr	r3, [pc, #28]	@ (8003514 <HAL_RCC_GetClockConfig+0x60>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0207 	and.w	r2, r3, #7
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	601a      	str	r2, [r3, #0]
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40021000 	.word	0x40021000
 8003514:	40022000 	.word	0x40022000

08003518 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003520:	2300      	movs	r3, #0
 8003522:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003524:	4b2a      	ldr	r3, [pc, #168]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d003      	beq.n	8003538 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003530:	f7ff f9bc 	bl	80028ac <HAL_PWREx_GetVoltageRange>
 8003534:	6178      	str	r0, [r7, #20]
 8003536:	e014      	b.n	8003562 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003538:	4b25      	ldr	r3, [pc, #148]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800353a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353c:	4a24      	ldr	r2, [pc, #144]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800353e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003542:	6593      	str	r3, [r2, #88]	@ 0x58
 8003544:	4b22      	ldr	r3, [pc, #136]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003550:	f7ff f9ac 	bl	80028ac <HAL_PWREx_GetVoltageRange>
 8003554:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003556:	4b1e      	ldr	r3, [pc, #120]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355a:	4a1d      	ldr	r2, [pc, #116]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800355c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003560:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003568:	d10b      	bne.n	8003582 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b80      	cmp	r3, #128	@ 0x80
 800356e:	d919      	bls.n	80035a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2ba0      	cmp	r3, #160	@ 0xa0
 8003574:	d902      	bls.n	800357c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003576:	2302      	movs	r3, #2
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	e013      	b.n	80035a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800357c:	2301      	movs	r3, #1
 800357e:	613b      	str	r3, [r7, #16]
 8003580:	e010      	b.n	80035a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b80      	cmp	r3, #128	@ 0x80
 8003586:	d902      	bls.n	800358e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003588:	2303      	movs	r3, #3
 800358a:	613b      	str	r3, [r7, #16]
 800358c:	e00a      	b.n	80035a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b80      	cmp	r3, #128	@ 0x80
 8003592:	d102      	bne.n	800359a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003594:	2302      	movs	r3, #2
 8003596:	613b      	str	r3, [r7, #16]
 8003598:	e004      	b.n	80035a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b70      	cmp	r3, #112	@ 0x70
 800359e:	d101      	bne.n	80035a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035a0:	2301      	movs	r3, #1
 80035a2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035a4:	4b0b      	ldr	r3, [pc, #44]	@ (80035d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f023 0207 	bic.w	r2, r3, #7
 80035ac:	4909      	ldr	r1, [pc, #36]	@ (80035d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035b4:	4b07      	ldr	r3, [pc, #28]	@ (80035d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d001      	beq.n	80035c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e000      	b.n	80035c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3718      	adds	r7, #24
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40021000 	.word	0x40021000
 80035d4:	40022000 	.word	0x40022000

080035d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035e0:	2300      	movs	r3, #0
 80035e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035e4:	2300      	movs	r3, #0
 80035e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d041      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035f8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80035fc:	d02a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80035fe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003602:	d824      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003604:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003608:	d008      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800360a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800360e:	d81e      	bhi.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003614:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003618:	d010      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800361a:	e018      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800361c:	4b86      	ldr	r3, [pc, #536]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	4a85      	ldr	r2, [pc, #532]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003626:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003628:	e015      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3304      	adds	r3, #4
 800362e:	2100      	movs	r1, #0
 8003630:	4618      	mov	r0, r3
 8003632:	f001 f81f 	bl	8004674 <RCCEx_PLLSAI1_Config>
 8003636:	4603      	mov	r3, r0
 8003638:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800363a:	e00c      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	3320      	adds	r3, #32
 8003640:	2100      	movs	r1, #0
 8003642:	4618      	mov	r0, r3
 8003644:	f001 f90a 	bl	800485c <RCCEx_PLLSAI2_Config>
 8003648:	4603      	mov	r3, r0
 800364a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800364c:	e003      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	74fb      	strb	r3, [r7, #19]
      break;
 8003652:	e000      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003654:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003656:	7cfb      	ldrb	r3, [r7, #19]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800365c:	4b76      	ldr	r3, [pc, #472]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003662:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800366a:	4973      	ldr	r1, [pc, #460]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003672:	e001      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003674:	7cfb      	ldrb	r3, [r7, #19]
 8003676:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d041      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003688:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800368c:	d02a      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800368e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003692:	d824      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003694:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003698:	d008      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800369a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800369e:	d81e      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80036a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036a8:	d010      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036aa:	e018      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036ac:	4b62      	ldr	r3, [pc, #392]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	4a61      	ldr	r2, [pc, #388]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036b8:	e015      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3304      	adds	r3, #4
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 ffd7 	bl	8004674 <RCCEx_PLLSAI1_Config>
 80036c6:	4603      	mov	r3, r0
 80036c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036ca:	e00c      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3320      	adds	r3, #32
 80036d0:	2100      	movs	r1, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f001 f8c2 	bl	800485c <RCCEx_PLLSAI2_Config>
 80036d8:	4603      	mov	r3, r0
 80036da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036dc:	e003      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	74fb      	strb	r3, [r7, #19]
      break;
 80036e2:	e000      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80036e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036e6:	7cfb      	ldrb	r3, [r7, #19]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10b      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80036ec:	4b52      	ldr	r3, [pc, #328]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036fa:	494f      	ldr	r1, [pc, #316]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003702:	e001      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003704:	7cfb      	ldrb	r3, [r7, #19]
 8003706:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80a0 	beq.w	8003856 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003716:	2300      	movs	r3, #0
 8003718:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800371a:	4b47      	ldr	r3, [pc, #284]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800371c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800372a:	2300      	movs	r3, #0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00d      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003730:	4b41      	ldr	r3, [pc, #260]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003734:	4a40      	ldr	r2, [pc, #256]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800373a:	6593      	str	r3, [r2, #88]	@ 0x58
 800373c:	4b3e      	ldr	r3, [pc, #248]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800373e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003744:	60bb      	str	r3, [r7, #8]
 8003746:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003748:	2301      	movs	r3, #1
 800374a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800374c:	4b3b      	ldr	r3, [pc, #236]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a3a      	ldr	r2, [pc, #232]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003752:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003756:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003758:	f7fd ff32 	bl	80015c0 <HAL_GetTick>
 800375c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800375e:	e009      	b.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003760:	f7fd ff2e 	bl	80015c0 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d902      	bls.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	74fb      	strb	r3, [r7, #19]
        break;
 8003772:	e005      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003774:	4b31      	ldr	r3, [pc, #196]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0ef      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003780:	7cfb      	ldrb	r3, [r7, #19]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d15c      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003786:	4b2c      	ldr	r3, [pc, #176]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003790:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d01f      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d019      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037a4:	4b24      	ldr	r3, [pc, #144]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037b0:	4b21      	ldr	r3, [pc, #132]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b6:	4a20      	ldr	r2, [pc, #128]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80037d0:	4a19      	ldr	r2, [pc, #100]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d016      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e2:	f7fd feed 	bl	80015c0 <HAL_GetTick>
 80037e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037e8:	e00b      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	f7fd fee9 	bl	80015c0 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d902      	bls.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	74fb      	strb	r3, [r7, #19]
            break;
 8003800:	e006      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003802:	4b0d      	ldr	r3, [pc, #52]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003808:	f003 0302 	and.w	r3, r3, #2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0ec      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003810:	7cfb      	ldrb	r3, [r7, #19]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10c      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003816:	4b08      	ldr	r3, [pc, #32]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003826:	4904      	ldr	r1, [pc, #16]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800382e:	e009      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003830:	7cfb      	ldrb	r3, [r7, #19]
 8003832:	74bb      	strb	r3, [r7, #18]
 8003834:	e006      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003836:	bf00      	nop
 8003838:	40021000 	.word	0x40021000
 800383c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003844:	7c7b      	ldrb	r3, [r7, #17]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d105      	bne.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800384a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384e:	4a9d      	ldr	r2, [pc, #628]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003850:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003854:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003862:	4b98      	ldr	r3, [pc, #608]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003868:	f023 0203 	bic.w	r2, r3, #3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003870:	4994      	ldr	r1, [pc, #592]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003872:	4313      	orrs	r3, r2
 8003874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00a      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003884:	4b8f      	ldr	r3, [pc, #572]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	f023 020c 	bic.w	r2, r3, #12
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003892:	498c      	ldr	r1, [pc, #560]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003894:	4313      	orrs	r3, r2
 8003896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038a6:	4b87      	ldr	r3, [pc, #540]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	4983      	ldr	r1, [pc, #524]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0308 	and.w	r3, r3, #8
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038c8:	4b7e      	ldr	r3, [pc, #504]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d6:	497b      	ldr	r1, [pc, #492]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0310 	and.w	r3, r3, #16
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038ea:	4b76      	ldr	r3, [pc, #472]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f8:	4972      	ldr	r1, [pc, #456]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800390c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800391a:	496a      	ldr	r1, [pc, #424]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800392e:	4b65      	ldr	r3, [pc, #404]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003934:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393c:	4961      	ldr	r1, [pc, #388]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00a      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003950:	4b5c      	ldr	r3, [pc, #368]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003956:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395e:	4959      	ldr	r1, [pc, #356]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003972:	4b54      	ldr	r3, [pc, #336]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003978:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003980:	4950      	ldr	r1, [pc, #320]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003994:	4b4b      	ldr	r3, [pc, #300]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a2:	4948      	ldr	r1, [pc, #288]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039b6:	4b43      	ldr	r3, [pc, #268]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c4:	493f      	ldr	r1, [pc, #252]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d028      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039d8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039e6:	4937      	ldr	r1, [pc, #220]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039f6:	d106      	bne.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039f8:	4b32      	ldr	r3, [pc, #200]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4a31      	ldr	r2, [pc, #196]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a02:	60d3      	str	r3, [r2, #12]
 8003a04:	e011      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a0e:	d10c      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3304      	adds	r3, #4
 8003a14:	2101      	movs	r1, #1
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fe2c 	bl	8004674 <RCCEx_PLLSAI1_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a20:	7cfb      	ldrb	r3, [r7, #19]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a26:	7cfb      	ldrb	r3, [r7, #19]
 8003a28:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d028      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a36:	4b23      	ldr	r3, [pc, #140]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a44:	491f      	ldr	r1, [pc, #124]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a54:	d106      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a56:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a60:	60d3      	str	r3, [r2, #12]
 8003a62:	e011      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a6c:	d10c      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3304      	adds	r3, #4
 8003a72:	2101      	movs	r1, #1
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fdfd 	bl	8004674 <RCCEx_PLLSAI1_Config>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003a84:	7cfb      	ldrb	r3, [r7, #19]
 8003a86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d02b      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a94:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa2:	4908      	ldr	r1, [pc, #32]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ab2:	d109      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ab4:	4b03      	ldr	r3, [pc, #12]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	4a02      	ldr	r2, [pc, #8]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003abe:	60d3      	str	r3, [r2, #12]
 8003ac0:	e014      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ac2:	bf00      	nop
 8003ac4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003acc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 fdcb 	bl	8004674 <RCCEx_PLLSAI1_Config>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ae2:	7cfb      	ldrb	r3, [r7, #19]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003ae8:	7cfb      	ldrb	r3, [r7, #19]
 8003aea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d02f      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003af8:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b06:	4928      	ldr	r1, [pc, #160]	@ (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b16:	d10d      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3304      	adds	r3, #4
 8003b1c:	2102      	movs	r1, #2
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f000 fda8 	bl	8004674 <RCCEx_PLLSAI1_Config>
 8003b24:	4603      	mov	r3, r0
 8003b26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b28:	7cfb      	ldrb	r3, [r7, #19]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d014      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b2e:	7cfb      	ldrb	r3, [r7, #19]
 8003b30:	74bb      	strb	r3, [r7, #18]
 8003b32:	e011      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b3c:	d10c      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3320      	adds	r3, #32
 8003b42:	2102      	movs	r1, #2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fe89 	bl	800485c <RCCEx_PLLSAI2_Config>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b54:	7cfb      	ldrb	r3, [r7, #19]
 8003b56:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00a      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b64:	4b10      	ldr	r3, [pc, #64]	@ (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b6a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b72:	490d      	ldr	r1, [pc, #52]	@ (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00b      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b86:	4b08      	ldr	r3, [pc, #32]	@ (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b96:	4904      	ldr	r1, [pc, #16]	@ (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b9e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40021000 	.word	0x40021000

08003bac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bbe:	d13d      	bne.n	8003c3c <HAL_RCCEx_GetPeriphCLKFreq+0x90>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003bc0:	4bb2      	ldr	r3, [pc, #712]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bca:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bd2:	d027      	beq.n	8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bda:	f200 8538 	bhi.w	800464e <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003be4:	d005      	beq.n	8003bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bec:	d00d      	beq.n	8003c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003bee:	f000 bd2e 	b.w	800464e <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003bf2:	4ba6      	ldr	r3, [pc, #664]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	f040 8528 	bne.w	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
        frequency = LSE_VALUE;
 8003c02:	2320      	movs	r3, #32
 8003c04:	61fb      	str	r3, [r7, #28]
      break;
 8003c06:	f000 bd24 	b.w	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003c0a:	4ba0      	ldr	r3, [pc, #640]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	f040 851e 	bne.w	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = LSI_VALUE;
 8003c1a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003c1e:	61fb      	str	r3, [r7, #28]
      break;
 8003c20:	f000 bd19 	b.w	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003c24:	4b99      	ldr	r3, [pc, #612]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c30:	f040 8513 	bne.w	800465a <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
        frequency = HSE_VALUE / 32U;
 8003c34:	4b96      	ldr	r3, [pc, #600]	@ (8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003c36:	61fb      	str	r3, [r7, #28]
      break;
 8003c38:	f000 bd0f 	b.w	800465a <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c3c:	4b93      	ldr	r3, [pc, #588]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2b03      	cmp	r3, #3
 8003c4a:	d036      	beq.n	8003cba <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2b03      	cmp	r3, #3
 8003c50:	d840      	bhi.n	8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d003      	beq.n	8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d020      	beq.n	8003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8003c5e:	e039      	b.n	8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003c60:	4b8a      	ldr	r3, [pc, #552]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d116      	bne.n	8003c9a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003c6c:	4b87      	ldr	r3, [pc, #540]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d005      	beq.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8003c78:	4b84      	ldr	r3, [pc, #528]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	091b      	lsrs	r3, r3, #4
 8003c7e:	f003 030f 	and.w	r3, r3, #15
 8003c82:	e005      	b.n	8003c90 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8003c84:	4b81      	ldr	r3, [pc, #516]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c8a:	0a1b      	lsrs	r3, r3, #8
 8003c8c:	f003 030f 	and.w	r3, r3, #15
 8003c90:	4a80      	ldr	r2, [pc, #512]	@ (8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c96:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003c98:	e01f      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        pllvco = 0U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61bb      	str	r3, [r7, #24]
      break;
 8003c9e:	e01c      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ca0:	4b7a      	ldr	r3, [pc, #488]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cac:	d102      	bne.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
      {
        pllvco = HSI_VALUE;
 8003cae:	4b7a      	ldr	r3, [pc, #488]	@ (8003e98 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8003cb0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003cb2:	e012      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        pllvco = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	61bb      	str	r3, [r7, #24]
      break;
 8003cb8:	e00f      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003cba:	4b74      	ldr	r3, [pc, #464]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cc6:	d102      	bne.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      {
        pllvco = HSE_VALUE;
 8003cc8:	4b74      	ldr	r3, [pc, #464]	@ (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003cca:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003ccc:	e005      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        pllvco = 0U;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	61bb      	str	r3, [r7, #24]
      break;
 8003cd2:	e002      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    default:
      /* No source */
      pllvco = 0U;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	61bb      	str	r3, [r7, #24]
      break;
 8003cd8:	bf00      	nop
    }

    switch(PeriphClk)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ce0:	f000 80de 	beq.w	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003cea:	f200 84b8 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cf4:	f000 80d4 	beq.w	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cfe:	f200 84ae 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d08:	f000 8358 	beq.w	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d12:	f200 84a4 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d1c:	f000 8475 	beq.w	800460a <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d26:	f200 849a 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d30:	f000 82c7 	beq.w	80042c2 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d3a:	f200 8490 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d44:	f000 80ac 	beq.w	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d4e:	f200 8486 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d58:	f000 8090 	beq.w	8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d62:	f200 847c 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d6c:	d07f      	beq.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d74:	f200 8473 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7e:	f000 83fb 	beq.w	8004578 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d88:	f200 8469 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d92:	f000 83a8 	beq.w	80044e6 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d9c:	f200 845f 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003da6:	f000 8372 	beq.w	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db0:	f200 8455 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b80      	cmp	r3, #128	@ 0x80
 8003db8:	f000 833d 	beq.w	8004436 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b80      	cmp	r3, #128	@ 0x80
 8003dc0:	f200 844d 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	d84c      	bhi.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8446 	beq.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	2b1f      	cmp	r3, #31
 8003dd8:	f200 8441 	bhi.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
 8003ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003fcd 	.word	0x08003fcd
 8003de8:	08004039 	.word	0x08004039
 8003dec:	0800465f 	.word	0x0800465f
 8003df0:	080040c9 	.word	0x080040c9
 8003df4:	0800465f 	.word	0x0800465f
 8003df8:	0800465f 	.word	0x0800465f
 8003dfc:	0800465f 	.word	0x0800465f
 8003e00:	0800414d 	.word	0x0800414d
 8003e04:	0800465f 	.word	0x0800465f
 8003e08:	0800465f 	.word	0x0800465f
 8003e0c:	0800465f 	.word	0x0800465f
 8003e10:	0800465f 	.word	0x0800465f
 8003e14:	0800465f 	.word	0x0800465f
 8003e18:	0800465f 	.word	0x0800465f
 8003e1c:	0800465f 	.word	0x0800465f
 8003e20:	080041c3 	.word	0x080041c3
 8003e24:	0800465f 	.word	0x0800465f
 8003e28:	0800465f 	.word	0x0800465f
 8003e2c:	0800465f 	.word	0x0800465f
 8003e30:	0800465f 	.word	0x0800465f
 8003e34:	0800465f 	.word	0x0800465f
 8003e38:	0800465f 	.word	0x0800465f
 8003e3c:	0800465f 	.word	0x0800465f
 8003e40:	0800465f 	.word	0x0800465f
 8003e44:	0800465f 	.word	0x0800465f
 8003e48:	0800465f 	.word	0x0800465f
 8003e4c:	0800465f 	.word	0x0800465f
 8003e50:	0800465f 	.word	0x0800465f
 8003e54:	0800465f 	.word	0x0800465f
 8003e58:	0800465f 	.word	0x0800465f
 8003e5c:	0800465f 	.word	0x0800465f
 8003e60:	08004243 	.word	0x08004243
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b40      	cmp	r3, #64	@ 0x40
 8003e68:	f000 82b9 	beq.w	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x832>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003e6c:	e3f7      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003e6e:	69b9      	ldr	r1, [r7, #24]
 8003e70:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003e74:	f000 fdd0 	bl	8004a18 <RCCEx_GetSAIxPeriphCLKFreq>
 8003e78:	61f8      	str	r0, [r7, #28]
      break;
 8003e7a:	e3f1      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003e7c:	69b9      	ldr	r1, [r7, #24]
 8003e7e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003e82:	f000 fdc9 	bl	8004a18 <RCCEx_GetSAIxPeriphCLKFreq>
 8003e86:	61f8      	str	r0, [r7, #28]
      break;
 8003e88:	e3ea      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003e8a:	bf00      	nop
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	0003d090 	.word	0x0003d090
 8003e94:	08009f00 	.word	0x08009f00
 8003e98:	00f42400 	.word	0x00f42400
 8003e9c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003ea0:	4ba7      	ldr	r3, [pc, #668]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003eaa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003eb2:	d00c      	beq.n	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003eba:	d87f      	bhi.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ec2:	d04e      	beq.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003eca:	d01d      	beq.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003ecc:	e076      	b.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003ece:	4b9c      	ldr	r3, [pc, #624]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d172      	bne.n	8003fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003eda:	4b99      	ldr	r3, [pc, #612]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d005      	beq.n	8003ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003ee6:	4b96      	ldr	r3, [pc, #600]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	091b      	lsrs	r3, r3, #4
 8003eec:	f003 030f 	and.w	r3, r3, #15
 8003ef0:	e005      	b.n	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8003ef2:	4b93      	ldr	r3, [pc, #588]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ef8:	0a1b      	lsrs	r3, r3, #8
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	4a91      	ldr	r2, [pc, #580]	@ (8004144 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8003f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f04:	61fb      	str	r3, [r7, #28]
          break;
 8003f06:	e05b      	b.n	8003fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003f08:	4b8d      	ldr	r3, [pc, #564]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f14:	d156      	bne.n	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003f16:	4b8a      	ldr	r3, [pc, #552]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f22:	d14f      	bne.n	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003f24:	4b86      	ldr	r3, [pc, #536]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	0a1b      	lsrs	r3, r3, #8
 8003f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f2e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	fb03 f202 	mul.w	r2, r3, r2
 8003f38:	4b81      	ldr	r3, [pc, #516]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	091b      	lsrs	r3, r3, #4
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	3301      	adds	r3, #1
 8003f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f48:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003f4a:	4b7d      	ldr	r3, [pc, #500]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	0d5b      	lsrs	r3, r3, #21
 8003f50:	f003 0303 	and.w	r3, r3, #3
 8003f54:	3301      	adds	r3, #1
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f5e:	61fb      	str	r3, [r7, #28]
          break;
 8003f60:	e030      	b.n	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003f62:	4b77      	ldr	r3, [pc, #476]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f6e:	d12b      	bne.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003f70:	4b73      	ldr	r3, [pc, #460]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f7c:	d124      	bne.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003f7e:	4b70      	ldr	r3, [pc, #448]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	0a1b      	lsrs	r3, r3, #8
 8003f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f88:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	fb03 f202 	mul.w	r2, r3, r2
 8003f92:	4b6b      	ldr	r3, [pc, #428]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	091b      	lsrs	r3, r3, #4
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003fa4:	4b66      	ldr	r3, [pc, #408]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	0d5b      	lsrs	r3, r3, #21
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	3301      	adds	r3, #1
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb8:	61fb      	str	r3, [r7, #28]
          break;
 8003fba:	e005      	b.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8003fbc:	bf00      	nop
 8003fbe:	e34f      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8003fc0:	bf00      	nop
 8003fc2:	e34d      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8003fc4:	bf00      	nop
 8003fc6:	e34b      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8003fc8:	bf00      	nop
        break;
 8003fca:	e349      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003fcc:	4b5c      	ldr	r3, [pc, #368]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	d826      	bhi.n	800402c <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 8003fde:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8003fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fe4:	08003ff5 	.word	0x08003ff5
 8003fe8:	08003ffd 	.word	0x08003ffd
 8003fec:	08004005 	.word	0x08004005
 8003ff0:	08004019 	.word	0x08004019
          frequency = HAL_RCC_GetPCLK2Freq();
 8003ff4:	f7ff fa48 	bl	8003488 <HAL_RCC_GetPCLK2Freq>
 8003ff8:	61f8      	str	r0, [r7, #28]
          break;
 8003ffa:	e01c      	b.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ffc:	f7ff f996 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004000:	61f8      	str	r0, [r7, #28]
          break;
 8004002:	e018      	b.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004004:	4b4e      	ldr	r3, [pc, #312]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004010:	d10e      	bne.n	8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HSI_VALUE;
 8004012:	4b4d      	ldr	r3, [pc, #308]	@ (8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004014:	61fb      	str	r3, [r7, #28]
          break;
 8004016:	e00b      	b.n	8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004018:	4b49      	ldr	r3, [pc, #292]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800401a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b02      	cmp	r3, #2
 8004024:	d106      	bne.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
            frequency = LSE_VALUE;
 8004026:	2320      	movs	r3, #32
 8004028:	61fb      	str	r3, [r7, #28]
          break;
 800402a:	e003      	b.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
          break;
 800402c:	bf00      	nop
 800402e:	e317      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004030:	bf00      	nop
 8004032:	e315      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004034:	bf00      	nop
        break;
 8004036:	e313      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004038:	4b41      	ldr	r3, [pc, #260]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403e:	f003 030c 	and.w	r3, r3, #12
 8004042:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	2b0c      	cmp	r3, #12
 8004048:	d838      	bhi.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 800404a:	a201      	add	r2, pc, #4	@ (adr r2, 8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>)
 800404c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004050:	08004085 	.word	0x08004085
 8004054:	080040bd 	.word	0x080040bd
 8004058:	080040bd 	.word	0x080040bd
 800405c:	080040bd 	.word	0x080040bd
 8004060:	0800408d 	.word	0x0800408d
 8004064:	080040bd 	.word	0x080040bd
 8004068:	080040bd 	.word	0x080040bd
 800406c:	080040bd 	.word	0x080040bd
 8004070:	08004095 	.word	0x08004095
 8004074:	080040bd 	.word	0x080040bd
 8004078:	080040bd 	.word	0x080040bd
 800407c:	080040bd 	.word	0x080040bd
 8004080:	080040a9 	.word	0x080040a9
          frequency = HAL_RCC_GetPCLK1Freq();
 8004084:	f7ff f9ea 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8004088:	61f8      	str	r0, [r7, #28]
          break;
 800408a:	e01c      	b.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          frequency = HAL_RCC_GetSysClockFreq();
 800408c:	f7ff f94e 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004090:	61f8      	str	r0, [r7, #28]
          break;
 8004092:	e018      	b.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004094:	4b2a      	ldr	r3, [pc, #168]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800409c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040a0:	d10e      	bne.n	80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
            frequency = HSI_VALUE;
 80040a2:	4b29      	ldr	r3, [pc, #164]	@ (8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80040a4:	61fb      	str	r3, [r7, #28]
          break;
 80040a6:	e00b      	b.n	80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040a8:	4b25      	ldr	r3, [pc, #148]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d106      	bne.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
            frequency = LSE_VALUE;
 80040b6:	2320      	movs	r3, #32
 80040b8:	61fb      	str	r3, [r7, #28]
          break;
 80040ba:	e003      	b.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 80040bc:	bf00      	nop
 80040be:	e2cf      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80040c0:	bf00      	nop
 80040c2:	e2cd      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80040c4:	bf00      	nop
        break;
 80040c6:	e2cb      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80040ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80040d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	2b30      	cmp	r3, #48	@ 0x30
 80040d8:	d021      	beq.n	800411e <HAL_RCCEx_GetPeriphCLKFreq+0x572>
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	2b30      	cmp	r3, #48	@ 0x30
 80040de:	d828      	bhi.n	8004132 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	d011      	beq.n	800410a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	d822      	bhi.n	8004132 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	2b10      	cmp	r3, #16
 80040f6:	d004      	beq.n	8004102 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 80040f8:	e01b      	b.n	8004132 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040fa:	f7ff f9af 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 80040fe:	61f8      	str	r0, [r7, #28]
          break;
 8004100:	e01c      	b.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          frequency = HAL_RCC_GetSysClockFreq();
 8004102:	f7ff f913 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004106:	61f8      	str	r0, [r7, #28]
          break;
 8004108:	e018      	b.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800410a:	4b0d      	ldr	r3, [pc, #52]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004116:	d10e      	bne.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
            frequency = HSI_VALUE;
 8004118:	4b0b      	ldr	r3, [pc, #44]	@ (8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800411a:	61fb      	str	r3, [r7, #28]
          break;
 800411c:	e00b      	b.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800411e:	4b08      	ldr	r3, [pc, #32]	@ (8004140 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b02      	cmp	r3, #2
 800412a:	d106      	bne.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
            frequency = LSE_VALUE;
 800412c:	2320      	movs	r3, #32
 800412e:	61fb      	str	r3, [r7, #28]
          break;
 8004130:	e003      	b.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          break;
 8004132:	bf00      	nop
 8004134:	e294      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004136:	bf00      	nop
 8004138:	e292      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800413a:	bf00      	nop
        break;
 800413c:	e290      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800413e:	bf00      	nop
 8004140:	40021000 	.word	0x40021000
 8004144:	08009f00 	.word	0x08009f00
 8004148:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800414c:	4b99      	ldr	r3, [pc, #612]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800414e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004152:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004156:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	2bc0      	cmp	r3, #192	@ 0xc0
 800415c:	d021      	beq.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2bc0      	cmp	r3, #192	@ 0xc0
 8004162:	d828      	bhi.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	2b80      	cmp	r3, #128	@ 0x80
 8004168:	d011      	beq.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2b80      	cmp	r3, #128	@ 0x80
 800416e:	d822      	bhi.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	2b40      	cmp	r3, #64	@ 0x40
 800417a:	d004      	beq.n	8004186 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          break;
 800417c:	e01b      	b.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800417e:	f7ff f96d 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8004182:	61f8      	str	r0, [r7, #28]
          break;
 8004184:	e01c      	b.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetSysClockFreq();
 8004186:	f7ff f8d1 	bl	800332c <HAL_RCC_GetSysClockFreq>
 800418a:	61f8      	str	r0, [r7, #28]
          break;
 800418c:	e018      	b.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800418e:	4b89      	ldr	r3, [pc, #548]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419a:	d10e      	bne.n	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
            frequency = HSI_VALUE;
 800419c:	4b86      	ldr	r3, [pc, #536]	@ (80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800419e:	61fb      	str	r3, [r7, #28]
          break;
 80041a0:	e00b      	b.n	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041a2:	4b84      	ldr	r3, [pc, #528]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d106      	bne.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = LSE_VALUE;
 80041b0:	2320      	movs	r3, #32
 80041b2:	61fb      	str	r3, [r7, #28]
          break;
 80041b4:	e003      	b.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x612>
          break;
 80041b6:	bf00      	nop
 80041b8:	e252      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80041ba:	bf00      	nop
 80041bc:	e250      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80041be:	bf00      	nop
        break;
 80041c0:	e24e      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80041c2:	4b7c      	ldr	r3, [pc, #496]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041cc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041d4:	d025      	beq.n	8004222 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041dc:	d82b      	bhi.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041e4:	d013      	beq.n	800420e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ec:	d823      	bhi.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d004      	beq.n	80041fe <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041fa:	d004      	beq.n	8004206 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          break;
 80041fc:	e01b      	b.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041fe:	f7ff f92d 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8004202:	61f8      	str	r0, [r7, #28]
          break;
 8004204:	e01c      	b.n	8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
          frequency = HAL_RCC_GetSysClockFreq();
 8004206:	f7ff f891 	bl	800332c <HAL_RCC_GetSysClockFreq>
 800420a:	61f8      	str	r0, [r7, #28]
          break;
 800420c:	e018      	b.n	8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800420e:	4b69      	ldr	r3, [pc, #420]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421a:	d10e      	bne.n	800423a <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
            frequency = HSI_VALUE;
 800421c:	4b66      	ldr	r3, [pc, #408]	@ (80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800421e:	61fb      	str	r3, [r7, #28]
          break;
 8004220:	e00b      	b.n	800423a <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004222:	4b64      	ldr	r3, [pc, #400]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b02      	cmp	r3, #2
 800422e:	d106      	bne.n	800423e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            frequency = LSE_VALUE;
 8004230:	2320      	movs	r3, #32
 8004232:	61fb      	str	r3, [r7, #28]
          break;
 8004234:	e003      	b.n	800423e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          break;
 8004236:	bf00      	nop
 8004238:	e212      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800423a:	bf00      	nop
 800423c:	e210      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800423e:	bf00      	nop
        break;
 8004240:	e20e      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004242:	4b5c      	ldr	r3, [pc, #368]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004248:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800424c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004254:	d025      	beq.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800425c:	d82b      	bhi.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004264:	d013      	beq.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800426c:	d823      	bhi.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d004      	beq.n	800427e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800427a:	d004      	beq.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          break;
 800427c:	e01b      	b.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800427e:	f7ff f8ed 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8004282:	61f8      	str	r0, [r7, #28]
          break;
 8004284:	e01c      	b.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
          frequency = HAL_RCC_GetSysClockFreq();
 8004286:	f7ff f851 	bl	800332c <HAL_RCC_GetSysClockFreq>
 800428a:	61f8      	str	r0, [r7, #28]
          break;
 800428c:	e018      	b.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800428e:	4b49      	ldr	r3, [pc, #292]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004296:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800429a:	d10e      	bne.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
            frequency = HSI_VALUE;
 800429c:	4b46      	ldr	r3, [pc, #280]	@ (80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800429e:	61fb      	str	r3, [r7, #28]
          break;
 80042a0:	e00b      	b.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80042a2:	4b44      	ldr	r3, [pc, #272]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80042a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d106      	bne.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x712>
            frequency = LSE_VALUE;
 80042b0:	2320      	movs	r3, #32
 80042b2:	61fb      	str	r3, [r7, #28]
          break;
 80042b4:	e003      	b.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x712>
          break;
 80042b6:	bf00      	nop
 80042b8:	e1d2      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80042ba:	bf00      	nop
 80042bc:	e1d0      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80042be:	bf00      	nop
        break;
 80042c0:	e1ce      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80042c2:	4b3c      	ldr	r3, [pc, #240]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80042c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80042cc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042d4:	d00c      	beq.n	80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042dc:	d864      	bhi.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042e4:	d008      	beq.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042ec:	d030      	beq.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
          break;
 80042ee:	e05b      	b.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 80042f0:	f7ff f81c 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80042f4:	61f8      	str	r0, [r7, #28]
          break;
 80042f6:	e05c      	b.n	80043b2 <HAL_RCCEx_GetPeriphCLKFreq+0x806>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80042f8:	4b2e      	ldr	r3, [pc, #184]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004300:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004304:	d152      	bne.n	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x800>
 8004306:	4b2b      	ldr	r3, [pc, #172]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d04c      	beq.n	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x800>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004312:	4b28      	ldr	r3, [pc, #160]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	0a1b      	lsrs	r3, r3, #8
 8004318:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800431c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	fb03 f202 	mul.w	r2, r3, r2
 8004326:	4b23      	ldr	r3, [pc, #140]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	091b      	lsrs	r3, r3, #4
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	3301      	adds	r3, #1
 8004332:	fbb2 f3f3 	udiv	r3, r2, r3
 8004336:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004338:	4b1e      	ldr	r3, [pc, #120]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	0e5b      	lsrs	r3, r3, #25
 800433e:	f003 0303 	and.w	r3, r3, #3
 8004342:	3301      	adds	r3, #1
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	fbb2 f3f3 	udiv	r3, r2, r3
 800434c:	61fb      	str	r3, [r7, #28]
          break;
 800434e:	e02d      	b.n	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004350:	4b18      	ldr	r3, [pc, #96]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004358:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800435c:	d128      	bne.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 800435e:	4b15      	ldr	r3, [pc, #84]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d022      	beq.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800436a:	4b12      	ldr	r3, [pc, #72]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	0a1b      	lsrs	r3, r3, #8
 8004370:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004374:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	fb03 f202 	mul.w	r2, r3, r2
 800437e:	4b0d      	ldr	r3, [pc, #52]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	3301      	adds	r3, #1
 800438a:	fbb2 f3f3 	udiv	r3, r2, r3
 800438e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004390:	4b08      	ldr	r3, [pc, #32]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	0e5b      	lsrs	r3, r3, #25
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	3301      	adds	r3, #1
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a4:	61fb      	str	r3, [r7, #28]
          break;
 80043a6:	e003      	b.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          break;
 80043a8:	bf00      	nop
 80043aa:	e159      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80043ac:	bf00      	nop
 80043ae:	e157      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80043b0:	bf00      	nop
        break;
 80043b2:	e155      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80043b4:	40021000 	.word	0x40021000
 80043b8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80043bc:	4b9c      	ldr	r3, [pc, #624]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043c6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d103      	bne.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80043ce:	f7ff f85b 	bl	8003488 <HAL_RCC_GetPCLK2Freq>
 80043d2:	61f8      	str	r0, [r7, #28]
        break;
 80043d4:	e144      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetSysClockFreq();
 80043d6:	f7fe ffa9 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80043da:	61f8      	str	r0, [r7, #28]
        break;
 80043dc:	e140      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80043de:	4b94      	ldr	r3, [pc, #592]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80043e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80043e8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043f0:	d013      	beq.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043f8:	d819      	bhi.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d004      	beq.n	800440a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004406:	d004      	beq.n	8004412 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          break;
 8004408:	e011      	b.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
          frequency = HAL_RCC_GetPCLK1Freq();
 800440a:	f7ff f827 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 800440e:	61f8      	str	r0, [r7, #28]
          break;
 8004410:	e010      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
          frequency = HAL_RCC_GetSysClockFreq();
 8004412:	f7fe ff8b 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004416:	61f8      	str	r0, [r7, #28]
          break;
 8004418:	e00c      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800441a:	4b85      	ldr	r3, [pc, #532]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004426:	d104      	bne.n	8004432 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
            frequency = HSI_VALUE;
 8004428:	4b82      	ldr	r3, [pc, #520]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 800442a:	61fb      	str	r3, [r7, #28]
          break;
 800442c:	e001      	b.n	8004432 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          break;
 800442e:	bf00      	nop
 8004430:	e116      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004432:	bf00      	nop
        break;
 8004434:	e114      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004436:	4b7e      	ldr	r3, [pc, #504]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004440:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004448:	d013      	beq.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004450:	d819      	bhi.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d004      	beq.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800445e:	d004      	beq.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8004460:	e011      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004462:	f7fe fffb 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8004466:	61f8      	str	r0, [r7, #28]
          break;
 8004468:	e010      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
          frequency = HAL_RCC_GetSysClockFreq();
 800446a:	f7fe ff5f 	bl	800332c <HAL_RCC_GetSysClockFreq>
 800446e:	61f8      	str	r0, [r7, #28]
          break;
 8004470:	e00c      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004472:	4b6f      	ldr	r3, [pc, #444]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800447a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447e:	d104      	bne.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
            frequency = HSI_VALUE;
 8004480:	4b6c      	ldr	r3, [pc, #432]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 8004482:	61fb      	str	r3, [r7, #28]
          break;
 8004484:	e001      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8004486:	bf00      	nop
 8004488:	e0ea      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800448a:	bf00      	nop
        break;
 800448c:	e0e8      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800448e:	4b68      	ldr	r3, [pc, #416]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004494:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004498:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044a0:	d013      	beq.n	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044a8:	d819      	bhi.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x932>
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d004      	beq.n	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0x90e>
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b6:	d004      	beq.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
 80044b8:	e011      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          frequency = HAL_RCC_GetPCLK1Freq();
 80044ba:	f7fe ffcf 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 80044be:	61f8      	str	r0, [r7, #28]
          break;
 80044c0:	e010      	b.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          frequency = HAL_RCC_GetSysClockFreq();
 80044c2:	f7fe ff33 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80044c6:	61f8      	str	r0, [r7, #28]
          break;
 80044c8:	e00c      	b.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80044ca:	4b59      	ldr	r3, [pc, #356]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d6:	d104      	bne.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
            frequency = HSI_VALUE;
 80044d8:	4b56      	ldr	r3, [pc, #344]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 80044da:	61fb      	str	r3, [r7, #28]
          break;
 80044dc:	e001      	b.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          break;
 80044de:	bf00      	nop
 80044e0:	e0be      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80044e2:	bf00      	nop
        break;
 80044e4:	e0bc      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80044e6:	4b52      	ldr	r3, [pc, #328]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80044e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ec:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80044f0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044f8:	d02c      	beq.n	8004554 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004500:	d832      	bhi.n	8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004508:	d01a      	beq.n	8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004510:	d82a      	bhi.n	8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d004      	beq.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800451e:	d004      	beq.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
          break;
 8004520:	e022      	b.n	8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004522:	f7fe ff9b 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8004526:	61f8      	str	r0, [r7, #28]
          break;
 8004528:	e025      	b.n	8004576 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800452a:	4b41      	ldr	r3, [pc, #260]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 800452c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b02      	cmp	r3, #2
 8004536:	d119      	bne.n	800456c <HAL_RCCEx_GetPeriphCLKFreq+0x9c0>
              frequency = LSI_VALUE;
 8004538:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800453c:	61fb      	str	r3, [r7, #28]
          break;
 800453e:	e015      	b.n	800456c <HAL_RCCEx_GetPeriphCLKFreq+0x9c0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004540:	4b3b      	ldr	r3, [pc, #236]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454c:	d110      	bne.n	8004570 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
            frequency = HSI_VALUE;
 800454e:	4b39      	ldr	r3, [pc, #228]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 8004550:	61fb      	str	r3, [r7, #28]
          break;
 8004552:	e00d      	b.n	8004570 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004554:	4b36      	ldr	r3, [pc, #216]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 8004556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b02      	cmp	r3, #2
 8004560:	d108      	bne.n	8004574 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>
            frequency = LSE_VALUE;
 8004562:	2320      	movs	r3, #32
 8004564:	61fb      	str	r3, [r7, #28]
          break;
 8004566:	e005      	b.n	8004574 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>
          break;
 8004568:	bf00      	nop
 800456a:	e079      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 800456c:	bf00      	nop
 800456e:	e077      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004570:	bf00      	nop
 8004572:	e075      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004574:	bf00      	nop
        break;
 8004576:	e073      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004578:	4b2d      	ldr	r3, [pc, #180]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004582:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800458a:	d02c      	beq.n	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004592:	d832      	bhi.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800459a:	d01a      	beq.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045a2:	d82a      	bhi.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d004      	beq.n	80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa08>
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045b0:	d004      	beq.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0xa10>
          break;
 80045b2:	e022      	b.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80045b4:	f7fe ff52 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 80045b8:	61f8      	str	r0, [r7, #28]
          break;
 80045ba:	e025      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80045bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80045be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d119      	bne.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
              frequency = LSI_VALUE;
 80045ca:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80045ce:	61fb      	str	r3, [r7, #28]
          break;
 80045d0:	e015      	b.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045d2:	4b17      	ldr	r3, [pc, #92]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045de:	d110      	bne.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
            frequency = HSI_VALUE;
 80045e0:	4b14      	ldr	r3, [pc, #80]	@ (8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xa88>)
 80045e2:	61fb      	str	r3, [r7, #28]
          break;
 80045e4:	e00d      	b.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80045e6:	4b12      	ldr	r3, [pc, #72]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 80045e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d108      	bne.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
            frequency = LSE_VALUE;
 80045f4:	2320      	movs	r3, #32
 80045f6:	61fb      	str	r3, [r7, #28]
          break;
 80045f8:	e005      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
          break;
 80045fa:	bf00      	nop
 80045fc:	e030      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 80045fe:	bf00      	nop
 8004600:	e02e      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004602:	bf00      	nop
 8004604:	e02c      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          break;
 8004606:	bf00      	nop
        break;
 8004608:	e02a      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800460a:	4b09      	ldr	r3, [pc, #36]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004610:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004614:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d004      	beq.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004622:	d009      	beq.n	8004638 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>
          break;
 8004624:	e012      	b.n	800464c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004626:	f7fe ff19 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 800462a:	61f8      	str	r0, [r7, #28]
          break;
 800462c:	e00e      	b.n	800464c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000
 8004634:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004638:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004640:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004644:	d101      	bne.n	800464a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HSI_VALUE;
 8004646:	4b0a      	ldr	r3, [pc, #40]	@ (8004670 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004648:	61fb      	str	r3, [r7, #28]
          break;
 800464a:	bf00      	nop
        break;
 800464c:	e008      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 800464e:	bf00      	nop
 8004650:	e006      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004652:	bf00      	nop
 8004654:	e004      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 8004656:	bf00      	nop
 8004658:	e002      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 800465a:	bf00      	nop
 800465c:	e000      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
      break;
 800465e:	bf00      	nop
    }
  }

  return(frequency);
 8004660:	69fb      	ldr	r3, [r7, #28]
}
 8004662:	4618      	mov	r0, r3
 8004664:	3720      	adds	r7, #32
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	40021000 	.word	0x40021000
 8004670:	00f42400 	.word	0x00f42400

08004674 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800467e:	2300      	movs	r3, #0
 8004680:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004682:	4b75      	ldr	r3, [pc, #468]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	f003 0303 	and.w	r3, r3, #3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d018      	beq.n	80046c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800468e:	4b72      	ldr	r3, [pc, #456]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f003 0203 	and.w	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d10d      	bne.n	80046ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
       ||
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d009      	beq.n	80046ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80046a6:	4b6c      	ldr	r3, [pc, #432]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	f003 0307 	and.w	r3, r3, #7
 80046b0:	1c5a      	adds	r2, r3, #1
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
       ||
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d047      	beq.n	800474a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	73fb      	strb	r3, [r7, #15]
 80046be:	e044      	b.n	800474a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b03      	cmp	r3, #3
 80046c6:	d018      	beq.n	80046fa <RCCEx_PLLSAI1_Config+0x86>
 80046c8:	2b03      	cmp	r3, #3
 80046ca:	d825      	bhi.n	8004718 <RCCEx_PLLSAI1_Config+0xa4>
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d002      	beq.n	80046d6 <RCCEx_PLLSAI1_Config+0x62>
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d009      	beq.n	80046e8 <RCCEx_PLLSAI1_Config+0x74>
 80046d4:	e020      	b.n	8004718 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046d6:	4b60      	ldr	r3, [pc, #384]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d11d      	bne.n	800471e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046e6:	e01a      	b.n	800471e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046e8:	4b5b      	ldr	r3, [pc, #364]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d116      	bne.n	8004722 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f8:	e013      	b.n	8004722 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046fa:	4b57      	ldr	r3, [pc, #348]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10f      	bne.n	8004726 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004706:	4b54      	ldr	r3, [pc, #336]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d109      	bne.n	8004726 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004716:	e006      	b.n	8004726 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
      break;
 800471c:	e004      	b.n	8004728 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800471e:	bf00      	nop
 8004720:	e002      	b.n	8004728 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004722:	bf00      	nop
 8004724:	e000      	b.n	8004728 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004726:	bf00      	nop
    }

    if(status == HAL_OK)
 8004728:	7bfb      	ldrb	r3, [r7, #15]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10d      	bne.n	800474a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800472e:	4b4a      	ldr	r3, [pc, #296]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6819      	ldr	r1, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	3b01      	subs	r3, #1
 8004740:	011b      	lsls	r3, r3, #4
 8004742:	430b      	orrs	r3, r1
 8004744:	4944      	ldr	r1, [pc, #272]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004746:	4313      	orrs	r3, r2
 8004748:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800474a:	7bfb      	ldrb	r3, [r7, #15]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d17d      	bne.n	800484c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004750:	4b41      	ldr	r3, [pc, #260]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a40      	ldr	r2, [pc, #256]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004756:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800475a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475c:	f7fc ff30 	bl	80015c0 <HAL_GetTick>
 8004760:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004762:	e009      	b.n	8004778 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004764:	f7fc ff2c 	bl	80015c0 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d902      	bls.n	8004778 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	73fb      	strb	r3, [r7, #15]
        break;
 8004776:	e005      	b.n	8004784 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004778:	4b37      	ldr	r3, [pc, #220]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1ef      	bne.n	8004764 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004784:	7bfb      	ldrb	r3, [r7, #15]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d160      	bne.n	800484c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d111      	bne.n	80047b4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004790:	4b31      	ldr	r3, [pc, #196]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004798:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6892      	ldr	r2, [r2, #8]
 80047a0:	0211      	lsls	r1, r2, #8
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68d2      	ldr	r2, [r2, #12]
 80047a6:	0912      	lsrs	r2, r2, #4
 80047a8:	0452      	lsls	r2, r2, #17
 80047aa:	430a      	orrs	r2, r1
 80047ac:	492a      	ldr	r1, [pc, #168]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	610b      	str	r3, [r1, #16]
 80047b2:	e027      	b.n	8004804 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d112      	bne.n	80047e0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047ba:	4b27      	ldr	r3, [pc, #156]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80047c2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6892      	ldr	r2, [r2, #8]
 80047ca:	0211      	lsls	r1, r2, #8
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6912      	ldr	r2, [r2, #16]
 80047d0:	0852      	lsrs	r2, r2, #1
 80047d2:	3a01      	subs	r2, #1
 80047d4:	0552      	lsls	r2, r2, #21
 80047d6:	430a      	orrs	r2, r1
 80047d8:	491f      	ldr	r1, [pc, #124]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	610b      	str	r3, [r1, #16]
 80047de:	e011      	b.n	8004804 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	6892      	ldr	r2, [r2, #8]
 80047f0:	0211      	lsls	r1, r2, #8
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6952      	ldr	r2, [r2, #20]
 80047f6:	0852      	lsrs	r2, r2, #1
 80047f8:	3a01      	subs	r2, #1
 80047fa:	0652      	lsls	r2, r2, #25
 80047fc:	430a      	orrs	r2, r1
 80047fe:	4916      	ldr	r1, [pc, #88]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004800:	4313      	orrs	r3, r2
 8004802:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004804:	4b14      	ldr	r3, [pc, #80]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a13      	ldr	r2, [pc, #76]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 800480a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800480e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004810:	f7fc fed6 	bl	80015c0 <HAL_GetTick>
 8004814:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004816:	e009      	b.n	800482c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004818:	f7fc fed2 	bl	80015c0 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d902      	bls.n	800482c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	73fb      	strb	r3, [r7, #15]
          break;
 800482a:	e005      	b.n	8004838 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800482c:	4b0a      	ldr	r3, [pc, #40]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0ef      	beq.n	8004818 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004838:	7bfb      	ldrb	r3, [r7, #15]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d106      	bne.n	800484c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800483e:	4b06      	ldr	r3, [pc, #24]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004840:	691a      	ldr	r2, [r3, #16]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	4904      	ldr	r1, [pc, #16]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004848:	4313      	orrs	r3, r2
 800484a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800484c:	7bfb      	ldrb	r3, [r7, #15]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	40021000 	.word	0x40021000

0800485c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800486a:	4b6a      	ldr	r3, [pc, #424]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	f003 0303 	and.w	r3, r3, #3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d018      	beq.n	80048a8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004876:	4b67      	ldr	r3, [pc, #412]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0203 	and.w	r2, r3, #3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d10d      	bne.n	80048a2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
       ||
 800488a:	2b00      	cmp	r3, #0
 800488c:	d009      	beq.n	80048a2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800488e:	4b61      	ldr	r3, [pc, #388]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	091b      	lsrs	r3, r3, #4
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
       ||
 800489e:	429a      	cmp	r2, r3
 80048a0:	d047      	beq.n	8004932 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	73fb      	strb	r3, [r7, #15]
 80048a6:	e044      	b.n	8004932 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b03      	cmp	r3, #3
 80048ae:	d018      	beq.n	80048e2 <RCCEx_PLLSAI2_Config+0x86>
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d825      	bhi.n	8004900 <RCCEx_PLLSAI2_Config+0xa4>
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d002      	beq.n	80048be <RCCEx_PLLSAI2_Config+0x62>
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d009      	beq.n	80048d0 <RCCEx_PLLSAI2_Config+0x74>
 80048bc:	e020      	b.n	8004900 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048be:	4b55      	ldr	r3, [pc, #340]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d11d      	bne.n	8004906 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ce:	e01a      	b.n	8004906 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048d0:	4b50      	ldr	r3, [pc, #320]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d116      	bne.n	800490a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048e0:	e013      	b.n	800490a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10f      	bne.n	800490e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048ee:	4b49      	ldr	r3, [pc, #292]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d109      	bne.n	800490e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048fe:	e006      	b.n	800490e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	73fb      	strb	r3, [r7, #15]
      break;
 8004904:	e004      	b.n	8004910 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004906:	bf00      	nop
 8004908:	e002      	b.n	8004910 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800490a:	bf00      	nop
 800490c:	e000      	b.n	8004910 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800490e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004910:	7bfb      	ldrb	r3, [r7, #15]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10d      	bne.n	8004932 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004916:	4b3f      	ldr	r3, [pc, #252]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6819      	ldr	r1, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	3b01      	subs	r3, #1
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	430b      	orrs	r3, r1
 800492c:	4939      	ldr	r1, [pc, #228]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800492e:	4313      	orrs	r3, r2
 8004930:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004932:	7bfb      	ldrb	r3, [r7, #15]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d167      	bne.n	8004a08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004938:	4b36      	ldr	r3, [pc, #216]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a35      	ldr	r2, [pc, #212]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800493e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004942:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004944:	f7fc fe3c 	bl	80015c0 <HAL_GetTick>
 8004948:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800494a:	e009      	b.n	8004960 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800494c:	f7fc fe38 	bl	80015c0 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d902      	bls.n	8004960 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	73fb      	strb	r3, [r7, #15]
        break;
 800495e:	e005      	b.n	800496c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004960:	4b2c      	ldr	r3, [pc, #176]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1ef      	bne.n	800494c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800496c:	7bfb      	ldrb	r3, [r7, #15]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d14a      	bne.n	8004a08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d111      	bne.n	800499c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004978:	4b26      	ldr	r3, [pc, #152]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6892      	ldr	r2, [r2, #8]
 8004988:	0211      	lsls	r1, r2, #8
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	68d2      	ldr	r2, [r2, #12]
 800498e:	0912      	lsrs	r2, r2, #4
 8004990:	0452      	lsls	r2, r2, #17
 8004992:	430a      	orrs	r2, r1
 8004994:	491f      	ldr	r1, [pc, #124]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004996:	4313      	orrs	r3, r2
 8004998:	614b      	str	r3, [r1, #20]
 800499a:	e011      	b.n	80049c0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800499c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80049a4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6892      	ldr	r2, [r2, #8]
 80049ac:	0211      	lsls	r1, r2, #8
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	6912      	ldr	r2, [r2, #16]
 80049b2:	0852      	lsrs	r2, r2, #1
 80049b4:	3a01      	subs	r2, #1
 80049b6:	0652      	lsls	r2, r2, #25
 80049b8:	430a      	orrs	r2, r1
 80049ba:	4916      	ldr	r1, [pc, #88]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80049c0:	4b14      	ldr	r3, [pc, #80]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a13      	ldr	r2, [pc, #76]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049cc:	f7fc fdf8 	bl	80015c0 <HAL_GetTick>
 80049d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049d2:	e009      	b.n	80049e8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80049d4:	f7fc fdf4 	bl	80015c0 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d902      	bls.n	80049e8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	73fb      	strb	r3, [r7, #15]
          break;
 80049e6:	e005      	b.n	80049f4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d0ef      	beq.n	80049d4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d106      	bne.n	8004a08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80049fa:	4b06      	ldr	r3, [pc, #24]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049fc:	695a      	ldr	r2, [r3, #20]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	4904      	ldr	r1, [pc, #16]	@ (8004a14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40021000 	.word	0x40021000

08004a18 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b089      	sub	sp, #36	@ 0x24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004a26:	2300      	movs	r3, #0
 8004a28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a34:	d10c      	bne.n	8004a50 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004a36:	4b6e      	ldr	r3, [pc, #440]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004a40:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a48:	d112      	bne.n	8004a70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004bf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004a4c:	61fb      	str	r3, [r7, #28]
 8004a4e:	e00f      	b.n	8004a70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a56:	d10b      	bne.n	8004a70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004a58:	4b65      	ldr	r3, [pc, #404]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004a62:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a6a:	d101      	bne.n	8004a70 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004a6c:	4b61      	ldr	r3, [pc, #388]	@ (8004bf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004a6e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f040 80b4 	bne.w	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a82:	d003      	beq.n	8004a8c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a8a:	d135      	bne.n	8004af8 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004a8c:	4b58      	ldr	r3, [pc, #352]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a98:	f040 80a1 	bne.w	8004bde <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8004a9c:	4b54      	ldr	r3, [pc, #336]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 809a 	beq.w	8004bde <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004aaa:	4b51      	ldr	r3, [pc, #324]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	091b      	lsrs	r3, r3, #4
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abc:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004abe:	4b4c      	ldr	r3, [pc, #304]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	0a1b      	lsrs	r3, r3, #8
 8004ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ac8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10a      	bne.n	8004ae6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004ad0:	4b47      	ldr	r3, [pc, #284]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d002      	beq.n	8004ae2 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004adc:	2311      	movs	r3, #17
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	e001      	b.n	8004ae6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004ae2:	2307      	movs	r3, #7
 8004ae4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	fb03 f202 	mul.w	r2, r3, r2
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004af6:	e072      	b.n	8004bde <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d133      	bne.n	8004b66 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004afe:	4b3c      	ldr	r3, [pc, #240]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b0a:	d169      	bne.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004b0c:	4b38      	ldr	r3, [pc, #224]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d063      	beq.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004b18:	4b35      	ldr	r3, [pc, #212]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	3301      	adds	r3, #1
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b2a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004b2c:	4b30      	ldr	r3, [pc, #192]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	0a1b      	lsrs	r3, r3, #8
 8004b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b36:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10a      	bne.n	8004b54 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d002      	beq.n	8004b50 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8004b4a:	2311      	movs	r3, #17
 8004b4c:	617b      	str	r3, [r7, #20]
 8004b4e:	e001      	b.n	8004b54 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004b50:	2307      	movs	r3, #7
 8004b52:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	fb03 f202 	mul.w	r2, r3, r2
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b62:	61fb      	str	r3, [r7, #28]
 8004b64:	e03c      	b.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b6c:	d003      	beq.n	8004b76 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b74:	d134      	bne.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004b76:	4b1e      	ldr	r3, [pc, #120]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b82:	d12d      	bne.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004b84:	4b1a      	ldr	r3, [pc, #104]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d027      	beq.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004b90:	4b17      	ldr	r3, [pc, #92]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	091b      	lsrs	r3, r3, #4
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004ba4:	4b12      	ldr	r3, [pc, #72]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	0a1b      	lsrs	r3, r3, #8
 8004baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bae:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10a      	bne.n	8004bcc <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004bf0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004bc2:	2311      	movs	r3, #17
 8004bc4:	617b      	str	r3, [r7, #20]
 8004bc6:	e001      	b.n	8004bcc <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8004bc8:	2307      	movs	r3, #7
 8004bca:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	fb03 f202 	mul.w	r2, r3, r2
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bda:	61fb      	str	r3, [r7, #28]
 8004bdc:	e000      	b.n	8004be0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004bde:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004be0:	69fb      	ldr	r3, [r7, #28]
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3724      	adds	r7, #36	@ 0x24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	001fff68 	.word	0x001fff68

08004bf8 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
 8004c04:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d904      	bls.n	8004c16 <HAL_SAI_InitProtocol+0x1e>
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	3b03      	subs	r3, #3
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d812      	bhi.n	8004c3a <HAL_SAI_InitProtocol+0x42>
 8004c14:	e008      	b.n	8004c28 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	68b9      	ldr	r1, [r7, #8]
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 fba3 	bl	8005368 <SAI_InitI2S>
 8004c22:	4603      	mov	r3, r0
 8004c24:	75fb      	strb	r3, [r7, #23]
      break;
 8004c26:	e00b      	b.n	8004c40 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	68b9      	ldr	r1, [r7, #8]
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f000 fc4c 	bl	80054cc <SAI_InitPCM>
 8004c34:	4603      	mov	r3, r0
 8004c36:	75fb      	strb	r3, [r7, #23]
      break;
 8004c38:	e002      	b.n	8004c40 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	75fb      	strb	r3, [r7, #23]
      break;
 8004c3e:	bf00      	nop
  }

  if (status == HAL_OK)
 8004c40:	7dfb      	ldrb	r3, [r7, #23]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d104      	bne.n	8004c50 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f000 f808 	bl	8004c5c <HAL_SAI_Init>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3718      	adds	r7, #24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
	...

08004c5c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b088      	sub	sp, #32
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e155      	b.n	8004f1a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d106      	bne.n	8004c88 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7fc f87c 	bl	8000d80 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 fca1 	bl	80055d0 <SAI_Disable>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d001      	beq.n	8004c98 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e140      	b.n	8004f1a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d00c      	beq.n	8004cc2 <HAL_SAI_Init+0x66>
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d80d      	bhi.n	8004cc8 <HAL_SAI_Init+0x6c>
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <HAL_SAI_Init+0x5a>
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d003      	beq.n	8004cbc <HAL_SAI_Init+0x60>
 8004cb4:	e008      	b.n	8004cc8 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
      break;
 8004cba:	e008      	b.n	8004cce <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004cbc:	2310      	movs	r3, #16
 8004cbe:	61fb      	str	r3, [r7, #28]
      break;
 8004cc0:	e005      	b.n	8004cce <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004cc2:	2320      	movs	r3, #32
 8004cc4:	61fb      	str	r3, [r7, #28]
      break;
 8004cc6:	e002      	b.n	8004cce <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	61fb      	str	r3, [r7, #28]
      break;
 8004ccc:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	2b03      	cmp	r3, #3
 8004cd4:	d81d      	bhi.n	8004d12 <HAL_SAI_Init+0xb6>
 8004cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cdc <HAL_SAI_Init+0x80>)
 8004cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cdc:	08004ced 	.word	0x08004ced
 8004ce0:	08004cf3 	.word	0x08004cf3
 8004ce4:	08004cfb 	.word	0x08004cfb
 8004ce8:	08004d03 	.word	0x08004d03
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004cec:	2300      	movs	r3, #0
 8004cee:	617b      	str	r3, [r7, #20]
      break;
 8004cf0:	e012      	b.n	8004d18 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004cf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cf6:	617b      	str	r3, [r7, #20]
      break;
 8004cf8:	e00e      	b.n	8004d18 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004cfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004cfe:	617b      	str	r3, [r7, #20]
      break;
 8004d00:	e00a      	b.n	8004d18 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004d02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d06:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f043 0301 	orr.w	r3, r3, #1
 8004d0e:	61fb      	str	r3, [r7, #28]
      break;
 8004d10:	e002      	b.n	8004d18 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	617b      	str	r3, [r7, #20]
      break;
 8004d16:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a81      	ldr	r2, [pc, #516]	@ (8004f24 <HAL_SAI_Init+0x2c8>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d004      	beq.n	8004d2c <HAL_SAI_Init+0xd0>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a80      	ldr	r2, [pc, #512]	@ (8004f28 <HAL_SAI_Init+0x2cc>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d103      	bne.n	8004d34 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004d2c:	4a7f      	ldr	r2, [pc, #508]	@ (8004f2c <HAL_SAI_Init+0x2d0>)
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	e002      	b.n	8004d3a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004d34:	4a7e      	ldr	r2, [pc, #504]	@ (8004f30 <HAL_SAI_Init+0x2d4>)
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d041      	beq.n	8004dc6 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a77      	ldr	r2, [pc, #476]	@ (8004f24 <HAL_SAI_Init+0x2c8>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d004      	beq.n	8004d56 <HAL_SAI_Init+0xfa>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a75      	ldr	r2, [pc, #468]	@ (8004f28 <HAL_SAI_Init+0x2cc>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d105      	bne.n	8004d62 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004d56:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004d5a:	f7fe ff27 	bl	8003bac <HAL_RCCEx_GetPeriphCLKFreq>
 8004d5e:	6138      	str	r0, [r7, #16]
 8004d60:	e004      	b.n	8004d6c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004d62:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004d66:	f7fe ff21 	bl	8003bac <HAL_RCCEx_GetPeriphCLKFreq>
 8004d6a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	4413      	add	r3, r2
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	461a      	mov	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	69db      	ldr	r3, [r3, #28]
 8004d7c:	025b      	lsls	r3, r3, #9
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	4a6b      	ldr	r2, [pc, #428]	@ (8004f34 <HAL_SAI_Init+0x2d8>)
 8004d88:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8c:	08da      	lsrs	r2, r3, #3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004d92:	68f9      	ldr	r1, [r7, #12]
 8004d94:	4b67      	ldr	r3, [pc, #412]	@ (8004f34 <HAL_SAI_Init+0x2d8>)
 8004d96:	fba3 2301 	umull	r2, r3, r3, r1
 8004d9a:	08da      	lsrs	r2, r3, #3
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	005b      	lsls	r3, r3, #1
 8004da4:	1aca      	subs	r2, r1, r3
 8004da6:	2a08      	cmp	r2, #8
 8004da8:	d904      	bls.n	8004db4 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	1c5a      	adds	r2, r3, #1
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db8:	2b04      	cmp	r3, #4
 8004dba:	d104      	bne.n	8004dc6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	085a      	lsrs	r2, r3, #1
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_SAI_Init+0x17a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d109      	bne.n	8004dea <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_SAI_Init+0x186>
 8004dde:	2300      	movs	r3, #0
 8004de0:	e001      	b.n	8004de6 <HAL_SAI_Init+0x18a>
 8004de2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004de6:	61bb      	str	r3, [r7, #24]
 8004de8:	e008      	b.n	8004dfc <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d102      	bne.n	8004df8 <HAL_SAI_Init+0x19c>
 8004df2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004df6:	e000      	b.n	8004dfa <HAL_SAI_Init+0x19e>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6819      	ldr	r1, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	4b4c      	ldr	r3, [pc, #304]	@ (8004f38 <HAL_SAI_Init+0x2dc>)
 8004e08:	400b      	ands	r3, r1
 8004e0a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6819      	ldr	r1, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e1a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004e20:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e26:	431a      	orrs	r2, r3
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004e34:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004e40:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	051b      	lsls	r3, r3, #20
 8004e48:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004e60:	f023 030f 	bic.w	r3, r3, #15
 8004e64:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6859      	ldr	r1, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	699a      	ldr	r2, [r3, #24]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	6899      	ldr	r1, [r3, #8]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8004f3c <HAL_SAI_Init+0x2e0>)
 8004e90:	400b      	ands	r3, r1
 8004e92:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6899      	ldr	r1, [r3, #8]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004ea4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8004eaa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004eb0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004eba:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68d9      	ldr	r1, [r3, #12]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004ed2:	400b      	ands	r3, r1
 8004ed4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68d9      	ldr	r1, [r3, #12]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eea:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004eec:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3720      	adds	r7, #32
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40015404 	.word	0x40015404
 8004f28:	40015424 	.word	0x40015424
 8004f2c:	40015400 	.word	0x40015400
 8004f30:	40015800 	.word	0x40015800
 8004f34:	cccccccd 	.word	0xcccccccd
 8004f38:	ff05c010 	.word	0xff05c010
 8004f3c:	fff88000 	.word	0xfff88000

08004f40 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d101      	bne.n	8004f5a <HAL_SAI_Abort+0x1a>
 8004f56:	2302      	movs	r3, #2
 8004f58:	e053      	b.n	8005002 <HAL_SAI_Abort+0xc2>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 fb34 	bl	80055d0 <SAI_Disable>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f80:	d125      	bne.n	8004fce <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004f90:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b12      	cmp	r3, #18
 8004f9c:	d108      	bne.n	8004fb0 <HAL_SAI_Abort+0x70>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d004      	beq.n	8004fb0 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7fc fcd2 	bl	8001954 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b22      	cmp	r3, #34	@ 0x22
 8004fba:	d108      	bne.n	8004fce <HAL_SAI_Abort+0x8e>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d004      	beq.n	8004fce <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7fc fcc3 	bl	8001954 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f04f 32ff 	mov.w	r2, #4294967295
 8004fde:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0208 	orr.w	r2, r2, #8
 8004fee:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005000:	7bfb      	ldrb	r3, [r7, #15]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
	...

0800500c <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 8192 	beq.w	8005346 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b00      	cmp	r3, #0
 8005042:	d009      	beq.n	8005058 <HAL_SAI_IRQHandler+0x4c>
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f003 0308 	and.w	r3, r3, #8
 800504a:	2b00      	cmp	r3, #0
 800504c:	d004      	beq.n	8005058 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	4798      	blx	r3
 8005056:	e176      	b.n	8005346 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d01e      	beq.n	80050a0 <HAL_SAI_IRQHandler+0x94>
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d019      	beq.n	80050a0 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2201      	movs	r2, #1
 8005072:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b22      	cmp	r3, #34	@ 0x22
 800507e:	d101      	bne.n	8005084 <HAL_SAI_IRQHandler+0x78>
 8005080:	2301      	movs	r3, #1
 8005082:	e000      	b.n	8005086 <HAL_SAI_IRQHandler+0x7a>
 8005084:	2302      	movs	r3, #2
 8005086:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 f95b 	bl	8005354 <HAL_SAI_ErrorCallback>
 800509e:	e152      	b.n	8005346 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d011      	beq.n	80050ce <HAL_SAI_IRQHandler+0xc2>
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00c      	beq.n	80050ce <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2202      	movs	r2, #2
 80050ba:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 8140 	beq.w	8005346 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050ca:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80050cc:	e13b      	b.n	8005346 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f003 0320 	and.w	r3, r3, #32
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d055      	beq.n	8005184 <HAL_SAI_IRQHandler+0x178>
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d050      	beq.n	8005184 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2220      	movs	r2, #32
 80050e8:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050f0:	f043 0204 	orr.w	r2, r3, #4
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d038      	beq.n	8005176 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005108:	2b00      	cmp	r3, #0
 800510a:	d016      	beq.n	800513a <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005110:	4a8f      	ldr	r2, [pc, #572]	@ (8005350 <HAL_SAI_IRQHandler+0x344>)
 8005112:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005118:	4618      	mov	r0, r3
 800511a:	f7fc fc59 	bl	80019d0 <HAL_DMA_Abort_IT>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00a      	beq.n	800513a <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800512a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f90d 	bl	8005354 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 80fc 	beq.w	800533c <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005148:	4a81      	ldr	r2, [pc, #516]	@ (8005350 <HAL_SAI_IRQHandler+0x344>)
 800514a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005150:	4618      	mov	r0, r3
 8005152:	f7fc fc3d 	bl	80019d0 <HAL_DMA_Abort_IT>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	f000 80ef 	beq.w	800533c <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005164:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f8f0 	bl	8005354 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005174:	e0e2      	b.n	800533c <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7ff fee2 	bl	8004f40 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 f8e9 	bl	8005354 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005182:	e0db      	b.n	800533c <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518a:	2b00      	cmp	r3, #0
 800518c:	d055      	beq.n	800523a <HAL_SAI_IRQHandler+0x22e>
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005194:	2b00      	cmp	r3, #0
 8005196:	d050      	beq.n	800523a <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2240      	movs	r2, #64	@ 0x40
 800519e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051a6:	f043 0208 	orr.w	r2, r3, #8
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d038      	beq.n	800522c <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d016      	beq.n	80051f0 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051c6:	4a62      	ldr	r2, [pc, #392]	@ (8005350 <HAL_SAI_IRQHandler+0x344>)
 80051c8:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fc fbfe 	bl	80019d0 <HAL_DMA_Abort_IT>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00a      	beq.n	80051f0 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f8b2 	bl	8005354 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f000 80a3 	beq.w	8005340 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fe:	4a54      	ldr	r2, [pc, #336]	@ (8005350 <HAL_SAI_IRQHandler+0x344>)
 8005200:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005206:	4618      	mov	r0, r3
 8005208:	f7fc fbe2 	bl	80019d0 <HAL_DMA_Abort_IT>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 8096 	beq.w	8005340 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800521a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f895 	bl	8005354 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800522a:	e089      	b.n	8005340 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f7ff fe87 	bl	8004f40 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f88e 	bl	8005354 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005238:	e082      	b.n	8005340 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f003 0304 	and.w	r3, r3, #4
 8005240:	2b00      	cmp	r3, #0
 8005242:	d061      	beq.n	8005308 <HAL_SAI_IRQHandler+0x2fc>
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f003 0304 	and.w	r3, r3, #4
 800524a:	2b00      	cmp	r3, #0
 800524c:	d05c      	beq.n	8005308 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2204      	movs	r2, #4
 8005254:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800525c:	f043 0220 	orr.w	r2, r3, #32
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d036      	beq.n	80052de <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005274:	2b00      	cmp	r3, #0
 8005276:	d016      	beq.n	80052a6 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800527c:	4a34      	ldr	r2, [pc, #208]	@ (8005350 <HAL_SAI_IRQHandler+0x344>)
 800527e:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005284:	4618      	mov	r0, r3
 8005286:	f7fc fba3 	bl	80019d0 <HAL_DMA_Abort_IT>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00a      	beq.n	80052a6 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005296:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 f857 	bl	8005354 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d04a      	beq.n	8005344 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b2:	4a27      	ldr	r2, [pc, #156]	@ (8005350 <HAL_SAI_IRQHandler+0x344>)
 80052b4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7fc fb88 	bl	80019d0 <HAL_DMA_Abort_IT>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d03e      	beq.n	8005344 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f83c 	bl	8005354 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80052dc:	e032      	b.n	8005344 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2200      	movs	r2, #0
 80052e4:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f04f 32ff 	mov.w	r2, #4294967295
 80052ee:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 f827 	bl	8005354 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005306:	e01d      	b.n	8005344 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2b00      	cmp	r3, #0
 8005310:	d019      	beq.n	8005346 <HAL_SAI_IRQHandler+0x33a>
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f003 0310 	and.w	r3, r3, #16
 8005318:	2b00      	cmp	r3, #0
 800531a:	d014      	beq.n	8005346 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2210      	movs	r2, #16
 8005322:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800532a:	f043 0210 	orr.w	r2, r3, #16
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f80d 	bl	8005354 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800533a:	e004      	b.n	8005346 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800533c:	bf00      	nop
 800533e:	e002      	b.n	8005346 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005340:	bf00      	nop
 8005342:	e000      	b.n	8005346 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005344:	bf00      	nop
}
 8005346:	bf00      	nop
 8005348:	3718      	adds	r7, #24
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	08005645 	.word	0x08005645

08005354 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005368:	b480      	push	{r7}
 800536a:	b087      	sub	sp, #28
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
 8005374:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005376:	2300      	movs	r3, #0
 8005378:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <SAI_InitI2S+0x2e>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	2b02      	cmp	r3, #2
 8005394:	d103      	bne.n	800539e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800539c:	e002      	b.n	80053a4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2201      	movs	r2, #1
 80053a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80053aa:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80053b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e077      	b.n	80054be <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d107      	bne.n	80053e4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80053e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80053e2:	e006      	b.n	80053f2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80053ea:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b03      	cmp	r3, #3
 80053f6:	d84f      	bhi.n	8005498 <SAI_InitI2S+0x130>
 80053f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005400 <SAI_InitI2S+0x98>)
 80053fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fe:	bf00      	nop
 8005400:	08005411 	.word	0x08005411
 8005404:	08005433 	.word	0x08005433
 8005408:	08005455 	.word	0x08005455
 800540c:	08005477 	.word	0x08005477
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2280      	movs	r2, #128	@ 0x80
 8005414:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	085b      	lsrs	r3, r3, #1
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	085b      	lsrs	r3, r3, #1
 8005424:	011a      	lsls	r2, r3, #4
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2240      	movs	r2, #64	@ 0x40
 800542e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005430:	e035      	b.n	800549e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2280      	movs	r2, #128	@ 0x80
 8005436:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	085b      	lsrs	r3, r3, #1
 800543c:	019a      	lsls	r2, r3, #6
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	085b      	lsrs	r3, r3, #1
 8005446:	015a      	lsls	r2, r3, #5
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2280      	movs	r2, #128	@ 0x80
 8005450:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005452:	e024      	b.n	800549e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	22c0      	movs	r2, #192	@ 0xc0
 8005458:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	085b      	lsrs	r3, r3, #1
 800545e:	019a      	lsls	r2, r3, #6
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	085b      	lsrs	r3, r3, #1
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2280      	movs	r2, #128	@ 0x80
 8005472:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005474:	e013      	b.n	800549e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	22e0      	movs	r2, #224	@ 0xe0
 800547a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	085b      	lsrs	r3, r3, #1
 8005480:	019a      	lsls	r2, r3, #6
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	085b      	lsrs	r3, r3, #1
 800548a:	015a      	lsls	r2, r3, #5
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2280      	movs	r2, #128	@ 0x80
 8005494:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005496:	e002      	b.n	800549e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	75fb      	strb	r3, [r7, #23]
      break;
 800549c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d10b      	bne.n	80054bc <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d102      	bne.n	80054b0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2210      	movs	r2, #16
 80054ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d102      	bne.n	80054bc <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2208      	movs	r2, #8
 80054ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80054bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	371c      	adds	r7, #28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop

080054cc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
 80054d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <SAI_InitPCM+0x2e>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d103      	bne.n	8005502 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005500:	e002      	b.n	8005508 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005514:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800551c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005530:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2b04      	cmp	r3, #4
 8005536:	d103      	bne.n	8005540 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2201      	movs	r2, #1
 800553c:	645a      	str	r2, [r3, #68]	@ 0x44
 800553e:	e002      	b.n	8005546 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	220d      	movs	r2, #13
 8005544:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b03      	cmp	r3, #3
 800554a:	d837      	bhi.n	80055bc <SAI_InitPCM+0xf0>
 800554c:	a201      	add	r2, pc, #4	@ (adr r2, 8005554 <SAI_InitPCM+0x88>)
 800554e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005552:	bf00      	nop
 8005554:	08005565 	.word	0x08005565
 8005558:	0800557b 	.word	0x0800557b
 800555c:	08005591 	.word	0x08005591
 8005560:	080055a7 	.word	0x080055a7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2280      	movs	r2, #128	@ 0x80
 8005568:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	011a      	lsls	r2, r3, #4
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2240      	movs	r2, #64	@ 0x40
 8005576:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005578:	e023      	b.n	80055c2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2280      	movs	r2, #128	@ 0x80
 800557e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2280      	movs	r2, #128	@ 0x80
 800558c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800558e:	e018      	b.n	80055c2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	22c0      	movs	r2, #192	@ 0xc0
 8005594:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	015a      	lsls	r2, r3, #5
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2280      	movs	r2, #128	@ 0x80
 80055a2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80055a4:	e00d      	b.n	80055c2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	22e0      	movs	r2, #224	@ 0xe0
 80055aa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2280      	movs	r2, #128	@ 0x80
 80055b8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80055ba:	e002      	b.n	80055c2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	75fb      	strb	r3, [r7, #23]
      break;
 80055c0:	bf00      	nop
  }

  return status;
 80055c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	371c      	adds	r7, #28
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80055d8:	4b18      	ldr	r3, [pc, #96]	@ (800563c <SAI_Disable+0x6c>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a18      	ldr	r2, [pc, #96]	@ (8005640 <SAI_Disable+0x70>)
 80055de:	fba2 2303 	umull	r2, r3, r2, r3
 80055e2:	0b1b      	lsrs	r3, r3, #12
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80055fa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10a      	bne.n	8005618 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005608:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	72fb      	strb	r3, [r7, #11]
      break;
 8005616:	e009      	b.n	800562c <SAI_Disable+0x5c>
    }
    count--;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	3b01      	subs	r3, #1
 800561c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1e7      	bne.n	80055fc <SAI_Disable+0x2c>

  return status;
 800562c:	7afb      	ldrb	r3, [r7, #11]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3714      	adds	r7, #20
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	20000000 	.word	0x20000000
 8005640:	95cbec1b 	.word	0x95cbec1b

08005644 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005650:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005660:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2200      	movs	r2, #0
 8005668:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f04f 32ff 	mov.w	r2, #4294967295
 8005672:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800567a:	2b20      	cmp	r3, #32
 800567c:	d00a      	beq.n	8005694 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f7ff ffa6 	bl	80055d0 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 0208 	orr.w	r2, r2, #8
 8005692:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f7ff fe55 	bl	8005354 <HAL_SAI_ErrorCallback>
#endif
}
 80056aa:	bf00      	nop
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b084      	sub	sp, #16
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e095      	b.n	80057f0 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d108      	bne.n	80056de <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056d4:	d009      	beq.n	80056ea <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	61da      	str	r2, [r3, #28]
 80056dc:	e005      	b.n	80056ea <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d106      	bne.n	800570a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7fb fc5d 	bl	8000fc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2202      	movs	r2, #2
 800570e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005720:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800572a:	d902      	bls.n	8005732 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800572c:	2300      	movs	r3, #0
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	e002      	b.n	8005738 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005736:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005740:	d007      	beq.n	8005752 <HAL_SPI_Init+0xa0>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800574a:	d002      	beq.n	8005752 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005762:	431a      	orrs	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	431a      	orrs	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	431a      	orrs	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800578a:	431a      	orrs	r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a1b      	ldr	r3, [r3, #32]
 8005790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005794:	ea42 0103 	orr.w	r1, r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	0c1b      	lsrs	r3, r3, #16
 80057ae:	f003 0204 	and.w	r2, r3, #4
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b6:	f003 0310 	and.w	r3, r3, #16
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c0:	f003 0308 	and.w	r3, r3, #8
 80057c4:	431a      	orrs	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80057ce:	ea42 0103 	orr.w	r1, r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	430a      	orrs	r2, r1
 80057de:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b088      	sub	sp, #32
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	603b      	str	r3, [r7, #0]
 8005804:	4613      	mov	r3, r2
 8005806:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005808:	f7fb feda 	bl	80015c0 <HAL_GetTick>
 800580c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b01      	cmp	r3, #1
 800581c:	d001      	beq.n	8005822 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800581e:	2302      	movs	r3, #2
 8005820:	e15c      	b.n	8005adc <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d002      	beq.n	800582e <HAL_SPI_Transmit+0x36>
 8005828:	88fb      	ldrh	r3, [r7, #6]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e154      	b.n	8005adc <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_SPI_Transmit+0x48>
 800583c:	2302      	movs	r3, #2
 800583e:	e14d      	b.n	8005adc <HAL_SPI_Transmit+0x2e4>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2203      	movs	r2, #3
 800584c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	88fa      	ldrh	r2, [r7, #6]
 8005860:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	88fa      	ldrh	r2, [r7, #6]
 8005866:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005892:	d10f      	bne.n	80058b4 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058be:	2b40      	cmp	r3, #64	@ 0x40
 80058c0:	d007      	beq.n	80058d2 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058da:	d952      	bls.n	8005982 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_SPI_Transmit+0xf2>
 80058e4:	8b7b      	ldrh	r3, [r7, #26]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d145      	bne.n	8005976 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ee:	881a      	ldrh	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fa:	1c9a      	adds	r2, r3, #2
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005904:	b29b      	uxth	r3, r3
 8005906:	3b01      	subs	r3, #1
 8005908:	b29a      	uxth	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800590e:	e032      	b.n	8005976 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b02      	cmp	r3, #2
 800591c:	d112      	bne.n	8005944 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005922:	881a      	ldrh	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592e:	1c9a      	adds	r2, r3, #2
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005938:	b29b      	uxth	r3, r3
 800593a:	3b01      	subs	r3, #1
 800593c:	b29a      	uxth	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005942:	e018      	b.n	8005976 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005944:	f7fb fe3c 	bl	80015c0 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	429a      	cmp	r2, r3
 8005952:	d803      	bhi.n	800595c <HAL_SPI_Transmit+0x164>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595a:	d102      	bne.n	8005962 <HAL_SPI_Transmit+0x16a>
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d109      	bne.n	8005976 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e0b2      	b.n	8005adc <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1c7      	bne.n	8005910 <HAL_SPI_Transmit+0x118>
 8005980:	e083      	b.n	8005a8a <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d002      	beq.n	8005990 <HAL_SPI_Transmit+0x198>
 800598a:	8b7b      	ldrh	r3, [r7, #26]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d177      	bne.n	8005a80 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005994:	b29b      	uxth	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	d912      	bls.n	80059c0 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599e:	881a      	ldrh	r2, [r3, #0]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059aa:	1c9a      	adds	r2, r3, #2
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	3b02      	subs	r3, #2
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059be:	e05f      	b.n	8005a80 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	330c      	adds	r3, #12
 80059ca:	7812      	ldrb	r2, [r2, #0]
 80059cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059dc:	b29b      	uxth	r3, r3
 80059de:	3b01      	subs	r3, #1
 80059e0:	b29a      	uxth	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80059e6:	e04b      	b.n	8005a80 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d12b      	bne.n	8005a4e <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d912      	bls.n	8005a26 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a04:	881a      	ldrh	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a10:	1c9a      	adds	r2, r3, #2
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	3b02      	subs	r3, #2
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a24:	e02c      	b.n	8005a80 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	330c      	adds	r3, #12
 8005a30:	7812      	ldrb	r2, [r2, #0]
 8005a32:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	1c5a      	adds	r2, r3, #1
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a4c:	e018      	b.n	8005a80 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a4e:	f7fb fdb7 	bl	80015c0 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d803      	bhi.n	8005a66 <HAL_SPI_Transmit+0x26e>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a64:	d102      	bne.n	8005a6c <HAL_SPI_Transmit+0x274>
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d109      	bne.n	8005a80 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e02d      	b.n	8005adc <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1ae      	bne.n	80059e8 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a8a:	69fa      	ldr	r2, [r7, #28]
 8005a8c:	6839      	ldr	r1, [r7, #0]
 8005a8e:	68f8      	ldr	r0, [r7, #12]
 8005a90:	f000 fb66 	bl	8006160 <SPI_EndRxTxTransaction>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d002      	beq.n	8005aa0 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d10a      	bne.n	8005abe <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	617b      	str	r3, [r7, #20]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	617b      	str	r3, [r7, #20]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e000      	b.n	8005adc <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005ada:	2300      	movs	r3, #0
  }
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3720      	adds	r7, #32
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b08a      	sub	sp, #40	@ 0x28
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
 8005af0:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005af2:	2301      	movs	r3, #1
 8005af4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005af6:	f7fb fd63 	bl	80015c0 <HAL_GetTick>
 8005afa:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b02:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005b0a:	887b      	ldrh	r3, [r7, #2]
 8005b0c:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005b0e:	887b      	ldrh	r3, [r7, #2]
 8005b10:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b12:	7ffb      	ldrb	r3, [r7, #31]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d00c      	beq.n	8005b32 <HAL_SPI_TransmitReceive+0x4e>
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b1e:	d106      	bne.n	8005b2e <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <HAL_SPI_TransmitReceive+0x4a>
 8005b28:	7ffb      	ldrb	r3, [r7, #31]
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	d001      	beq.n	8005b32 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005b2e:	2302      	movs	r3, #2
 8005b30:	e1f3      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d005      	beq.n	8005b44 <HAL_SPI_TransmitReceive+0x60>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <HAL_SPI_TransmitReceive+0x60>
 8005b3e:	887b      	ldrh	r3, [r7, #2]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e1e8      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d101      	bne.n	8005b56 <HAL_SPI_TransmitReceive+0x72>
 8005b52:	2302      	movs	r3, #2
 8005b54:	e1e1      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b04      	cmp	r3, #4
 8005b68:	d003      	beq.n	8005b72 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2205      	movs	r2, #5
 8005b6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	887a      	ldrh	r2, [r7, #2]
 8005b82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	887a      	ldrh	r2, [r7, #2]
 8005b8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	887a      	ldrh	r2, [r7, #2]
 8005b98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	887a      	ldrh	r2, [r7, #2]
 8005b9e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005bb4:	d802      	bhi.n	8005bbc <HAL_SPI_TransmitReceive+0xd8>
 8005bb6:	8abb      	ldrh	r3, [r7, #20]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d908      	bls.n	8005bce <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005bca:	605a      	str	r2, [r3, #4]
 8005bcc:	e007      	b.n	8005bde <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bdc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be8:	2b40      	cmp	r3, #64	@ 0x40
 8005bea:	d007      	beq.n	8005bfc <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c04:	f240 8083 	bls.w	8005d0e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <HAL_SPI_TransmitReceive+0x132>
 8005c10:	8afb      	ldrh	r3, [r7, #22]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d16f      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c1a:	881a      	ldrh	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c26:	1c9a      	adds	r2, r3, #2
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c3a:	e05c      	b.n	8005cf6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 0302 	and.w	r3, r3, #2
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d11b      	bne.n	8005c82 <HAL_SPI_TransmitReceive+0x19e>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d016      	beq.n	8005c82 <HAL_SPI_TransmitReceive+0x19e>
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d113      	bne.n	8005c82 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5e:	881a      	ldrh	r2, [r3, #0]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6a:	1c9a      	adds	r2, r3, #2
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	3b01      	subs	r3, #1
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d11c      	bne.n	8005cca <HAL_SPI_TransmitReceive+0x1e6>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d016      	beq.n	8005cca <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca6:	b292      	uxth	r2, r2
 8005ca8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cae:	1c9a      	adds	r2, r3, #2
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005cca:	f7fb fc79 	bl	80015c0 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	6a3b      	ldr	r3, [r7, #32]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d80d      	bhi.n	8005cf6 <HAL_SPI_TransmitReceive+0x212>
 8005cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce0:	d009      	beq.n	8005cf6 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e111      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d19d      	bne.n	8005c3c <HAL_SPI_TransmitReceive+0x158>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d197      	bne.n	8005c3c <HAL_SPI_TransmitReceive+0x158>
 8005d0c:	e0e5      	b.n	8005eda <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <HAL_SPI_TransmitReceive+0x23a>
 8005d16:	8afb      	ldrh	r3, [r7, #22]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	f040 80d1 	bne.w	8005ec0 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d912      	bls.n	8005d4e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2c:	881a      	ldrh	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d38:	1c9a      	adds	r2, r3, #2
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b02      	subs	r3, #2
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d4c:	e0b8      	b.n	8005ec0 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	330c      	adds	r3, #12
 8005d58:	7812      	ldrb	r2, [r2, #0]
 8005d5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	b29a      	uxth	r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d74:	e0a4      	b.n	8005ec0 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f003 0302 	and.w	r3, r3, #2
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d134      	bne.n	8005dee <HAL_SPI_TransmitReceive+0x30a>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d02f      	beq.n	8005dee <HAL_SPI_TransmitReceive+0x30a>
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d12c      	bne.n	8005dee <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d912      	bls.n	8005dc4 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da2:	881a      	ldrh	r2, [r3, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dae:	1c9a      	adds	r2, r3, #2
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b02      	subs	r3, #2
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dc2:	e012      	b.n	8005dea <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	330c      	adds	r3, #12
 8005dce:	7812      	ldrb	r2, [r2, #0]
 8005dd0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	3b01      	subs	r3, #1
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d148      	bne.n	8005e8e <HAL_SPI_TransmitReceive+0x3aa>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d042      	beq.n	8005e8e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d923      	bls.n	8005e5c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68da      	ldr	r2, [r3, #12]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1e:	b292      	uxth	r2, r2
 8005e20:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e26:	1c9a      	adds	r2, r3, #2
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	3b02      	subs	r3, #2
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d81f      	bhi.n	8005e8a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e58:	605a      	str	r2, [r3, #4]
 8005e5a:	e016      	b.n	8005e8a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f103 020c 	add.w	r2, r3, #12
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e68:	7812      	ldrb	r2, [r2, #0]
 8005e6a:	b2d2      	uxtb	r2, r2
 8005e6c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e8e:	f7fb fb97 	bl	80015c0 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d803      	bhi.n	8005ea6 <HAL_SPI_TransmitReceive+0x3c2>
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea4:	d102      	bne.n	8005eac <HAL_SPI_TransmitReceive+0x3c8>
 8005ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d109      	bne.n	8005ec0 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e02c      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f47f af55 	bne.w	8005d76 <HAL_SPI_TransmitReceive+0x292>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f47f af4e 	bne.w	8005d76 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eda:	6a3a      	ldr	r2, [r7, #32]
 8005edc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 f93e 	bl	8006160 <SPI_EndRxTxTransaction>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d008      	beq.n	8005efc <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2220      	movs	r2, #32
 8005eee:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e00e      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d001      	beq.n	8005f18 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e000      	b.n	8005f1a <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005f18:	2300      	movs	r3, #0
  }
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3728      	adds	r7, #40	@ 0x28
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
	...

08005f24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b088      	sub	sp, #32
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	603b      	str	r3, [r7, #0]
 8005f30:	4613      	mov	r3, r2
 8005f32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f34:	f7fb fb44 	bl	80015c0 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3c:	1a9b      	subs	r3, r3, r2
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	4413      	add	r3, r2
 8005f42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f44:	f7fb fb3c 	bl	80015c0 <HAL_GetTick>
 8005f48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f4a:	4b39      	ldr	r3, [pc, #228]	@ (8006030 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	015b      	lsls	r3, r3, #5
 8005f50:	0d1b      	lsrs	r3, r3, #20
 8005f52:	69fa      	ldr	r2, [r7, #28]
 8005f54:	fb02 f303 	mul.w	r3, r2, r3
 8005f58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f5a:	e054      	b.n	8006006 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f62:	d050      	beq.n	8006006 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f64:	f7fb fb2c 	bl	80015c0 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	69bb      	ldr	r3, [r7, #24]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	69fa      	ldr	r2, [r7, #28]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d902      	bls.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d13d      	bne.n	8005ff6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f92:	d111      	bne.n	8005fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f9c:	d004      	beq.n	8005fa8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fa6:	d107      	bne.n	8005fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fc0:	d10f      	bne.n	8005fe2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fe0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e017      	b.n	8006026 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	3b01      	subs	r3, #1
 8006004:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	689a      	ldr	r2, [r3, #8]
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	4013      	ands	r3, r2
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	429a      	cmp	r2, r3
 8006014:	bf0c      	ite	eq
 8006016:	2301      	moveq	r3, #1
 8006018:	2300      	movne	r3, #0
 800601a:	b2db      	uxtb	r3, r3
 800601c:	461a      	mov	r2, r3
 800601e:	79fb      	ldrb	r3, [r7, #7]
 8006020:	429a      	cmp	r2, r3
 8006022:	d19b      	bne.n	8005f5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3720      	adds	r7, #32
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000000 	.word	0x20000000

08006034 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b08a      	sub	sp, #40	@ 0x28
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
 8006040:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006042:	2300      	movs	r3, #0
 8006044:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006046:	f7fb fabb 	bl	80015c0 <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604e:	1a9b      	subs	r3, r3, r2
 8006050:	683a      	ldr	r2, [r7, #0]
 8006052:	4413      	add	r3, r2
 8006054:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006056:	f7fb fab3 	bl	80015c0 <HAL_GetTick>
 800605a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	330c      	adds	r3, #12
 8006062:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006064:	4b3d      	ldr	r3, [pc, #244]	@ (800615c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	4613      	mov	r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	00da      	lsls	r2, r3, #3
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	0d1b      	lsrs	r3, r3, #20
 8006074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006076:	fb02 f303 	mul.w	r3, r2, r3
 800607a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800607c:	e060      	b.n	8006140 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006084:	d107      	bne.n	8006096 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d104      	bne.n	8006096 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	b2db      	uxtb	r3, r3
 8006092:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006094:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609c:	d050      	beq.n	8006140 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800609e:	f7fb fa8f 	bl	80015c0 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d902      	bls.n	80060b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80060ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d13d      	bne.n	8006130 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060cc:	d111      	bne.n	80060f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060d6:	d004      	beq.n	80060e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060e0:	d107      	bne.n	80060f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060fa:	d10f      	bne.n	800611c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800611a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e010      	b.n	8006152 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	3b01      	subs	r3, #1
 800613e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	689a      	ldr	r2, [r3, #8]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	4013      	ands	r3, r2
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	429a      	cmp	r2, r3
 800614e:	d196      	bne.n	800607e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3728      	adds	r7, #40	@ 0x28
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	20000000 	.word	0x20000000

08006160 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af02      	add	r7, sp, #8
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	2200      	movs	r2, #0
 8006174:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f7ff ff5b 	bl	8006034 <SPI_WaitFifoStateUntilTimeout>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006188:	f043 0220 	orr.w	r2, r3, #32
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006190:	2303      	movs	r3, #3
 8006192:	e027      	b.n	80061e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2200      	movs	r2, #0
 800619c:	2180      	movs	r1, #128	@ 0x80
 800619e:	68f8      	ldr	r0, [r7, #12]
 80061a0:	f7ff fec0 	bl	8005f24 <SPI_WaitFlagStateUntilTimeout>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d007      	beq.n	80061ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ae:	f043 0220 	orr.w	r2, r3, #32
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e014      	b.n	80061e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f7ff ff34 	bl	8006034 <SPI_WaitFifoStateUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d007      	beq.n	80061e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061d6:	f043 0220 	orr.w	r2, r3, #32
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e000      	b.n	80061e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b082      	sub	sp, #8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e049      	b.n	8006292 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d106      	bne.n	8006218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 f841 	bl	800629a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2202      	movs	r2, #2
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	3304      	adds	r3, #4
 8006228:	4619      	mov	r1, r3
 800622a:	4610      	mov	r0, r2
 800622c:	f000 f9e0 	bl	80065f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3708      	adds	r7, #8
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800629a:	b480      	push	{r7}
 800629c:	b083      	sub	sp, #12
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
	...

080062b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d001      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e04f      	b.n	8006368 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f042 0201 	orr.w	r2, r2, #1
 80062de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a23      	ldr	r2, [pc, #140]	@ (8006374 <HAL_TIM_Base_Start_IT+0xc4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d01d      	beq.n	8006326 <HAL_TIM_Base_Start_IT+0x76>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f2:	d018      	beq.n	8006326 <HAL_TIM_Base_Start_IT+0x76>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a1f      	ldr	r2, [pc, #124]	@ (8006378 <HAL_TIM_Base_Start_IT+0xc8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d013      	beq.n	8006326 <HAL_TIM_Base_Start_IT+0x76>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a1e      	ldr	r2, [pc, #120]	@ (800637c <HAL_TIM_Base_Start_IT+0xcc>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00e      	beq.n	8006326 <HAL_TIM_Base_Start_IT+0x76>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a1c      	ldr	r2, [pc, #112]	@ (8006380 <HAL_TIM_Base_Start_IT+0xd0>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d009      	beq.n	8006326 <HAL_TIM_Base_Start_IT+0x76>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a1b      	ldr	r2, [pc, #108]	@ (8006384 <HAL_TIM_Base_Start_IT+0xd4>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d004      	beq.n	8006326 <HAL_TIM_Base_Start_IT+0x76>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a19      	ldr	r2, [pc, #100]	@ (8006388 <HAL_TIM_Base_Start_IT+0xd8>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d115      	bne.n	8006352 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689a      	ldr	r2, [r3, #8]
 800632c:	4b17      	ldr	r3, [pc, #92]	@ (800638c <HAL_TIM_Base_Start_IT+0xdc>)
 800632e:	4013      	ands	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2b06      	cmp	r3, #6
 8006336:	d015      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0xb4>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800633e:	d011      	beq.n	8006364 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f042 0201 	orr.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006350:	e008      	b.n	8006364 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0201 	orr.w	r2, r2, #1
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	e000      	b.n	8006366 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006364:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr
 8006374:	40012c00 	.word	0x40012c00
 8006378:	40000400 	.word	0x40000400
 800637c:	40000800 	.word	0x40000800
 8006380:	40000c00 	.word	0x40000c00
 8006384:	40013400 	.word	0x40013400
 8006388:	40014000 	.word	0x40014000
 800638c:	00010007 	.word	0x00010007

08006390 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d020      	beq.n	80063f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d01b      	beq.n	80063f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f06f 0202 	mvn.w	r2, #2
 80063c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 f8e9 	bl	80065b2 <HAL_TIM_IC_CaptureCallback>
 80063e0:	e005      	b.n	80063ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 f8db 	bl	800659e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 f8ec 	bl	80065c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f003 0304 	and.w	r3, r3, #4
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d020      	beq.n	8006440 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f003 0304 	and.w	r3, r3, #4
 8006404:	2b00      	cmp	r3, #0
 8006406:	d01b      	beq.n	8006440 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f06f 0204 	mvn.w	r2, #4
 8006410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2202      	movs	r2, #2
 8006416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f8c3 	bl	80065b2 <HAL_TIM_IC_CaptureCallback>
 800642c:	e005      	b.n	800643a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f8b5 	bl	800659e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f8c6 	bl	80065c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	f003 0308 	and.w	r3, r3, #8
 8006446:	2b00      	cmp	r3, #0
 8006448:	d020      	beq.n	800648c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	d01b      	beq.n	800648c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f06f 0208 	mvn.w	r2, #8
 800645c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2204      	movs	r2, #4
 8006462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	f003 0303 	and.w	r3, r3, #3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f89d 	bl	80065b2 <HAL_TIM_IC_CaptureCallback>
 8006478:	e005      	b.n	8006486 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f88f 	bl	800659e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f8a0 	bl	80065c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f003 0310 	and.w	r3, r3, #16
 8006492:	2b00      	cmp	r3, #0
 8006494:	d020      	beq.n	80064d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f003 0310 	and.w	r3, r3, #16
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01b      	beq.n	80064d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0210 	mvn.w	r2, #16
 80064a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2208      	movs	r2, #8
 80064ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f877 	bl	80065b2 <HAL_TIM_IC_CaptureCallback>
 80064c4:	e005      	b.n	80064d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 f869 	bl	800659e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 f87a 	bl	80065c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00c      	beq.n	80064fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d007      	beq.n	80064fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f06f 0201 	mvn.w	r2, #1
 80064f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7fa fbca 	bl	8000c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006502:	2b00      	cmp	r3, #0
 8006504:	d104      	bne.n	8006510 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00c      	beq.n	800652a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006516:	2b00      	cmp	r3, #0
 8006518:	d007      	beq.n	800652a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f913 	bl	8006750 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00c      	beq.n	800654e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800653a:	2b00      	cmp	r3, #0
 800653c:	d007      	beq.n	800654e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f90b 	bl	8006764 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00c      	beq.n	8006572 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	d007      	beq.n	8006572 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800656a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 f834 	bl	80065da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00c      	beq.n	8006596 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f003 0320 	and.w	r3, r3, #32
 8006582:	2b00      	cmp	r3, #0
 8006584:	d007      	beq.n	8006596 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f06f 0220 	mvn.w	r2, #32
 800658e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f8d3 	bl	800673c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006596:	bf00      	nop
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800659e:	b480      	push	{r7}
 80065a0:	b083      	sub	sp, #12
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065a6:	bf00      	nop
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr

080065b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065b2:	b480      	push	{r7}
 80065b4:	b083      	sub	sp, #12
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b083      	sub	sp, #12
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065da:	b480      	push	{r7}
 80065dc:	b083      	sub	sp, #12
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
	...

080065f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a46      	ldr	r2, [pc, #280]	@ (800671c <TIM_Base_SetConfig+0x12c>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d013      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800660e:	d00f      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a43      	ldr	r2, [pc, #268]	@ (8006720 <TIM_Base_SetConfig+0x130>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d00b      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a42      	ldr	r2, [pc, #264]	@ (8006724 <TIM_Base_SetConfig+0x134>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d007      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a41      	ldr	r2, [pc, #260]	@ (8006728 <TIM_Base_SetConfig+0x138>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d003      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a40      	ldr	r2, [pc, #256]	@ (800672c <TIM_Base_SetConfig+0x13c>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d108      	bne.n	8006642 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006636:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	4313      	orrs	r3, r2
 8006640:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a35      	ldr	r2, [pc, #212]	@ (800671c <TIM_Base_SetConfig+0x12c>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d01f      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006650:	d01b      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a32      	ldr	r2, [pc, #200]	@ (8006720 <TIM_Base_SetConfig+0x130>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d017      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a31      	ldr	r2, [pc, #196]	@ (8006724 <TIM_Base_SetConfig+0x134>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d013      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a30      	ldr	r2, [pc, #192]	@ (8006728 <TIM_Base_SetConfig+0x138>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d00f      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a2f      	ldr	r2, [pc, #188]	@ (800672c <TIM_Base_SetConfig+0x13c>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d00b      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a2e      	ldr	r2, [pc, #184]	@ (8006730 <TIM_Base_SetConfig+0x140>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d007      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a2d      	ldr	r2, [pc, #180]	@ (8006734 <TIM_Base_SetConfig+0x144>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d003      	beq.n	800668a <TIM_Base_SetConfig+0x9a>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a2c      	ldr	r2, [pc, #176]	@ (8006738 <TIM_Base_SetConfig+0x148>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d108      	bne.n	800669c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	4313      	orrs	r3, r2
 800669a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a16      	ldr	r2, [pc, #88]	@ (800671c <TIM_Base_SetConfig+0x12c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00f      	beq.n	80066e8 <TIM_Base_SetConfig+0xf8>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a18      	ldr	r2, [pc, #96]	@ (800672c <TIM_Base_SetConfig+0x13c>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d00b      	beq.n	80066e8 <TIM_Base_SetConfig+0xf8>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a17      	ldr	r2, [pc, #92]	@ (8006730 <TIM_Base_SetConfig+0x140>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d007      	beq.n	80066e8 <TIM_Base_SetConfig+0xf8>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a16      	ldr	r2, [pc, #88]	@ (8006734 <TIM_Base_SetConfig+0x144>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d003      	beq.n	80066e8 <TIM_Base_SetConfig+0xf8>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a15      	ldr	r2, [pc, #84]	@ (8006738 <TIM_Base_SetConfig+0x148>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d103      	bne.n	80066f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	691a      	ldr	r2, [r3, #16]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0301 	and.w	r3, r3, #1
 80066fe:	2b01      	cmp	r3, #1
 8006700:	d105      	bne.n	800670e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	f023 0201 	bic.w	r2, r3, #1
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	611a      	str	r2, [r3, #16]
  }
}
 800670e:	bf00      	nop
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	40012c00 	.word	0x40012c00
 8006720:	40000400 	.word	0x40000400
 8006724:	40000800 	.word	0x40000800
 8006728:	40000c00 	.word	0x40000c00
 800672c:	40013400 	.word	0x40013400
 8006730:	40014000 	.word	0x40014000
 8006734:	40014400 	.word	0x40014400
 8006738:	40014800 	.word	0x40014800

0800673c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e040      	b.n	800680c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fa fe4e 	bl	800143c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2224      	movs	r2, #36	@ 0x24
 80067a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f022 0201 	bic.w	r2, r2, #1
 80067b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d002      	beq.n	80067c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 fe8c 	bl	80074dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 fbd5 	bl	8006f74 <UART_SetConfig>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d101      	bne.n	80067d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e01b      	b.n	800680c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	685a      	ldr	r2, [r3, #4]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689a      	ldr	r2, [r3, #8]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0201 	orr.w	r2, r2, #1
 8006802:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 ff0b 	bl	8007620 <UART_CheckIdleState>
 800680a:	4603      	mov	r3, r0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3708      	adds	r7, #8
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b08a      	sub	sp, #40	@ 0x28
 8006818:	af02      	add	r7, sp, #8
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	603b      	str	r3, [r7, #0]
 8006820:	4613      	mov	r3, r2
 8006822:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006828:	2b20      	cmp	r3, #32
 800682a:	d177      	bne.n	800691c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d002      	beq.n	8006838 <HAL_UART_Transmit+0x24>
 8006832:	88fb      	ldrh	r3, [r7, #6]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d101      	bne.n	800683c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e070      	b.n	800691e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2221      	movs	r2, #33	@ 0x21
 8006848:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800684a:	f7fa feb9 	bl	80015c0 <HAL_GetTick>
 800684e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	88fa      	ldrh	r2, [r7, #6]
 8006854:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	88fa      	ldrh	r2, [r7, #6]
 800685c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006868:	d108      	bne.n	800687c <HAL_UART_Transmit+0x68>
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d104      	bne.n	800687c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006872:	2300      	movs	r3, #0
 8006874:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	61bb      	str	r3, [r7, #24]
 800687a:	e003      	b.n	8006884 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006880:	2300      	movs	r3, #0
 8006882:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006884:	e02f      	b.n	80068e6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2200      	movs	r2, #0
 800688e:	2180      	movs	r1, #128	@ 0x80
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 ff6d 	bl	8007770 <UART_WaitOnFlagUntilTimeout>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d004      	beq.n	80068a6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2220      	movs	r2, #32
 80068a0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e03b      	b.n	800691e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10b      	bne.n	80068c4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	881a      	ldrh	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068b8:	b292      	uxth	r2, r2
 80068ba:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	3302      	adds	r3, #2
 80068c0:	61bb      	str	r3, [r7, #24]
 80068c2:	e007      	b.n	80068d4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	781a      	ldrb	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	3301      	adds	r3, #1
 80068d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80068da:	b29b      	uxth	r3, r3
 80068dc:	3b01      	subs	r3, #1
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1c9      	bne.n	8006886 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2200      	movs	r2, #0
 80068fa:	2140      	movs	r1, #64	@ 0x40
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 ff37 	bl	8007770 <UART_WaitOnFlagUntilTimeout>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d004      	beq.n	8006912 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2220      	movs	r2, #32
 800690c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e005      	b.n	800691e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2220      	movs	r2, #32
 8006916:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006918:	2300      	movs	r3, #0
 800691a:	e000      	b.n	800691e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800691c:	2302      	movs	r3, #2
  }
}
 800691e:	4618      	mov	r0, r3
 8006920:	3720      	adds	r7, #32
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
	...

08006928 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b0ba      	sub	sp, #232	@ 0xe8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	69db      	ldr	r3, [r3, #28]
 8006936:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800694e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006952:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006956:	4013      	ands	r3, r2
 8006958:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800695c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006960:	2b00      	cmp	r3, #0
 8006962:	d115      	bne.n	8006990 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006968:	f003 0320 	and.w	r3, r3, #32
 800696c:	2b00      	cmp	r3, #0
 800696e:	d00f      	beq.n	8006990 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006974:	f003 0320 	and.w	r3, r3, #32
 8006978:	2b00      	cmp	r3, #0
 800697a:	d009      	beq.n	8006990 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 82ca 	beq.w	8006f1a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	4798      	blx	r3
      }
      return;
 800698e:	e2c4      	b.n	8006f1a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006990:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8117 	beq.w	8006bc8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800699a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d106      	bne.n	80069b4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80069a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80069aa:	4b85      	ldr	r3, [pc, #532]	@ (8006bc0 <HAL_UART_IRQHandler+0x298>)
 80069ac:	4013      	ands	r3, r2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f000 810a 	beq.w	8006bc8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80069b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d011      	beq.n	80069e4 <HAL_UART_IRQHandler+0xbc>
 80069c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00b      	beq.n	80069e4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2201      	movs	r2, #1
 80069d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069da:	f043 0201 	orr.w	r2, r3, #1
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e8:	f003 0302 	and.w	r3, r3, #2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d011      	beq.n	8006a14 <HAL_UART_IRQHandler+0xec>
 80069f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069f4:	f003 0301 	and.w	r3, r3, #1
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d00b      	beq.n	8006a14 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2202      	movs	r2, #2
 8006a02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a0a:	f043 0204 	orr.w	r2, r3, #4
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a18:	f003 0304 	and.w	r3, r3, #4
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d011      	beq.n	8006a44 <HAL_UART_IRQHandler+0x11c>
 8006a20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00b      	beq.n	8006a44 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2204      	movs	r2, #4
 8006a32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a3a:	f043 0202 	orr.w	r2, r3, #2
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a48:	f003 0308 	and.w	r3, r3, #8
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d017      	beq.n	8006a80 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a54:	f003 0320 	and.w	r3, r3, #32
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d105      	bne.n	8006a68 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006a5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a60:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00b      	beq.n	8006a80 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2208      	movs	r2, #8
 8006a6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a76:	f043 0208 	orr.w	r2, r3, #8
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d012      	beq.n	8006ab2 <HAL_UART_IRQHandler+0x18a>
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00c      	beq.n	8006ab2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006aa0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aa8:	f043 0220 	orr.w	r2, r3, #32
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 8230 	beq.w	8006f1e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ac2:	f003 0320 	and.w	r3, r3, #32
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00d      	beq.n	8006ae6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ace:	f003 0320 	and.w	r3, r3, #32
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d007      	beq.n	8006ae6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006afa:	2b40      	cmp	r3, #64	@ 0x40
 8006afc:	d005      	beq.n	8006b0a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006afe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b02:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d04f      	beq.n	8006baa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fe9d 	bl	800784a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1a:	2b40      	cmp	r3, #64	@ 0x40
 8006b1c:	d141      	bne.n	8006ba2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3308      	adds	r3, #8
 8006b24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	3308      	adds	r3, #8
 8006b46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b4a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006b56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006b62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1d9      	bne.n	8006b1e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d013      	beq.n	8006b9a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b76:	4a13      	ldr	r2, [pc, #76]	@ (8006bc4 <HAL_UART_IRQHandler+0x29c>)
 8006b78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f7fa ff26 	bl	80019d0 <HAL_DMA_Abort_IT>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d017      	beq.n	8006bba <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006b94:	4610      	mov	r0, r2
 8006b96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b98:	e00f      	b.n	8006bba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f9d4 	bl	8006f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ba0:	e00b      	b.n	8006bba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f9d0 	bl	8006f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ba8:	e007      	b.n	8006bba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f9cc 	bl	8006f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006bb8:	e1b1      	b.n	8006f1e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bba:	bf00      	nop
    return;
 8006bbc:	e1af      	b.n	8006f1e <HAL_UART_IRQHandler+0x5f6>
 8006bbe:	bf00      	nop
 8006bc0:	04000120 	.word	0x04000120
 8006bc4:	08007913 	.word	0x08007913

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	f040 816a 	bne.w	8006ea6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bd6:	f003 0310 	and.w	r3, r3, #16
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f000 8163 	beq.w	8006ea6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006be4:	f003 0310 	and.w	r3, r3, #16
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 815c 	beq.w	8006ea6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2210      	movs	r2, #16
 8006bf4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c00:	2b40      	cmp	r3, #64	@ 0x40
 8006c02:	f040 80d4 	bne.w	8006dae <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c12:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	f000 80ad 	beq.w	8006d76 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006c22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c26:	429a      	cmp	r2, r3
 8006c28:	f080 80a5 	bcs.w	8006d76 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c32:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 0320 	and.w	r3, r3, #32
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f040 8086 	bne.w	8006d54 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c54:	e853 3f00 	ldrex	r3, [r3]
 8006c58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006c5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006c72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c76:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006c7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006c82:	e841 2300 	strex	r3, r2, [r1]
 8006c86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1da      	bne.n	8006c48 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3308      	adds	r3, #8
 8006c98:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006ca2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ca4:	f023 0301 	bic.w	r3, r3, #1
 8006ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3308      	adds	r3, #8
 8006cb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006cb6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006cba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cbc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006cbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006cc2:	e841 2300 	strex	r3, r2, [r1]
 8006cc6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006cc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1e1      	bne.n	8006c92 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	3308      	adds	r3, #8
 8006cd4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ce0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ce4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3308      	adds	r3, #8
 8006cee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006cf2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006cf4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006cf8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006cfa:	e841 2300 	strex	r3, r2, [r1]
 8006cfe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1e3      	bne.n	8006cce <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2220      	movs	r2, #32
 8006d0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d24:	f023 0310 	bic.w	r3, r3, #16
 8006d28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	461a      	mov	r2, r3
 8006d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d38:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1e4      	bne.n	8006d14 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7fa fe00 	bl	8001954 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2202      	movs	r2, #2
 8006d58:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f8f4 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006d74:	e0d5      	b.n	8006f22 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006d7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d80:	429a      	cmp	r2, r3
 8006d82:	f040 80ce 	bne.w	8006f22 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0320 	and.w	r3, r3, #32
 8006d92:	2b20      	cmp	r3, #32
 8006d94:	f040 80c5 	bne.w	8006f22 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006da4:	4619      	mov	r1, r3
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 f8d8 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
      return;
 8006dac:	e0b9      	b.n	8006f22 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	f000 80ab 	beq.w	8006f26 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006dd0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 80a6 	beq.w	8006f26 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de2:	e853 3f00 	ldrex	r3, [r3]
 8006de6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	461a      	mov	r2, r3
 8006df8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006dfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dfe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e04:	e841 2300 	strex	r3, r2, [r1]
 8006e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d1e4      	bne.n	8006dda <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3308      	adds	r3, #8
 8006e16:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1a:	e853 3f00 	ldrex	r3, [r3]
 8006e1e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e20:	6a3b      	ldr	r3, [r7, #32]
 8006e22:	f023 0301 	bic.w	r3, r3, #1
 8006e26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3308      	adds	r3, #8
 8006e30:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e34:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e3c:	e841 2300 	strex	r3, r2, [r1]
 8006e40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1e3      	bne.n	8006e10 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	e853 3f00 	ldrex	r3, [r3]
 8006e68:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f023 0310 	bic.w	r3, r3, #16
 8006e70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e7e:	61fb      	str	r3, [r7, #28]
 8006e80:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e82:	69b9      	ldr	r1, [r7, #24]
 8006e84:	69fa      	ldr	r2, [r7, #28]
 8006e86:	e841 2300 	strex	r3, r2, [r1]
 8006e8a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1e4      	bne.n	8006e5c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2202      	movs	r2, #2
 8006e96:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 f85c 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ea4:	e03f      	b.n	8006f26 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d00e      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x5a8>
 8006eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d008      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006ec6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 fd62 	bl	8007992 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ece:	e02d      	b.n	8006f2c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00e      	beq.n	8006efa <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d008      	beq.n	8006efa <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d01c      	beq.n	8006f2a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	4798      	blx	r3
    }
    return;
 8006ef8:	e017      	b.n	8006f2a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d012      	beq.n	8006f2c <HAL_UART_IRQHandler+0x604>
 8006f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00c      	beq.n	8006f2c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fd13 	bl	800793e <UART_EndTransmit_IT>
    return;
 8006f18:	e008      	b.n	8006f2c <HAL_UART_IRQHandler+0x604>
      return;
 8006f1a:	bf00      	nop
 8006f1c:	e006      	b.n	8006f2c <HAL_UART_IRQHandler+0x604>
    return;
 8006f1e:	bf00      	nop
 8006f20:	e004      	b.n	8006f2c <HAL_UART_IRQHandler+0x604>
      return;
 8006f22:	bf00      	nop
 8006f24:	e002      	b.n	8006f2c <HAL_UART_IRQHandler+0x604>
      return;
 8006f26:	bf00      	nop
 8006f28:	e000      	b.n	8006f2c <HAL_UART_IRQHandler+0x604>
    return;
 8006f2a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006f2c:	37e8      	adds	r7, #232	@ 0xe8
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop

08006f34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f50:	bf00      	nop
 8006f52:	370c      	adds	r7, #12
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	460b      	mov	r3, r1
 8006f66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f68:	bf00      	nop
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f78:	b08a      	sub	sp, #40	@ 0x28
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	431a      	orrs	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	695b      	ldr	r3, [r3, #20]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	69db      	ldr	r3, [r3, #28]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	4ba4      	ldr	r3, [pc, #656]	@ (8007234 <UART_SetConfig+0x2c0>)
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fac:	430b      	orrs	r3, r1
 8006fae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a99      	ldr	r2, [pc, #612]	@ (8007238 <UART_SetConfig+0x2c4>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d004      	beq.n	8006fe0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ff0:	430a      	orrs	r2, r1
 8006ff2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a90      	ldr	r2, [pc, #576]	@ (800723c <UART_SetConfig+0x2c8>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d126      	bne.n	800704c <UART_SetConfig+0xd8>
 8006ffe:	4b90      	ldr	r3, [pc, #576]	@ (8007240 <UART_SetConfig+0x2cc>)
 8007000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007004:	f003 0303 	and.w	r3, r3, #3
 8007008:	2b03      	cmp	r3, #3
 800700a:	d81b      	bhi.n	8007044 <UART_SetConfig+0xd0>
 800700c:	a201      	add	r2, pc, #4	@ (adr r2, 8007014 <UART_SetConfig+0xa0>)
 800700e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007012:	bf00      	nop
 8007014:	08007025 	.word	0x08007025
 8007018:	08007035 	.word	0x08007035
 800701c:	0800702d 	.word	0x0800702d
 8007020:	0800703d 	.word	0x0800703d
 8007024:	2301      	movs	r3, #1
 8007026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800702a:	e116      	b.n	800725a <UART_SetConfig+0x2e6>
 800702c:	2302      	movs	r3, #2
 800702e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007032:	e112      	b.n	800725a <UART_SetConfig+0x2e6>
 8007034:	2304      	movs	r3, #4
 8007036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800703a:	e10e      	b.n	800725a <UART_SetConfig+0x2e6>
 800703c:	2308      	movs	r3, #8
 800703e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007042:	e10a      	b.n	800725a <UART_SetConfig+0x2e6>
 8007044:	2310      	movs	r3, #16
 8007046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800704a:	e106      	b.n	800725a <UART_SetConfig+0x2e6>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a7c      	ldr	r2, [pc, #496]	@ (8007244 <UART_SetConfig+0x2d0>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d138      	bne.n	80070c8 <UART_SetConfig+0x154>
 8007056:	4b7a      	ldr	r3, [pc, #488]	@ (8007240 <UART_SetConfig+0x2cc>)
 8007058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800705c:	f003 030c 	and.w	r3, r3, #12
 8007060:	2b0c      	cmp	r3, #12
 8007062:	d82d      	bhi.n	80070c0 <UART_SetConfig+0x14c>
 8007064:	a201      	add	r2, pc, #4	@ (adr r2, 800706c <UART_SetConfig+0xf8>)
 8007066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706a:	bf00      	nop
 800706c:	080070a1 	.word	0x080070a1
 8007070:	080070c1 	.word	0x080070c1
 8007074:	080070c1 	.word	0x080070c1
 8007078:	080070c1 	.word	0x080070c1
 800707c:	080070b1 	.word	0x080070b1
 8007080:	080070c1 	.word	0x080070c1
 8007084:	080070c1 	.word	0x080070c1
 8007088:	080070c1 	.word	0x080070c1
 800708c:	080070a9 	.word	0x080070a9
 8007090:	080070c1 	.word	0x080070c1
 8007094:	080070c1 	.word	0x080070c1
 8007098:	080070c1 	.word	0x080070c1
 800709c:	080070b9 	.word	0x080070b9
 80070a0:	2300      	movs	r3, #0
 80070a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070a6:	e0d8      	b.n	800725a <UART_SetConfig+0x2e6>
 80070a8:	2302      	movs	r3, #2
 80070aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ae:	e0d4      	b.n	800725a <UART_SetConfig+0x2e6>
 80070b0:	2304      	movs	r3, #4
 80070b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070b6:	e0d0      	b.n	800725a <UART_SetConfig+0x2e6>
 80070b8:	2308      	movs	r3, #8
 80070ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070be:	e0cc      	b.n	800725a <UART_SetConfig+0x2e6>
 80070c0:	2310      	movs	r3, #16
 80070c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070c6:	e0c8      	b.n	800725a <UART_SetConfig+0x2e6>
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a5e      	ldr	r2, [pc, #376]	@ (8007248 <UART_SetConfig+0x2d4>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d125      	bne.n	800711e <UART_SetConfig+0x1aa>
 80070d2:	4b5b      	ldr	r3, [pc, #364]	@ (8007240 <UART_SetConfig+0x2cc>)
 80070d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80070dc:	2b30      	cmp	r3, #48	@ 0x30
 80070de:	d016      	beq.n	800710e <UART_SetConfig+0x19a>
 80070e0:	2b30      	cmp	r3, #48	@ 0x30
 80070e2:	d818      	bhi.n	8007116 <UART_SetConfig+0x1a2>
 80070e4:	2b20      	cmp	r3, #32
 80070e6:	d00a      	beq.n	80070fe <UART_SetConfig+0x18a>
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d814      	bhi.n	8007116 <UART_SetConfig+0x1a2>
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d002      	beq.n	80070f6 <UART_SetConfig+0x182>
 80070f0:	2b10      	cmp	r3, #16
 80070f2:	d008      	beq.n	8007106 <UART_SetConfig+0x192>
 80070f4:	e00f      	b.n	8007116 <UART_SetConfig+0x1a2>
 80070f6:	2300      	movs	r3, #0
 80070f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070fc:	e0ad      	b.n	800725a <UART_SetConfig+0x2e6>
 80070fe:	2302      	movs	r3, #2
 8007100:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007104:	e0a9      	b.n	800725a <UART_SetConfig+0x2e6>
 8007106:	2304      	movs	r3, #4
 8007108:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800710c:	e0a5      	b.n	800725a <UART_SetConfig+0x2e6>
 800710e:	2308      	movs	r3, #8
 8007110:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007114:	e0a1      	b.n	800725a <UART_SetConfig+0x2e6>
 8007116:	2310      	movs	r3, #16
 8007118:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800711c:	e09d      	b.n	800725a <UART_SetConfig+0x2e6>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a4a      	ldr	r2, [pc, #296]	@ (800724c <UART_SetConfig+0x2d8>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d125      	bne.n	8007174 <UART_SetConfig+0x200>
 8007128:	4b45      	ldr	r3, [pc, #276]	@ (8007240 <UART_SetConfig+0x2cc>)
 800712a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800712e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007132:	2bc0      	cmp	r3, #192	@ 0xc0
 8007134:	d016      	beq.n	8007164 <UART_SetConfig+0x1f0>
 8007136:	2bc0      	cmp	r3, #192	@ 0xc0
 8007138:	d818      	bhi.n	800716c <UART_SetConfig+0x1f8>
 800713a:	2b80      	cmp	r3, #128	@ 0x80
 800713c:	d00a      	beq.n	8007154 <UART_SetConfig+0x1e0>
 800713e:	2b80      	cmp	r3, #128	@ 0x80
 8007140:	d814      	bhi.n	800716c <UART_SetConfig+0x1f8>
 8007142:	2b00      	cmp	r3, #0
 8007144:	d002      	beq.n	800714c <UART_SetConfig+0x1d8>
 8007146:	2b40      	cmp	r3, #64	@ 0x40
 8007148:	d008      	beq.n	800715c <UART_SetConfig+0x1e8>
 800714a:	e00f      	b.n	800716c <UART_SetConfig+0x1f8>
 800714c:	2300      	movs	r3, #0
 800714e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007152:	e082      	b.n	800725a <UART_SetConfig+0x2e6>
 8007154:	2302      	movs	r3, #2
 8007156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800715a:	e07e      	b.n	800725a <UART_SetConfig+0x2e6>
 800715c:	2304      	movs	r3, #4
 800715e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007162:	e07a      	b.n	800725a <UART_SetConfig+0x2e6>
 8007164:	2308      	movs	r3, #8
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800716a:	e076      	b.n	800725a <UART_SetConfig+0x2e6>
 800716c:	2310      	movs	r3, #16
 800716e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007172:	e072      	b.n	800725a <UART_SetConfig+0x2e6>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a35      	ldr	r2, [pc, #212]	@ (8007250 <UART_SetConfig+0x2dc>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d12a      	bne.n	80071d4 <UART_SetConfig+0x260>
 800717e:	4b30      	ldr	r3, [pc, #192]	@ (8007240 <UART_SetConfig+0x2cc>)
 8007180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007184:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007188:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800718c:	d01a      	beq.n	80071c4 <UART_SetConfig+0x250>
 800718e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007192:	d81b      	bhi.n	80071cc <UART_SetConfig+0x258>
 8007194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007198:	d00c      	beq.n	80071b4 <UART_SetConfig+0x240>
 800719a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800719e:	d815      	bhi.n	80071cc <UART_SetConfig+0x258>
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d003      	beq.n	80071ac <UART_SetConfig+0x238>
 80071a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071a8:	d008      	beq.n	80071bc <UART_SetConfig+0x248>
 80071aa:	e00f      	b.n	80071cc <UART_SetConfig+0x258>
 80071ac:	2300      	movs	r3, #0
 80071ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071b2:	e052      	b.n	800725a <UART_SetConfig+0x2e6>
 80071b4:	2302      	movs	r3, #2
 80071b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ba:	e04e      	b.n	800725a <UART_SetConfig+0x2e6>
 80071bc:	2304      	movs	r3, #4
 80071be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c2:	e04a      	b.n	800725a <UART_SetConfig+0x2e6>
 80071c4:	2308      	movs	r3, #8
 80071c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ca:	e046      	b.n	800725a <UART_SetConfig+0x2e6>
 80071cc:	2310      	movs	r3, #16
 80071ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071d2:	e042      	b.n	800725a <UART_SetConfig+0x2e6>
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a17      	ldr	r2, [pc, #92]	@ (8007238 <UART_SetConfig+0x2c4>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d13a      	bne.n	8007254 <UART_SetConfig+0x2e0>
 80071de:	4b18      	ldr	r3, [pc, #96]	@ (8007240 <UART_SetConfig+0x2cc>)
 80071e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071ec:	d01a      	beq.n	8007224 <UART_SetConfig+0x2b0>
 80071ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071f2:	d81b      	bhi.n	800722c <UART_SetConfig+0x2b8>
 80071f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071f8:	d00c      	beq.n	8007214 <UART_SetConfig+0x2a0>
 80071fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071fe:	d815      	bhi.n	800722c <UART_SetConfig+0x2b8>
 8007200:	2b00      	cmp	r3, #0
 8007202:	d003      	beq.n	800720c <UART_SetConfig+0x298>
 8007204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007208:	d008      	beq.n	800721c <UART_SetConfig+0x2a8>
 800720a:	e00f      	b.n	800722c <UART_SetConfig+0x2b8>
 800720c:	2300      	movs	r3, #0
 800720e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007212:	e022      	b.n	800725a <UART_SetConfig+0x2e6>
 8007214:	2302      	movs	r3, #2
 8007216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800721a:	e01e      	b.n	800725a <UART_SetConfig+0x2e6>
 800721c:	2304      	movs	r3, #4
 800721e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007222:	e01a      	b.n	800725a <UART_SetConfig+0x2e6>
 8007224:	2308      	movs	r3, #8
 8007226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800722a:	e016      	b.n	800725a <UART_SetConfig+0x2e6>
 800722c:	2310      	movs	r3, #16
 800722e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007232:	e012      	b.n	800725a <UART_SetConfig+0x2e6>
 8007234:	efff69f3 	.word	0xefff69f3
 8007238:	40008000 	.word	0x40008000
 800723c:	40013800 	.word	0x40013800
 8007240:	40021000 	.word	0x40021000
 8007244:	40004400 	.word	0x40004400
 8007248:	40004800 	.word	0x40004800
 800724c:	40004c00 	.word	0x40004c00
 8007250:	40005000 	.word	0x40005000
 8007254:	2310      	movs	r3, #16
 8007256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a9d      	ldr	r2, [pc, #628]	@ (80074d4 <UART_SetConfig+0x560>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d179      	bne.n	8007358 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007264:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007268:	2b08      	cmp	r3, #8
 800726a:	d823      	bhi.n	80072b4 <UART_SetConfig+0x340>
 800726c:	a201      	add	r2, pc, #4	@ (adr r2, 8007274 <UART_SetConfig+0x300>)
 800726e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007272:	bf00      	nop
 8007274:	08007299 	.word	0x08007299
 8007278:	080072b5 	.word	0x080072b5
 800727c:	080072a1 	.word	0x080072a1
 8007280:	080072b5 	.word	0x080072b5
 8007284:	080072a7 	.word	0x080072a7
 8007288:	080072b5 	.word	0x080072b5
 800728c:	080072b5 	.word	0x080072b5
 8007290:	080072b5 	.word	0x080072b5
 8007294:	080072af 	.word	0x080072af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007298:	f7fc f8e0 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 800729c:	61f8      	str	r0, [r7, #28]
        break;
 800729e:	e00f      	b.n	80072c0 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072a0:	4b8d      	ldr	r3, [pc, #564]	@ (80074d8 <UART_SetConfig+0x564>)
 80072a2:	61fb      	str	r3, [r7, #28]
        break;
 80072a4:	e00c      	b.n	80072c0 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072a6:	f7fc f841 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80072aa:	61f8      	str	r0, [r7, #28]
        break;
 80072ac:	e008      	b.n	80072c0 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072ae:	2320      	movs	r3, #32
 80072b0:	61fb      	str	r3, [r7, #28]
        break;
 80072b2:	e005      	b.n	80072c0 <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 80f9 	beq.w	80074ba <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	4613      	mov	r3, r2
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	4413      	add	r3, r2
 80072d2:	69fa      	ldr	r2, [r7, #28]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d305      	bcc.n	80072e4 <UART_SetConfig+0x370>
          (pclk > (4096U * huart->Init.BaudRate)))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80072de:	69fa      	ldr	r2, [r7, #28]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d903      	bls.n	80072ec <UART_SetConfig+0x378>
      {
        ret = HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80072ea:	e0e6      	b.n	80074ba <UART_SetConfig+0x546>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	2200      	movs	r2, #0
 80072f0:	461c      	mov	r4, r3
 80072f2:	4615      	mov	r5, r2
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	f04f 0300 	mov.w	r3, #0
 80072fc:	022b      	lsls	r3, r5, #8
 80072fe:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007302:	0222      	lsls	r2, r4, #8
 8007304:	68f9      	ldr	r1, [r7, #12]
 8007306:	6849      	ldr	r1, [r1, #4]
 8007308:	0849      	lsrs	r1, r1, #1
 800730a:	2000      	movs	r0, #0
 800730c:	4688      	mov	r8, r1
 800730e:	4681      	mov	r9, r0
 8007310:	eb12 0a08 	adds.w	sl, r2, r8
 8007314:	eb43 0b09 	adc.w	fp, r3, r9
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	607a      	str	r2, [r7, #4]
 8007322:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007326:	4650      	mov	r0, sl
 8007328:	4659      	mov	r1, fp
 800732a:	f7f8 ffa1 	bl	8000270 <__aeabi_uldivmod>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4613      	mov	r3, r2
 8007334:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800733c:	d308      	bcc.n	8007350 <UART_SetConfig+0x3dc>
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007344:	d204      	bcs.n	8007350 <UART_SetConfig+0x3dc>
        {
          huart->Instance->BRR = usartdiv;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	69ba      	ldr	r2, [r7, #24]
 800734c:	60da      	str	r2, [r3, #12]
 800734e:	e0b4      	b.n	80074ba <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007356:	e0b0      	b.n	80074ba <UART_SetConfig+0x546>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	69db      	ldr	r3, [r3, #28]
 800735c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007360:	d15c      	bne.n	800741c <UART_SetConfig+0x4a8>
  {
    switch (clocksource)
 8007362:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007366:	2b08      	cmp	r3, #8
 8007368:	d826      	bhi.n	80073b8 <UART_SetConfig+0x444>
 800736a:	a201      	add	r2, pc, #4	@ (adr r2, 8007370 <UART_SetConfig+0x3fc>)
 800736c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007370:	08007395 	.word	0x08007395
 8007374:	0800739d 	.word	0x0800739d
 8007378:	080073a5 	.word	0x080073a5
 800737c:	080073b9 	.word	0x080073b9
 8007380:	080073ab 	.word	0x080073ab
 8007384:	080073b9 	.word	0x080073b9
 8007388:	080073b9 	.word	0x080073b9
 800738c:	080073b9 	.word	0x080073b9
 8007390:	080073b3 	.word	0x080073b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007394:	f7fc f862 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8007398:	61f8      	str	r0, [r7, #28]
        break;
 800739a:	e013      	b.n	80073c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800739c:	f7fc f874 	bl	8003488 <HAL_RCC_GetPCLK2Freq>
 80073a0:	61f8      	str	r0, [r7, #28]
        break;
 80073a2:	e00f      	b.n	80073c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073a4:	4b4c      	ldr	r3, [pc, #304]	@ (80074d8 <UART_SetConfig+0x564>)
 80073a6:	61fb      	str	r3, [r7, #28]
        break;
 80073a8:	e00c      	b.n	80073c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073aa:	f7fb ffbf 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80073ae:	61f8      	str	r0, [r7, #28]
        break;
 80073b0:	e008      	b.n	80073c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073b2:	2320      	movs	r3, #32
 80073b4:	61fb      	str	r3, [r7, #28]
        break;
 80073b6:	e005      	b.n	80073c4 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80073b8:	2300      	movs	r3, #0
 80073ba:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d077      	beq.n	80074ba <UART_SetConfig+0x546>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	005a      	lsls	r2, r3, #1
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	085b      	lsrs	r3, r3, #1
 80073d4:	441a      	add	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	fbb2 f3f3 	udiv	r3, r2, r3
 80073de:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	2b0f      	cmp	r3, #15
 80073e4:	d916      	bls.n	8007414 <UART_SetConfig+0x4a0>
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073ec:	d212      	bcs.n	8007414 <UART_SetConfig+0x4a0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	f023 030f 	bic.w	r3, r3, #15
 80073f6:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	085b      	lsrs	r3, r3, #1
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	f003 0307 	and.w	r3, r3, #7
 8007402:	b29a      	uxth	r2, r3
 8007404:	8afb      	ldrh	r3, [r7, #22]
 8007406:	4313      	orrs	r3, r2
 8007408:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	8afa      	ldrh	r2, [r7, #22]
 8007410:	60da      	str	r2, [r3, #12]
 8007412:	e052      	b.n	80074ba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800741a:	e04e      	b.n	80074ba <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800741c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007420:	2b08      	cmp	r3, #8
 8007422:	d827      	bhi.n	8007474 <UART_SetConfig+0x500>
 8007424:	a201      	add	r2, pc, #4	@ (adr r2, 800742c <UART_SetConfig+0x4b8>)
 8007426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742a:	bf00      	nop
 800742c:	08007451 	.word	0x08007451
 8007430:	08007459 	.word	0x08007459
 8007434:	08007461 	.word	0x08007461
 8007438:	08007475 	.word	0x08007475
 800743c:	08007467 	.word	0x08007467
 8007440:	08007475 	.word	0x08007475
 8007444:	08007475 	.word	0x08007475
 8007448:	08007475 	.word	0x08007475
 800744c:	0800746f 	.word	0x0800746f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007450:	f7fc f804 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8007454:	61f8      	str	r0, [r7, #28]
        break;
 8007456:	e013      	b.n	8007480 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007458:	f7fc f816 	bl	8003488 <HAL_RCC_GetPCLK2Freq>
 800745c:	61f8      	str	r0, [r7, #28]
        break;
 800745e:	e00f      	b.n	8007480 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007460:	4b1d      	ldr	r3, [pc, #116]	@ (80074d8 <UART_SetConfig+0x564>)
 8007462:	61fb      	str	r3, [r7, #28]
        break;
 8007464:	e00c      	b.n	8007480 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007466:	f7fb ff61 	bl	800332c <HAL_RCC_GetSysClockFreq>
 800746a:	61f8      	str	r0, [r7, #28]
        break;
 800746c:	e008      	b.n	8007480 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800746e:	2320      	movs	r3, #32
 8007470:	61fb      	str	r3, [r7, #28]
        break;
 8007472:	e005      	b.n	8007480 <UART_SetConfig+0x50c>
      default:
        pclk = 0U;
 8007474:	2300      	movs	r3, #0
 8007476:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800747e:	bf00      	nop
    }

    if (pclk != 0U)
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d019      	beq.n	80074ba <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	085a      	lsrs	r2, r3, #1
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	441a      	add	r2, r3
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	fbb2 f3f3 	udiv	r3, r2, r3
 8007498:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	2b0f      	cmp	r3, #15
 800749e:	d909      	bls.n	80074b4 <UART_SetConfig+0x540>
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074a6:	d205      	bcs.n	80074b4 <UART_SetConfig+0x540>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	60da      	str	r2, [r3, #12]
 80074b2:	e002      	b.n	80074ba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80074c6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3728      	adds	r7, #40	@ 0x28
 80074ce:	46bd      	mov	sp, r7
 80074d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074d4:	40008000 	.word	0x40008000
 80074d8:	00f42400 	.word	0x00f42400

080074dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e8:	f003 0308 	and.w	r3, r3, #8
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00a      	beq.n	8007506 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	430a      	orrs	r2, r1
 8007504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00a      	beq.n	8007528 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	430a      	orrs	r2, r1
 8007526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752c:	f003 0302 	and.w	r3, r3, #2
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00a      	beq.n	800754a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	430a      	orrs	r2, r1
 8007548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754e:	f003 0304 	and.w	r3, r3, #4
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00a      	beq.n	800756c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	430a      	orrs	r2, r1
 800756a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007570:	f003 0310 	and.w	r3, r3, #16
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00a      	beq.n	800758e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	430a      	orrs	r2, r1
 800758c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007592:	f003 0320 	and.w	r3, r3, #32
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00a      	beq.n	80075b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	430a      	orrs	r2, r1
 80075ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01a      	beq.n	80075f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	430a      	orrs	r2, r1
 80075d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075da:	d10a      	bne.n	80075f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00a      	beq.n	8007614 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	430a      	orrs	r2, r1
 8007612:	605a      	str	r2, [r3, #4]
  }
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b098      	sub	sp, #96	@ 0x60
 8007624:	af02      	add	r7, sp, #8
 8007626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007630:	f7f9 ffc6 	bl	80015c0 <HAL_GetTick>
 8007634:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 0308 	and.w	r3, r3, #8
 8007640:	2b08      	cmp	r3, #8
 8007642:	d12e      	bne.n	80076a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007644:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007648:	9300      	str	r3, [sp, #0]
 800764a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800764c:	2200      	movs	r2, #0
 800764e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f88c 	bl	8007770 <UART_WaitOnFlagUntilTimeout>
 8007658:	4603      	mov	r3, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	d021      	beq.n	80076a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007666:	e853 3f00 	ldrex	r3, [r3]
 800766a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800766c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800766e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007672:	653b      	str	r3, [r7, #80]	@ 0x50
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	461a      	mov	r2, r3
 800767a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800767c:	647b      	str	r3, [r7, #68]	@ 0x44
 800767e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007680:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007682:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007684:	e841 2300 	strex	r3, r2, [r1]
 8007688:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800768a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1e6      	bne.n	800765e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2220      	movs	r2, #32
 8007694:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e062      	b.n	8007768 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0304 	and.w	r3, r3, #4
 80076ac:	2b04      	cmp	r3, #4
 80076ae:	d149      	bne.n	8007744 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076b4:	9300      	str	r3, [sp, #0]
 80076b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076b8:	2200      	movs	r2, #0
 80076ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f856 	bl	8007770 <UART_WaitOnFlagUntilTimeout>
 80076c4:	4603      	mov	r3, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d03c      	beq.n	8007744 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d2:	e853 3f00 	ldrex	r3, [r3]
 80076d6:	623b      	str	r3, [r7, #32]
   return(result);
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	461a      	mov	r2, r3
 80076e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80076ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e6      	bne.n	80076ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	3308      	adds	r3, #8
 8007702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	e853 3f00 	ldrex	r3, [r3]
 800770a:	60fb      	str	r3, [r7, #12]
   return(result);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f023 0301 	bic.w	r3, r3, #1
 8007712:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800771c:	61fa      	str	r2, [r7, #28]
 800771e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007720:	69b9      	ldr	r1, [r7, #24]
 8007722:	69fa      	ldr	r2, [r7, #28]
 8007724:	e841 2300 	strex	r3, r2, [r1]
 8007728:	617b      	str	r3, [r7, #20]
   return(result);
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e5      	bne.n	80076fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2220      	movs	r2, #32
 8007734:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e011      	b.n	8007768 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2220      	movs	r2, #32
 8007748:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3758      	adds	r7, #88	@ 0x58
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	60f8      	str	r0, [r7, #12]
 8007778:	60b9      	str	r1, [r7, #8]
 800777a:	603b      	str	r3, [r7, #0]
 800777c:	4613      	mov	r3, r2
 800777e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007780:	e04f      	b.n	8007822 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007788:	d04b      	beq.n	8007822 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800778a:	f7f9 ff19 	bl	80015c0 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	429a      	cmp	r2, r3
 8007798:	d302      	bcc.n	80077a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d101      	bne.n	80077a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077a0:	2303      	movs	r3, #3
 80077a2:	e04e      	b.n	8007842 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 0304 	and.w	r3, r3, #4
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d037      	beq.n	8007822 <UART_WaitOnFlagUntilTimeout+0xb2>
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	2b80      	cmp	r3, #128	@ 0x80
 80077b6:	d034      	beq.n	8007822 <UART_WaitOnFlagUntilTimeout+0xb2>
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	2b40      	cmp	r3, #64	@ 0x40
 80077bc:	d031      	beq.n	8007822 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69db      	ldr	r3, [r3, #28]
 80077c4:	f003 0308 	and.w	r3, r3, #8
 80077c8:	2b08      	cmp	r3, #8
 80077ca:	d110      	bne.n	80077ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2208      	movs	r2, #8
 80077d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f000 f838 	bl	800784a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2208      	movs	r2, #8
 80077de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e029      	b.n	8007842 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	69db      	ldr	r3, [r3, #28]
 80077f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077fc:	d111      	bne.n	8007822 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007806:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 f81e 	bl	800784a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2220      	movs	r2, #32
 8007812:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800781e:	2303      	movs	r3, #3
 8007820:	e00f      	b.n	8007842 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	69da      	ldr	r2, [r3, #28]
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	4013      	ands	r3, r2
 800782c:	68ba      	ldr	r2, [r7, #8]
 800782e:	429a      	cmp	r2, r3
 8007830:	bf0c      	ite	eq
 8007832:	2301      	moveq	r3, #1
 8007834:	2300      	movne	r3, #0
 8007836:	b2db      	uxtb	r3, r3
 8007838:	461a      	mov	r2, r3
 800783a:	79fb      	ldrb	r3, [r7, #7]
 800783c:	429a      	cmp	r2, r3
 800783e:	d0a0      	beq.n	8007782 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}

0800784a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800784a:	b480      	push	{r7}
 800784c:	b095      	sub	sp, #84	@ 0x54
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785a:	e853 3f00 	ldrex	r3, [r3]
 800785e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007862:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007866:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007870:	643b      	str	r3, [r7, #64]	@ 0x40
 8007872:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007874:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007876:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007878:	e841 2300 	strex	r3, r2, [r1]
 800787c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800787e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007880:	2b00      	cmp	r3, #0
 8007882:	d1e6      	bne.n	8007852 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	3308      	adds	r3, #8
 800788a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788c:	6a3b      	ldr	r3, [r7, #32]
 800788e:	e853 3f00 	ldrex	r3, [r3]
 8007892:	61fb      	str	r3, [r7, #28]
   return(result);
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	f023 0301 	bic.w	r3, r3, #1
 800789a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	3308      	adds	r3, #8
 80078a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078ac:	e841 2300 	strex	r3, r2, [r1]
 80078b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1e5      	bne.n	8007884 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d118      	bne.n	80078f2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	e853 3f00 	ldrex	r3, [r3]
 80078cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f023 0310 	bic.w	r3, r3, #16
 80078d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	461a      	mov	r2, r3
 80078dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078de:	61bb      	str	r3, [r7, #24]
 80078e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e2:	6979      	ldr	r1, [r7, #20]
 80078e4:	69ba      	ldr	r2, [r7, #24]
 80078e6:	e841 2300 	strex	r3, r2, [r1]
 80078ea:	613b      	str	r3, [r7, #16]
   return(result);
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1e6      	bne.n	80078c0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2220      	movs	r2, #32
 80078f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007906:	bf00      	nop
 8007908:	3754      	adds	r7, #84	@ 0x54
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b084      	sub	sp, #16
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800791e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f7ff fb09 	bl	8006f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007936:	bf00      	nop
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b088      	sub	sp, #32
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	e853 3f00 	ldrex	r3, [r3]
 8007952:	60bb      	str	r3, [r7, #8]
   return(result);
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800795a:	61fb      	str	r3, [r7, #28]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	461a      	mov	r2, r3
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	61bb      	str	r3, [r7, #24]
 8007966:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	6979      	ldr	r1, [r7, #20]
 800796a:	69ba      	ldr	r2, [r7, #24]
 800796c:	e841 2300 	strex	r3, r2, [r1]
 8007970:	613b      	str	r3, [r7, #16]
   return(result);
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1e6      	bne.n	8007946 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2220      	movs	r2, #32
 800797c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7ff fad5 	bl	8006f34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800798a:	bf00      	nop
 800798c:	3720      	adds	r7, #32
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}

08007992 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007992:	b480      	push	{r7}
 8007994:	b083      	sub	sp, #12
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800799a:	bf00      	nop
 800799c:	370c      	adds	r7, #12
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr

080079a6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80079a6:	b480      	push	{r7}
 80079a8:	b085      	sub	sp, #20
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	4603      	mov	r3, r0
 80079ae:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80079b0:	2300      	movs	r3, #0
 80079b2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80079b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80079b8:	2b84      	cmp	r3, #132	@ 0x84
 80079ba:	d005      	beq.n	80079c8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80079bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4413      	add	r3, r2
 80079c4:	3303      	adds	r3, #3
 80079c6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80079c8:	68fb      	ldr	r3, [r7, #12]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr

080079d6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80079da:	f000 fafd 	bl	8007fd8 <vTaskStartScheduler>
  
  return osOK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80079e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079e6:	b089      	sub	sp, #36	@ 0x24
 80079e8:	af04      	add	r7, sp, #16
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d020      	beq.n	8007a38 <osThreadCreate+0x54>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d01c      	beq.n	8007a38 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685c      	ldr	r4, [r3, #4]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	691e      	ldr	r6, [r3, #16]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7ff ffc8 	bl	80079a6 <makeFreeRtosPriority>
 8007a16:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a20:	9202      	str	r2, [sp, #8]
 8007a22:	9301      	str	r3, [sp, #4]
 8007a24:	9100      	str	r1, [sp, #0]
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	4632      	mov	r2, r6
 8007a2a:	4629      	mov	r1, r5
 8007a2c:	4620      	mov	r0, r4
 8007a2e:	f000 f8ed 	bl	8007c0c <xTaskCreateStatic>
 8007a32:	4603      	mov	r3, r0
 8007a34:	60fb      	str	r3, [r7, #12]
 8007a36:	e01c      	b.n	8007a72 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685c      	ldr	r4, [r3, #4]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a44:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7ff ffaa 	bl	80079a6 <makeFreeRtosPriority>
 8007a52:	4602      	mov	r2, r0
 8007a54:	f107 030c 	add.w	r3, r7, #12
 8007a58:	9301      	str	r3, [sp, #4]
 8007a5a:	9200      	str	r2, [sp, #0]
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	4632      	mov	r2, r6
 8007a60:	4629      	mov	r1, r5
 8007a62:	4620      	mov	r0, r4
 8007a64:	f000 f932 	bl	8007ccc <xTaskCreate>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d001      	beq.n	8007a72 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	e000      	b.n	8007a74 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007a72:	68fb      	ldr	r3, [r7, #12]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a7c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d001      	beq.n	8007a92 <osDelay+0x16>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	e000      	b.n	8007a94 <osDelay+0x18>
 8007a92:	2301      	movs	r3, #1
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 fa69 	bl	8007f6c <vTaskDelay>
  
  return osOK;
 8007a9a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f103 0208 	add.w	r2, r3, #8
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8007abc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f103 0208 	add.w	r2, r3, #8
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f103 0208 	add.w	r2, r3, #8
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007afe:	b480      	push	{r7}
 8007b00:	b085      	sub	sp, #20
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
 8007b06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	689a      	ldr	r2, [r3, #8]
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	683a      	ldr	r2, [r7, #0]
 8007b22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	683a      	ldr	r2, [r7, #0]
 8007b28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	1c5a      	adds	r2, r3, #1
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	601a      	str	r2, [r3, #0]
}
 8007b3a:	bf00      	nop
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr

08007b46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007b46:	b480      	push	{r7}
 8007b48:	b085      	sub	sp, #20
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
 8007b4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b5c:	d103      	bne.n	8007b66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	60fb      	str	r3, [r7, #12]
 8007b64:	e00c      	b.n	8007b80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	3308      	adds	r3, #8
 8007b6a:	60fb      	str	r3, [r7, #12]
 8007b6c:	e002      	b.n	8007b74 <vListInsert+0x2e>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	60fb      	str	r3, [r7, #12]
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68ba      	ldr	r2, [r7, #8]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d2f6      	bcs.n	8007b6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	685a      	ldr	r2, [r3, #4]
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	683a      	ldr	r2, [r7, #0]
 8007b9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	1c5a      	adds	r2, r3, #1
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	601a      	str	r2, [r3, #0]
}
 8007bac:	bf00      	nop
 8007bae:	3714      	adds	r7, #20
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b085      	sub	sp, #20
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	691b      	ldr	r3, [r3, #16]
 8007bc4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	6892      	ldr	r2, [r2, #8]
 8007bce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	6852      	ldr	r2, [r2, #4]
 8007bd8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d103      	bne.n	8007bec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	689a      	ldr	r2, [r3, #8]
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	1e5a      	subs	r2, r3, #1
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3714      	adds	r7, #20
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b08e      	sub	sp, #56	@ 0x38
 8007c10:	af04      	add	r7, sp, #16
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	60b9      	str	r1, [r7, #8]
 8007c16:	607a      	str	r2, [r7, #4]
 8007c18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d10b      	bne.n	8007c38 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c24:	f383 8811 	msr	BASEPRI, r3
 8007c28:	f3bf 8f6f 	isb	sy
 8007c2c:	f3bf 8f4f 	dsb	sy
 8007c30:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007c32:	bf00      	nop
 8007c34:	bf00      	nop
 8007c36:	e7fd      	b.n	8007c34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d10b      	bne.n	8007c56 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c42:	f383 8811 	msr	BASEPRI, r3
 8007c46:	f3bf 8f6f 	isb	sy
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	61fb      	str	r3, [r7, #28]
}
 8007c50:	bf00      	nop
 8007c52:	bf00      	nop
 8007c54:	e7fd      	b.n	8007c52 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007c56:	23a0      	movs	r3, #160	@ 0xa0
 8007c58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	2ba0      	cmp	r3, #160	@ 0xa0
 8007c5e:	d00b      	beq.n	8007c78 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	61bb      	str	r3, [r7, #24]
}
 8007c72:	bf00      	nop
 8007c74:	bf00      	nop
 8007c76:	e7fd      	b.n	8007c74 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007c78:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d01e      	beq.n	8007cbe <xTaskCreateStatic+0xb2>
 8007c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d01b      	beq.n	8007cbe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c88:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c8e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c98:	2300      	movs	r3, #0
 8007c9a:	9303      	str	r3, [sp, #12]
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9e:	9302      	str	r3, [sp, #8]
 8007ca0:	f107 0314 	add.w	r3, r7, #20
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	68b9      	ldr	r1, [r7, #8]
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 f851 	bl	8007d58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cb6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007cb8:	f000 f8ee 	bl	8007e98 <prvAddNewTaskToReadyList>
 8007cbc:	e001      	b.n	8007cc2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007cc2:	697b      	ldr	r3, [r7, #20]
	}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3728      	adds	r7, #40	@ 0x28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08c      	sub	sp, #48	@ 0x30
 8007cd0:	af04      	add	r7, sp, #16
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	603b      	str	r3, [r7, #0]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007cdc:	88fb      	ldrh	r3, [r7, #6]
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f000 ff01 	bl	8008ae8 <pvPortMalloc>
 8007ce6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00e      	beq.n	8007d0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007cee:	20a0      	movs	r0, #160	@ 0xa0
 8007cf0:	f000 fefa 	bl	8008ae8 <pvPortMalloc>
 8007cf4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d003      	beq.n	8007d04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	697a      	ldr	r2, [r7, #20]
 8007d00:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d02:	e005      	b.n	8007d10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d04:	6978      	ldr	r0, [r7, #20]
 8007d06:	f000 ffbd 	bl	8008c84 <vPortFree>
 8007d0a:	e001      	b.n	8007d10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d10:	69fb      	ldr	r3, [r7, #28]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d017      	beq.n	8007d46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d1e:	88fa      	ldrh	r2, [r7, #6]
 8007d20:	2300      	movs	r3, #0
 8007d22:	9303      	str	r3, [sp, #12]
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	9302      	str	r3, [sp, #8]
 8007d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2a:	9301      	str	r3, [sp, #4]
 8007d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2e:	9300      	str	r3, [sp, #0]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	68b9      	ldr	r1, [r7, #8]
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 f80f 	bl	8007d58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d3a:	69f8      	ldr	r0, [r7, #28]
 8007d3c:	f000 f8ac 	bl	8007e98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007d40:	2301      	movs	r3, #1
 8007d42:	61bb      	str	r3, [r7, #24]
 8007d44:	e002      	b.n	8007d4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007d46:	f04f 33ff 	mov.w	r3, #4294967295
 8007d4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007d4c:	69bb      	ldr	r3, [r7, #24]
	}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3720      	adds	r7, #32
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
	...

08007d58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b088      	sub	sp, #32
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
 8007d64:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007d70:	3b01      	subs	r3, #1
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	4413      	add	r3, r2
 8007d76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	f023 0307 	bic.w	r3, r3, #7
 8007d7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d80:	69bb      	ldr	r3, [r7, #24]
 8007d82:	f003 0307 	and.w	r3, r3, #7
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00b      	beq.n	8007da2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8e:	f383 8811 	msr	BASEPRI, r3
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	617b      	str	r3, [r7, #20]
}
 8007d9c:	bf00      	nop
 8007d9e:	bf00      	nop
 8007da0:	e7fd      	b.n	8007d9e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d01f      	beq.n	8007de8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007da8:	2300      	movs	r3, #0
 8007daa:	61fb      	str	r3, [r7, #28]
 8007dac:	e012      	b.n	8007dd4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	4413      	add	r3, r2
 8007db4:	7819      	ldrb	r1, [r3, #0]
 8007db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	4413      	add	r3, r2
 8007dbc:	3334      	adds	r3, #52	@ 0x34
 8007dbe:	460a      	mov	r2, r1
 8007dc0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d006      	beq.n	8007ddc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	61fb      	str	r3, [r7, #28]
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	2b0f      	cmp	r3, #15
 8007dd8:	d9e9      	bls.n	8007dae <prvInitialiseNewTask+0x56>
 8007dda:	e000      	b.n	8007dde <prvInitialiseNewTask+0x86>
			{
				break;
 8007ddc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007de6:	e003      	b.n	8007df0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df2:	2b06      	cmp	r3, #6
 8007df4:	d901      	bls.n	8007dfa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007df6:	2306      	movs	r3, #6
 8007df8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e04:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e08:	2200      	movs	r2, #0
 8007e0a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0e:	3304      	adds	r3, #4
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7ff fe67 	bl	8007ae4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e18:	3318      	adds	r3, #24
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff fe62 	bl	8007ae4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e28:	f1c3 0207 	rsb	r2, r3, #7
 8007e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e34:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e48:	334c      	adds	r3, #76	@ 0x4c
 8007e4a:	224c      	movs	r2, #76	@ 0x4c
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f001 f9e4 	bl	800921c <memset>
 8007e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e56:	4a0d      	ldr	r2, [pc, #52]	@ (8007e8c <prvInitialiseNewTask+0x134>)
 8007e58:	651a      	str	r2, [r3, #80]	@ 0x50
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8007e90 <prvInitialiseNewTask+0x138>)
 8007e5e:	655a      	str	r2, [r3, #84]	@ 0x54
 8007e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e62:	4a0c      	ldr	r2, [pc, #48]	@ (8007e94 <prvInitialiseNewTask+0x13c>)
 8007e64:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007e66:	683a      	ldr	r2, [r7, #0]
 8007e68:	68f9      	ldr	r1, [r7, #12]
 8007e6a:	69b8      	ldr	r0, [r7, #24]
 8007e6c:	f000 fc2a 	bl	80086c4 <pxPortInitialiseStack>
 8007e70:	4602      	mov	r2, r0
 8007e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d002      	beq.n	8007e82 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e82:	bf00      	nop
 8007e84:	3720      	adds	r7, #32
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	20001380 	.word	0x20001380
 8007e90:	200013e8 	.word	0x200013e8
 8007e94:	20001450 	.word	0x20001450

08007e98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b082      	sub	sp, #8
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007ea0:	f000 fd42 	bl	8008928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007ea4:	4b2a      	ldr	r3, [pc, #168]	@ (8007f50 <prvAddNewTaskToReadyList+0xb8>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	4a29      	ldr	r2, [pc, #164]	@ (8007f50 <prvAddNewTaskToReadyList+0xb8>)
 8007eac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007eae:	4b29      	ldr	r3, [pc, #164]	@ (8007f54 <prvAddNewTaskToReadyList+0xbc>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d109      	bne.n	8007eca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007eb6:	4a27      	ldr	r2, [pc, #156]	@ (8007f54 <prvAddNewTaskToReadyList+0xbc>)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ebc:	4b24      	ldr	r3, [pc, #144]	@ (8007f50 <prvAddNewTaskToReadyList+0xb8>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d110      	bne.n	8007ee6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ec4:	f000 fad4 	bl	8008470 <prvInitialiseTaskLists>
 8007ec8:	e00d      	b.n	8007ee6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007eca:	4b23      	ldr	r3, [pc, #140]	@ (8007f58 <prvAddNewTaskToReadyList+0xc0>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d109      	bne.n	8007ee6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ed2:	4b20      	ldr	r3, [pc, #128]	@ (8007f54 <prvAddNewTaskToReadyList+0xbc>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d802      	bhi.n	8007ee6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8007f54 <prvAddNewTaskToReadyList+0xbc>)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8007f5c <prvAddNewTaskToReadyList+0xc4>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	3301      	adds	r3, #1
 8007eec:	4a1b      	ldr	r2, [pc, #108]	@ (8007f5c <prvAddNewTaskToReadyList+0xc4>)
 8007eee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	409a      	lsls	r2, r3
 8007ef8:	4b19      	ldr	r3, [pc, #100]	@ (8007f60 <prvAddNewTaskToReadyList+0xc8>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	4a18      	ldr	r2, [pc, #96]	@ (8007f60 <prvAddNewTaskToReadyList+0xc8>)
 8007f00:	6013      	str	r3, [r2, #0]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f06:	4613      	mov	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4413      	add	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4a15      	ldr	r2, [pc, #84]	@ (8007f64 <prvAddNewTaskToReadyList+0xcc>)
 8007f10:	441a      	add	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	3304      	adds	r3, #4
 8007f16:	4619      	mov	r1, r3
 8007f18:	4610      	mov	r0, r2
 8007f1a:	f7ff fdf0 	bl	8007afe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f1e:	f000 fd35 	bl	800898c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f22:	4b0d      	ldr	r3, [pc, #52]	@ (8007f58 <prvAddNewTaskToReadyList+0xc0>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00e      	beq.n	8007f48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8007f54 <prvAddNewTaskToReadyList+0xbc>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d207      	bcs.n	8007f48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f38:	4b0b      	ldr	r3, [pc, #44]	@ (8007f68 <prvAddNewTaskToReadyList+0xd0>)
 8007f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f48:	bf00      	nop
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	20000774 	.word	0x20000774
 8007f54:	20000674 	.word	0x20000674
 8007f58:	20000780 	.word	0x20000780
 8007f5c:	20000790 	.word	0x20000790
 8007f60:	2000077c 	.word	0x2000077c
 8007f64:	20000678 	.word	0x20000678
 8007f68:	e000ed04 	.word	0xe000ed04

08007f6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007f74:	2300      	movs	r3, #0
 8007f76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d018      	beq.n	8007fb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007f7e:	4b14      	ldr	r3, [pc, #80]	@ (8007fd0 <vTaskDelay+0x64>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d00b      	beq.n	8007f9e <vTaskDelay+0x32>
	__asm volatile
 8007f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	60bb      	str	r3, [r7, #8]
}
 8007f98:	bf00      	nop
 8007f9a:	bf00      	nop
 8007f9c:	e7fd      	b.n	8007f9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f9e:	f000 f885 	bl	80080ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fb27 	bl	80085f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007faa:	f000 f88d 	bl	80080c8 <xTaskResumeAll>
 8007fae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d107      	bne.n	8007fc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007fb6:	4b07      	ldr	r3, [pc, #28]	@ (8007fd4 <vTaskDelay+0x68>)
 8007fb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fc6:	bf00      	nop
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	2000079c 	.word	0x2000079c
 8007fd4:	e000ed04 	.word	0xe000ed04

08007fd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b08a      	sub	sp, #40	@ 0x28
 8007fdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fe6:	463a      	mov	r2, r7
 8007fe8:	1d39      	adds	r1, r7, #4
 8007fea:	f107 0308 	add.w	r3, r7, #8
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7f8 fafa 	bl	80005e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ff4:	6839      	ldr	r1, [r7, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	9202      	str	r2, [sp, #8]
 8007ffc:	9301      	str	r3, [sp, #4]
 8007ffe:	2300      	movs	r3, #0
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	2300      	movs	r3, #0
 8008004:	460a      	mov	r2, r1
 8008006:	4921      	ldr	r1, [pc, #132]	@ (800808c <vTaskStartScheduler+0xb4>)
 8008008:	4821      	ldr	r0, [pc, #132]	@ (8008090 <vTaskStartScheduler+0xb8>)
 800800a:	f7ff fdff 	bl	8007c0c <xTaskCreateStatic>
 800800e:	4603      	mov	r3, r0
 8008010:	4a20      	ldr	r2, [pc, #128]	@ (8008094 <vTaskStartScheduler+0xbc>)
 8008012:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008014:	4b1f      	ldr	r3, [pc, #124]	@ (8008094 <vTaskStartScheduler+0xbc>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d002      	beq.n	8008022 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800801c:	2301      	movs	r3, #1
 800801e:	617b      	str	r3, [r7, #20]
 8008020:	e001      	b.n	8008026 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008022:	2300      	movs	r3, #0
 8008024:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	2b01      	cmp	r3, #1
 800802a:	d11b      	bne.n	8008064 <vTaskStartScheduler+0x8c>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	613b      	str	r3, [r7, #16]
}
 800803e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008040:	4b15      	ldr	r3, [pc, #84]	@ (8008098 <vTaskStartScheduler+0xc0>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	334c      	adds	r3, #76	@ 0x4c
 8008046:	4a15      	ldr	r2, [pc, #84]	@ (800809c <vTaskStartScheduler+0xc4>)
 8008048:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800804a:	4b15      	ldr	r3, [pc, #84]	@ (80080a0 <vTaskStartScheduler+0xc8>)
 800804c:	f04f 32ff 	mov.w	r2, #4294967295
 8008050:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008052:	4b14      	ldr	r3, [pc, #80]	@ (80080a4 <vTaskStartScheduler+0xcc>)
 8008054:	2201      	movs	r2, #1
 8008056:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008058:	4b13      	ldr	r3, [pc, #76]	@ (80080a8 <vTaskStartScheduler+0xd0>)
 800805a:	2200      	movs	r2, #0
 800805c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800805e:	f000 fbbf 	bl	80087e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008062:	e00f      	b.n	8008084 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806a:	d10b      	bne.n	8008084 <vTaskStartScheduler+0xac>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	60fb      	str	r3, [r7, #12]
}
 800807e:	bf00      	nop
 8008080:	bf00      	nop
 8008082:	e7fd      	b.n	8008080 <vTaskStartScheduler+0xa8>
}
 8008084:	bf00      	nop
 8008086:	3718      	adds	r7, #24
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	08009ee0 	.word	0x08009ee0
 8008090:	08008441 	.word	0x08008441
 8008094:	20000798 	.word	0x20000798
 8008098:	20000674 	.word	0x20000674
 800809c:	2000001c 	.word	0x2000001c
 80080a0:	20000794 	.word	0x20000794
 80080a4:	20000780 	.word	0x20000780
 80080a8:	20000778 	.word	0x20000778

080080ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80080b0:	4b04      	ldr	r3, [pc, #16]	@ (80080c4 <vTaskSuspendAll+0x18>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	3301      	adds	r3, #1
 80080b6:	4a03      	ldr	r2, [pc, #12]	@ (80080c4 <vTaskSuspendAll+0x18>)
 80080b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80080ba:	bf00      	nop
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr
 80080c4:	2000079c 	.word	0x2000079c

080080c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080ce:	2300      	movs	r3, #0
 80080d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80080d2:	2300      	movs	r3, #0
 80080d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80080d6:	4b42      	ldr	r3, [pc, #264]	@ (80081e0 <xTaskResumeAll+0x118>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d10b      	bne.n	80080f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80080de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080e2:	f383 8811 	msr	BASEPRI, r3
 80080e6:	f3bf 8f6f 	isb	sy
 80080ea:	f3bf 8f4f 	dsb	sy
 80080ee:	603b      	str	r3, [r7, #0]
}
 80080f0:	bf00      	nop
 80080f2:	bf00      	nop
 80080f4:	e7fd      	b.n	80080f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80080f6:	f000 fc17 	bl	8008928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80080fa:	4b39      	ldr	r3, [pc, #228]	@ (80081e0 <xTaskResumeAll+0x118>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	3b01      	subs	r3, #1
 8008100:	4a37      	ldr	r2, [pc, #220]	@ (80081e0 <xTaskResumeAll+0x118>)
 8008102:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008104:	4b36      	ldr	r3, [pc, #216]	@ (80081e0 <xTaskResumeAll+0x118>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d161      	bne.n	80081d0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800810c:	4b35      	ldr	r3, [pc, #212]	@ (80081e4 <xTaskResumeAll+0x11c>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d05d      	beq.n	80081d0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008114:	e02e      	b.n	8008174 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008116:	4b34      	ldr	r3, [pc, #208]	@ (80081e8 <xTaskResumeAll+0x120>)
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	3318      	adds	r3, #24
 8008122:	4618      	mov	r0, r3
 8008124:	f7ff fd48 	bl	8007bb8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	3304      	adds	r3, #4
 800812c:	4618      	mov	r0, r3
 800812e:	f7ff fd43 	bl	8007bb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008136:	2201      	movs	r2, #1
 8008138:	409a      	lsls	r2, r3
 800813a:	4b2c      	ldr	r3, [pc, #176]	@ (80081ec <xTaskResumeAll+0x124>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4313      	orrs	r3, r2
 8008140:	4a2a      	ldr	r2, [pc, #168]	@ (80081ec <xTaskResumeAll+0x124>)
 8008142:	6013      	str	r3, [r2, #0]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008148:	4613      	mov	r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	4a27      	ldr	r2, [pc, #156]	@ (80081f0 <xTaskResumeAll+0x128>)
 8008152:	441a      	add	r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	3304      	adds	r3, #4
 8008158:	4619      	mov	r1, r3
 800815a:	4610      	mov	r0, r2
 800815c:	f7ff fccf 	bl	8007afe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008164:	4b23      	ldr	r3, [pc, #140]	@ (80081f4 <xTaskResumeAll+0x12c>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816a:	429a      	cmp	r2, r3
 800816c:	d302      	bcc.n	8008174 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800816e:	4b22      	ldr	r3, [pc, #136]	@ (80081f8 <xTaskResumeAll+0x130>)
 8008170:	2201      	movs	r2, #1
 8008172:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008174:	4b1c      	ldr	r3, [pc, #112]	@ (80081e8 <xTaskResumeAll+0x120>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d1cc      	bne.n	8008116 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008182:	f000 fa19 	bl	80085b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008186:	4b1d      	ldr	r3, [pc, #116]	@ (80081fc <xTaskResumeAll+0x134>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d010      	beq.n	80081b4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008192:	f000 f837 	bl	8008204 <xTaskIncrementTick>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800819c:	4b16      	ldr	r3, [pc, #88]	@ (80081f8 <xTaskResumeAll+0x130>)
 800819e:	2201      	movs	r2, #1
 80081a0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	3b01      	subs	r3, #1
 80081a6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1f1      	bne.n	8008192 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80081ae:	4b13      	ldr	r3, [pc, #76]	@ (80081fc <xTaskResumeAll+0x134>)
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081b4:	4b10      	ldr	r3, [pc, #64]	@ (80081f8 <xTaskResumeAll+0x130>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d009      	beq.n	80081d0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081bc:	2301      	movs	r3, #1
 80081be:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081c0:	4b0f      	ldr	r3, [pc, #60]	@ (8008200 <xTaskResumeAll+0x138>)
 80081c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c6:	601a      	str	r2, [r3, #0]
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081d0:	f000 fbdc 	bl	800898c <vPortExitCritical>

	return xAlreadyYielded;
 80081d4:	68bb      	ldr	r3, [r7, #8]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	2000079c 	.word	0x2000079c
 80081e4:	20000774 	.word	0x20000774
 80081e8:	20000734 	.word	0x20000734
 80081ec:	2000077c 	.word	0x2000077c
 80081f0:	20000678 	.word	0x20000678
 80081f4:	20000674 	.word	0x20000674
 80081f8:	20000788 	.word	0x20000788
 80081fc:	20000784 	.word	0x20000784
 8008200:	e000ed04 	.word	0xe000ed04

08008204 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b086      	sub	sp, #24
 8008208:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800820a:	2300      	movs	r3, #0
 800820c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800820e:	4b4f      	ldr	r3, [pc, #316]	@ (800834c <xTaskIncrementTick+0x148>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	f040 808f 	bne.w	8008336 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008218:	4b4d      	ldr	r3, [pc, #308]	@ (8008350 <xTaskIncrementTick+0x14c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3301      	adds	r3, #1
 800821e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008220:	4a4b      	ldr	r2, [pc, #300]	@ (8008350 <xTaskIncrementTick+0x14c>)
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d121      	bne.n	8008270 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800822c:	4b49      	ldr	r3, [pc, #292]	@ (8008354 <xTaskIncrementTick+0x150>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00b      	beq.n	800824e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823a:	f383 8811 	msr	BASEPRI, r3
 800823e:	f3bf 8f6f 	isb	sy
 8008242:	f3bf 8f4f 	dsb	sy
 8008246:	603b      	str	r3, [r7, #0]
}
 8008248:	bf00      	nop
 800824a:	bf00      	nop
 800824c:	e7fd      	b.n	800824a <xTaskIncrementTick+0x46>
 800824e:	4b41      	ldr	r3, [pc, #260]	@ (8008354 <xTaskIncrementTick+0x150>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	60fb      	str	r3, [r7, #12]
 8008254:	4b40      	ldr	r3, [pc, #256]	@ (8008358 <xTaskIncrementTick+0x154>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a3e      	ldr	r2, [pc, #248]	@ (8008354 <xTaskIncrementTick+0x150>)
 800825a:	6013      	str	r3, [r2, #0]
 800825c:	4a3e      	ldr	r2, [pc, #248]	@ (8008358 <xTaskIncrementTick+0x154>)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6013      	str	r3, [r2, #0]
 8008262:	4b3e      	ldr	r3, [pc, #248]	@ (800835c <xTaskIncrementTick+0x158>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3301      	adds	r3, #1
 8008268:	4a3c      	ldr	r2, [pc, #240]	@ (800835c <xTaskIncrementTick+0x158>)
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	f000 f9a4 	bl	80085b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008270:	4b3b      	ldr	r3, [pc, #236]	@ (8008360 <xTaskIncrementTick+0x15c>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	693a      	ldr	r2, [r7, #16]
 8008276:	429a      	cmp	r2, r3
 8008278:	d348      	bcc.n	800830c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800827a:	4b36      	ldr	r3, [pc, #216]	@ (8008354 <xTaskIncrementTick+0x150>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d104      	bne.n	800828e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008284:	4b36      	ldr	r3, [pc, #216]	@ (8008360 <xTaskIncrementTick+0x15c>)
 8008286:	f04f 32ff 	mov.w	r2, #4294967295
 800828a:	601a      	str	r2, [r3, #0]
					break;
 800828c:	e03e      	b.n	800830c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800828e:	4b31      	ldr	r3, [pc, #196]	@ (8008354 <xTaskIncrementTick+0x150>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d203      	bcs.n	80082ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082a6:	4a2e      	ldr	r2, [pc, #184]	@ (8008360 <xTaskIncrementTick+0x15c>)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082ac:	e02e      	b.n	800830c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	3304      	adds	r3, #4
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7ff fc80 	bl	8007bb8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d004      	beq.n	80082ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	3318      	adds	r3, #24
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7ff fc77 	bl	8007bb8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ce:	2201      	movs	r2, #1
 80082d0:	409a      	lsls	r2, r3
 80082d2:	4b24      	ldr	r3, [pc, #144]	@ (8008364 <xTaskIncrementTick+0x160>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	4a22      	ldr	r2, [pc, #136]	@ (8008364 <xTaskIncrementTick+0x160>)
 80082da:	6013      	str	r3, [r2, #0]
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e0:	4613      	mov	r3, r2
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	4413      	add	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008368 <xTaskIncrementTick+0x164>)
 80082ea:	441a      	add	r2, r3
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	3304      	adds	r3, #4
 80082f0:	4619      	mov	r1, r3
 80082f2:	4610      	mov	r0, r2
 80082f4:	f7ff fc03 	bl	8007afe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082fc:	4b1b      	ldr	r3, [pc, #108]	@ (800836c <xTaskIncrementTick+0x168>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008302:	429a      	cmp	r2, r3
 8008304:	d3b9      	bcc.n	800827a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008306:	2301      	movs	r3, #1
 8008308:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800830a:	e7b6      	b.n	800827a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800830c:	4b17      	ldr	r3, [pc, #92]	@ (800836c <xTaskIncrementTick+0x168>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008312:	4915      	ldr	r1, [pc, #84]	@ (8008368 <xTaskIncrementTick+0x164>)
 8008314:	4613      	mov	r3, r2
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	4413      	add	r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	440b      	add	r3, r1
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2b01      	cmp	r3, #1
 8008322:	d901      	bls.n	8008328 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008324:	2301      	movs	r3, #1
 8008326:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008328:	4b11      	ldr	r3, [pc, #68]	@ (8008370 <xTaskIncrementTick+0x16c>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d007      	beq.n	8008340 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008330:	2301      	movs	r3, #1
 8008332:	617b      	str	r3, [r7, #20]
 8008334:	e004      	b.n	8008340 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008336:	4b0f      	ldr	r3, [pc, #60]	@ (8008374 <xTaskIncrementTick+0x170>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3301      	adds	r3, #1
 800833c:	4a0d      	ldr	r2, [pc, #52]	@ (8008374 <xTaskIncrementTick+0x170>)
 800833e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008340:	697b      	ldr	r3, [r7, #20]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3718      	adds	r7, #24
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	2000079c 	.word	0x2000079c
 8008350:	20000778 	.word	0x20000778
 8008354:	2000072c 	.word	0x2000072c
 8008358:	20000730 	.word	0x20000730
 800835c:	2000078c 	.word	0x2000078c
 8008360:	20000794 	.word	0x20000794
 8008364:	2000077c 	.word	0x2000077c
 8008368:	20000678 	.word	0x20000678
 800836c:	20000674 	.word	0x20000674
 8008370:	20000788 	.word	0x20000788
 8008374:	20000784 	.word	0x20000784

08008378 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800837e:	4b2a      	ldr	r3, [pc, #168]	@ (8008428 <vTaskSwitchContext+0xb0>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008386:	4b29      	ldr	r3, [pc, #164]	@ (800842c <vTaskSwitchContext+0xb4>)
 8008388:	2201      	movs	r2, #1
 800838a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800838c:	e045      	b.n	800841a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800838e:	4b27      	ldr	r3, [pc, #156]	@ (800842c <vTaskSwitchContext+0xb4>)
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008394:	4b26      	ldr	r3, [pc, #152]	@ (8008430 <vTaskSwitchContext+0xb8>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	fab3 f383 	clz	r3, r3
 80083a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80083a2:	7afb      	ldrb	r3, [r7, #11]
 80083a4:	f1c3 031f 	rsb	r3, r3, #31
 80083a8:	617b      	str	r3, [r7, #20]
 80083aa:	4922      	ldr	r1, [pc, #136]	@ (8008434 <vTaskSwitchContext+0xbc>)
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	4613      	mov	r3, r2
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4413      	add	r3, r2
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	440b      	add	r3, r1
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10b      	bne.n	80083d6 <vTaskSwitchContext+0x5e>
	__asm volatile
 80083be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c2:	f383 8811 	msr	BASEPRI, r3
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	f3bf 8f4f 	dsb	sy
 80083ce:	607b      	str	r3, [r7, #4]
}
 80083d0:	bf00      	nop
 80083d2:	bf00      	nop
 80083d4:	e7fd      	b.n	80083d2 <vTaskSwitchContext+0x5a>
 80083d6:	697a      	ldr	r2, [r7, #20]
 80083d8:	4613      	mov	r3, r2
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	4413      	add	r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4a14      	ldr	r2, [pc, #80]	@ (8008434 <vTaskSwitchContext+0xbc>)
 80083e2:	4413      	add	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	685a      	ldr	r2, [r3, #4]
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	605a      	str	r2, [r3, #4]
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	3308      	adds	r3, #8
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d104      	bne.n	8008406 <vTaskSwitchContext+0x8e>
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	605a      	str	r2, [r3, #4]
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	4a0a      	ldr	r2, [pc, #40]	@ (8008438 <vTaskSwitchContext+0xc0>)
 800840e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008410:	4b09      	ldr	r3, [pc, #36]	@ (8008438 <vTaskSwitchContext+0xc0>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	334c      	adds	r3, #76	@ 0x4c
 8008416:	4a09      	ldr	r2, [pc, #36]	@ (800843c <vTaskSwitchContext+0xc4>)
 8008418:	6013      	str	r3, [r2, #0]
}
 800841a:	bf00      	nop
 800841c:	371c      	adds	r7, #28
 800841e:	46bd      	mov	sp, r7
 8008420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008424:	4770      	bx	lr
 8008426:	bf00      	nop
 8008428:	2000079c 	.word	0x2000079c
 800842c:	20000788 	.word	0x20000788
 8008430:	2000077c 	.word	0x2000077c
 8008434:	20000678 	.word	0x20000678
 8008438:	20000674 	.word	0x20000674
 800843c:	2000001c 	.word	0x2000001c

08008440 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008448:	f000 f852 	bl	80084f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800844c:	4b06      	ldr	r3, [pc, #24]	@ (8008468 <prvIdleTask+0x28>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d9f9      	bls.n	8008448 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008454:	4b05      	ldr	r3, [pc, #20]	@ (800846c <prvIdleTask+0x2c>)
 8008456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800845a:	601a      	str	r2, [r3, #0]
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008464:	e7f0      	b.n	8008448 <prvIdleTask+0x8>
 8008466:	bf00      	nop
 8008468:	20000678 	.word	0x20000678
 800846c:	e000ed04 	.word	0xe000ed04

08008470 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008476:	2300      	movs	r3, #0
 8008478:	607b      	str	r3, [r7, #4]
 800847a:	e00c      	b.n	8008496 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	4613      	mov	r3, r2
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	4413      	add	r3, r2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4a12      	ldr	r2, [pc, #72]	@ (80084d0 <prvInitialiseTaskLists+0x60>)
 8008488:	4413      	add	r3, r2
 800848a:	4618      	mov	r0, r3
 800848c:	f7ff fb0a 	bl	8007aa4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	3301      	adds	r3, #1
 8008494:	607b      	str	r3, [r7, #4]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b06      	cmp	r3, #6
 800849a:	d9ef      	bls.n	800847c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800849c:	480d      	ldr	r0, [pc, #52]	@ (80084d4 <prvInitialiseTaskLists+0x64>)
 800849e:	f7ff fb01 	bl	8007aa4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084a2:	480d      	ldr	r0, [pc, #52]	@ (80084d8 <prvInitialiseTaskLists+0x68>)
 80084a4:	f7ff fafe 	bl	8007aa4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084a8:	480c      	ldr	r0, [pc, #48]	@ (80084dc <prvInitialiseTaskLists+0x6c>)
 80084aa:	f7ff fafb 	bl	8007aa4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084ae:	480c      	ldr	r0, [pc, #48]	@ (80084e0 <prvInitialiseTaskLists+0x70>)
 80084b0:	f7ff faf8 	bl	8007aa4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80084b4:	480b      	ldr	r0, [pc, #44]	@ (80084e4 <prvInitialiseTaskLists+0x74>)
 80084b6:	f7ff faf5 	bl	8007aa4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80084ba:	4b0b      	ldr	r3, [pc, #44]	@ (80084e8 <prvInitialiseTaskLists+0x78>)
 80084bc:	4a05      	ldr	r2, [pc, #20]	@ (80084d4 <prvInitialiseTaskLists+0x64>)
 80084be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80084c0:	4b0a      	ldr	r3, [pc, #40]	@ (80084ec <prvInitialiseTaskLists+0x7c>)
 80084c2:	4a05      	ldr	r2, [pc, #20]	@ (80084d8 <prvInitialiseTaskLists+0x68>)
 80084c4:	601a      	str	r2, [r3, #0]
}
 80084c6:	bf00      	nop
 80084c8:	3708      	adds	r7, #8
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	20000678 	.word	0x20000678
 80084d4:	20000704 	.word	0x20000704
 80084d8:	20000718 	.word	0x20000718
 80084dc:	20000734 	.word	0x20000734
 80084e0:	20000748 	.word	0x20000748
 80084e4:	20000760 	.word	0x20000760
 80084e8:	2000072c 	.word	0x2000072c
 80084ec:	20000730 	.word	0x20000730

080084f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084f6:	e019      	b.n	800852c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80084f8:	f000 fa16 	bl	8008928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084fc:	4b10      	ldr	r3, [pc, #64]	@ (8008540 <prvCheckTasksWaitingTermination+0x50>)
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	3304      	adds	r3, #4
 8008508:	4618      	mov	r0, r3
 800850a:	f7ff fb55 	bl	8007bb8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800850e:	4b0d      	ldr	r3, [pc, #52]	@ (8008544 <prvCheckTasksWaitingTermination+0x54>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3b01      	subs	r3, #1
 8008514:	4a0b      	ldr	r2, [pc, #44]	@ (8008544 <prvCheckTasksWaitingTermination+0x54>)
 8008516:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008518:	4b0b      	ldr	r3, [pc, #44]	@ (8008548 <prvCheckTasksWaitingTermination+0x58>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	3b01      	subs	r3, #1
 800851e:	4a0a      	ldr	r2, [pc, #40]	@ (8008548 <prvCheckTasksWaitingTermination+0x58>)
 8008520:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008522:	f000 fa33 	bl	800898c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f810 	bl	800854c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800852c:	4b06      	ldr	r3, [pc, #24]	@ (8008548 <prvCheckTasksWaitingTermination+0x58>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d1e1      	bne.n	80084f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008534:	bf00      	nop
 8008536:	bf00      	nop
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
 800853e:	bf00      	nop
 8008540:	20000748 	.word	0x20000748
 8008544:	20000774 	.word	0x20000774
 8008548:	2000075c 	.word	0x2000075c

0800854c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	334c      	adds	r3, #76	@ 0x4c
 8008558:	4618      	mov	r0, r3
 800855a:	f000 fe77 	bl	800924c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008564:	2b00      	cmp	r3, #0
 8008566:	d108      	bne.n	800857a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800856c:	4618      	mov	r0, r3
 800856e:	f000 fb89 	bl	8008c84 <vPortFree>
				vPortFree( pxTCB );
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 fb86 	bl	8008c84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008578:	e019      	b.n	80085ae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008580:	2b01      	cmp	r3, #1
 8008582:	d103      	bne.n	800858c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fb7d 	bl	8008c84 <vPortFree>
	}
 800858a:	e010      	b.n	80085ae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008592:	2b02      	cmp	r3, #2
 8008594:	d00b      	beq.n	80085ae <prvDeleteTCB+0x62>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800859a:	f383 8811 	msr	BASEPRI, r3
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f3bf 8f4f 	dsb	sy
 80085a6:	60fb      	str	r3, [r7, #12]
}
 80085a8:	bf00      	nop
 80085aa:	bf00      	nop
 80085ac:	e7fd      	b.n	80085aa <prvDeleteTCB+0x5e>
	}
 80085ae:	bf00      	nop
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
	...

080085b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085be:	4b0c      	ldr	r3, [pc, #48]	@ (80085f0 <prvResetNextTaskUnblockTime+0x38>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d104      	bne.n	80085d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80085c8:	4b0a      	ldr	r3, [pc, #40]	@ (80085f4 <prvResetNextTaskUnblockTime+0x3c>)
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80085d0:	e008      	b.n	80085e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085d2:	4b07      	ldr	r3, [pc, #28]	@ (80085f0 <prvResetNextTaskUnblockTime+0x38>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	68db      	ldr	r3, [r3, #12]
 80085da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	4a04      	ldr	r2, [pc, #16]	@ (80085f4 <prvResetNextTaskUnblockTime+0x3c>)
 80085e2:	6013      	str	r3, [r2, #0]
}
 80085e4:	bf00      	nop
 80085e6:	370c      	adds	r7, #12
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr
 80085f0:	2000072c 	.word	0x2000072c
 80085f4:	20000794 	.word	0x20000794

080085f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008602:	4b29      	ldr	r3, [pc, #164]	@ (80086a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008608:	4b28      	ldr	r3, [pc, #160]	@ (80086ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3304      	adds	r3, #4
 800860e:	4618      	mov	r0, r3
 8008610:	f7ff fad2 	bl	8007bb8 <uxListRemove>
 8008614:	4603      	mov	r3, r0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10b      	bne.n	8008632 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800861a:	4b24      	ldr	r3, [pc, #144]	@ (80086ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008620:	2201      	movs	r2, #1
 8008622:	fa02 f303 	lsl.w	r3, r2, r3
 8008626:	43da      	mvns	r2, r3
 8008628:	4b21      	ldr	r3, [pc, #132]	@ (80086b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4013      	ands	r3, r2
 800862e:	4a20      	ldr	r2, [pc, #128]	@ (80086b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008630:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008638:	d10a      	bne.n	8008650 <prvAddCurrentTaskToDelayedList+0x58>
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d007      	beq.n	8008650 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008640:	4b1a      	ldr	r3, [pc, #104]	@ (80086ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	3304      	adds	r3, #4
 8008646:	4619      	mov	r1, r3
 8008648:	481a      	ldr	r0, [pc, #104]	@ (80086b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800864a:	f7ff fa58 	bl	8007afe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800864e:	e026      	b.n	800869e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008650:	68fa      	ldr	r2, [r7, #12]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4413      	add	r3, r2
 8008656:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008658:	4b14      	ldr	r3, [pc, #80]	@ (80086ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68ba      	ldr	r2, [r7, #8]
 800865e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	429a      	cmp	r2, r3
 8008666:	d209      	bcs.n	800867c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008668:	4b13      	ldr	r3, [pc, #76]	@ (80086b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	4b0f      	ldr	r3, [pc, #60]	@ (80086ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	3304      	adds	r3, #4
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f7ff fa66 	bl	8007b46 <vListInsert>
}
 800867a:	e010      	b.n	800869e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800867c:	4b0f      	ldr	r3, [pc, #60]	@ (80086bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	4b0a      	ldr	r3, [pc, #40]	@ (80086ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	3304      	adds	r3, #4
 8008686:	4619      	mov	r1, r3
 8008688:	4610      	mov	r0, r2
 800868a:	f7ff fa5c 	bl	8007b46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800868e:	4b0c      	ldr	r3, [pc, #48]	@ (80086c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	68ba      	ldr	r2, [r7, #8]
 8008694:	429a      	cmp	r2, r3
 8008696:	d202      	bcs.n	800869e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008698:	4a09      	ldr	r2, [pc, #36]	@ (80086c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	6013      	str	r3, [r2, #0]
}
 800869e:	bf00      	nop
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	20000778 	.word	0x20000778
 80086ac:	20000674 	.word	0x20000674
 80086b0:	2000077c 	.word	0x2000077c
 80086b4:	20000760 	.word	0x20000760
 80086b8:	20000730 	.word	0x20000730
 80086bc:	2000072c 	.word	0x2000072c
 80086c0:	20000794 	.word	0x20000794

080086c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	3b04      	subs	r3, #4
 80086d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80086dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	3b04      	subs	r3, #4
 80086e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	f023 0201 	bic.w	r2, r3, #1
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3b04      	subs	r3, #4
 80086f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80086f4:	4a0c      	ldr	r2, [pc, #48]	@ (8008728 <pxPortInitialiseStack+0x64>)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	3b14      	subs	r3, #20
 80086fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	3b04      	subs	r3, #4
 800870a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f06f 0202 	mvn.w	r2, #2
 8008712:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	3b20      	subs	r3, #32
 8008718:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800871a:	68fb      	ldr	r3, [r7, #12]
}
 800871c:	4618      	mov	r0, r3
 800871e:	3714      	adds	r7, #20
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr
 8008728:	0800872d 	.word	0x0800872d

0800872c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008732:	2300      	movs	r3, #0
 8008734:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008736:	4b13      	ldr	r3, [pc, #76]	@ (8008784 <prvTaskExitError+0x58>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800873e:	d00b      	beq.n	8008758 <prvTaskExitError+0x2c>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	60fb      	str	r3, [r7, #12]
}
 8008752:	bf00      	nop
 8008754:	bf00      	nop
 8008756:	e7fd      	b.n	8008754 <prvTaskExitError+0x28>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	60bb      	str	r3, [r7, #8]
}
 800876a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800876c:	bf00      	nop
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d0fc      	beq.n	800876e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008774:	bf00      	nop
 8008776:	bf00      	nop
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	2000000c 	.word	0x2000000c
	...

08008790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008790:	4b07      	ldr	r3, [pc, #28]	@ (80087b0 <pxCurrentTCBConst2>)
 8008792:	6819      	ldr	r1, [r3, #0]
 8008794:	6808      	ldr	r0, [r1, #0]
 8008796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800879a:	f380 8809 	msr	PSP, r0
 800879e:	f3bf 8f6f 	isb	sy
 80087a2:	f04f 0000 	mov.w	r0, #0
 80087a6:	f380 8811 	msr	BASEPRI, r0
 80087aa:	4770      	bx	lr
 80087ac:	f3af 8000 	nop.w

080087b0 <pxCurrentTCBConst2>:
 80087b0:	20000674 	.word	0x20000674
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80087b4:	bf00      	nop
 80087b6:	bf00      	nop

080087b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80087b8:	4808      	ldr	r0, [pc, #32]	@ (80087dc <prvPortStartFirstTask+0x24>)
 80087ba:	6800      	ldr	r0, [r0, #0]
 80087bc:	6800      	ldr	r0, [r0, #0]
 80087be:	f380 8808 	msr	MSP, r0
 80087c2:	f04f 0000 	mov.w	r0, #0
 80087c6:	f380 8814 	msr	CONTROL, r0
 80087ca:	b662      	cpsie	i
 80087cc:	b661      	cpsie	f
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	df00      	svc	0
 80087d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80087da:	bf00      	nop
 80087dc:	e000ed08 	.word	0xe000ed08

080087e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b086      	sub	sp, #24
 80087e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80087e6:	4b47      	ldr	r3, [pc, #284]	@ (8008904 <xPortStartScheduler+0x124>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a47      	ldr	r2, [pc, #284]	@ (8008908 <xPortStartScheduler+0x128>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d10b      	bne.n	8008808 <xPortStartScheduler+0x28>
	__asm volatile
 80087f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f4:	f383 8811 	msr	BASEPRI, r3
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	60fb      	str	r3, [r7, #12]
}
 8008802:	bf00      	nop
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008808:	4b3e      	ldr	r3, [pc, #248]	@ (8008904 <xPortStartScheduler+0x124>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a3f      	ldr	r2, [pc, #252]	@ (800890c <xPortStartScheduler+0x12c>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d10b      	bne.n	800882a <xPortStartScheduler+0x4a>
	__asm volatile
 8008812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008816:	f383 8811 	msr	BASEPRI, r3
 800881a:	f3bf 8f6f 	isb	sy
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	613b      	str	r3, [r7, #16]
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop
 8008828:	e7fd      	b.n	8008826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800882a:	4b39      	ldr	r3, [pc, #228]	@ (8008910 <xPortStartScheduler+0x130>)
 800882c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	b2db      	uxtb	r3, r3
 8008834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	22ff      	movs	r2, #255	@ 0xff
 800883a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008844:	78fb      	ldrb	r3, [r7, #3]
 8008846:	b2db      	uxtb	r3, r3
 8008848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800884c:	b2da      	uxtb	r2, r3
 800884e:	4b31      	ldr	r3, [pc, #196]	@ (8008914 <xPortStartScheduler+0x134>)
 8008850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008852:	4b31      	ldr	r3, [pc, #196]	@ (8008918 <xPortStartScheduler+0x138>)
 8008854:	2207      	movs	r2, #7
 8008856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008858:	e009      	b.n	800886e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800885a:	4b2f      	ldr	r3, [pc, #188]	@ (8008918 <xPortStartScheduler+0x138>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	3b01      	subs	r3, #1
 8008860:	4a2d      	ldr	r2, [pc, #180]	@ (8008918 <xPortStartScheduler+0x138>)
 8008862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008864:	78fb      	ldrb	r3, [r7, #3]
 8008866:	b2db      	uxtb	r3, r3
 8008868:	005b      	lsls	r3, r3, #1
 800886a:	b2db      	uxtb	r3, r3
 800886c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800886e:	78fb      	ldrb	r3, [r7, #3]
 8008870:	b2db      	uxtb	r3, r3
 8008872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008876:	2b80      	cmp	r3, #128	@ 0x80
 8008878:	d0ef      	beq.n	800885a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800887a:	4b27      	ldr	r3, [pc, #156]	@ (8008918 <xPortStartScheduler+0x138>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f1c3 0307 	rsb	r3, r3, #7
 8008882:	2b04      	cmp	r3, #4
 8008884:	d00b      	beq.n	800889e <xPortStartScheduler+0xbe>
	__asm volatile
 8008886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888a:	f383 8811 	msr	BASEPRI, r3
 800888e:	f3bf 8f6f 	isb	sy
 8008892:	f3bf 8f4f 	dsb	sy
 8008896:	60bb      	str	r3, [r7, #8]
}
 8008898:	bf00      	nop
 800889a:	bf00      	nop
 800889c:	e7fd      	b.n	800889a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800889e:	4b1e      	ldr	r3, [pc, #120]	@ (8008918 <xPortStartScheduler+0x138>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	021b      	lsls	r3, r3, #8
 80088a4:	4a1c      	ldr	r2, [pc, #112]	@ (8008918 <xPortStartScheduler+0x138>)
 80088a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80088a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008918 <xPortStartScheduler+0x138>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80088b0:	4a19      	ldr	r2, [pc, #100]	@ (8008918 <xPortStartScheduler+0x138>)
 80088b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	b2da      	uxtb	r2, r3
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80088bc:	4b17      	ldr	r3, [pc, #92]	@ (800891c <xPortStartScheduler+0x13c>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a16      	ldr	r2, [pc, #88]	@ (800891c <xPortStartScheduler+0x13c>)
 80088c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80088c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80088c8:	4b14      	ldr	r3, [pc, #80]	@ (800891c <xPortStartScheduler+0x13c>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a13      	ldr	r2, [pc, #76]	@ (800891c <xPortStartScheduler+0x13c>)
 80088ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80088d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80088d4:	f000 f8da 	bl	8008a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80088d8:	4b11      	ldr	r3, [pc, #68]	@ (8008920 <xPortStartScheduler+0x140>)
 80088da:	2200      	movs	r2, #0
 80088dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80088de:	f000 f8f9 	bl	8008ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80088e2:	4b10      	ldr	r3, [pc, #64]	@ (8008924 <xPortStartScheduler+0x144>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a0f      	ldr	r2, [pc, #60]	@ (8008924 <xPortStartScheduler+0x144>)
 80088e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80088ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80088ee:	f7ff ff63 	bl	80087b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088f2:	f7ff fd41 	bl	8008378 <vTaskSwitchContext>
	prvTaskExitError();
 80088f6:	f7ff ff19 	bl	800872c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}
 8008904:	e000ed00 	.word	0xe000ed00
 8008908:	410fc271 	.word	0x410fc271
 800890c:	410fc270 	.word	0x410fc270
 8008910:	e000e400 	.word	0xe000e400
 8008914:	200007a0 	.word	0x200007a0
 8008918:	200007a4 	.word	0x200007a4
 800891c:	e000ed20 	.word	0xe000ed20
 8008920:	2000000c 	.word	0x2000000c
 8008924:	e000ef34 	.word	0xe000ef34

08008928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
	__asm volatile
 800892e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008932:	f383 8811 	msr	BASEPRI, r3
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	607b      	str	r3, [r7, #4]
}
 8008940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008942:	4b10      	ldr	r3, [pc, #64]	@ (8008984 <vPortEnterCritical+0x5c>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	3301      	adds	r3, #1
 8008948:	4a0e      	ldr	r2, [pc, #56]	@ (8008984 <vPortEnterCritical+0x5c>)
 800894a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800894c:	4b0d      	ldr	r3, [pc, #52]	@ (8008984 <vPortEnterCritical+0x5c>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2b01      	cmp	r3, #1
 8008952:	d110      	bne.n	8008976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008954:	4b0c      	ldr	r3, [pc, #48]	@ (8008988 <vPortEnterCritical+0x60>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00b      	beq.n	8008976 <vPortEnterCritical+0x4e>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	603b      	str	r3, [r7, #0]
}
 8008970:	bf00      	nop
 8008972:	bf00      	nop
 8008974:	e7fd      	b.n	8008972 <vPortEnterCritical+0x4a>
	}
}
 8008976:	bf00      	nop
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	2000000c 	.word	0x2000000c
 8008988:	e000ed04 	.word	0xe000ed04

0800898c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008992:	4b12      	ldr	r3, [pc, #72]	@ (80089dc <vPortExitCritical+0x50>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d10b      	bne.n	80089b2 <vPortExitCritical+0x26>
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	607b      	str	r3, [r7, #4]
}
 80089ac:	bf00      	nop
 80089ae:	bf00      	nop
 80089b0:	e7fd      	b.n	80089ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80089b2:	4b0a      	ldr	r3, [pc, #40]	@ (80089dc <vPortExitCritical+0x50>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3b01      	subs	r3, #1
 80089b8:	4a08      	ldr	r2, [pc, #32]	@ (80089dc <vPortExitCritical+0x50>)
 80089ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80089bc:	4b07      	ldr	r3, [pc, #28]	@ (80089dc <vPortExitCritical+0x50>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d105      	bne.n	80089d0 <vPortExitCritical+0x44>
 80089c4:	2300      	movs	r3, #0
 80089c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80089ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80089d0:	bf00      	nop
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr
 80089dc:	2000000c 	.word	0x2000000c

080089e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80089e0:	f3ef 8009 	mrs	r0, PSP
 80089e4:	f3bf 8f6f 	isb	sy
 80089e8:	4b15      	ldr	r3, [pc, #84]	@ (8008a40 <pxCurrentTCBConst>)
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	f01e 0f10 	tst.w	lr, #16
 80089f0:	bf08      	it	eq
 80089f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80089f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fa:	6010      	str	r0, [r2, #0]
 80089fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008a04:	f380 8811 	msr	BASEPRI, r0
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	f3bf 8f6f 	isb	sy
 8008a10:	f7ff fcb2 	bl	8008378 <vTaskSwitchContext>
 8008a14:	f04f 0000 	mov.w	r0, #0
 8008a18:	f380 8811 	msr	BASEPRI, r0
 8008a1c:	bc09      	pop	{r0, r3}
 8008a1e:	6819      	ldr	r1, [r3, #0]
 8008a20:	6808      	ldr	r0, [r1, #0]
 8008a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a26:	f01e 0f10 	tst.w	lr, #16
 8008a2a:	bf08      	it	eq
 8008a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a30:	f380 8809 	msr	PSP, r0
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	4770      	bx	lr
 8008a3a:	bf00      	nop
 8008a3c:	f3af 8000 	nop.w

08008a40 <pxCurrentTCBConst>:
 8008a40:	20000674 	.word	0x20000674
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a44:	bf00      	nop
 8008a46:	bf00      	nop

08008a48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a52:	f383 8811 	msr	BASEPRI, r3
 8008a56:	f3bf 8f6f 	isb	sy
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	607b      	str	r3, [r7, #4]
}
 8008a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a62:	f7ff fbcf 	bl	8008204 <xTaskIncrementTick>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d003      	beq.n	8008a74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a6c:	4b06      	ldr	r3, [pc, #24]	@ (8008a88 <SysTick_Handler+0x40>)
 8008a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	2300      	movs	r3, #0
 8008a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	f383 8811 	msr	BASEPRI, r3
}
 8008a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a80:	bf00      	nop
 8008a82:	3708      	adds	r7, #8
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	e000ed04 	.word	0xe000ed04

08008a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a90:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac0 <vPortSetupTimerInterrupt+0x34>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a96:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac4 <vPortSetupTimerInterrupt+0x38>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac8 <vPortSetupTimerInterrupt+0x3c>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8008acc <vPortSetupTimerInterrupt+0x40>)
 8008aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8008aa6:	099b      	lsrs	r3, r3, #6
 8008aa8:	4a09      	ldr	r2, [pc, #36]	@ (8008ad0 <vPortSetupTimerInterrupt+0x44>)
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008aae:	4b04      	ldr	r3, [pc, #16]	@ (8008ac0 <vPortSetupTimerInterrupt+0x34>)
 8008ab0:	2207      	movs	r2, #7
 8008ab2:	601a      	str	r2, [r3, #0]
}
 8008ab4:	bf00      	nop
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	e000e010 	.word	0xe000e010
 8008ac4:	e000e018 	.word	0xe000e018
 8008ac8:	20000000 	.word	0x20000000
 8008acc:	10624dd3 	.word	0x10624dd3
 8008ad0:	e000e014 	.word	0xe000e014

08008ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008ae4 <vPortEnableVFP+0x10>
 8008ad8:	6801      	ldr	r1, [r0, #0]
 8008ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008ade:	6001      	str	r1, [r0, #0]
 8008ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ae2:	bf00      	nop
 8008ae4:	e000ed88 	.word	0xe000ed88

08008ae8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b08a      	sub	sp, #40	@ 0x28
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008af0:	2300      	movs	r3, #0
 8008af2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008af4:	f7ff fada 	bl	80080ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008af8:	4b5c      	ldr	r3, [pc, #368]	@ (8008c6c <pvPortMalloc+0x184>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d101      	bne.n	8008b04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b00:	f000 f924 	bl	8008d4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b04:	4b5a      	ldr	r3, [pc, #360]	@ (8008c70 <pvPortMalloc+0x188>)
 8008b06:	681a      	ldr	r2, [r3, #0]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f040 8095 	bne.w	8008c3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d01e      	beq.n	8008b56 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008b18:	2208      	movs	r2, #8
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f003 0307 	and.w	r3, r3, #7
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d015      	beq.n	8008b56 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f023 0307 	bic.w	r3, r3, #7
 8008b30:	3308      	adds	r3, #8
 8008b32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f003 0307 	and.w	r3, r3, #7
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00b      	beq.n	8008b56 <pvPortMalloc+0x6e>
	__asm volatile
 8008b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b42:	f383 8811 	msr	BASEPRI, r3
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	f3bf 8f4f 	dsb	sy
 8008b4e:	617b      	str	r3, [r7, #20]
}
 8008b50:	bf00      	nop
 8008b52:	bf00      	nop
 8008b54:	e7fd      	b.n	8008b52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d06f      	beq.n	8008c3c <pvPortMalloc+0x154>
 8008b5c:	4b45      	ldr	r3, [pc, #276]	@ (8008c74 <pvPortMalloc+0x18c>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d86a      	bhi.n	8008c3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b66:	4b44      	ldr	r3, [pc, #272]	@ (8008c78 <pvPortMalloc+0x190>)
 8008b68:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b6a:	4b43      	ldr	r3, [pc, #268]	@ (8008c78 <pvPortMalloc+0x190>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b70:	e004      	b.n	8008b7c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b74:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d903      	bls.n	8008b8e <pvPortMalloc+0xa6>
 8008b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1f1      	bne.n	8008b72 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008b8e:	4b37      	ldr	r3, [pc, #220]	@ (8008c6c <pvPortMalloc+0x184>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d051      	beq.n	8008c3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b98:	6a3b      	ldr	r3, [r7, #32]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2208      	movs	r2, #8
 8008b9e:	4413      	add	r3, r2
 8008ba0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	6a3b      	ldr	r3, [r7, #32]
 8008ba8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bac:	685a      	ldr	r2, [r3, #4]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	1ad2      	subs	r2, r2, r3
 8008bb2:	2308      	movs	r3, #8
 8008bb4:	005b      	lsls	r3, r3, #1
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d920      	bls.n	8008bfc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	f003 0307 	and.w	r3, r3, #7
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00b      	beq.n	8008be4 <pvPortMalloc+0xfc>
	__asm volatile
 8008bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	613b      	str	r3, [r7, #16]
}
 8008bde:	bf00      	nop
 8008be0:	bf00      	nop
 8008be2:	e7fd      	b.n	8008be0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be6:	685a      	ldr	r2, [r3, #4]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	1ad2      	subs	r2, r2, r3
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bf6:	69b8      	ldr	r0, [r7, #24]
 8008bf8:	f000 f90a 	bl	8008e10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8008c74 <pvPortMalloc+0x18c>)
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	4a1b      	ldr	r2, [pc, #108]	@ (8008c74 <pvPortMalloc+0x18c>)
 8008c08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008c74 <pvPortMalloc+0x18c>)
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c7c <pvPortMalloc+0x194>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d203      	bcs.n	8008c1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c16:	4b17      	ldr	r3, [pc, #92]	@ (8008c74 <pvPortMalloc+0x18c>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a18      	ldr	r2, [pc, #96]	@ (8008c7c <pvPortMalloc+0x194>)
 8008c1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c20:	685a      	ldr	r2, [r3, #4]
 8008c22:	4b13      	ldr	r3, [pc, #76]	@ (8008c70 <pvPortMalloc+0x188>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	431a      	orrs	r2, r3
 8008c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2e:	2200      	movs	r2, #0
 8008c30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008c32:	4b13      	ldr	r3, [pc, #76]	@ (8008c80 <pvPortMalloc+0x198>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3301      	adds	r3, #1
 8008c38:	4a11      	ldr	r2, [pc, #68]	@ (8008c80 <pvPortMalloc+0x198>)
 8008c3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c3c:	f7ff fa44 	bl	80080c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	f003 0307 	and.w	r3, r3, #7
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00b      	beq.n	8008c62 <pvPortMalloc+0x17a>
	__asm volatile
 8008c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	60fb      	str	r3, [r7, #12]
}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	e7fd      	b.n	8008c5e <pvPortMalloc+0x176>
	return pvReturn;
 8008c62:	69fb      	ldr	r3, [r7, #28]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3728      	adds	r7, #40	@ 0x28
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	20001368 	.word	0x20001368
 8008c70:	2000137c 	.word	0x2000137c
 8008c74:	2000136c 	.word	0x2000136c
 8008c78:	20001360 	.word	0x20001360
 8008c7c:	20001370 	.word	0x20001370
 8008c80:	20001374 	.word	0x20001374

08008c84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b086      	sub	sp, #24
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d04f      	beq.n	8008d36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c96:	2308      	movs	r3, #8
 8008c98:	425b      	negs	r3, r3
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	685a      	ldr	r2, [r3, #4]
 8008ca8:	4b25      	ldr	r3, [pc, #148]	@ (8008d40 <vPortFree+0xbc>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4013      	ands	r3, r2
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d10b      	bne.n	8008cca <vPortFree+0x46>
	__asm volatile
 8008cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb6:	f383 8811 	msr	BASEPRI, r3
 8008cba:	f3bf 8f6f 	isb	sy
 8008cbe:	f3bf 8f4f 	dsb	sy
 8008cc2:	60fb      	str	r3, [r7, #12]
}
 8008cc4:	bf00      	nop
 8008cc6:	bf00      	nop
 8008cc8:	e7fd      	b.n	8008cc6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00b      	beq.n	8008cea <vPortFree+0x66>
	__asm volatile
 8008cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd6:	f383 8811 	msr	BASEPRI, r3
 8008cda:	f3bf 8f6f 	isb	sy
 8008cde:	f3bf 8f4f 	dsb	sy
 8008ce2:	60bb      	str	r3, [r7, #8]
}
 8008ce4:	bf00      	nop
 8008ce6:	bf00      	nop
 8008ce8:	e7fd      	b.n	8008ce6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	685a      	ldr	r2, [r3, #4]
 8008cee:	4b14      	ldr	r3, [pc, #80]	@ (8008d40 <vPortFree+0xbc>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d01e      	beq.n	8008d36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d11a      	bne.n	8008d36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	685a      	ldr	r2, [r3, #4]
 8008d04:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <vPortFree+0xbc>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	43db      	mvns	r3, r3
 8008d0a:	401a      	ands	r2, r3
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d10:	f7ff f9cc 	bl	80080ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	4b0a      	ldr	r3, [pc, #40]	@ (8008d44 <vPortFree+0xc0>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	4a09      	ldr	r2, [pc, #36]	@ (8008d44 <vPortFree+0xc0>)
 8008d20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d22:	6938      	ldr	r0, [r7, #16]
 8008d24:	f000 f874 	bl	8008e10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008d28:	4b07      	ldr	r3, [pc, #28]	@ (8008d48 <vPortFree+0xc4>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	4a06      	ldr	r2, [pc, #24]	@ (8008d48 <vPortFree+0xc4>)
 8008d30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008d32:	f7ff f9c9 	bl	80080c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d36:	bf00      	nop
 8008d38:	3718      	adds	r7, #24
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	2000137c 	.word	0x2000137c
 8008d44:	2000136c 	.word	0x2000136c
 8008d48:	20001378 	.word	0x20001378

08008d4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d52:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008d56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d58:	4b27      	ldr	r3, [pc, #156]	@ (8008df8 <prvHeapInit+0xac>)
 8008d5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f003 0307 	and.w	r3, r3, #7
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00c      	beq.n	8008d80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	3307      	adds	r3, #7
 8008d6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f023 0307 	bic.w	r3, r3, #7
 8008d72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d74:	68ba      	ldr	r2, [r7, #8]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8008df8 <prvHeapInit+0xac>)
 8008d7c:	4413      	add	r3, r2
 8008d7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d84:	4a1d      	ldr	r2, [pc, #116]	@ (8008dfc <prvHeapInit+0xb0>)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8008dfc <prvHeapInit+0xb0>)
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	4413      	add	r3, r2
 8008d96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d98:	2208      	movs	r2, #8
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	1a9b      	subs	r3, r3, r2
 8008d9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f023 0307 	bic.w	r3, r3, #7
 8008da6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	4a15      	ldr	r2, [pc, #84]	@ (8008e00 <prvHeapInit+0xb4>)
 8008dac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008dae:	4b14      	ldr	r3, [pc, #80]	@ (8008e00 <prvHeapInit+0xb4>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2200      	movs	r2, #0
 8008db4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008db6:	4b12      	ldr	r3, [pc, #72]	@ (8008e00 <prvHeapInit+0xb4>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	1ad2      	subs	r2, r2, r3
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8008e00 <prvHeapInit+0xb4>)
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8008e04 <prvHeapInit+0xb8>)
 8008dda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	4a09      	ldr	r2, [pc, #36]	@ (8008e08 <prvHeapInit+0xbc>)
 8008de2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008de4:	4b09      	ldr	r3, [pc, #36]	@ (8008e0c <prvHeapInit+0xc0>)
 8008de6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008dea:	601a      	str	r2, [r3, #0]
}
 8008dec:	bf00      	nop
 8008dee:	3714      	adds	r7, #20
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr
 8008df8:	200007a8 	.word	0x200007a8
 8008dfc:	20001360 	.word	0x20001360
 8008e00:	20001368 	.word	0x20001368
 8008e04:	20001370 	.word	0x20001370
 8008e08:	2000136c 	.word	0x2000136c
 8008e0c:	2000137c 	.word	0x2000137c

08008e10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e18:	4b28      	ldr	r3, [pc, #160]	@ (8008ebc <prvInsertBlockIntoFreeList+0xac>)
 8008e1a:	60fb      	str	r3, [r7, #12]
 8008e1c:	e002      	b.n	8008e24 <prvInsertBlockIntoFreeList+0x14>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d8f7      	bhi.n	8008e1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	4413      	add	r3, r2
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d108      	bne.n	8008e52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	685a      	ldr	r2, [r3, #4]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	441a      	add	r2, r3
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	68ba      	ldr	r2, [r7, #8]
 8008e5c:	441a      	add	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d118      	bne.n	8008e98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	4b15      	ldr	r3, [pc, #84]	@ (8008ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d00d      	beq.n	8008e8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	441a      	add	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	601a      	str	r2, [r3, #0]
 8008e8c:	e008      	b.n	8008ea0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8008ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	601a      	str	r2, [r3, #0]
 8008e96:	e003      	b.n	8008ea0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d002      	beq.n	8008eae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008eae:	bf00      	nop
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	20001360 	.word	0x20001360
 8008ec0:	20001368 	.word	0x20001368

08008ec4 <std>:
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	b510      	push	{r4, lr}
 8008ec8:	4604      	mov	r4, r0
 8008eca:	e9c0 3300 	strd	r3, r3, [r0]
 8008ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ed2:	6083      	str	r3, [r0, #8]
 8008ed4:	8181      	strh	r1, [r0, #12]
 8008ed6:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ed8:	81c2      	strh	r2, [r0, #14]
 8008eda:	6183      	str	r3, [r0, #24]
 8008edc:	4619      	mov	r1, r3
 8008ede:	2208      	movs	r2, #8
 8008ee0:	305c      	adds	r0, #92	@ 0x5c
 8008ee2:	f000 f99b 	bl	800921c <memset>
 8008ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8008f1c <std+0x58>)
 8008ee8:	6263      	str	r3, [r4, #36]	@ 0x24
 8008eea:	4b0d      	ldr	r3, [pc, #52]	@ (8008f20 <std+0x5c>)
 8008eec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008eee:	4b0d      	ldr	r3, [pc, #52]	@ (8008f24 <std+0x60>)
 8008ef0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f28 <std+0x64>)
 8008ef4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8008f2c <std+0x68>)
 8008ef8:	6224      	str	r4, [r4, #32]
 8008efa:	429c      	cmp	r4, r3
 8008efc:	d006      	beq.n	8008f0c <std+0x48>
 8008efe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f02:	4294      	cmp	r4, r2
 8008f04:	d002      	beq.n	8008f0c <std+0x48>
 8008f06:	33d0      	adds	r3, #208	@ 0xd0
 8008f08:	429c      	cmp	r4, r3
 8008f0a:	d105      	bne.n	8008f18 <std+0x54>
 8008f0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f14:	f000 ba58 	b.w	80093c8 <__retarget_lock_init_recursive>
 8008f18:	bd10      	pop	{r4, pc}
 8008f1a:	bf00      	nop
 8008f1c:	0800906d 	.word	0x0800906d
 8008f20:	0800908f 	.word	0x0800908f
 8008f24:	080090c7 	.word	0x080090c7
 8008f28:	080090eb 	.word	0x080090eb
 8008f2c:	20001380 	.word	0x20001380

08008f30 <stdio_exit_handler>:
 8008f30:	4a02      	ldr	r2, [pc, #8]	@ (8008f3c <stdio_exit_handler+0xc>)
 8008f32:	4903      	ldr	r1, [pc, #12]	@ (8008f40 <stdio_exit_handler+0x10>)
 8008f34:	4803      	ldr	r0, [pc, #12]	@ (8008f44 <stdio_exit_handler+0x14>)
 8008f36:	f000 b869 	b.w	800900c <_fwalk_sglue>
 8008f3a:	bf00      	nop
 8008f3c:	20000010 	.word	0x20000010
 8008f40:	08009c65 	.word	0x08009c65
 8008f44:	20000020 	.word	0x20000020

08008f48 <cleanup_stdio>:
 8008f48:	6841      	ldr	r1, [r0, #4]
 8008f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f7c <cleanup_stdio+0x34>)
 8008f4c:	4299      	cmp	r1, r3
 8008f4e:	b510      	push	{r4, lr}
 8008f50:	4604      	mov	r4, r0
 8008f52:	d001      	beq.n	8008f58 <cleanup_stdio+0x10>
 8008f54:	f000 fe86 	bl	8009c64 <_fflush_r>
 8008f58:	68a1      	ldr	r1, [r4, #8]
 8008f5a:	4b09      	ldr	r3, [pc, #36]	@ (8008f80 <cleanup_stdio+0x38>)
 8008f5c:	4299      	cmp	r1, r3
 8008f5e:	d002      	beq.n	8008f66 <cleanup_stdio+0x1e>
 8008f60:	4620      	mov	r0, r4
 8008f62:	f000 fe7f 	bl	8009c64 <_fflush_r>
 8008f66:	68e1      	ldr	r1, [r4, #12]
 8008f68:	4b06      	ldr	r3, [pc, #24]	@ (8008f84 <cleanup_stdio+0x3c>)
 8008f6a:	4299      	cmp	r1, r3
 8008f6c:	d004      	beq.n	8008f78 <cleanup_stdio+0x30>
 8008f6e:	4620      	mov	r0, r4
 8008f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f74:	f000 be76 	b.w	8009c64 <_fflush_r>
 8008f78:	bd10      	pop	{r4, pc}
 8008f7a:	bf00      	nop
 8008f7c:	20001380 	.word	0x20001380
 8008f80:	200013e8 	.word	0x200013e8
 8008f84:	20001450 	.word	0x20001450

08008f88 <global_stdio_init.part.0>:
 8008f88:	b510      	push	{r4, lr}
 8008f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8008fb8 <global_stdio_init.part.0+0x30>)
 8008f8c:	4c0b      	ldr	r4, [pc, #44]	@ (8008fbc <global_stdio_init.part.0+0x34>)
 8008f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8008fc0 <global_stdio_init.part.0+0x38>)
 8008f90:	601a      	str	r2, [r3, #0]
 8008f92:	4620      	mov	r0, r4
 8008f94:	2200      	movs	r2, #0
 8008f96:	2104      	movs	r1, #4
 8008f98:	f7ff ff94 	bl	8008ec4 <std>
 8008f9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	2109      	movs	r1, #9
 8008fa4:	f7ff ff8e 	bl	8008ec4 <std>
 8008fa8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008fac:	2202      	movs	r2, #2
 8008fae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fb2:	2112      	movs	r1, #18
 8008fb4:	f7ff bf86 	b.w	8008ec4 <std>
 8008fb8:	200014b8 	.word	0x200014b8
 8008fbc:	20001380 	.word	0x20001380
 8008fc0:	08008f31 	.word	0x08008f31

08008fc4 <__sfp_lock_acquire>:
 8008fc4:	4801      	ldr	r0, [pc, #4]	@ (8008fcc <__sfp_lock_acquire+0x8>)
 8008fc6:	f000 ba00 	b.w	80093ca <__retarget_lock_acquire_recursive>
 8008fca:	bf00      	nop
 8008fcc:	200014c1 	.word	0x200014c1

08008fd0 <__sfp_lock_release>:
 8008fd0:	4801      	ldr	r0, [pc, #4]	@ (8008fd8 <__sfp_lock_release+0x8>)
 8008fd2:	f000 b9fb 	b.w	80093cc <__retarget_lock_release_recursive>
 8008fd6:	bf00      	nop
 8008fd8:	200014c1 	.word	0x200014c1

08008fdc <__sinit>:
 8008fdc:	b510      	push	{r4, lr}
 8008fde:	4604      	mov	r4, r0
 8008fe0:	f7ff fff0 	bl	8008fc4 <__sfp_lock_acquire>
 8008fe4:	6a23      	ldr	r3, [r4, #32]
 8008fe6:	b11b      	cbz	r3, 8008ff0 <__sinit+0x14>
 8008fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fec:	f7ff bff0 	b.w	8008fd0 <__sfp_lock_release>
 8008ff0:	4b04      	ldr	r3, [pc, #16]	@ (8009004 <__sinit+0x28>)
 8008ff2:	6223      	str	r3, [r4, #32]
 8008ff4:	4b04      	ldr	r3, [pc, #16]	@ (8009008 <__sinit+0x2c>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d1f5      	bne.n	8008fe8 <__sinit+0xc>
 8008ffc:	f7ff ffc4 	bl	8008f88 <global_stdio_init.part.0>
 8009000:	e7f2      	b.n	8008fe8 <__sinit+0xc>
 8009002:	bf00      	nop
 8009004:	08008f49 	.word	0x08008f49
 8009008:	200014b8 	.word	0x200014b8

0800900c <_fwalk_sglue>:
 800900c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009010:	4607      	mov	r7, r0
 8009012:	4688      	mov	r8, r1
 8009014:	4614      	mov	r4, r2
 8009016:	2600      	movs	r6, #0
 8009018:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800901c:	f1b9 0901 	subs.w	r9, r9, #1
 8009020:	d505      	bpl.n	800902e <_fwalk_sglue+0x22>
 8009022:	6824      	ldr	r4, [r4, #0]
 8009024:	2c00      	cmp	r4, #0
 8009026:	d1f7      	bne.n	8009018 <_fwalk_sglue+0xc>
 8009028:	4630      	mov	r0, r6
 800902a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800902e:	89ab      	ldrh	r3, [r5, #12]
 8009030:	2b01      	cmp	r3, #1
 8009032:	d907      	bls.n	8009044 <_fwalk_sglue+0x38>
 8009034:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009038:	3301      	adds	r3, #1
 800903a:	d003      	beq.n	8009044 <_fwalk_sglue+0x38>
 800903c:	4629      	mov	r1, r5
 800903e:	4638      	mov	r0, r7
 8009040:	47c0      	blx	r8
 8009042:	4306      	orrs	r6, r0
 8009044:	3568      	adds	r5, #104	@ 0x68
 8009046:	e7e9      	b.n	800901c <_fwalk_sglue+0x10>

08009048 <iprintf>:
 8009048:	b40f      	push	{r0, r1, r2, r3}
 800904a:	b507      	push	{r0, r1, r2, lr}
 800904c:	4906      	ldr	r1, [pc, #24]	@ (8009068 <iprintf+0x20>)
 800904e:	ab04      	add	r3, sp, #16
 8009050:	6808      	ldr	r0, [r1, #0]
 8009052:	f853 2b04 	ldr.w	r2, [r3], #4
 8009056:	6881      	ldr	r1, [r0, #8]
 8009058:	9301      	str	r3, [sp, #4]
 800905a:	f000 fadb 	bl	8009614 <_vfiprintf_r>
 800905e:	b003      	add	sp, #12
 8009060:	f85d eb04 	ldr.w	lr, [sp], #4
 8009064:	b004      	add	sp, #16
 8009066:	4770      	bx	lr
 8009068:	2000001c 	.word	0x2000001c

0800906c <__sread>:
 800906c:	b510      	push	{r4, lr}
 800906e:	460c      	mov	r4, r1
 8009070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009074:	f000 f95a 	bl	800932c <_read_r>
 8009078:	2800      	cmp	r0, #0
 800907a:	bfab      	itete	ge
 800907c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800907e:	89a3      	ldrhlt	r3, [r4, #12]
 8009080:	181b      	addge	r3, r3, r0
 8009082:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009086:	bfac      	ite	ge
 8009088:	6563      	strge	r3, [r4, #84]	@ 0x54
 800908a:	81a3      	strhlt	r3, [r4, #12]
 800908c:	bd10      	pop	{r4, pc}

0800908e <__swrite>:
 800908e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009092:	461f      	mov	r7, r3
 8009094:	898b      	ldrh	r3, [r1, #12]
 8009096:	05db      	lsls	r3, r3, #23
 8009098:	4605      	mov	r5, r0
 800909a:	460c      	mov	r4, r1
 800909c:	4616      	mov	r6, r2
 800909e:	d505      	bpl.n	80090ac <__swrite+0x1e>
 80090a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a4:	2302      	movs	r3, #2
 80090a6:	2200      	movs	r2, #0
 80090a8:	f000 f92e 	bl	8009308 <_lseek_r>
 80090ac:	89a3      	ldrh	r3, [r4, #12]
 80090ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090b6:	81a3      	strh	r3, [r4, #12]
 80090b8:	4632      	mov	r2, r6
 80090ba:	463b      	mov	r3, r7
 80090bc:	4628      	mov	r0, r5
 80090be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090c2:	f000 b945 	b.w	8009350 <_write_r>

080090c6 <__sseek>:
 80090c6:	b510      	push	{r4, lr}
 80090c8:	460c      	mov	r4, r1
 80090ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ce:	f000 f91b 	bl	8009308 <_lseek_r>
 80090d2:	1c43      	adds	r3, r0, #1
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	bf15      	itete	ne
 80090d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80090da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80090de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80090e2:	81a3      	strheq	r3, [r4, #12]
 80090e4:	bf18      	it	ne
 80090e6:	81a3      	strhne	r3, [r4, #12]
 80090e8:	bd10      	pop	{r4, pc}

080090ea <__sclose>:
 80090ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ee:	f000 b89d 	b.w	800922c <_close_r>

080090f2 <__swbuf_r>:
 80090f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f4:	460e      	mov	r6, r1
 80090f6:	4614      	mov	r4, r2
 80090f8:	4605      	mov	r5, r0
 80090fa:	b118      	cbz	r0, 8009104 <__swbuf_r+0x12>
 80090fc:	6a03      	ldr	r3, [r0, #32]
 80090fe:	b90b      	cbnz	r3, 8009104 <__swbuf_r+0x12>
 8009100:	f7ff ff6c 	bl	8008fdc <__sinit>
 8009104:	69a3      	ldr	r3, [r4, #24]
 8009106:	60a3      	str	r3, [r4, #8]
 8009108:	89a3      	ldrh	r3, [r4, #12]
 800910a:	071a      	lsls	r2, r3, #28
 800910c:	d501      	bpl.n	8009112 <__swbuf_r+0x20>
 800910e:	6923      	ldr	r3, [r4, #16]
 8009110:	b943      	cbnz	r3, 8009124 <__swbuf_r+0x32>
 8009112:	4621      	mov	r1, r4
 8009114:	4628      	mov	r0, r5
 8009116:	f000 f82b 	bl	8009170 <__swsetup_r>
 800911a:	b118      	cbz	r0, 8009124 <__swbuf_r+0x32>
 800911c:	f04f 37ff 	mov.w	r7, #4294967295
 8009120:	4638      	mov	r0, r7
 8009122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009124:	6823      	ldr	r3, [r4, #0]
 8009126:	6922      	ldr	r2, [r4, #16]
 8009128:	1a98      	subs	r0, r3, r2
 800912a:	6963      	ldr	r3, [r4, #20]
 800912c:	b2f6      	uxtb	r6, r6
 800912e:	4283      	cmp	r3, r0
 8009130:	4637      	mov	r7, r6
 8009132:	dc05      	bgt.n	8009140 <__swbuf_r+0x4e>
 8009134:	4621      	mov	r1, r4
 8009136:	4628      	mov	r0, r5
 8009138:	f000 fd94 	bl	8009c64 <_fflush_r>
 800913c:	2800      	cmp	r0, #0
 800913e:	d1ed      	bne.n	800911c <__swbuf_r+0x2a>
 8009140:	68a3      	ldr	r3, [r4, #8]
 8009142:	3b01      	subs	r3, #1
 8009144:	60a3      	str	r3, [r4, #8]
 8009146:	6823      	ldr	r3, [r4, #0]
 8009148:	1c5a      	adds	r2, r3, #1
 800914a:	6022      	str	r2, [r4, #0]
 800914c:	701e      	strb	r6, [r3, #0]
 800914e:	6962      	ldr	r2, [r4, #20]
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	429a      	cmp	r2, r3
 8009154:	d004      	beq.n	8009160 <__swbuf_r+0x6e>
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	07db      	lsls	r3, r3, #31
 800915a:	d5e1      	bpl.n	8009120 <__swbuf_r+0x2e>
 800915c:	2e0a      	cmp	r6, #10
 800915e:	d1df      	bne.n	8009120 <__swbuf_r+0x2e>
 8009160:	4621      	mov	r1, r4
 8009162:	4628      	mov	r0, r5
 8009164:	f000 fd7e 	bl	8009c64 <_fflush_r>
 8009168:	2800      	cmp	r0, #0
 800916a:	d0d9      	beq.n	8009120 <__swbuf_r+0x2e>
 800916c:	e7d6      	b.n	800911c <__swbuf_r+0x2a>
	...

08009170 <__swsetup_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	4b29      	ldr	r3, [pc, #164]	@ (8009218 <__swsetup_r+0xa8>)
 8009174:	4605      	mov	r5, r0
 8009176:	6818      	ldr	r0, [r3, #0]
 8009178:	460c      	mov	r4, r1
 800917a:	b118      	cbz	r0, 8009184 <__swsetup_r+0x14>
 800917c:	6a03      	ldr	r3, [r0, #32]
 800917e:	b90b      	cbnz	r3, 8009184 <__swsetup_r+0x14>
 8009180:	f7ff ff2c 	bl	8008fdc <__sinit>
 8009184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009188:	0719      	lsls	r1, r3, #28
 800918a:	d422      	bmi.n	80091d2 <__swsetup_r+0x62>
 800918c:	06da      	lsls	r2, r3, #27
 800918e:	d407      	bmi.n	80091a0 <__swsetup_r+0x30>
 8009190:	2209      	movs	r2, #9
 8009192:	602a      	str	r2, [r5, #0]
 8009194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009198:	81a3      	strh	r3, [r4, #12]
 800919a:	f04f 30ff 	mov.w	r0, #4294967295
 800919e:	e033      	b.n	8009208 <__swsetup_r+0x98>
 80091a0:	0758      	lsls	r0, r3, #29
 80091a2:	d512      	bpl.n	80091ca <__swsetup_r+0x5a>
 80091a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091a6:	b141      	cbz	r1, 80091ba <__swsetup_r+0x4a>
 80091a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091ac:	4299      	cmp	r1, r3
 80091ae:	d002      	beq.n	80091b6 <__swsetup_r+0x46>
 80091b0:	4628      	mov	r0, r5
 80091b2:	f000 f90d 	bl	80093d0 <_free_r>
 80091b6:	2300      	movs	r3, #0
 80091b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80091ba:	89a3      	ldrh	r3, [r4, #12]
 80091bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091c0:	81a3      	strh	r3, [r4, #12]
 80091c2:	2300      	movs	r3, #0
 80091c4:	6063      	str	r3, [r4, #4]
 80091c6:	6923      	ldr	r3, [r4, #16]
 80091c8:	6023      	str	r3, [r4, #0]
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	f043 0308 	orr.w	r3, r3, #8
 80091d0:	81a3      	strh	r3, [r4, #12]
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	b94b      	cbnz	r3, 80091ea <__swsetup_r+0x7a>
 80091d6:	89a3      	ldrh	r3, [r4, #12]
 80091d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e0:	d003      	beq.n	80091ea <__swsetup_r+0x7a>
 80091e2:	4621      	mov	r1, r4
 80091e4:	4628      	mov	r0, r5
 80091e6:	f000 fd8b 	bl	8009d00 <__smakebuf_r>
 80091ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ee:	f013 0201 	ands.w	r2, r3, #1
 80091f2:	d00a      	beq.n	800920a <__swsetup_r+0x9a>
 80091f4:	2200      	movs	r2, #0
 80091f6:	60a2      	str	r2, [r4, #8]
 80091f8:	6962      	ldr	r2, [r4, #20]
 80091fa:	4252      	negs	r2, r2
 80091fc:	61a2      	str	r2, [r4, #24]
 80091fe:	6922      	ldr	r2, [r4, #16]
 8009200:	b942      	cbnz	r2, 8009214 <__swsetup_r+0xa4>
 8009202:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009206:	d1c5      	bne.n	8009194 <__swsetup_r+0x24>
 8009208:	bd38      	pop	{r3, r4, r5, pc}
 800920a:	0799      	lsls	r1, r3, #30
 800920c:	bf58      	it	pl
 800920e:	6962      	ldrpl	r2, [r4, #20]
 8009210:	60a2      	str	r2, [r4, #8]
 8009212:	e7f4      	b.n	80091fe <__swsetup_r+0x8e>
 8009214:	2000      	movs	r0, #0
 8009216:	e7f7      	b.n	8009208 <__swsetup_r+0x98>
 8009218:	2000001c 	.word	0x2000001c

0800921c <memset>:
 800921c:	4402      	add	r2, r0
 800921e:	4603      	mov	r3, r0
 8009220:	4293      	cmp	r3, r2
 8009222:	d100      	bne.n	8009226 <memset+0xa>
 8009224:	4770      	bx	lr
 8009226:	f803 1b01 	strb.w	r1, [r3], #1
 800922a:	e7f9      	b.n	8009220 <memset+0x4>

0800922c <_close_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4d06      	ldr	r5, [pc, #24]	@ (8009248 <_close_r+0x1c>)
 8009230:	2300      	movs	r3, #0
 8009232:	4604      	mov	r4, r0
 8009234:	4608      	mov	r0, r1
 8009236:	602b      	str	r3, [r5, #0]
 8009238:	f7f8 f853 	bl	80012e2 <_close>
 800923c:	1c43      	adds	r3, r0, #1
 800923e:	d102      	bne.n	8009246 <_close_r+0x1a>
 8009240:	682b      	ldr	r3, [r5, #0]
 8009242:	b103      	cbz	r3, 8009246 <_close_r+0x1a>
 8009244:	6023      	str	r3, [r4, #0]
 8009246:	bd38      	pop	{r3, r4, r5, pc}
 8009248:	200014bc 	.word	0x200014bc

0800924c <_reclaim_reent>:
 800924c:	4b2d      	ldr	r3, [pc, #180]	@ (8009304 <_reclaim_reent+0xb8>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4283      	cmp	r3, r0
 8009252:	b570      	push	{r4, r5, r6, lr}
 8009254:	4604      	mov	r4, r0
 8009256:	d053      	beq.n	8009300 <_reclaim_reent+0xb4>
 8009258:	69c3      	ldr	r3, [r0, #28]
 800925a:	b31b      	cbz	r3, 80092a4 <_reclaim_reent+0x58>
 800925c:	68db      	ldr	r3, [r3, #12]
 800925e:	b163      	cbz	r3, 800927a <_reclaim_reent+0x2e>
 8009260:	2500      	movs	r5, #0
 8009262:	69e3      	ldr	r3, [r4, #28]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	5959      	ldr	r1, [r3, r5]
 8009268:	b9b1      	cbnz	r1, 8009298 <_reclaim_reent+0x4c>
 800926a:	3504      	adds	r5, #4
 800926c:	2d80      	cmp	r5, #128	@ 0x80
 800926e:	d1f8      	bne.n	8009262 <_reclaim_reent+0x16>
 8009270:	69e3      	ldr	r3, [r4, #28]
 8009272:	4620      	mov	r0, r4
 8009274:	68d9      	ldr	r1, [r3, #12]
 8009276:	f000 f8ab 	bl	80093d0 <_free_r>
 800927a:	69e3      	ldr	r3, [r4, #28]
 800927c:	6819      	ldr	r1, [r3, #0]
 800927e:	b111      	cbz	r1, 8009286 <_reclaim_reent+0x3a>
 8009280:	4620      	mov	r0, r4
 8009282:	f000 f8a5 	bl	80093d0 <_free_r>
 8009286:	69e3      	ldr	r3, [r4, #28]
 8009288:	689d      	ldr	r5, [r3, #8]
 800928a:	b15d      	cbz	r5, 80092a4 <_reclaim_reent+0x58>
 800928c:	4629      	mov	r1, r5
 800928e:	4620      	mov	r0, r4
 8009290:	682d      	ldr	r5, [r5, #0]
 8009292:	f000 f89d 	bl	80093d0 <_free_r>
 8009296:	e7f8      	b.n	800928a <_reclaim_reent+0x3e>
 8009298:	680e      	ldr	r6, [r1, #0]
 800929a:	4620      	mov	r0, r4
 800929c:	f000 f898 	bl	80093d0 <_free_r>
 80092a0:	4631      	mov	r1, r6
 80092a2:	e7e1      	b.n	8009268 <_reclaim_reent+0x1c>
 80092a4:	6961      	ldr	r1, [r4, #20]
 80092a6:	b111      	cbz	r1, 80092ae <_reclaim_reent+0x62>
 80092a8:	4620      	mov	r0, r4
 80092aa:	f000 f891 	bl	80093d0 <_free_r>
 80092ae:	69e1      	ldr	r1, [r4, #28]
 80092b0:	b111      	cbz	r1, 80092b8 <_reclaim_reent+0x6c>
 80092b2:	4620      	mov	r0, r4
 80092b4:	f000 f88c 	bl	80093d0 <_free_r>
 80092b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80092ba:	b111      	cbz	r1, 80092c2 <_reclaim_reent+0x76>
 80092bc:	4620      	mov	r0, r4
 80092be:	f000 f887 	bl	80093d0 <_free_r>
 80092c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092c4:	b111      	cbz	r1, 80092cc <_reclaim_reent+0x80>
 80092c6:	4620      	mov	r0, r4
 80092c8:	f000 f882 	bl	80093d0 <_free_r>
 80092cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80092ce:	b111      	cbz	r1, 80092d6 <_reclaim_reent+0x8a>
 80092d0:	4620      	mov	r0, r4
 80092d2:	f000 f87d 	bl	80093d0 <_free_r>
 80092d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80092d8:	b111      	cbz	r1, 80092e0 <_reclaim_reent+0x94>
 80092da:	4620      	mov	r0, r4
 80092dc:	f000 f878 	bl	80093d0 <_free_r>
 80092e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80092e2:	b111      	cbz	r1, 80092ea <_reclaim_reent+0x9e>
 80092e4:	4620      	mov	r0, r4
 80092e6:	f000 f873 	bl	80093d0 <_free_r>
 80092ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80092ec:	b111      	cbz	r1, 80092f4 <_reclaim_reent+0xa8>
 80092ee:	4620      	mov	r0, r4
 80092f0:	f000 f86e 	bl	80093d0 <_free_r>
 80092f4:	6a23      	ldr	r3, [r4, #32]
 80092f6:	b11b      	cbz	r3, 8009300 <_reclaim_reent+0xb4>
 80092f8:	4620      	mov	r0, r4
 80092fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092fe:	4718      	bx	r3
 8009300:	bd70      	pop	{r4, r5, r6, pc}
 8009302:	bf00      	nop
 8009304:	2000001c 	.word	0x2000001c

08009308 <_lseek_r>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	4d07      	ldr	r5, [pc, #28]	@ (8009328 <_lseek_r+0x20>)
 800930c:	4604      	mov	r4, r0
 800930e:	4608      	mov	r0, r1
 8009310:	4611      	mov	r1, r2
 8009312:	2200      	movs	r2, #0
 8009314:	602a      	str	r2, [r5, #0]
 8009316:	461a      	mov	r2, r3
 8009318:	f7f8 f80a 	bl	8001330 <_lseek>
 800931c:	1c43      	adds	r3, r0, #1
 800931e:	d102      	bne.n	8009326 <_lseek_r+0x1e>
 8009320:	682b      	ldr	r3, [r5, #0]
 8009322:	b103      	cbz	r3, 8009326 <_lseek_r+0x1e>
 8009324:	6023      	str	r3, [r4, #0]
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	200014bc 	.word	0x200014bc

0800932c <_read_r>:
 800932c:	b538      	push	{r3, r4, r5, lr}
 800932e:	4d07      	ldr	r5, [pc, #28]	@ (800934c <_read_r+0x20>)
 8009330:	4604      	mov	r4, r0
 8009332:	4608      	mov	r0, r1
 8009334:	4611      	mov	r1, r2
 8009336:	2200      	movs	r2, #0
 8009338:	602a      	str	r2, [r5, #0]
 800933a:	461a      	mov	r2, r3
 800933c:	f7f7 ff98 	bl	8001270 <_read>
 8009340:	1c43      	adds	r3, r0, #1
 8009342:	d102      	bne.n	800934a <_read_r+0x1e>
 8009344:	682b      	ldr	r3, [r5, #0]
 8009346:	b103      	cbz	r3, 800934a <_read_r+0x1e>
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	bd38      	pop	{r3, r4, r5, pc}
 800934c:	200014bc 	.word	0x200014bc

08009350 <_write_r>:
 8009350:	b538      	push	{r3, r4, r5, lr}
 8009352:	4d07      	ldr	r5, [pc, #28]	@ (8009370 <_write_r+0x20>)
 8009354:	4604      	mov	r4, r0
 8009356:	4608      	mov	r0, r1
 8009358:	4611      	mov	r1, r2
 800935a:	2200      	movs	r2, #0
 800935c:	602a      	str	r2, [r5, #0]
 800935e:	461a      	mov	r2, r3
 8009360:	f7f7 ffa3 	bl	80012aa <_write>
 8009364:	1c43      	adds	r3, r0, #1
 8009366:	d102      	bne.n	800936e <_write_r+0x1e>
 8009368:	682b      	ldr	r3, [r5, #0]
 800936a:	b103      	cbz	r3, 800936e <_write_r+0x1e>
 800936c:	6023      	str	r3, [r4, #0]
 800936e:	bd38      	pop	{r3, r4, r5, pc}
 8009370:	200014bc 	.word	0x200014bc

08009374 <__errno>:
 8009374:	4b01      	ldr	r3, [pc, #4]	@ (800937c <__errno+0x8>)
 8009376:	6818      	ldr	r0, [r3, #0]
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	2000001c 	.word	0x2000001c

08009380 <__libc_init_array>:
 8009380:	b570      	push	{r4, r5, r6, lr}
 8009382:	4d0d      	ldr	r5, [pc, #52]	@ (80093b8 <__libc_init_array+0x38>)
 8009384:	4c0d      	ldr	r4, [pc, #52]	@ (80093bc <__libc_init_array+0x3c>)
 8009386:	1b64      	subs	r4, r4, r5
 8009388:	10a4      	asrs	r4, r4, #2
 800938a:	2600      	movs	r6, #0
 800938c:	42a6      	cmp	r6, r4
 800938e:	d109      	bne.n	80093a4 <__libc_init_array+0x24>
 8009390:	4d0b      	ldr	r5, [pc, #44]	@ (80093c0 <__libc_init_array+0x40>)
 8009392:	4c0c      	ldr	r4, [pc, #48]	@ (80093c4 <__libc_init_array+0x44>)
 8009394:	f000 fd22 	bl	8009ddc <_init>
 8009398:	1b64      	subs	r4, r4, r5
 800939a:	10a4      	asrs	r4, r4, #2
 800939c:	2600      	movs	r6, #0
 800939e:	42a6      	cmp	r6, r4
 80093a0:	d105      	bne.n	80093ae <__libc_init_array+0x2e>
 80093a2:	bd70      	pop	{r4, r5, r6, pc}
 80093a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80093a8:	4798      	blx	r3
 80093aa:	3601      	adds	r6, #1
 80093ac:	e7ee      	b.n	800938c <__libc_init_array+0xc>
 80093ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80093b2:	4798      	blx	r3
 80093b4:	3601      	adds	r6, #1
 80093b6:	e7f2      	b.n	800939e <__libc_init_array+0x1e>
 80093b8:	08009f6c 	.word	0x08009f6c
 80093bc:	08009f6c 	.word	0x08009f6c
 80093c0:	08009f6c 	.word	0x08009f6c
 80093c4:	08009f70 	.word	0x08009f70

080093c8 <__retarget_lock_init_recursive>:
 80093c8:	4770      	bx	lr

080093ca <__retarget_lock_acquire_recursive>:
 80093ca:	4770      	bx	lr

080093cc <__retarget_lock_release_recursive>:
 80093cc:	4770      	bx	lr
	...

080093d0 <_free_r>:
 80093d0:	b538      	push	{r3, r4, r5, lr}
 80093d2:	4605      	mov	r5, r0
 80093d4:	2900      	cmp	r1, #0
 80093d6:	d041      	beq.n	800945c <_free_r+0x8c>
 80093d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093dc:	1f0c      	subs	r4, r1, #4
 80093de:	2b00      	cmp	r3, #0
 80093e0:	bfb8      	it	lt
 80093e2:	18e4      	addlt	r4, r4, r3
 80093e4:	f000 f8e0 	bl	80095a8 <__malloc_lock>
 80093e8:	4a1d      	ldr	r2, [pc, #116]	@ (8009460 <_free_r+0x90>)
 80093ea:	6813      	ldr	r3, [r2, #0]
 80093ec:	b933      	cbnz	r3, 80093fc <_free_r+0x2c>
 80093ee:	6063      	str	r3, [r4, #4]
 80093f0:	6014      	str	r4, [r2, #0]
 80093f2:	4628      	mov	r0, r5
 80093f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093f8:	f000 b8dc 	b.w	80095b4 <__malloc_unlock>
 80093fc:	42a3      	cmp	r3, r4
 80093fe:	d908      	bls.n	8009412 <_free_r+0x42>
 8009400:	6820      	ldr	r0, [r4, #0]
 8009402:	1821      	adds	r1, r4, r0
 8009404:	428b      	cmp	r3, r1
 8009406:	bf01      	itttt	eq
 8009408:	6819      	ldreq	r1, [r3, #0]
 800940a:	685b      	ldreq	r3, [r3, #4]
 800940c:	1809      	addeq	r1, r1, r0
 800940e:	6021      	streq	r1, [r4, #0]
 8009410:	e7ed      	b.n	80093ee <_free_r+0x1e>
 8009412:	461a      	mov	r2, r3
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	b10b      	cbz	r3, 800941c <_free_r+0x4c>
 8009418:	42a3      	cmp	r3, r4
 800941a:	d9fa      	bls.n	8009412 <_free_r+0x42>
 800941c:	6811      	ldr	r1, [r2, #0]
 800941e:	1850      	adds	r0, r2, r1
 8009420:	42a0      	cmp	r0, r4
 8009422:	d10b      	bne.n	800943c <_free_r+0x6c>
 8009424:	6820      	ldr	r0, [r4, #0]
 8009426:	4401      	add	r1, r0
 8009428:	1850      	adds	r0, r2, r1
 800942a:	4283      	cmp	r3, r0
 800942c:	6011      	str	r1, [r2, #0]
 800942e:	d1e0      	bne.n	80093f2 <_free_r+0x22>
 8009430:	6818      	ldr	r0, [r3, #0]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	6053      	str	r3, [r2, #4]
 8009436:	4408      	add	r0, r1
 8009438:	6010      	str	r0, [r2, #0]
 800943a:	e7da      	b.n	80093f2 <_free_r+0x22>
 800943c:	d902      	bls.n	8009444 <_free_r+0x74>
 800943e:	230c      	movs	r3, #12
 8009440:	602b      	str	r3, [r5, #0]
 8009442:	e7d6      	b.n	80093f2 <_free_r+0x22>
 8009444:	6820      	ldr	r0, [r4, #0]
 8009446:	1821      	adds	r1, r4, r0
 8009448:	428b      	cmp	r3, r1
 800944a:	bf04      	itt	eq
 800944c:	6819      	ldreq	r1, [r3, #0]
 800944e:	685b      	ldreq	r3, [r3, #4]
 8009450:	6063      	str	r3, [r4, #4]
 8009452:	bf04      	itt	eq
 8009454:	1809      	addeq	r1, r1, r0
 8009456:	6021      	streq	r1, [r4, #0]
 8009458:	6054      	str	r4, [r2, #4]
 800945a:	e7ca      	b.n	80093f2 <_free_r+0x22>
 800945c:	bd38      	pop	{r3, r4, r5, pc}
 800945e:	bf00      	nop
 8009460:	200014c8 	.word	0x200014c8

08009464 <sbrk_aligned>:
 8009464:	b570      	push	{r4, r5, r6, lr}
 8009466:	4e0f      	ldr	r6, [pc, #60]	@ (80094a4 <sbrk_aligned+0x40>)
 8009468:	460c      	mov	r4, r1
 800946a:	6831      	ldr	r1, [r6, #0]
 800946c:	4605      	mov	r5, r0
 800946e:	b911      	cbnz	r1, 8009476 <sbrk_aligned+0x12>
 8009470:	f000 fca4 	bl	8009dbc <_sbrk_r>
 8009474:	6030      	str	r0, [r6, #0]
 8009476:	4621      	mov	r1, r4
 8009478:	4628      	mov	r0, r5
 800947a:	f000 fc9f 	bl	8009dbc <_sbrk_r>
 800947e:	1c43      	adds	r3, r0, #1
 8009480:	d103      	bne.n	800948a <sbrk_aligned+0x26>
 8009482:	f04f 34ff 	mov.w	r4, #4294967295
 8009486:	4620      	mov	r0, r4
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	1cc4      	adds	r4, r0, #3
 800948c:	f024 0403 	bic.w	r4, r4, #3
 8009490:	42a0      	cmp	r0, r4
 8009492:	d0f8      	beq.n	8009486 <sbrk_aligned+0x22>
 8009494:	1a21      	subs	r1, r4, r0
 8009496:	4628      	mov	r0, r5
 8009498:	f000 fc90 	bl	8009dbc <_sbrk_r>
 800949c:	3001      	adds	r0, #1
 800949e:	d1f2      	bne.n	8009486 <sbrk_aligned+0x22>
 80094a0:	e7ef      	b.n	8009482 <sbrk_aligned+0x1e>
 80094a2:	bf00      	nop
 80094a4:	200014c4 	.word	0x200014c4

080094a8 <_malloc_r>:
 80094a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094ac:	1ccd      	adds	r5, r1, #3
 80094ae:	f025 0503 	bic.w	r5, r5, #3
 80094b2:	3508      	adds	r5, #8
 80094b4:	2d0c      	cmp	r5, #12
 80094b6:	bf38      	it	cc
 80094b8:	250c      	movcc	r5, #12
 80094ba:	2d00      	cmp	r5, #0
 80094bc:	4606      	mov	r6, r0
 80094be:	db01      	blt.n	80094c4 <_malloc_r+0x1c>
 80094c0:	42a9      	cmp	r1, r5
 80094c2:	d904      	bls.n	80094ce <_malloc_r+0x26>
 80094c4:	230c      	movs	r3, #12
 80094c6:	6033      	str	r3, [r6, #0]
 80094c8:	2000      	movs	r0, #0
 80094ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80095a4 <_malloc_r+0xfc>
 80094d2:	f000 f869 	bl	80095a8 <__malloc_lock>
 80094d6:	f8d8 3000 	ldr.w	r3, [r8]
 80094da:	461c      	mov	r4, r3
 80094dc:	bb44      	cbnz	r4, 8009530 <_malloc_r+0x88>
 80094de:	4629      	mov	r1, r5
 80094e0:	4630      	mov	r0, r6
 80094e2:	f7ff ffbf 	bl	8009464 <sbrk_aligned>
 80094e6:	1c43      	adds	r3, r0, #1
 80094e8:	4604      	mov	r4, r0
 80094ea:	d158      	bne.n	800959e <_malloc_r+0xf6>
 80094ec:	f8d8 4000 	ldr.w	r4, [r8]
 80094f0:	4627      	mov	r7, r4
 80094f2:	2f00      	cmp	r7, #0
 80094f4:	d143      	bne.n	800957e <_malloc_r+0xd6>
 80094f6:	2c00      	cmp	r4, #0
 80094f8:	d04b      	beq.n	8009592 <_malloc_r+0xea>
 80094fa:	6823      	ldr	r3, [r4, #0]
 80094fc:	4639      	mov	r1, r7
 80094fe:	4630      	mov	r0, r6
 8009500:	eb04 0903 	add.w	r9, r4, r3
 8009504:	f000 fc5a 	bl	8009dbc <_sbrk_r>
 8009508:	4581      	cmp	r9, r0
 800950a:	d142      	bne.n	8009592 <_malloc_r+0xea>
 800950c:	6821      	ldr	r1, [r4, #0]
 800950e:	1a6d      	subs	r5, r5, r1
 8009510:	4629      	mov	r1, r5
 8009512:	4630      	mov	r0, r6
 8009514:	f7ff ffa6 	bl	8009464 <sbrk_aligned>
 8009518:	3001      	adds	r0, #1
 800951a:	d03a      	beq.n	8009592 <_malloc_r+0xea>
 800951c:	6823      	ldr	r3, [r4, #0]
 800951e:	442b      	add	r3, r5
 8009520:	6023      	str	r3, [r4, #0]
 8009522:	f8d8 3000 	ldr.w	r3, [r8]
 8009526:	685a      	ldr	r2, [r3, #4]
 8009528:	bb62      	cbnz	r2, 8009584 <_malloc_r+0xdc>
 800952a:	f8c8 7000 	str.w	r7, [r8]
 800952e:	e00f      	b.n	8009550 <_malloc_r+0xa8>
 8009530:	6822      	ldr	r2, [r4, #0]
 8009532:	1b52      	subs	r2, r2, r5
 8009534:	d420      	bmi.n	8009578 <_malloc_r+0xd0>
 8009536:	2a0b      	cmp	r2, #11
 8009538:	d917      	bls.n	800956a <_malloc_r+0xc2>
 800953a:	1961      	adds	r1, r4, r5
 800953c:	42a3      	cmp	r3, r4
 800953e:	6025      	str	r5, [r4, #0]
 8009540:	bf18      	it	ne
 8009542:	6059      	strne	r1, [r3, #4]
 8009544:	6863      	ldr	r3, [r4, #4]
 8009546:	bf08      	it	eq
 8009548:	f8c8 1000 	streq.w	r1, [r8]
 800954c:	5162      	str	r2, [r4, r5]
 800954e:	604b      	str	r3, [r1, #4]
 8009550:	4630      	mov	r0, r6
 8009552:	f000 f82f 	bl	80095b4 <__malloc_unlock>
 8009556:	f104 000b 	add.w	r0, r4, #11
 800955a:	1d23      	adds	r3, r4, #4
 800955c:	f020 0007 	bic.w	r0, r0, #7
 8009560:	1ac2      	subs	r2, r0, r3
 8009562:	bf1c      	itt	ne
 8009564:	1a1b      	subne	r3, r3, r0
 8009566:	50a3      	strne	r3, [r4, r2]
 8009568:	e7af      	b.n	80094ca <_malloc_r+0x22>
 800956a:	6862      	ldr	r2, [r4, #4]
 800956c:	42a3      	cmp	r3, r4
 800956e:	bf0c      	ite	eq
 8009570:	f8c8 2000 	streq.w	r2, [r8]
 8009574:	605a      	strne	r2, [r3, #4]
 8009576:	e7eb      	b.n	8009550 <_malloc_r+0xa8>
 8009578:	4623      	mov	r3, r4
 800957a:	6864      	ldr	r4, [r4, #4]
 800957c:	e7ae      	b.n	80094dc <_malloc_r+0x34>
 800957e:	463c      	mov	r4, r7
 8009580:	687f      	ldr	r7, [r7, #4]
 8009582:	e7b6      	b.n	80094f2 <_malloc_r+0x4a>
 8009584:	461a      	mov	r2, r3
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	42a3      	cmp	r3, r4
 800958a:	d1fb      	bne.n	8009584 <_malloc_r+0xdc>
 800958c:	2300      	movs	r3, #0
 800958e:	6053      	str	r3, [r2, #4]
 8009590:	e7de      	b.n	8009550 <_malloc_r+0xa8>
 8009592:	230c      	movs	r3, #12
 8009594:	6033      	str	r3, [r6, #0]
 8009596:	4630      	mov	r0, r6
 8009598:	f000 f80c 	bl	80095b4 <__malloc_unlock>
 800959c:	e794      	b.n	80094c8 <_malloc_r+0x20>
 800959e:	6005      	str	r5, [r0, #0]
 80095a0:	e7d6      	b.n	8009550 <_malloc_r+0xa8>
 80095a2:	bf00      	nop
 80095a4:	200014c8 	.word	0x200014c8

080095a8 <__malloc_lock>:
 80095a8:	4801      	ldr	r0, [pc, #4]	@ (80095b0 <__malloc_lock+0x8>)
 80095aa:	f7ff bf0e 	b.w	80093ca <__retarget_lock_acquire_recursive>
 80095ae:	bf00      	nop
 80095b0:	200014c0 	.word	0x200014c0

080095b4 <__malloc_unlock>:
 80095b4:	4801      	ldr	r0, [pc, #4]	@ (80095bc <__malloc_unlock+0x8>)
 80095b6:	f7ff bf09 	b.w	80093cc <__retarget_lock_release_recursive>
 80095ba:	bf00      	nop
 80095bc:	200014c0 	.word	0x200014c0

080095c0 <__sfputc_r>:
 80095c0:	6893      	ldr	r3, [r2, #8]
 80095c2:	3b01      	subs	r3, #1
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	b410      	push	{r4}
 80095c8:	6093      	str	r3, [r2, #8]
 80095ca:	da08      	bge.n	80095de <__sfputc_r+0x1e>
 80095cc:	6994      	ldr	r4, [r2, #24]
 80095ce:	42a3      	cmp	r3, r4
 80095d0:	db01      	blt.n	80095d6 <__sfputc_r+0x16>
 80095d2:	290a      	cmp	r1, #10
 80095d4:	d103      	bne.n	80095de <__sfputc_r+0x1e>
 80095d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095da:	f7ff bd8a 	b.w	80090f2 <__swbuf_r>
 80095de:	6813      	ldr	r3, [r2, #0]
 80095e0:	1c58      	adds	r0, r3, #1
 80095e2:	6010      	str	r0, [r2, #0]
 80095e4:	7019      	strb	r1, [r3, #0]
 80095e6:	4608      	mov	r0, r1
 80095e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095ec:	4770      	bx	lr

080095ee <__sfputs_r>:
 80095ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f0:	4606      	mov	r6, r0
 80095f2:	460f      	mov	r7, r1
 80095f4:	4614      	mov	r4, r2
 80095f6:	18d5      	adds	r5, r2, r3
 80095f8:	42ac      	cmp	r4, r5
 80095fa:	d101      	bne.n	8009600 <__sfputs_r+0x12>
 80095fc:	2000      	movs	r0, #0
 80095fe:	e007      	b.n	8009610 <__sfputs_r+0x22>
 8009600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009604:	463a      	mov	r2, r7
 8009606:	4630      	mov	r0, r6
 8009608:	f7ff ffda 	bl	80095c0 <__sfputc_r>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	d1f3      	bne.n	80095f8 <__sfputs_r+0xa>
 8009610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009614 <_vfiprintf_r>:
 8009614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009618:	460d      	mov	r5, r1
 800961a:	b09d      	sub	sp, #116	@ 0x74
 800961c:	4614      	mov	r4, r2
 800961e:	4698      	mov	r8, r3
 8009620:	4606      	mov	r6, r0
 8009622:	b118      	cbz	r0, 800962c <_vfiprintf_r+0x18>
 8009624:	6a03      	ldr	r3, [r0, #32]
 8009626:	b90b      	cbnz	r3, 800962c <_vfiprintf_r+0x18>
 8009628:	f7ff fcd8 	bl	8008fdc <__sinit>
 800962c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800962e:	07d9      	lsls	r1, r3, #31
 8009630:	d405      	bmi.n	800963e <_vfiprintf_r+0x2a>
 8009632:	89ab      	ldrh	r3, [r5, #12]
 8009634:	059a      	lsls	r2, r3, #22
 8009636:	d402      	bmi.n	800963e <_vfiprintf_r+0x2a>
 8009638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800963a:	f7ff fec6 	bl	80093ca <__retarget_lock_acquire_recursive>
 800963e:	89ab      	ldrh	r3, [r5, #12]
 8009640:	071b      	lsls	r3, r3, #28
 8009642:	d501      	bpl.n	8009648 <_vfiprintf_r+0x34>
 8009644:	692b      	ldr	r3, [r5, #16]
 8009646:	b99b      	cbnz	r3, 8009670 <_vfiprintf_r+0x5c>
 8009648:	4629      	mov	r1, r5
 800964a:	4630      	mov	r0, r6
 800964c:	f7ff fd90 	bl	8009170 <__swsetup_r>
 8009650:	b170      	cbz	r0, 8009670 <_vfiprintf_r+0x5c>
 8009652:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009654:	07dc      	lsls	r4, r3, #31
 8009656:	d504      	bpl.n	8009662 <_vfiprintf_r+0x4e>
 8009658:	f04f 30ff 	mov.w	r0, #4294967295
 800965c:	b01d      	add	sp, #116	@ 0x74
 800965e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009662:	89ab      	ldrh	r3, [r5, #12]
 8009664:	0598      	lsls	r0, r3, #22
 8009666:	d4f7      	bmi.n	8009658 <_vfiprintf_r+0x44>
 8009668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800966a:	f7ff feaf 	bl	80093cc <__retarget_lock_release_recursive>
 800966e:	e7f3      	b.n	8009658 <_vfiprintf_r+0x44>
 8009670:	2300      	movs	r3, #0
 8009672:	9309      	str	r3, [sp, #36]	@ 0x24
 8009674:	2320      	movs	r3, #32
 8009676:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800967a:	f8cd 800c 	str.w	r8, [sp, #12]
 800967e:	2330      	movs	r3, #48	@ 0x30
 8009680:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009830 <_vfiprintf_r+0x21c>
 8009684:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009688:	f04f 0901 	mov.w	r9, #1
 800968c:	4623      	mov	r3, r4
 800968e:	469a      	mov	sl, r3
 8009690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009694:	b10a      	cbz	r2, 800969a <_vfiprintf_r+0x86>
 8009696:	2a25      	cmp	r2, #37	@ 0x25
 8009698:	d1f9      	bne.n	800968e <_vfiprintf_r+0x7a>
 800969a:	ebba 0b04 	subs.w	fp, sl, r4
 800969e:	d00b      	beq.n	80096b8 <_vfiprintf_r+0xa4>
 80096a0:	465b      	mov	r3, fp
 80096a2:	4622      	mov	r2, r4
 80096a4:	4629      	mov	r1, r5
 80096a6:	4630      	mov	r0, r6
 80096a8:	f7ff ffa1 	bl	80095ee <__sfputs_r>
 80096ac:	3001      	adds	r0, #1
 80096ae:	f000 80a7 	beq.w	8009800 <_vfiprintf_r+0x1ec>
 80096b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096b4:	445a      	add	r2, fp
 80096b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80096b8:	f89a 3000 	ldrb.w	r3, [sl]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	f000 809f 	beq.w	8009800 <_vfiprintf_r+0x1ec>
 80096c2:	2300      	movs	r3, #0
 80096c4:	f04f 32ff 	mov.w	r2, #4294967295
 80096c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096cc:	f10a 0a01 	add.w	sl, sl, #1
 80096d0:	9304      	str	r3, [sp, #16]
 80096d2:	9307      	str	r3, [sp, #28]
 80096d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80096da:	4654      	mov	r4, sl
 80096dc:	2205      	movs	r2, #5
 80096de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e2:	4853      	ldr	r0, [pc, #332]	@ (8009830 <_vfiprintf_r+0x21c>)
 80096e4:	f7f6 fd74 	bl	80001d0 <memchr>
 80096e8:	9a04      	ldr	r2, [sp, #16]
 80096ea:	b9d8      	cbnz	r0, 8009724 <_vfiprintf_r+0x110>
 80096ec:	06d1      	lsls	r1, r2, #27
 80096ee:	bf44      	itt	mi
 80096f0:	2320      	movmi	r3, #32
 80096f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096f6:	0713      	lsls	r3, r2, #28
 80096f8:	bf44      	itt	mi
 80096fa:	232b      	movmi	r3, #43	@ 0x2b
 80096fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009700:	f89a 3000 	ldrb.w	r3, [sl]
 8009704:	2b2a      	cmp	r3, #42	@ 0x2a
 8009706:	d015      	beq.n	8009734 <_vfiprintf_r+0x120>
 8009708:	9a07      	ldr	r2, [sp, #28]
 800970a:	4654      	mov	r4, sl
 800970c:	2000      	movs	r0, #0
 800970e:	f04f 0c0a 	mov.w	ip, #10
 8009712:	4621      	mov	r1, r4
 8009714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009718:	3b30      	subs	r3, #48	@ 0x30
 800971a:	2b09      	cmp	r3, #9
 800971c:	d94b      	bls.n	80097b6 <_vfiprintf_r+0x1a2>
 800971e:	b1b0      	cbz	r0, 800974e <_vfiprintf_r+0x13a>
 8009720:	9207      	str	r2, [sp, #28]
 8009722:	e014      	b.n	800974e <_vfiprintf_r+0x13a>
 8009724:	eba0 0308 	sub.w	r3, r0, r8
 8009728:	fa09 f303 	lsl.w	r3, r9, r3
 800972c:	4313      	orrs	r3, r2
 800972e:	9304      	str	r3, [sp, #16]
 8009730:	46a2      	mov	sl, r4
 8009732:	e7d2      	b.n	80096da <_vfiprintf_r+0xc6>
 8009734:	9b03      	ldr	r3, [sp, #12]
 8009736:	1d19      	adds	r1, r3, #4
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	9103      	str	r1, [sp, #12]
 800973c:	2b00      	cmp	r3, #0
 800973e:	bfbb      	ittet	lt
 8009740:	425b      	neglt	r3, r3
 8009742:	f042 0202 	orrlt.w	r2, r2, #2
 8009746:	9307      	strge	r3, [sp, #28]
 8009748:	9307      	strlt	r3, [sp, #28]
 800974a:	bfb8      	it	lt
 800974c:	9204      	strlt	r2, [sp, #16]
 800974e:	7823      	ldrb	r3, [r4, #0]
 8009750:	2b2e      	cmp	r3, #46	@ 0x2e
 8009752:	d10a      	bne.n	800976a <_vfiprintf_r+0x156>
 8009754:	7863      	ldrb	r3, [r4, #1]
 8009756:	2b2a      	cmp	r3, #42	@ 0x2a
 8009758:	d132      	bne.n	80097c0 <_vfiprintf_r+0x1ac>
 800975a:	9b03      	ldr	r3, [sp, #12]
 800975c:	1d1a      	adds	r2, r3, #4
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	9203      	str	r2, [sp, #12]
 8009762:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009766:	3402      	adds	r4, #2
 8009768:	9305      	str	r3, [sp, #20]
 800976a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009840 <_vfiprintf_r+0x22c>
 800976e:	7821      	ldrb	r1, [r4, #0]
 8009770:	2203      	movs	r2, #3
 8009772:	4650      	mov	r0, sl
 8009774:	f7f6 fd2c 	bl	80001d0 <memchr>
 8009778:	b138      	cbz	r0, 800978a <_vfiprintf_r+0x176>
 800977a:	9b04      	ldr	r3, [sp, #16]
 800977c:	eba0 000a 	sub.w	r0, r0, sl
 8009780:	2240      	movs	r2, #64	@ 0x40
 8009782:	4082      	lsls	r2, r0
 8009784:	4313      	orrs	r3, r2
 8009786:	3401      	adds	r4, #1
 8009788:	9304      	str	r3, [sp, #16]
 800978a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800978e:	4829      	ldr	r0, [pc, #164]	@ (8009834 <_vfiprintf_r+0x220>)
 8009790:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009794:	2206      	movs	r2, #6
 8009796:	f7f6 fd1b 	bl	80001d0 <memchr>
 800979a:	2800      	cmp	r0, #0
 800979c:	d03f      	beq.n	800981e <_vfiprintf_r+0x20a>
 800979e:	4b26      	ldr	r3, [pc, #152]	@ (8009838 <_vfiprintf_r+0x224>)
 80097a0:	bb1b      	cbnz	r3, 80097ea <_vfiprintf_r+0x1d6>
 80097a2:	9b03      	ldr	r3, [sp, #12]
 80097a4:	3307      	adds	r3, #7
 80097a6:	f023 0307 	bic.w	r3, r3, #7
 80097aa:	3308      	adds	r3, #8
 80097ac:	9303      	str	r3, [sp, #12]
 80097ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b0:	443b      	add	r3, r7
 80097b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b4:	e76a      	b.n	800968c <_vfiprintf_r+0x78>
 80097b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80097ba:	460c      	mov	r4, r1
 80097bc:	2001      	movs	r0, #1
 80097be:	e7a8      	b.n	8009712 <_vfiprintf_r+0xfe>
 80097c0:	2300      	movs	r3, #0
 80097c2:	3401      	adds	r4, #1
 80097c4:	9305      	str	r3, [sp, #20]
 80097c6:	4619      	mov	r1, r3
 80097c8:	f04f 0c0a 	mov.w	ip, #10
 80097cc:	4620      	mov	r0, r4
 80097ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097d2:	3a30      	subs	r2, #48	@ 0x30
 80097d4:	2a09      	cmp	r2, #9
 80097d6:	d903      	bls.n	80097e0 <_vfiprintf_r+0x1cc>
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0c6      	beq.n	800976a <_vfiprintf_r+0x156>
 80097dc:	9105      	str	r1, [sp, #20]
 80097de:	e7c4      	b.n	800976a <_vfiprintf_r+0x156>
 80097e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80097e4:	4604      	mov	r4, r0
 80097e6:	2301      	movs	r3, #1
 80097e8:	e7f0      	b.n	80097cc <_vfiprintf_r+0x1b8>
 80097ea:	ab03      	add	r3, sp, #12
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	462a      	mov	r2, r5
 80097f0:	4b12      	ldr	r3, [pc, #72]	@ (800983c <_vfiprintf_r+0x228>)
 80097f2:	a904      	add	r1, sp, #16
 80097f4:	4630      	mov	r0, r6
 80097f6:	f3af 8000 	nop.w
 80097fa:	4607      	mov	r7, r0
 80097fc:	1c78      	adds	r0, r7, #1
 80097fe:	d1d6      	bne.n	80097ae <_vfiprintf_r+0x19a>
 8009800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009802:	07d9      	lsls	r1, r3, #31
 8009804:	d405      	bmi.n	8009812 <_vfiprintf_r+0x1fe>
 8009806:	89ab      	ldrh	r3, [r5, #12]
 8009808:	059a      	lsls	r2, r3, #22
 800980a:	d402      	bmi.n	8009812 <_vfiprintf_r+0x1fe>
 800980c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800980e:	f7ff fddd 	bl	80093cc <__retarget_lock_release_recursive>
 8009812:	89ab      	ldrh	r3, [r5, #12]
 8009814:	065b      	lsls	r3, r3, #25
 8009816:	f53f af1f 	bmi.w	8009658 <_vfiprintf_r+0x44>
 800981a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800981c:	e71e      	b.n	800965c <_vfiprintf_r+0x48>
 800981e:	ab03      	add	r3, sp, #12
 8009820:	9300      	str	r3, [sp, #0]
 8009822:	462a      	mov	r2, r5
 8009824:	4b05      	ldr	r3, [pc, #20]	@ (800983c <_vfiprintf_r+0x228>)
 8009826:	a904      	add	r1, sp, #16
 8009828:	4630      	mov	r0, r6
 800982a:	f000 f879 	bl	8009920 <_printf_i>
 800982e:	e7e4      	b.n	80097fa <_vfiprintf_r+0x1e6>
 8009830:	08009f30 	.word	0x08009f30
 8009834:	08009f3a 	.word	0x08009f3a
 8009838:	00000000 	.word	0x00000000
 800983c:	080095ef 	.word	0x080095ef
 8009840:	08009f36 	.word	0x08009f36

08009844 <_printf_common>:
 8009844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009848:	4616      	mov	r6, r2
 800984a:	4698      	mov	r8, r3
 800984c:	688a      	ldr	r2, [r1, #8]
 800984e:	690b      	ldr	r3, [r1, #16]
 8009850:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009854:	4293      	cmp	r3, r2
 8009856:	bfb8      	it	lt
 8009858:	4613      	movlt	r3, r2
 800985a:	6033      	str	r3, [r6, #0]
 800985c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009860:	4607      	mov	r7, r0
 8009862:	460c      	mov	r4, r1
 8009864:	b10a      	cbz	r2, 800986a <_printf_common+0x26>
 8009866:	3301      	adds	r3, #1
 8009868:	6033      	str	r3, [r6, #0]
 800986a:	6823      	ldr	r3, [r4, #0]
 800986c:	0699      	lsls	r1, r3, #26
 800986e:	bf42      	ittt	mi
 8009870:	6833      	ldrmi	r3, [r6, #0]
 8009872:	3302      	addmi	r3, #2
 8009874:	6033      	strmi	r3, [r6, #0]
 8009876:	6825      	ldr	r5, [r4, #0]
 8009878:	f015 0506 	ands.w	r5, r5, #6
 800987c:	d106      	bne.n	800988c <_printf_common+0x48>
 800987e:	f104 0a19 	add.w	sl, r4, #25
 8009882:	68e3      	ldr	r3, [r4, #12]
 8009884:	6832      	ldr	r2, [r6, #0]
 8009886:	1a9b      	subs	r3, r3, r2
 8009888:	42ab      	cmp	r3, r5
 800988a:	dc26      	bgt.n	80098da <_printf_common+0x96>
 800988c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009890:	6822      	ldr	r2, [r4, #0]
 8009892:	3b00      	subs	r3, #0
 8009894:	bf18      	it	ne
 8009896:	2301      	movne	r3, #1
 8009898:	0692      	lsls	r2, r2, #26
 800989a:	d42b      	bmi.n	80098f4 <_printf_common+0xb0>
 800989c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80098a0:	4641      	mov	r1, r8
 80098a2:	4638      	mov	r0, r7
 80098a4:	47c8      	blx	r9
 80098a6:	3001      	adds	r0, #1
 80098a8:	d01e      	beq.n	80098e8 <_printf_common+0xa4>
 80098aa:	6823      	ldr	r3, [r4, #0]
 80098ac:	6922      	ldr	r2, [r4, #16]
 80098ae:	f003 0306 	and.w	r3, r3, #6
 80098b2:	2b04      	cmp	r3, #4
 80098b4:	bf02      	ittt	eq
 80098b6:	68e5      	ldreq	r5, [r4, #12]
 80098b8:	6833      	ldreq	r3, [r6, #0]
 80098ba:	1aed      	subeq	r5, r5, r3
 80098bc:	68a3      	ldr	r3, [r4, #8]
 80098be:	bf0c      	ite	eq
 80098c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098c4:	2500      	movne	r5, #0
 80098c6:	4293      	cmp	r3, r2
 80098c8:	bfc4      	itt	gt
 80098ca:	1a9b      	subgt	r3, r3, r2
 80098cc:	18ed      	addgt	r5, r5, r3
 80098ce:	2600      	movs	r6, #0
 80098d0:	341a      	adds	r4, #26
 80098d2:	42b5      	cmp	r5, r6
 80098d4:	d11a      	bne.n	800990c <_printf_common+0xc8>
 80098d6:	2000      	movs	r0, #0
 80098d8:	e008      	b.n	80098ec <_printf_common+0xa8>
 80098da:	2301      	movs	r3, #1
 80098dc:	4652      	mov	r2, sl
 80098de:	4641      	mov	r1, r8
 80098e0:	4638      	mov	r0, r7
 80098e2:	47c8      	blx	r9
 80098e4:	3001      	adds	r0, #1
 80098e6:	d103      	bne.n	80098f0 <_printf_common+0xac>
 80098e8:	f04f 30ff 	mov.w	r0, #4294967295
 80098ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098f0:	3501      	adds	r5, #1
 80098f2:	e7c6      	b.n	8009882 <_printf_common+0x3e>
 80098f4:	18e1      	adds	r1, r4, r3
 80098f6:	1c5a      	adds	r2, r3, #1
 80098f8:	2030      	movs	r0, #48	@ 0x30
 80098fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098fe:	4422      	add	r2, r4
 8009900:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009904:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009908:	3302      	adds	r3, #2
 800990a:	e7c7      	b.n	800989c <_printf_common+0x58>
 800990c:	2301      	movs	r3, #1
 800990e:	4622      	mov	r2, r4
 8009910:	4641      	mov	r1, r8
 8009912:	4638      	mov	r0, r7
 8009914:	47c8      	blx	r9
 8009916:	3001      	adds	r0, #1
 8009918:	d0e6      	beq.n	80098e8 <_printf_common+0xa4>
 800991a:	3601      	adds	r6, #1
 800991c:	e7d9      	b.n	80098d2 <_printf_common+0x8e>
	...

08009920 <_printf_i>:
 8009920:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009924:	7e0f      	ldrb	r7, [r1, #24]
 8009926:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009928:	2f78      	cmp	r7, #120	@ 0x78
 800992a:	4691      	mov	r9, r2
 800992c:	4680      	mov	r8, r0
 800992e:	460c      	mov	r4, r1
 8009930:	469a      	mov	sl, r3
 8009932:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009936:	d807      	bhi.n	8009948 <_printf_i+0x28>
 8009938:	2f62      	cmp	r7, #98	@ 0x62
 800993a:	d80a      	bhi.n	8009952 <_printf_i+0x32>
 800993c:	2f00      	cmp	r7, #0
 800993e:	f000 80d1 	beq.w	8009ae4 <_printf_i+0x1c4>
 8009942:	2f58      	cmp	r7, #88	@ 0x58
 8009944:	f000 80b8 	beq.w	8009ab8 <_printf_i+0x198>
 8009948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800994c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009950:	e03a      	b.n	80099c8 <_printf_i+0xa8>
 8009952:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009956:	2b15      	cmp	r3, #21
 8009958:	d8f6      	bhi.n	8009948 <_printf_i+0x28>
 800995a:	a101      	add	r1, pc, #4	@ (adr r1, 8009960 <_printf_i+0x40>)
 800995c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009960:	080099b9 	.word	0x080099b9
 8009964:	080099cd 	.word	0x080099cd
 8009968:	08009949 	.word	0x08009949
 800996c:	08009949 	.word	0x08009949
 8009970:	08009949 	.word	0x08009949
 8009974:	08009949 	.word	0x08009949
 8009978:	080099cd 	.word	0x080099cd
 800997c:	08009949 	.word	0x08009949
 8009980:	08009949 	.word	0x08009949
 8009984:	08009949 	.word	0x08009949
 8009988:	08009949 	.word	0x08009949
 800998c:	08009acb 	.word	0x08009acb
 8009990:	080099f7 	.word	0x080099f7
 8009994:	08009a85 	.word	0x08009a85
 8009998:	08009949 	.word	0x08009949
 800999c:	08009949 	.word	0x08009949
 80099a0:	08009aed 	.word	0x08009aed
 80099a4:	08009949 	.word	0x08009949
 80099a8:	080099f7 	.word	0x080099f7
 80099ac:	08009949 	.word	0x08009949
 80099b0:	08009949 	.word	0x08009949
 80099b4:	08009a8d 	.word	0x08009a8d
 80099b8:	6833      	ldr	r3, [r6, #0]
 80099ba:	1d1a      	adds	r2, r3, #4
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	6032      	str	r2, [r6, #0]
 80099c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80099c8:	2301      	movs	r3, #1
 80099ca:	e09c      	b.n	8009b06 <_printf_i+0x1e6>
 80099cc:	6833      	ldr	r3, [r6, #0]
 80099ce:	6820      	ldr	r0, [r4, #0]
 80099d0:	1d19      	adds	r1, r3, #4
 80099d2:	6031      	str	r1, [r6, #0]
 80099d4:	0606      	lsls	r6, r0, #24
 80099d6:	d501      	bpl.n	80099dc <_printf_i+0xbc>
 80099d8:	681d      	ldr	r5, [r3, #0]
 80099da:	e003      	b.n	80099e4 <_printf_i+0xc4>
 80099dc:	0645      	lsls	r5, r0, #25
 80099de:	d5fb      	bpl.n	80099d8 <_printf_i+0xb8>
 80099e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099e4:	2d00      	cmp	r5, #0
 80099e6:	da03      	bge.n	80099f0 <_printf_i+0xd0>
 80099e8:	232d      	movs	r3, #45	@ 0x2d
 80099ea:	426d      	negs	r5, r5
 80099ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099f0:	4858      	ldr	r0, [pc, #352]	@ (8009b54 <_printf_i+0x234>)
 80099f2:	230a      	movs	r3, #10
 80099f4:	e011      	b.n	8009a1a <_printf_i+0xfa>
 80099f6:	6821      	ldr	r1, [r4, #0]
 80099f8:	6833      	ldr	r3, [r6, #0]
 80099fa:	0608      	lsls	r0, r1, #24
 80099fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a00:	d402      	bmi.n	8009a08 <_printf_i+0xe8>
 8009a02:	0649      	lsls	r1, r1, #25
 8009a04:	bf48      	it	mi
 8009a06:	b2ad      	uxthmi	r5, r5
 8009a08:	2f6f      	cmp	r7, #111	@ 0x6f
 8009a0a:	4852      	ldr	r0, [pc, #328]	@ (8009b54 <_printf_i+0x234>)
 8009a0c:	6033      	str	r3, [r6, #0]
 8009a0e:	bf14      	ite	ne
 8009a10:	230a      	movne	r3, #10
 8009a12:	2308      	moveq	r3, #8
 8009a14:	2100      	movs	r1, #0
 8009a16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009a1a:	6866      	ldr	r6, [r4, #4]
 8009a1c:	60a6      	str	r6, [r4, #8]
 8009a1e:	2e00      	cmp	r6, #0
 8009a20:	db05      	blt.n	8009a2e <_printf_i+0x10e>
 8009a22:	6821      	ldr	r1, [r4, #0]
 8009a24:	432e      	orrs	r6, r5
 8009a26:	f021 0104 	bic.w	r1, r1, #4
 8009a2a:	6021      	str	r1, [r4, #0]
 8009a2c:	d04b      	beq.n	8009ac6 <_printf_i+0x1a6>
 8009a2e:	4616      	mov	r6, r2
 8009a30:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a34:	fb03 5711 	mls	r7, r3, r1, r5
 8009a38:	5dc7      	ldrb	r7, [r0, r7]
 8009a3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a3e:	462f      	mov	r7, r5
 8009a40:	42bb      	cmp	r3, r7
 8009a42:	460d      	mov	r5, r1
 8009a44:	d9f4      	bls.n	8009a30 <_printf_i+0x110>
 8009a46:	2b08      	cmp	r3, #8
 8009a48:	d10b      	bne.n	8009a62 <_printf_i+0x142>
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	07df      	lsls	r7, r3, #31
 8009a4e:	d508      	bpl.n	8009a62 <_printf_i+0x142>
 8009a50:	6923      	ldr	r3, [r4, #16]
 8009a52:	6861      	ldr	r1, [r4, #4]
 8009a54:	4299      	cmp	r1, r3
 8009a56:	bfde      	ittt	le
 8009a58:	2330      	movle	r3, #48	@ 0x30
 8009a5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a62:	1b92      	subs	r2, r2, r6
 8009a64:	6122      	str	r2, [r4, #16]
 8009a66:	f8cd a000 	str.w	sl, [sp]
 8009a6a:	464b      	mov	r3, r9
 8009a6c:	aa03      	add	r2, sp, #12
 8009a6e:	4621      	mov	r1, r4
 8009a70:	4640      	mov	r0, r8
 8009a72:	f7ff fee7 	bl	8009844 <_printf_common>
 8009a76:	3001      	adds	r0, #1
 8009a78:	d14a      	bne.n	8009b10 <_printf_i+0x1f0>
 8009a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7e:	b004      	add	sp, #16
 8009a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a84:	6823      	ldr	r3, [r4, #0]
 8009a86:	f043 0320 	orr.w	r3, r3, #32
 8009a8a:	6023      	str	r3, [r4, #0]
 8009a8c:	4832      	ldr	r0, [pc, #200]	@ (8009b58 <_printf_i+0x238>)
 8009a8e:	2778      	movs	r7, #120	@ 0x78
 8009a90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a94:	6823      	ldr	r3, [r4, #0]
 8009a96:	6831      	ldr	r1, [r6, #0]
 8009a98:	061f      	lsls	r7, r3, #24
 8009a9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a9e:	d402      	bmi.n	8009aa6 <_printf_i+0x186>
 8009aa0:	065f      	lsls	r7, r3, #25
 8009aa2:	bf48      	it	mi
 8009aa4:	b2ad      	uxthmi	r5, r5
 8009aa6:	6031      	str	r1, [r6, #0]
 8009aa8:	07d9      	lsls	r1, r3, #31
 8009aaa:	bf44      	itt	mi
 8009aac:	f043 0320 	orrmi.w	r3, r3, #32
 8009ab0:	6023      	strmi	r3, [r4, #0]
 8009ab2:	b11d      	cbz	r5, 8009abc <_printf_i+0x19c>
 8009ab4:	2310      	movs	r3, #16
 8009ab6:	e7ad      	b.n	8009a14 <_printf_i+0xf4>
 8009ab8:	4826      	ldr	r0, [pc, #152]	@ (8009b54 <_printf_i+0x234>)
 8009aba:	e7e9      	b.n	8009a90 <_printf_i+0x170>
 8009abc:	6823      	ldr	r3, [r4, #0]
 8009abe:	f023 0320 	bic.w	r3, r3, #32
 8009ac2:	6023      	str	r3, [r4, #0]
 8009ac4:	e7f6      	b.n	8009ab4 <_printf_i+0x194>
 8009ac6:	4616      	mov	r6, r2
 8009ac8:	e7bd      	b.n	8009a46 <_printf_i+0x126>
 8009aca:	6833      	ldr	r3, [r6, #0]
 8009acc:	6825      	ldr	r5, [r4, #0]
 8009ace:	6961      	ldr	r1, [r4, #20]
 8009ad0:	1d18      	adds	r0, r3, #4
 8009ad2:	6030      	str	r0, [r6, #0]
 8009ad4:	062e      	lsls	r6, r5, #24
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	d501      	bpl.n	8009ade <_printf_i+0x1be>
 8009ada:	6019      	str	r1, [r3, #0]
 8009adc:	e002      	b.n	8009ae4 <_printf_i+0x1c4>
 8009ade:	0668      	lsls	r0, r5, #25
 8009ae0:	d5fb      	bpl.n	8009ada <_printf_i+0x1ba>
 8009ae2:	8019      	strh	r1, [r3, #0]
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	6123      	str	r3, [r4, #16]
 8009ae8:	4616      	mov	r6, r2
 8009aea:	e7bc      	b.n	8009a66 <_printf_i+0x146>
 8009aec:	6833      	ldr	r3, [r6, #0]
 8009aee:	1d1a      	adds	r2, r3, #4
 8009af0:	6032      	str	r2, [r6, #0]
 8009af2:	681e      	ldr	r6, [r3, #0]
 8009af4:	6862      	ldr	r2, [r4, #4]
 8009af6:	2100      	movs	r1, #0
 8009af8:	4630      	mov	r0, r6
 8009afa:	f7f6 fb69 	bl	80001d0 <memchr>
 8009afe:	b108      	cbz	r0, 8009b04 <_printf_i+0x1e4>
 8009b00:	1b80      	subs	r0, r0, r6
 8009b02:	6060      	str	r0, [r4, #4]
 8009b04:	6863      	ldr	r3, [r4, #4]
 8009b06:	6123      	str	r3, [r4, #16]
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b0e:	e7aa      	b.n	8009a66 <_printf_i+0x146>
 8009b10:	6923      	ldr	r3, [r4, #16]
 8009b12:	4632      	mov	r2, r6
 8009b14:	4649      	mov	r1, r9
 8009b16:	4640      	mov	r0, r8
 8009b18:	47d0      	blx	sl
 8009b1a:	3001      	adds	r0, #1
 8009b1c:	d0ad      	beq.n	8009a7a <_printf_i+0x15a>
 8009b1e:	6823      	ldr	r3, [r4, #0]
 8009b20:	079b      	lsls	r3, r3, #30
 8009b22:	d413      	bmi.n	8009b4c <_printf_i+0x22c>
 8009b24:	68e0      	ldr	r0, [r4, #12]
 8009b26:	9b03      	ldr	r3, [sp, #12]
 8009b28:	4298      	cmp	r0, r3
 8009b2a:	bfb8      	it	lt
 8009b2c:	4618      	movlt	r0, r3
 8009b2e:	e7a6      	b.n	8009a7e <_printf_i+0x15e>
 8009b30:	2301      	movs	r3, #1
 8009b32:	4632      	mov	r2, r6
 8009b34:	4649      	mov	r1, r9
 8009b36:	4640      	mov	r0, r8
 8009b38:	47d0      	blx	sl
 8009b3a:	3001      	adds	r0, #1
 8009b3c:	d09d      	beq.n	8009a7a <_printf_i+0x15a>
 8009b3e:	3501      	adds	r5, #1
 8009b40:	68e3      	ldr	r3, [r4, #12]
 8009b42:	9903      	ldr	r1, [sp, #12]
 8009b44:	1a5b      	subs	r3, r3, r1
 8009b46:	42ab      	cmp	r3, r5
 8009b48:	dcf2      	bgt.n	8009b30 <_printf_i+0x210>
 8009b4a:	e7eb      	b.n	8009b24 <_printf_i+0x204>
 8009b4c:	2500      	movs	r5, #0
 8009b4e:	f104 0619 	add.w	r6, r4, #25
 8009b52:	e7f5      	b.n	8009b40 <_printf_i+0x220>
 8009b54:	08009f41 	.word	0x08009f41
 8009b58:	08009f52 	.word	0x08009f52

08009b5c <__sflush_r>:
 8009b5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b64:	0716      	lsls	r6, r2, #28
 8009b66:	4605      	mov	r5, r0
 8009b68:	460c      	mov	r4, r1
 8009b6a:	d454      	bmi.n	8009c16 <__sflush_r+0xba>
 8009b6c:	684b      	ldr	r3, [r1, #4]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	dc02      	bgt.n	8009b78 <__sflush_r+0x1c>
 8009b72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	dd48      	ble.n	8009c0a <__sflush_r+0xae>
 8009b78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b7a:	2e00      	cmp	r6, #0
 8009b7c:	d045      	beq.n	8009c0a <__sflush_r+0xae>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b84:	682f      	ldr	r7, [r5, #0]
 8009b86:	6a21      	ldr	r1, [r4, #32]
 8009b88:	602b      	str	r3, [r5, #0]
 8009b8a:	d030      	beq.n	8009bee <__sflush_r+0x92>
 8009b8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b8e:	89a3      	ldrh	r3, [r4, #12]
 8009b90:	0759      	lsls	r1, r3, #29
 8009b92:	d505      	bpl.n	8009ba0 <__sflush_r+0x44>
 8009b94:	6863      	ldr	r3, [r4, #4]
 8009b96:	1ad2      	subs	r2, r2, r3
 8009b98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b9a:	b10b      	cbz	r3, 8009ba0 <__sflush_r+0x44>
 8009b9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b9e:	1ad2      	subs	r2, r2, r3
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ba4:	6a21      	ldr	r1, [r4, #32]
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	47b0      	blx	r6
 8009baa:	1c43      	adds	r3, r0, #1
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	d106      	bne.n	8009bbe <__sflush_r+0x62>
 8009bb0:	6829      	ldr	r1, [r5, #0]
 8009bb2:	291d      	cmp	r1, #29
 8009bb4:	d82b      	bhi.n	8009c0e <__sflush_r+0xb2>
 8009bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8009c60 <__sflush_r+0x104>)
 8009bb8:	40ca      	lsrs	r2, r1
 8009bba:	07d6      	lsls	r6, r2, #31
 8009bbc:	d527      	bpl.n	8009c0e <__sflush_r+0xb2>
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	6062      	str	r2, [r4, #4]
 8009bc2:	04d9      	lsls	r1, r3, #19
 8009bc4:	6922      	ldr	r2, [r4, #16]
 8009bc6:	6022      	str	r2, [r4, #0]
 8009bc8:	d504      	bpl.n	8009bd4 <__sflush_r+0x78>
 8009bca:	1c42      	adds	r2, r0, #1
 8009bcc:	d101      	bne.n	8009bd2 <__sflush_r+0x76>
 8009bce:	682b      	ldr	r3, [r5, #0]
 8009bd0:	b903      	cbnz	r3, 8009bd4 <__sflush_r+0x78>
 8009bd2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bd6:	602f      	str	r7, [r5, #0]
 8009bd8:	b1b9      	cbz	r1, 8009c0a <__sflush_r+0xae>
 8009bda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bde:	4299      	cmp	r1, r3
 8009be0:	d002      	beq.n	8009be8 <__sflush_r+0x8c>
 8009be2:	4628      	mov	r0, r5
 8009be4:	f7ff fbf4 	bl	80093d0 <_free_r>
 8009be8:	2300      	movs	r3, #0
 8009bea:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bec:	e00d      	b.n	8009c0a <__sflush_r+0xae>
 8009bee:	2301      	movs	r3, #1
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b0      	blx	r6
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	1c50      	adds	r0, r2, #1
 8009bf8:	d1c9      	bne.n	8009b8e <__sflush_r+0x32>
 8009bfa:	682b      	ldr	r3, [r5, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d0c6      	beq.n	8009b8e <__sflush_r+0x32>
 8009c00:	2b1d      	cmp	r3, #29
 8009c02:	d001      	beq.n	8009c08 <__sflush_r+0xac>
 8009c04:	2b16      	cmp	r3, #22
 8009c06:	d11e      	bne.n	8009c46 <__sflush_r+0xea>
 8009c08:	602f      	str	r7, [r5, #0]
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	e022      	b.n	8009c54 <__sflush_r+0xf8>
 8009c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c12:	b21b      	sxth	r3, r3
 8009c14:	e01b      	b.n	8009c4e <__sflush_r+0xf2>
 8009c16:	690f      	ldr	r7, [r1, #16]
 8009c18:	2f00      	cmp	r7, #0
 8009c1a:	d0f6      	beq.n	8009c0a <__sflush_r+0xae>
 8009c1c:	0793      	lsls	r3, r2, #30
 8009c1e:	680e      	ldr	r6, [r1, #0]
 8009c20:	bf08      	it	eq
 8009c22:	694b      	ldreq	r3, [r1, #20]
 8009c24:	600f      	str	r7, [r1, #0]
 8009c26:	bf18      	it	ne
 8009c28:	2300      	movne	r3, #0
 8009c2a:	eba6 0807 	sub.w	r8, r6, r7
 8009c2e:	608b      	str	r3, [r1, #8]
 8009c30:	f1b8 0f00 	cmp.w	r8, #0
 8009c34:	dde9      	ble.n	8009c0a <__sflush_r+0xae>
 8009c36:	6a21      	ldr	r1, [r4, #32]
 8009c38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009c3a:	4643      	mov	r3, r8
 8009c3c:	463a      	mov	r2, r7
 8009c3e:	4628      	mov	r0, r5
 8009c40:	47b0      	blx	r6
 8009c42:	2800      	cmp	r0, #0
 8009c44:	dc08      	bgt.n	8009c58 <__sflush_r+0xfc>
 8009c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c4e:	81a3      	strh	r3, [r4, #12]
 8009c50:	f04f 30ff 	mov.w	r0, #4294967295
 8009c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c58:	4407      	add	r7, r0
 8009c5a:	eba8 0800 	sub.w	r8, r8, r0
 8009c5e:	e7e7      	b.n	8009c30 <__sflush_r+0xd4>
 8009c60:	20400001 	.word	0x20400001

08009c64 <_fflush_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	690b      	ldr	r3, [r1, #16]
 8009c68:	4605      	mov	r5, r0
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	b913      	cbnz	r3, 8009c74 <_fflush_r+0x10>
 8009c6e:	2500      	movs	r5, #0
 8009c70:	4628      	mov	r0, r5
 8009c72:	bd38      	pop	{r3, r4, r5, pc}
 8009c74:	b118      	cbz	r0, 8009c7e <_fflush_r+0x1a>
 8009c76:	6a03      	ldr	r3, [r0, #32]
 8009c78:	b90b      	cbnz	r3, 8009c7e <_fflush_r+0x1a>
 8009c7a:	f7ff f9af 	bl	8008fdc <__sinit>
 8009c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d0f3      	beq.n	8009c6e <_fflush_r+0xa>
 8009c86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c88:	07d0      	lsls	r0, r2, #31
 8009c8a:	d404      	bmi.n	8009c96 <_fflush_r+0x32>
 8009c8c:	0599      	lsls	r1, r3, #22
 8009c8e:	d402      	bmi.n	8009c96 <_fflush_r+0x32>
 8009c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c92:	f7ff fb9a 	bl	80093ca <__retarget_lock_acquire_recursive>
 8009c96:	4628      	mov	r0, r5
 8009c98:	4621      	mov	r1, r4
 8009c9a:	f7ff ff5f 	bl	8009b5c <__sflush_r>
 8009c9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ca0:	07da      	lsls	r2, r3, #31
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	d4e4      	bmi.n	8009c70 <_fflush_r+0xc>
 8009ca6:	89a3      	ldrh	r3, [r4, #12]
 8009ca8:	059b      	lsls	r3, r3, #22
 8009caa:	d4e1      	bmi.n	8009c70 <_fflush_r+0xc>
 8009cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cae:	f7ff fb8d 	bl	80093cc <__retarget_lock_release_recursive>
 8009cb2:	e7dd      	b.n	8009c70 <_fflush_r+0xc>

08009cb4 <__swhatbuf_r>:
 8009cb4:	b570      	push	{r4, r5, r6, lr}
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cbc:	2900      	cmp	r1, #0
 8009cbe:	b096      	sub	sp, #88	@ 0x58
 8009cc0:	4615      	mov	r5, r2
 8009cc2:	461e      	mov	r6, r3
 8009cc4:	da0d      	bge.n	8009ce2 <__swhatbuf_r+0x2e>
 8009cc6:	89a3      	ldrh	r3, [r4, #12]
 8009cc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009ccc:	f04f 0100 	mov.w	r1, #0
 8009cd0:	bf14      	ite	ne
 8009cd2:	2340      	movne	r3, #64	@ 0x40
 8009cd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cd8:	2000      	movs	r0, #0
 8009cda:	6031      	str	r1, [r6, #0]
 8009cdc:	602b      	str	r3, [r5, #0]
 8009cde:	b016      	add	sp, #88	@ 0x58
 8009ce0:	bd70      	pop	{r4, r5, r6, pc}
 8009ce2:	466a      	mov	r2, sp
 8009ce4:	f000 f848 	bl	8009d78 <_fstat_r>
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	dbec      	blt.n	8009cc6 <__swhatbuf_r+0x12>
 8009cec:	9901      	ldr	r1, [sp, #4]
 8009cee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009cf2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009cf6:	4259      	negs	r1, r3
 8009cf8:	4159      	adcs	r1, r3
 8009cfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cfe:	e7eb      	b.n	8009cd8 <__swhatbuf_r+0x24>

08009d00 <__smakebuf_r>:
 8009d00:	898b      	ldrh	r3, [r1, #12]
 8009d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d04:	079d      	lsls	r5, r3, #30
 8009d06:	4606      	mov	r6, r0
 8009d08:	460c      	mov	r4, r1
 8009d0a:	d507      	bpl.n	8009d1c <__smakebuf_r+0x1c>
 8009d0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d10:	6023      	str	r3, [r4, #0]
 8009d12:	6123      	str	r3, [r4, #16]
 8009d14:	2301      	movs	r3, #1
 8009d16:	6163      	str	r3, [r4, #20]
 8009d18:	b003      	add	sp, #12
 8009d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d1c:	ab01      	add	r3, sp, #4
 8009d1e:	466a      	mov	r2, sp
 8009d20:	f7ff ffc8 	bl	8009cb4 <__swhatbuf_r>
 8009d24:	9f00      	ldr	r7, [sp, #0]
 8009d26:	4605      	mov	r5, r0
 8009d28:	4639      	mov	r1, r7
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	f7ff fbbc 	bl	80094a8 <_malloc_r>
 8009d30:	b948      	cbnz	r0, 8009d46 <__smakebuf_r+0x46>
 8009d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d36:	059a      	lsls	r2, r3, #22
 8009d38:	d4ee      	bmi.n	8009d18 <__smakebuf_r+0x18>
 8009d3a:	f023 0303 	bic.w	r3, r3, #3
 8009d3e:	f043 0302 	orr.w	r3, r3, #2
 8009d42:	81a3      	strh	r3, [r4, #12]
 8009d44:	e7e2      	b.n	8009d0c <__smakebuf_r+0xc>
 8009d46:	89a3      	ldrh	r3, [r4, #12]
 8009d48:	6020      	str	r0, [r4, #0]
 8009d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d4e:	81a3      	strh	r3, [r4, #12]
 8009d50:	9b01      	ldr	r3, [sp, #4]
 8009d52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d56:	b15b      	cbz	r3, 8009d70 <__smakebuf_r+0x70>
 8009d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f000 f81d 	bl	8009d9c <_isatty_r>
 8009d62:	b128      	cbz	r0, 8009d70 <__smakebuf_r+0x70>
 8009d64:	89a3      	ldrh	r3, [r4, #12]
 8009d66:	f023 0303 	bic.w	r3, r3, #3
 8009d6a:	f043 0301 	orr.w	r3, r3, #1
 8009d6e:	81a3      	strh	r3, [r4, #12]
 8009d70:	89a3      	ldrh	r3, [r4, #12]
 8009d72:	431d      	orrs	r5, r3
 8009d74:	81a5      	strh	r5, [r4, #12]
 8009d76:	e7cf      	b.n	8009d18 <__smakebuf_r+0x18>

08009d78 <_fstat_r>:
 8009d78:	b538      	push	{r3, r4, r5, lr}
 8009d7a:	4d07      	ldr	r5, [pc, #28]	@ (8009d98 <_fstat_r+0x20>)
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	4604      	mov	r4, r0
 8009d80:	4608      	mov	r0, r1
 8009d82:	4611      	mov	r1, r2
 8009d84:	602b      	str	r3, [r5, #0]
 8009d86:	f7f7 fab8 	bl	80012fa <_fstat>
 8009d8a:	1c43      	adds	r3, r0, #1
 8009d8c:	d102      	bne.n	8009d94 <_fstat_r+0x1c>
 8009d8e:	682b      	ldr	r3, [r5, #0]
 8009d90:	b103      	cbz	r3, 8009d94 <_fstat_r+0x1c>
 8009d92:	6023      	str	r3, [r4, #0]
 8009d94:	bd38      	pop	{r3, r4, r5, pc}
 8009d96:	bf00      	nop
 8009d98:	200014bc 	.word	0x200014bc

08009d9c <_isatty_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	4d06      	ldr	r5, [pc, #24]	@ (8009db8 <_isatty_r+0x1c>)
 8009da0:	2300      	movs	r3, #0
 8009da2:	4604      	mov	r4, r0
 8009da4:	4608      	mov	r0, r1
 8009da6:	602b      	str	r3, [r5, #0]
 8009da8:	f7f7 fab7 	bl	800131a <_isatty>
 8009dac:	1c43      	adds	r3, r0, #1
 8009dae:	d102      	bne.n	8009db6 <_isatty_r+0x1a>
 8009db0:	682b      	ldr	r3, [r5, #0]
 8009db2:	b103      	cbz	r3, 8009db6 <_isatty_r+0x1a>
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
 8009db8:	200014bc 	.word	0x200014bc

08009dbc <_sbrk_r>:
 8009dbc:	b538      	push	{r3, r4, r5, lr}
 8009dbe:	4d06      	ldr	r5, [pc, #24]	@ (8009dd8 <_sbrk_r+0x1c>)
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	4604      	mov	r4, r0
 8009dc4:	4608      	mov	r0, r1
 8009dc6:	602b      	str	r3, [r5, #0]
 8009dc8:	f7f7 fac0 	bl	800134c <_sbrk>
 8009dcc:	1c43      	adds	r3, r0, #1
 8009dce:	d102      	bne.n	8009dd6 <_sbrk_r+0x1a>
 8009dd0:	682b      	ldr	r3, [r5, #0]
 8009dd2:	b103      	cbz	r3, 8009dd6 <_sbrk_r+0x1a>
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	bd38      	pop	{r3, r4, r5, pc}
 8009dd8:	200014bc 	.word	0x200014bc

08009ddc <_init>:
 8009ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dde:	bf00      	nop
 8009de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009de2:	bc08      	pop	{r3}
 8009de4:	469e      	mov	lr, r3
 8009de6:	4770      	bx	lr

08009de8 <_fini>:
 8009de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dea:	bf00      	nop
 8009dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dee:	bc08      	pop	{r3}
 8009df0:	469e      	mov	lr, r3
 8009df2:	4770      	bx	lr
