project_01 - 1 bit adder

project_02 - 2:1 mux (using assign)

project_03 - 2:1 mux (using conditional operator)

project_04 - 2:1 mux (using if else)

project_05 - 2:1 mux (using case statement)

project_06 - 2:1 mux (using logic primitive)

project_07 - 4:1 mux (using conditional operator)

project_08 - 4:1 mux (using if else)

project_09 - 4:1 mux (using case statement)

project_10 - 4:1 mux (using logic gates)

lab_ex_01 - implementation of and, or, not, nand, nor, xor gate

project_11 - 4 bit ripple carry adder (by port name)

project_12 - 4 bit ripple carry adder (by port order)

project_13 - test bench (and gate)

project_14 - test bench (ripple carry adder)

lab_ex_02 - half and full adder implementation

project_15 - fsm design (01)

project_16 - fsm design (02)

project_17 - or_nand synthesis

project_18 - or_nand_2 synthesis

project_19 - or_nand_3 synthesis
