include "../../../SUBCKTS/bitcell.scs"

//============================================
// Define VDD and VSS
//============================================
VVDD (VDD 0) vsource dc=pvdd
VVSS (VSS 0) vsource dc=0
VVBP (VBP 0) vsource dc=pvdd
VVBN (VBN 0) vsource dc=0

ICell (BLi BLBi WL VDD VBP VSS VBN) BITCELL 


VBL (BL 0) vsource dc=pvdd*pbl
VBLB (BLB 0) vsource dc=pvdd*pblb

VVWL (WL 0) vsource dc=pvdd

IBL (BL BLi) iprobe
IBLB (BLB BLBi) iprobe
