"C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/constants.v=work,Verilog 2001"
