// Copyright (c) 2025 Huawei Technologies Co., Ltd
// All rights reserved.
//
// Licensed under the BSD 3-Clause License  (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "version.h"

#include "torch_helper.h"
#include "sgl_kenel_npu_ops.h"
#include "causal_conv1d_update/op_host/causal_conv1d_update.h"
#include "causal_conv1d/op_host/causal_conv1d.h"

namespace {
TORCH_LIBRARY_FRAGMENT(npu, m)
{
    m.def("sgl_kernel_npu_print_version() -> ()", []() { printf("%s\n", LIB_VERSION_FULL); });
    m.def("sgl_kernel_npu_version() -> str", []() { return std::string("") + LIB_VERSION; });

    m.def("helloworld(Tensor x, Tensor y) -> Tensor");

    m.def(
        "alloc_extend(Tensor pre_lens, Tensor seq_lens, Tensor last_loc, Tensor free_pages, int page_size, "
        "Tensor(a!) out_indices, Tensor(b!) values) -> ()");

    m.def(
        "cache_loc_assign(Tensor req_indices, Tensor token_pool, Tensor start_offset, Tensor end_offset, Tensor "
        "out_cache_loc) -> Tensor");

    m.def(
        "cache_loc_update(Tensor req_indices, Tensor token_pool, Tensor start_offset, Tensor end_offset, Tensor "
        "out_cache_loc) -> Tensor");

    m.def(
        "assign_cache_op(Tensor! out, Tensor src, Tensor dst_start_idx, Tensor dst_end_idx, Tensor src_start_idx, "
        "Tensor src_end_idx) -> bool");

    m.def(
        "build_tree_kernel_efficient(Tensor parent_list, Tensor selected_index, Tensor verified_seq_len, "
        "Tensor tree_mask, Tensor positions, Tensor retrive_index, Tensor retrive_next_token, "
        "Tensor retrive_next_sibling, int topk, int depth, int draft_token_num, int tree_mask_mode)->()");

    m.def(
        "transfer_kv_dim_exchange(Tensor device_k, Tensor host_k, "
        "Tensor device_v, Tensor host_v, "
        "Tensor device_indices, Tensor host_indices, int page_size, int direct, int flags) -> ()");

    m.def(
        "transfer_mamba_state(Tensor device_buf, Tensor host_buf, "
        "Tensor device_indices, Tensor host_indices, int direction) -> ()");

    m.def(
        "transfer_state_per_layer_direct_pf_lf(Tensor src, Tensor dst, "
        "Tensor src_indices, Tensor dst_indices, int layer_id, int flags) -> ()");

    m.def(
        "transfer_state_all_layer_direct_lf_pf(Tensor[] device_states, Tensor[] host_states, "
        "Tensor device_indices, Tensor host_indices, int flags) -> ()");

    m.def(
        "bgmv_expand(Tensor! x, Tensor! weight, Tensor! indices, Tensor! y,"
        "            int slice_offset, int slice_size) -> Tensor");

    m.def(
        "bgmv_shrink(Tensor! x, Tensor! weight, Tensor! indices, Tensor! y,"
        "            float scale) -> ()");

    m.def(
        "sgmv_expand(Tensor! x, Tensor! weight, Tensor! lora_indices, Tensor! seq_len, Tensor! y,"
        "            int slice_offset, int slice_size) -> Tensor");

    m.def(
        "sgmv_shrink(Tensor! x, Tensor! weight, Tensor! lora_indices, Tensor! seq_len, Tensor! y,"
        " float scale) -> ()");

    m.def(
        "sgemmv_expand(Tensor! x, Tensor! weight, Tensor! lora_indices, Tensor! seq_len, Tensor! lora_ranks,"
        "              Tensor! sliceOffsets, Tensor! y) -> Tensor");

    m.def(
        "sgemmv_shrink(Tensor! x, Tensor! weight, Tensor! lora_indices, Tensor! seq_len, Tensor! lora_ranks,"
        "              Tensor! lora_scales, Tensor! y) -> ()");

    m.def(
        "sgemmc_expand(Tensor! x, Tensor! weight, Tensor! lora_indices, Tensor! seq_len, Tensor! lora_ranks,"
        "              Tensor! sliceOffsets, Tensor! y) -> Tensor");

    m.def(
        "sgemmc_shrink(Tensor! x, Tensor! weight, Tensor! lora_indices, Tensor! seq_len, Tensor! lora_ranks,"
        "              Tensor! lora_scales, Tensor! y, int slice_count) -> ()");

    m.def("apply_token_bitmask(Tensor logits, Tensor bitmask, Tensor? indices=None) -> Tensor");

    m.def(
        "causal_conv1d_update(Tensor x, Tensor weight, Tensor(a!) conv_state, "
        "Tensor conv_state_indices, Tensor? bias=None, Tensor? num_accepted_tokens=None, "
        "Tensor? query_start_loc=None, bool activation_mode=False, int pad_slot_id=-1) -> Tensor");
    
    m.def(
        "causal_conv1d(Tensor x, Tensor weight, Tensor(a!) conv_states, Tensor? bias=None, "
        "Tensor? query_start_loc=None, Tensor? cache_indices=None, Tensor? has_initial_state=None, "
        "Tensor? num_accepted_tokens=None, int activation_mode=0, int pad_slot_id=-1, "
        "int run_mode=0) -> Tensor");

#ifdef SGL_KERNEL_ENABLE_A3_ONLY_OPS
    m.def(
        "mla_preprocess(Tensor hiddenState, Tensor gamma0, Tensor beta0, Tensor wdqkv, "
        "Tensor descale0, Tensor gamma1, Tensor beta1, Tensor wuq, "
        "Tensor descale1, Tensor gamma2, Tensor cos, Tensor sin, Tensor wuk,"
        "Tensor kv_cache, Tensor kv_cache_rope, Tensor slotmapping, "
        "Tensor quant_scale0, Tensor quant_offset0, Tensor bias0, "
        "Tensor quant_scale1, Tensor quant_offset1, Tensor bias1, *, "
        "Tensor? ctkv_scale=None, Tensor? q_nope_scale=None, "
        "str? cache_mode=None, str? quant_mode=None, "
        "Tensor(a!) q_out0, Tensor(b!) kv_cache_out0, Tensor(c!) q_out1, Tensor(d!) kv_cache_out1) "
        "-> (Tensor(a!), Tensor(b!), Tensor(c!), Tensor(d!))");

    m.def(
        "batch_matmul_transpose(Tensor tensor_a, Tensor tensor_b, Tensor(a!) tensor_c, "
        "str? format_mode=None, str? quant_mode=None) -> ()");

    m.def(
        "recurrent_gated_delta_rule(Tensor mix_qkv, Tensor(a!) recurrent_state, Tensor beta, "
        "float scale, Tensor actual_seq_lengths, Tensor ssm_state_indices, "
        "int nk, int nv, "
        "Tensor(b!)? intermediate_state=None, Tensor? cache_indices=None, "
        "Tensor? num_accepted_tokens=None, Tensor? g=None, Tensor? gk=None) -> Tensor");

    m.def(
        "mega_chunk_gdn(Tensor q, Tensor k, Tensor v, Tensor g, Tensor beta, "
        "Tensor mask_lower, Tensor mask_full, Tensor minus_identity, Tensor cu_seqlens, "
        "Tensor(a!) out, Tensor(b!) g_sum, Tensor(c!) g_t, Tensor(d!) beta_t, "
        "Tensor(e!) A, Tensor(f!) A_inv_f32, Tensor(g!) A_inv, Tensor(h!) w, "
        "Tensor(i!) u, Tensor(j!) s, Tensor(k!) v_new, Tensor(l!) final_state, "
        "Tensor initial_state, bool has_initial_state, "
        "Tensor(m!) kkt_workspace, Tensor(n!) wy_workspace_a1, "
        "Tensor(o!) wy_workspace_a2, Tensor(p!) h_workspace, "
        "Tensor(q!) o_workspace_qk, Tensor(r!) o_workspace_qs, "
        "Tensor(s!) o_workspace_gated, int block_dim, int batch_size, "
        "int seq_len, int total_tokens, int num_matrices) -> ()");

    m.def(
        "npu_sparse_attention_score(Tensor query, Tensor key, Tensor value, Tensor select_idx, "
        "Tensor block_table, Tensor? select_num_idx=None, Tensor? q_dequant_scale=None, "
        "Tensor? k_dequant_scale=None, Tensor? v_dequant_scale=None, "
        "Tensor? actual_seq_lengths=None, Tensor? actual_seq_lengths_kv=None, "
        "int num_key_value_heads=1, float scale_value=1.0, int block_size=128, "
        "int top_k=16, int inner_precise=0) -> Tensor");
    m.def(
        "lightning_indexer(Tensor query, Tensor key, Tensor weights, Tensor? actual_seq_lengths_query=None, "
        "Tensor? actual_seq_lengths_key=None, Tensor? block_table=None, "
        "str? layout_query=None, str? layout_key=None, "
        "int? sparse_count=None, int? sparse_mode=None) -> Tensor");

    m.def(
        "sparse_attn_sharedkv(Tensor q, *, Tensor? ori_kv=None, Tensor? cmp_kv=None, "
        "Tensor? ori_sparse_indices=None, Tensor? cmp_sparse_indices=None, "
        "Tensor? ori_block_table=None, Tensor? cmp_block_table=None, "
        "Tensor? cu_seqlens_q=None, Tensor? cu_seqlens_ori_kv=None, "
        "Tensor? cu_seqlens_cmp_kv=None, Tensor? seqused_q=None, Tensor? seqused_kv=None, "
        "Tensor? sinks=None, Tensor? metadata=None, float softmax_scale=0, int cmp_ratio=0, "
        "int ori_mask_mode=4, int cmp_mask_mode=3, int ori_win_left=128, int ori_win_right=0, "
        "str layout_q='BSND', str layout_kv='PA_ND', "
        "bool return_softmax_lse=False) -> (Tensor, Tensor)");

    m.def("triangular_inverse(Tensor x) -> Tensor");

    m.def(
        "unidex_copy(Tensor src, Tensor(a!) dst, Tensor src_index, "
        "Tensor dst_index, Tensor valid_mask, int src_rows, int dst_rows, "
        "int block_bytes, int max_copy, int block_dim=8, "
        "int? src_ptr=None, int? dst_ptr=None) -> ()");

    m.def(
        "slot_map_lookup(Tensor slot_map, Tensor req_indices, Tensor topk_indices, "
        "Tensor(a!) token_on_device, Tensor(b!) device_token_pos, "
        "int block_dim=0) -> ()");

    m.def("shm_allocator_create_and_register(int size, int device_id, str name) -> (int, int)");

    m.def("shm_allocator_free_all(int device_id) -> ()");

    m.def(
        "sparse_attn_sharedkv_metadata_host("
        "int num_heads_q, int num_heads_kv, int head_dim, "
        "str layout_q, str layout_kv, "
        "Tensor? cu_seqlens_q=None, Tensor? seqused_kv=None, "
        "int batch_size=0, int cmp_topk=0, int cmp_ratio=-1, "
        "int ori_mask_mode=4, int cmp_mask_mode=3, "
        "int ori_win_left=127, int ori_win_right=0, "
        "bool has_ori_kv=True, bool has_cmp_kv=True) -> Tensor");
#endif

#ifdef SGL_KERNEL_ENABLE_A5_ONLY_OPS
    m.def(
        "kv_compress_epilog(Tensor(a!) kv_compress_cache, Tensor x, Tensor slot_mapping, "
        "int quant_group_size, int quant_mode, bool round_scale_flag, int layout) -> ()");
    m.def(
        "situ_mxfp8_quant(Tensor x, Tensor group_list, int group_list_type=1, "
        "float beta=4.0, float linear_beta=25.0) -> (Tensor, Tensor)");
#endif

#ifdef BUILD_CATLASS_MODULE
    m.def("catlass_matmul_basic(Tensor tensor_a, Tensor tensor_b, Tensor(a!) tensor_c, str? format_mode=None) -> ()");

#ifdef SGL_KERNEL_ENABLE_A3_ONLY_OPS
    m.def("softfp8_w8a16_matmul(Tensor mat1, Tensor mat2, Tensor scale, str c) -> Tensor");

    m.def("softfp8_w8a16_grouped_matmul(Tensor mat1, Tensor mat2, Tensor scale, Tensor groupList, str c) -> Tensor");
#endif
#endif
}
}  // namespace

namespace {
#ifdef SGL_KERNEL_ENABLE_A3_ONLY_OPS
TORCH_LIBRARY_IMPL(npu, CatchAll, m)
{
    // These control-plane operators have no Tensor arguments, so backend
    // dispatch cannot infer PrivateUse1 from their inputs.
    m.impl("shm_allocator_create_and_register", TORCH_FN(sglang::npu_kernel::shm_allocator_create_and_register));

    m.impl("shm_allocator_free_all", TORCH_FN(sglang::npu_kernel::shm_allocator_free_all));
}
#endif

TORCH_LIBRARY_IMPL(npu, PrivateUse1, m)
{
    m.impl("helloworld", TORCH_FN(sglang::npu_kernel::helloworld));

    m.impl("cache_loc_assign", TORCH_FN(sglang::npu_kernel::cache_loc_assign));

    m.impl("cache_loc_update", TORCH_FN(sglang::npu_kernel::cache_loc_update));

    m.impl("assign_cache_op", TORCH_FN(sglang::npu_kernel::assign_cache_op));

    m.impl("alloc_extend", TORCH_FN(sglang::npu_kernel::alloc_extend));

    m.impl("build_tree_kernel_efficient", TORCH_FN(sglang::npu_kernel::build_tree_efficient));

    m.impl("transfer_kv_dim_exchange", TORCH_FN(sglang::npu_kernel::transfer_kv_dim_exchange));

    m.impl("transfer_mamba_state", TORCH_FN(sglang::npu_kernel::transfer_mamba_state));
    m.impl("transfer_state_per_layer_direct_pf_lf",
           TORCH_FN(sglang::npu_kernel::transfer_state_per_layer_direct_pf_lf));

    m.impl("transfer_state_all_layer_direct_lf_pf",
           TORCH_FN(sglang::npu_kernel::transfer_state_all_layer_direct_lf_pf));

    m.impl("bgmv_expand", TORCH_FN(sglang::npu_kernel::bgmv_expand));

    m.impl("bgmv_shrink", TORCH_FN(sglang::npu_kernel::bgmv_shrink));

    m.impl("sgmv_expand", TORCH_FN(sglang::npu_kernel::sgmv_expand));

    m.impl("sgmv_shrink", TORCH_FN(sglang::npu_kernel::sgmv_shrink));

    m.impl("sgemmv_expand", TORCH_FN(sglang::npu_kernel::sgemmv_expand));

    m.impl("sgemmv_shrink", TORCH_FN(sglang::npu_kernel::sgemmv_shrink));

    m.impl("sgemmc_expand", TORCH_FN(sglang::npu_kernel::sgemmc_expand));

    m.impl("sgemmc_shrink", TORCH_FN(sglang::npu_kernel::sgemmc_shrink));

    m.impl("apply_token_bitmask", [](at::Tensor logits, at::Tensor bitmask, const c10::optional<at::Tensor> &indices) {
        auto indices_or_empty = indices.has_value() ? *indices : at::empty({0}, logits.options().dtype(at::kInt));
        return sglang::npu_kernel::apply_token_bitmask(logits, bitmask, indices_or_empty);
    });

#ifdef SGL_KERNEL_ENABLE_A3_ONLY_OPS
    m.impl("unidex_copy", TORCH_FN(sglang::npu_kernel::unidex_copy));

    m.impl("slot_map_lookup", TORCH_FN(sglang::npu_kernel::slot_map_lookup));
#endif

    m.impl("causal_conv1d_update",
           [](const at::Tensor &x, const at::Tensor &weight, const at::Tensor &conv_state,
              const at::Tensor &conv_state_indices, const c10::optional<at::Tensor> &bias,
              const c10::optional<at::Tensor> &num_accepted_tokens, const c10::optional<at::Tensor> &query_start_loc,
              bool activation_mode, int64_t pad_slot_id) {
               // Handle optional parameters - convert None to empty tensors
               auto bias_or_empty = bias.has_value() ? *bias : at::empty({0}, x.options());
               auto num_accepted_or_empty =
                   num_accepted_tokens.has_value() ? *num_accepted_tokens : at::empty({0}, x.options().dtype(at::kInt));
               auto query_loc_or_empty =
                   query_start_loc.has_value() ? *query_start_loc : at::empty({0}, x.options().dtype(at::kInt));

               return sglang::npu_kernel::causal_conv1d_update_impl(x, weight, conv_state, conv_state_indices,
                                                                    bias_or_empty, num_accepted_or_empty,
                                                                    query_loc_or_empty, activation_mode, pad_slot_id);
           });
    
    m.impl("causal_conv1d", [](const at::Tensor &x, const at::Tensor &weight, const at::Tensor &conv_states,
                               const c10::optional<at::Tensor> &bias, const c10::optional<at::Tensor> &query_start_loc,
                               const c10::optional<at::Tensor> &cache_indices,
                               const c10::optional<at::Tensor> &has_initial_state,
                               const c10::optional<at::Tensor> &num_accepted_tokens, int64_t activation_mode,
                               int64_t pad_slot_id, int64_t run_mode) {
        // Handle optional parameters - convert None to empty tensors
        auto bias_or_empty = bias.has_value() ? *bias : at::empty({0}, x.options());
        auto query_start_loc_or_empty =
            query_start_loc.has_value() ? *query_start_loc : at::empty({0}, x.options().dtype(at::kLong));
        auto cache_indices_or_empty =
            cache_indices.has_value() ? *cache_indices : at::empty({0}, x.options().dtype(at::kLong));
        auto has_initial_state_or_empty =
            has_initial_state.has_value() ? *has_initial_state : at::empty({0}, x.options().dtype(at::kLong));
        auto num_accepted_tokens_or_empty =
            num_accepted_tokens.has_value() ? *num_accepted_tokens : at::empty({0}, x.options().dtype(at::kLong));

        return sglang::npu_kernel::causal_conv1d_impl(
            x, weight, bias_or_empty, conv_states, query_start_loc_or_empty, cache_indices_or_empty,
            has_initial_state_or_empty, num_accepted_tokens_or_empty, activation_mode, pad_slot_id, run_mode);
    });

#ifdef SGL_KERNEL_ENABLE_A3_ONLY_OPS
    m.impl("mla_preprocess", TORCH_FN(sglang::npu_kernel::mla_preprocess));

    m.impl("batch_matmul_transpose", TORCH_FN(sglang::npu_kernel::batch_matmul_transpose));

    m.impl("recurrent_gated_delta_rule", TORCH_FN(sglang::npu_kernel::recurrent_gated_delta_rule));

    m.impl("mega_chunk_gdn", TORCH_FN(sglang::npu_kernel::mega_chunk_gdn));

    m.impl("lightning_indexer", TORCH_FN(sglang::npu_kernel::lightning_indexer));

    m.impl("sparse_attn_sharedkv", TORCH_FN(sglang::npu_kernel::sparse_attn_sharedkv));

    m.impl("npu_sparse_attention_score", TORCH_FN(sglang::npu_kernel::sparse_attention_score));

    m.impl("triangular_inverse", TORCH_FN(sglang::npu_kernel::tri_inv_col_sweep));

#endif

#ifdef SGL_KERNEL_ENABLE_A5_ONLY_OPS
    m.impl("kv_compress_epilog", TORCH_FN(sglang::npu_kernel::kv_compress_epilog));
    m.impl("situ_mxfp8_quant", TORCH_FN(sglang::npu_kernel::situ_mxfp8_quant));
#endif

#ifdef BUILD_CATLASS_MODULE
    m.impl("catlass_matmul_basic", TORCH_FN(sglang::npu_kernel::catlass_matmul_basic));

#ifdef SGL_KERNEL_ENABLE_A3_ONLY_OPS
    m.impl("softfp8_w8a16_matmul", TORCH_FN(sglang::npu_kernel::softfp8_w8a16_matmul));

    m.impl("softfp8_w8a16_grouped_matmul", TORCH_FN(sglang::npu_kernel::softfp8_w8a16_grouped_matmul));
#endif
#endif
}
}  // namespace

namespace {
// CPU dispatch key: this op takes CPU input tensors and returns a device tensor.
TORCH_LIBRARY_IMPL(npu, CPU, m)
{
    m.impl("sparse_attn_sharedkv_metadata_host", TORCH_FN(sglang::npu_kernel::sparse_attn_sharedkv_metadata_host));
}
}  // namespace
