verilog xil_defaultlib --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/02c8/hdl/verilog" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/1313/hdl" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/e2dd/hdl/verilog" \
"../../../bd/ZYBO/sim/ZYBO.v" \
"../../../bd/ZYBO/ip/ZYBO_processing_system7_0_1/sim/ZYBO_processing_system7_0_1.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/fifo_w32_d1_A.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/Loop_memcpy_Ainputs_7.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/Loop_neuronLoop_pbkb.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/Loop_neuronLoop_pcud.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/Loop_neuronLoop_proc.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_AXILiteS_s_axi.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_Inputs_m_axi.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_mul_32s_26g8j.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_mul_32s_28fYi.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_mul_32s_32eOg.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_mux_32_32_dEe.v" \
"../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/473e/hdl/verilog/TOPANN_Output_r_m_axi.v" \
"../../../bd/ZYBO/ip/ZYBO_TOPANN_0_0/sim/ZYBO_TOPANN_0_0.v" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/sim/bd_bbaf.v" \

sv xil_defaultlib --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/02c8/hdl/verilog" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/1313/hdl" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/e2dd/hdl/verilog" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_10/sim/bd_bbaf_s00a2s_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_19/sim/bd_bbaf_s01a2s_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_25/sim/bd_bbaf_m00s2a_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_31/sim/bd_bbaf_m00e_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_26/sim/bd_bbaf_m00arn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_27/sim/bd_bbaf_m00rn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_28/sim/bd_bbaf_m00awn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_29/sim/bd_bbaf_m00wn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_30/sim/bd_bbaf_m00bn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_20/sim/bd_bbaf_sarn_1.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_21/sim/bd_bbaf_srn_1.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_22/sim/bd_bbaf_sawn_1.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_23/sim/bd_bbaf_swn_1.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_24/sim/bd_bbaf_sbn_1.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_16/sim/bd_bbaf_s01mmu_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_17/sim/bd_bbaf_s01tr_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_18/sim/bd_bbaf_s01sic_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_11/sim/bd_bbaf_sarn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_12/sim/bd_bbaf_srn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_13/sim/bd_bbaf_sawn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_14/sim/bd_bbaf_swn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_15/sim/bd_bbaf_sbn_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_7/sim/bd_bbaf_s00mmu_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_8/sim/bd_bbaf_s00tr_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_9/sim/bd_bbaf_s00sic_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_2/sim/bd_bbaf_arsw_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_3/sim/bd_bbaf_rsw_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_4/sim/bd_bbaf_awsw_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_5/sim/bd_bbaf_wsw_0.sv" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_6/sim/bd_bbaf_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/02c8/hdl/verilog" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/1313/hdl" --include "../../../../Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/e2dd/hdl/verilog" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_0/sim/bd_bbaf_one_0.v" \
"../../../bd/ZYBO/ip/ZYBO_axi_smc_0/sim/ZYBO_axi_smc_0.v" \
"../../../bd/ZYBO/ip/ZYBO_auto_pc_0/sim/ZYBO_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
