

================================================================
== Vivado HLS Report for 'reg_VertexReq_s'
================================================================
* Date:           Fri May 15 20:11:40 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       VertexMem
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns |   0 ns   |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       15|    -|
|Register             |        -|      -|       66|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       66|       15|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   2|   0|    2|          0|
    |ap_return_0  |  32|   0|   32|          0|
    |ap_return_1  |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  66|   0|   66|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_return_0              | out |   32| ap_ctrl_hs |      reg<VertexReq>     | return value |
|ap_return_1              | out |   32| ap_ctrl_hs |      reg<VertexReq>     | return value |
|agg_result_offset_write  |  in |   32|   ap_none  | agg_result_offset_write |    scalar    |
|agg_result_length_write  |  in |   32|   ap_none  | agg_result_length_write |    scalar    |
+-------------------------+-----+-----+------------+-------------------------+--------------+

