===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.3249 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3694 ( 13.8%)    0.3694 ( 15.9%)  FIR Parser
    1.7888 ( 67.1%)    1.4643 ( 63.0%)  'firrtl.circuit' Pipeline
    0.9837 ( 36.9%)    0.9837 ( 42.3%)    LowerFIRRTLTypes
    0.6884 ( 25.8%)    0.3645 ( 15.7%)    'firrtl.module' Pipeline
    0.0973 (  3.6%)    0.0533 (  2.3%)      ExpandWhens
    0.1220 (  4.6%)    0.0635 (  2.7%)      CSE
    0.0021 (  0.1%)    0.0012 (  0.1%)        (A) DominanceInfo
    0.4690 ( 17.6%)    0.2476 ( 10.6%)      SimpleCanonicalizer
    0.0321 (  1.2%)    0.0321 (  1.4%)    IMConstProp
    0.0119 (  0.4%)    0.0119 (  0.5%)    BlackBoxReader
    0.0128 (  0.5%)    0.0122 (  0.5%)    'firrtl.module' Pipeline
    0.0128 (  0.5%)    0.0122 (  0.5%)      CheckWidths
    0.1107 (  4.1%)    0.1107 (  4.8%)  LowerFIRRTLToHW
    0.0268 (  1.0%)    0.0268 (  1.2%)  HWMemSimImpl
    0.1602 (  6.0%)    0.1452 (  6.2%)  'hw.module' Pipeline
    0.0260 (  1.0%)    0.0228 (  1.0%)    HWCleanup
    0.0760 (  2.8%)    0.0686 (  3.0%)    CSE
    0.0021 (  0.1%)    0.0020 (  0.1%)      (A) DominanceInfo
    0.0582 (  2.2%)    0.0538 (  2.3%)    SimpleCanonicalizer
    0.0549 (  2.1%)    0.0549 (  2.4%)  HWLegalizeNames
    0.0218 (  0.8%)    0.0188 (  0.8%)  'hw.module' Pipeline
    0.0217 (  0.8%)    0.0188 (  0.8%)    PrettifyVerilog
    0.0766 (  2.9%)    0.0766 (  3.3%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    2.6672 (100.0%)    2.3249 (100.0%)  Total

{
  totalTime: 2.337,
  maxMemory: 87142400
}
