#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed Apr 16 11:00:06 2014
# Process ID: 29354
# Log file: /home/vladimir/Z/zedboard/260214/vivado.log
# Journal file: /home/vladimir/Z/zedboard/260214/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project /home/vladimir/Z/zedboard/260214/260214.xpr
INFO: [Project 1-313] Project file moved from '/home/vladimir/260214' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_ADC_emul_0_0/dma_ADC_emul_0_0.upgrade_log', nor could it be found using path '/home/vladimir/260214/260214.srcs/sources_1/bd/dma/ip/dma_ADC_emul_0_0/dma_ADC_emul_0_0.upgrade_log'.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.srcs/constrs_1/new/dma_wrapper.xdc: File not found as '/home/vladimir/Z/zedboard/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc'; using path '/home/vladimir/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/designprops.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/designprops.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/designprops.xml' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/usercols.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/usercols.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/usercols.xml' instead.
Scanning sources...
Finished scanning sources
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd: File not found as '/home/vladimir/Z/zedboard/250214/250214.srcs/sources_1/bd/dma/dma.bd'; using path '/home/vladimir/250214/250214.srcs/sources_1/bd/dma/dma.bd' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/sources_1/ports.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/sources_1/ports.xml'; using path '/home/vladimir/250214/250214.data/sources_1/ports.xml' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.srcs/constrs_1/new/dma_wrapper.xdc: File not found as '/home/vladimir/Z/zedboard/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc'; using path '/home/vladimir/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/designprops.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/designprops.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/designprops.xml' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/usercols.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/usercols.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/usercols.xml' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.srcs/constrs_1/new/dma_wrapper.xdc: File not found as '/home/vladimir/Z/zedboard/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc'; using path '/home/vladimir/250214/250214.srcs/constrs_1/new/dma_wrapper.xdc' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/designprops.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/designprops.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/designprops.xml' instead.
INFO: [Project 1-356] Import path for source /home/vladimir/Z/zedboard/260214/260214.data/constrs_1/usercols.xml: File not found as '/home/vladimir/Z/zedboard/250214/250214.data/constrs_1/usercols.xml'; using path '/home/vladimir/250214/250214.data/constrs_1/usercols.xml' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'dma.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4646.328 ; gain = 243.582
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.0 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:user:reg_status:1.0 - reg_status_0
Adding component instance block -- xilinx.com:user:reg_init:1.0 - reg_init_0
Adding component instance block -- xilinx.com:user:init_cdma:1.0 - init_cdma_0
Adding component instance block -- omega.local:user:ADC_emul:1.0 - ADC_emul_0
Adding component instance block -- xilinx.com:user:acp:1.0 - acp_0
WARNING: [BD 41-176] The physical port 'm00_axi_araddr' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arprot' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arvalid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arready' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rdata' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rresp' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rvalid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rready' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <dma> from BD file </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4742.457 ; gain = 12.172
report_ip_status -name ip_status_1 
current_bd_design dma
upgrade_bd_cells [get_bd_cells [list /init_cdma_0 ] ]
INFO: [IP_Flow 19-3422] Upgraded dma_init_cdma_0_0 (axi_init_cdma_v1_0 1.0) from revision 63 to revision 64
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'dma_init_cdma_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_init_cdma_0_0/dma_init_cdma_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-1167] The pin 'C_M00_AXI_START_CAPTURE' is not found on the upgraded version of the cell '/init_cdma_0'. Its connection to the net 'reg_init_0_start' has been removed.
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4745.578 ; gain = 0.000
connect_bd_net -net [get_bd_nets reg_init_0_start] [get_bd_pins acp_0/C_M00_AXI_START_CAPTURE] [get_bd_pins reg_init_0/start]
report_ip_status -name ip_status_1 
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma_axi_bram_ctrl_0_bram_0: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma_axi_bram_ctrl_0_bram_0: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
INFO: [xilinx.com:ip:blk_mem_gen:8.0-9001] dma_axi_bram_ctrl_0_bram_0: update_gui_for_PARAM_VALUE.WRITE_WIDTH_B
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4798.285 ; gain = 0.000
success
save_bd_design
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1193'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_885'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1194'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_886'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1195'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_887'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1196'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design dma
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Apr 16 11:20:57 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 11:20:57 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 4924.262 ; gain = 53.301
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0', nor could it be found using path '/home/vladimir/Z/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4940.125 ; gain = 14.863
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-3422] Upgraded dma_acp_0_0 (acp_v1_0 1.0) from revision 57 to revision 58
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/ip/dma_acp_0_0/dma_acp_0_0.upgrade_log'.
WARNING: [BD 41-176] The physical port 'm00_axi_araddr' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arprot' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arvalid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_arready' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rdata' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rresp' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rvalid' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'm00_axi_rready' specified in the portmap, is not found on the block! 
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4949.137 ; gain = 0.000
ipx::update_ip_instances: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4949.137 ; gain = 0.000
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4949.137 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4949.137 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'dma_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'dma_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'dma_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] dma_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_cdma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_proc_sys_reset_0'.
Delivering 'Implementation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
Delivering 'Verilog Instantiation Template' file for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_init_cdma_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_2'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_xbar_3'.
Delivering 'Verilog Synthesis' files for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_crossbar_0_4'.
Delivering 'Verilog Synthesis' files for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Vivado VHDL Synthesis' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
Delivering 'Vivado Verilog Simulation' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'dma_axi_bram_ctrl_0_bram_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
Delivering 'Vivado VHDL Test Bench' files for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
Delivering 'Verilog Instantiation Template' file for IP 'dma_acp_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_acp_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_status_0_0'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_reg_init_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Synthesis' files for IP 'dma_ADC_emul_0_1'.
Delivering 'Verilog Simulation' files for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1205'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1205'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1205'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_894'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_894'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_894'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1206'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1206'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1206'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_895'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_895'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_895'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1207'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1207'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1207'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_896'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_896'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_896'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1208'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1208'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1208'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4949.137 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 11:28:36 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 11:28:36 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 11:28:48 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 11:28:48 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2
[Wed Apr 16 11:29:07 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml}
INFO: [Project 1-313] Project file moved from '/root/240214/init_cdma_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/240214/init_cdma_1.0', nor could it be found using path '/root/240214/init_cdma_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/root/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/master_slave_ip_1.0', nor could it be found using path '/root/dma040414/master_slave_ip_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/250214/init_cdma_1.0', nor could it be found using path '/root/250214/init_cdma_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/IPCore/init_cdma_1.0', nor could it be found using path '/../../root/IPCore/init_cdma_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/260214/reg_status_1.0', nor could it be found using path '/root/260214/reg_status_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/zynq/IP_Core', nor could it be found using path '/zynq/IP_Core'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/240214/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/master_slave_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/250214/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/260214/reg_status_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/zynq/IP_Core'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4949.137 ; gain = 0.000
current_project 260214
ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/mydatagen_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4973.168 ; gain = 18.023
current_project 260214
current_project edit_ip1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/240214/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/master_slave_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/250214/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/260214/reg_status_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/zynq/IP_Core'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
close_project
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4976.172 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4976.172 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1217'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1217'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1217'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_903'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_903'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_903'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1218'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1218'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1218'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_904'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_904'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_904'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1219'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1219'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1219'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_905'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_905'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_905'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1220'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1220'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1220'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4976.172 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream
[Wed Apr 16 11:42:17 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
[Wed Apr 16 11:42:17 2014] Launched impl_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2
[Wed Apr 16 11:43:52 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0', nor could it be found using path '/home/vladimir/Z/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4976.172 ; gain = 0.000
ipx::merge_project_changes hdl_parameters [ipx::current_core]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/hdl/acp_v1_0.v:70]
ERROR: [IP_Flow 19-259] [HACGPHdlInterfaceParser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file [hdl/acp_v1_0.v].
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
current_project 260214
ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml}
INFO: [Project 1-313] Project file moved from '/root/zedboard/IPCore/init_cdma_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0', nor could it be found using path '/../root/zedboard/IPCore/init_cdma_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'Silantiev:user:axi_adc_1c:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5002.422 ; gain = 15.020
current_project edit_ip
ipx::current_core {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
update_compile_order -fileset sources_1
current_project edit_ip1
current_project edit_ip
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
update_compile_order -fileset sources_1
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'Silantiev:user:axi_adc_1c:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
close_project
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5005.426 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5005.426 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1229'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1229'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1229'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_912'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_912'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_912'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1230'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1230'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1230'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_913'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_913'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_913'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1231'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1231'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1231'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_914'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_914'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_914'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1232'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1232'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1232'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5005.426 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
[Wed Apr 16 12:03:06 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
open_bd_design {/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0', nor could it be found using path '/home/vladimir/Z/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5005.426 ; gain = 0.000
current_project 260214
ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0/component.xml}
INFO: [Project 1-313] Project file moved from '/root/zedboard/IPCore/init_cdma_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0', nor could it be found using path '/../root/zedboard/IPCore/init_cdma_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'Silantiev:user:axi_adc_1c:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5005.426 ; gain = 0.000
current_project edit_ip
current_project edit_ip1
ipx::current_core {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
current_project edit_ip
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/zedboard/IPCore/init_cdma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_status:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_status_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'Silantiev:user:axi_adc_1c:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/axi_adc_1c_v1_00_a' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/init_cdma_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
close_project
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5008.430 ; gain = 0.000
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/imports/hdl/dma_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5008.430 ; gain = 0.000
import_files -force -norecurse /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/hdl/dma_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(128)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_porta_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_bram_portb_ADDR'(19) - Only lower order bits will be connected.
Verilog Output written to : dma.v
Verilog Output written to : dma_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd> 
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'dma_processing_system7_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Miscellaneous' target for IP 'dma_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_proc_sys_reset_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'dma_proc_sys_reset_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_init_cdma_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_init_cdma_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_xbar_3'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_xbar_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_crossbar_0_4'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_crossbar_0_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_crossbar_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Test Bench' target for IP 'dma_axi_bram_ctrl_0_bram_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0_bram .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_acp_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_acp_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /acp_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_status_0_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_status_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_status_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_reg_init_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_reg_init_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /reg_init_0 .
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'dma_ADC_emul_0_1'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'dma_ADC_emul_0_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1241'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1241'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1241'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_ds_921'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_ds_921'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_ds_921'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1242'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1242'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1242'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_922'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_922'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_922'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1243'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1243'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1243'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_us_923'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_us_923'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_us_923'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
Delivering 'Verilog Instantiation Template' file for IP 'dma_auto_pc_1244'.
Delivering 'Verilog Synthesis' files for IP 'dma_auto_pc_1244'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'Verilog Simulation' files for IP 'dma_auto_pc_1244'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5008.430 ; gain = 0.000
reset_run synth_2
launch_runs synth_2
[Wed Apr 16 12:32:28 2014] Launched synth_2...
Run output will be captured here: /home/vladimir/Z/zedboard/260214/260214.runs/synth_2/runme.log
report_ip_status -name ip_status_1 
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0} {/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0/component.xml}
INFO: [Project 1-313] Project file moved from 'F:/test1/acp_1.0' since last save.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/test1/stream_1.0'.
IP Repository Path: Could not find the directory 'f:/test1/acp_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/myslave_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0', nor could it be found using path '/home/vladimir/Z/zedboard/260214/F:/dma040414/mydatagen_1.0'.
IP Repository Path: Could not find the directory '/home/vladimir/root/250214/acp_1.0', nor could it be found using path '/home/vladimir/Z/root/250214/acp_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/IPCore/stream_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository 'f:/test1/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/myslave_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/Z/zedboard/260214/dma040414/mydatagen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user repository '/home/vladimir/root/250214/acp_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore'.
WARNING: [IP_Flow 19-3299] If you move the project, the path for repository '/home/vladimir/Z/zedboard/260214/IPCore' may become invalid. A better location for the repository would be in a path adjacent to the project.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_cdma:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore/init_cdma_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:reg_init:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/reg_init_1.0'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/260214/IPCore/Emul'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:acp:1.0'. The one found in repository '/home/vladimir/Z/zedboard/260214/IPCore' will take precedence over the same IP in repository '/home/vladimir/260214/IPCore/acp_1.0'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5008.430 ; gain = 0.000
