// Seed: 2094823329
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wand id_3,
    output tri id_4,
    input tri id_5,
    input wire id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    output tri0 id_10
    , id_24,
    input tri id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri0 id_15,
    output wor id_16,
    input wire id_17,
    output wor id_18,
    output wor id_19
    , id_25,
    output tri id_20,
    input uwire id_21,
    input tri0 id_22
);
  wire id_26, id_27;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14,
    input wor id_15
    , id_22, id_23,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20
);
  time id_24 = id_11, id_25 = 1;
  assign id_5 = 1;
  module_0(
      id_20,
      id_9,
      id_3,
      id_19,
      id_13,
      id_18,
      id_2,
      id_17,
      id_4,
      id_24,
      id_3,
      id_24,
      id_4,
      id_7,
      id_3,
      id_19,
      id_13,
      id_4,
      id_25,
      id_25,
      id_13,
      id_10,
      id_14
  );
  wire id_26;
  wire id_27, id_28, id_29;
  wand id_30 = id_19;
  wire id_31, id_32, id_33;
  wire id_34;
  wire id_35;
  wire id_36;
endmodule
