PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1      ARN   F_SW:	IB0,		link count = 1
 _f2_1      ARN   F_SW:	IB1,		link count = 2
 _f3_1      ARN   F_SW:	IB2,		link count = 3
 _f4_1      ARN   F_SW:	IB3,		link count = 4
 _f5_1      ARN   F_SW:	IB4,		link count = 5
 _f6_1      ARN   F_SW:	IB5,		link count = 6
 _f7_1      ARN   F_SW:	IB6,		link count = 7
 _f8_1      ARN   F_SW:	IB7,		link count = 8
 _f9_1      ARN   F_SW:	IB8,		link count = 9
 _f10_1     ARN   F_SW:	IB9,		link count = 10
 IB0					link count = 10
 IB1					link count = 11
 IB2					link count = 12
 IB3					link count = 13
 IB4					link count = 14
 IB5					link count = 15
 IB6					link count = 16
 IB7					link count = 17
 IB8					link count = 18
 IB9					link count = 19
 iClock					link count = 20
 iConst					link count = 20
 link count = 21
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 _f3_1      1   1
 _f4_1      1   1
 _f5_1      1   1
 _f6_1      1   1
 _f7_1      1   1
 _f8_1      1   1
 _f9_1      1   1
 _f10_1     1   1
 IB0       -1   1
 IB1       -1   1
 IB2       -1   1
 IB3       -1   1
 IB4       -1   1
 IB5       -1   1
 IB6       -1   1
 IB7       -1   1
 IB8       -1   1
 IB9       -1   1
 iClock    -1  10
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f2_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f3_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f4_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f5_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f6_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f7_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f8_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f9_1      ARN   F_SW:	0x0()	0x0(),	:iClock,
 _f10_1     ARN   F_SW:	0x0()	0x0(),	:iClock,
 IB0       INPW  ARITH:	_f1_1,
 IB1       INPW  ARITH:	_f2_1,
 IB2       INPW  ARITH:	_f3_1,
 IB3       INPW  ARITH:	_f4_1,
 IB4       INPW  ARITH:	_f5_1,
 IB5       INPW  ARITH:	_f6_1,
 IB6       INPW  ARITH:	_f7_1,
 IB7       INPW  ARITH:	_f8_1,
 IB8       INPW  ARITH:	_f9_1,
 IB9       INPW  ARITH:	_f10_1,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    +	_f1_1:	1 inputs
	    +	_f2_1:	1 inputs
	    +	_f3_1:	1 inputs
	    +	_f4_1:	1 inputs
	    +	_f5_1:	1 inputs
	    +	_f6_1:	1 inputs
	    +	_f7_1:	1 inputs
	    +	_f8_1:	1 inputs
	    +	_f9_1:	1 inputs
	    +	_f10_1:	1 inputs
	    [	IB0:	0000 inputs
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    [	IB3:	0000 inputs
	    [	IB4:	0000 inputs
	    [	IB5:	0000 inputs
	    [	IB6:	0000 inputs
	    [	IB7:	0000 inputs
	    [	IB8:	0000 inputs
	    [	IB9:	0000 inputs
== Pass 4:
IB0:	0	_f1_1 0 ==>> 0
IB1:	0	_f2_1 0 ==>> 0
IB2:	0	_f3_1 0 ==>> 0
IB3:	0	_f4_1 0 ==>> 0
IB4:	0	_f5_1 0 ==>> 0
IB5:	0	_f6_1 0 ==>> 0
IB6:	0	_f7_1 0 ==>> 0
IB7:	0	_f8_1 0 ==>> 0
IB8:	0	_f9_1 0 ==>> 0
IB9:	0	_f10_1 0 ==>> 0
== Init complete =======
