<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.238 seconds; current allocated memory: 98.625 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../../../OneDrive/Desktop/vitis-hls/fir_float.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.621 seconds; current allocated memory: 99.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; into &apos;ap_fixed&lt;48, 24, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; into &apos;ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 12, true&gt;::mult ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; into &apos;ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 12, true&gt;::mult ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi49ELb1EEC2EDq49_i&apos; into &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(int)&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;48, 24, true&gt;::plus ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;48, 24, true&gt;::plus ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;48, 24, true&gt;::plus ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;48, 24, true&gt;::plus ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;49, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;48, 24, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;fir(ap_fixed&lt;48, 24, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;24, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;24, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:19:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;24, 12, true&gt;::mult ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;24, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;fir(ap_fixed&lt;48, 24, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;24, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;24, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:19:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.336 seconds; current allocated memory: 100.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 110.109 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 115.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Shift_Accum_Loop&apos; (../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:6) in function &apos;fir&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;shift_reg.V&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;shift_reg.V&apos; in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16:28) to (../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16:16) in function &apos;fir&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 141.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 142.742 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;fir&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fir&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Shift_Accum_Loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop &apos;Shift_Accum_Loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 142.742 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 142.742 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fir&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fir/y&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fir/c&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fir/x&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;fir&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;shift_reg_V_0&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;shift_reg_V_2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;shift_reg_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;fir&apos; pipeline &apos;Shift_Accum_Loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_24s_24s_48_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fir&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 144.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 150.062 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 152.590 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for fir." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for fir." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 152.91 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 23.967 seconds; current allocated memory: 54.141 MB." resolution=""/>
</Messages>
