<?xml version="1.0" encoding="utf-8"?>
<component instance_name="analog" name="redpitaya_adc_dac" num="0" version="1.0">
    <description>
        Component for axi_to_dac.
    </description>

    <hdl_files>
        <hdl_file filename="redpitaya_adc_dac.v" istop="1" scope="both" />
        <hdl_file filename="ad9767.v" istop="0" scope="both" />
        <hdl_file filename="ltc2145.v" istop="0" scope="both" />
        <hdl_file filename="redpitaya_adc_dac_clk.v" istop="0" scope="both" />
    </hdl_files>

	<constraints>
		<constraint frequency="125" name="adc_clk_p_i" sig_type="ports" type="clk" />
		<constraint dest="phys_adc_data_a_i[*]" sig_type="ports" src="adc_clk_p_i" type="input_delay" value="3.400" />
		<constraint dest="phys_adc_data_b_i[*]" sig_type="ports" src="adc_clk_p_i" type="input_delay" value="3.400" />
		<constraint dest="dac_clk_out" dest_type="clocks" src="adc_clk_p_i" src_type="inst_clocks" type="false_path" />
		<constraint dest="dac_2clk_out" dest_type="clocks" src="dac_clk_out" src_type="clocks" type="false_path" />
		<constraint dest="dac_2ph_out" dest_type="clocks" src="dac_clk_out" src_type="clocks" type="false_path" />
	</constraints>
	<interfaces>
		<interface class="gls" name="adc_a_out">
			<ports>
				<port dir="out" name="adc_data_a_en_o" size="1" type="ENABLE" />
				<port dir="out" name="adc_data_a_clk_o" size="1" type="CLK" />
				<port dir="out" name="adc_data_a_o" size="14" type="DATA" />
			</ports>
		</interface>
		<interface class="gls" name="adc_b_out">
			<ports>
				<port dir="out" name="adc_data_b_en_o" size="1" type="ENABLE" />
				<port dir="out" name="adc_data_b_clk_o" size="1" type="CLK" />
				<port dir="out" name="adc_data_b_o" size="14" type="DATA" />
			</ports>
		</interface>
		<interface class="gls" name="dac_a_in">
			<ports>
				<port dir="in" name="dac_dat_a_en_i" size="1" type="ENABLE"><pin num="0"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="0" port_dest="data1_en_o" /></pin></port>
				<port dir="in" name="dac_dat_a_clk_i" size="1" type="CLK"><pin num="0"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="0" port_dest="data1_clk_o" /></pin></port>
				<port dir="in" name="dac_dat_a_i" size="14" type="DATA"><pin num="0"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="0" port_dest="data1_o" /></pin><pin num="1"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="1" port_dest="data1_o" /></pin><pin num="2"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="2" port_dest="data1_o" /></pin><pin num="3"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="3" port_dest="data1_o" /></pin><pin num="4"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="4" port_dest="data1_o" /></pin><pin num="5"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="5" port_dest="data1_o" /></pin><pin num="6"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="6" port_dest="data1_o" /></pin><pin num="7"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="7" port_dest="data1_o" /></pin><pin num="8"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="8" port_dest="data1_o" /></pin><pin num="9"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="9" port_dest="data1_o" /></pin><pin num="10"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="10" port_dest="data1_o" /></pin><pin num="11"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="11" port_dest="data1_o" /></pin><pin num="12"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="12" port_dest="data1_o" /></pin><pin num="13"><connect instance_dest="convert" interface_dest="data1_out" pin_dest="13" port_dest="data1_o" /></pin></port>
			</ports>
		</interface>
		<interface class="gls" name="dac_b_in">
			<ports>
				<port dir="in" name="dac_dat_b_en_i" size="1" type="ENABLE"><pin num="0"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="0" port_dest="data2_en_o" /></pin></port>
				<port dir="in" name="dac_dat_b_clk_i" size="1" type="CLK"><pin num="0"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="0" port_dest="data2_clk_o" /></pin></port>
				<port dir="in" name="dac_dat_b_i" size="14" type="DATA"><pin num="0"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="0" port_dest="data2_o" /></pin><pin num="1"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="1" port_dest="data2_o" /></pin><pin num="2"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="2" port_dest="data2_o" /></pin><pin num="3"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="3" port_dest="data2_o" /></pin><pin num="4"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="4" port_dest="data2_o" /></pin><pin num="5"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="5" port_dest="data2_o" /></pin><pin num="6"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="6" port_dest="data2_o" /></pin><pin num="7"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="7" port_dest="data2_o" /></pin><pin num="8"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="8" port_dest="data2_o" /></pin><pin num="9"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="9" port_dest="data2_o" /></pin><pin num="10"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="10" port_dest="data2_o" /></pin><pin num="11"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="11" port_dest="data2_o" /></pin><pin num="12"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="12" port_dest="data2_o" /></pin><pin num="13"><connect instance_dest="convert" interface_dest="data2_out" pin_dest="13" port_dest="data2_o" /></pin></port>
			</ports>
		</interface>
		<interface class="gls" name="adc_clk">
			<ports>
				<port dir="out" name="adc_clk_o" size="1" type="CLK" />
			</ports>
		</interface>
		<interface class="gls" name="dac_clk">
			<ports>
				<port dir="out" name="dac_clk_o" size="1" type="CLK"><pin num="0"><connect instance_dest="gene" interface_dest="processing_clk" pin_dest="0" port_dest="processing_clk_i" /><connect instance_dest="nco" interface_dest="processing_clk" pin_dest="0" port_dest="processing_clk_i" /></pin></port>
			</ports>
		</interface>
		<interface class="gls" name="ser_clk">
			<ports>
				<port dir="out" name="ser_clk_o" size="1" type="CLK" />
			</ports>
		</interface>
		<interface bus="candr" class="slave" name="candrinput" unique_id="1">
			<ports>
				<port dir="in" name="clk_i" size="1" type="CLK"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_candroutput_intercon" interface_dest="analog_candrinput" pin_dest="0" port_dest="analog_clk_i" /></pin></port>
				<port dir="in" name="adc_rst_i" size="1" type="RST"><pin num="0"><connect instance_dest="redpitaya_axi_wrapper00_candroutput_intercon" interface_dest="analog_candrinput" pin_dest="0" port_dest="analog_adc_rst_i" /></pin></port>
			</ports>
		</interface>
		<interface class="gls" name="clk_in">
			<ports>
				<port dir="in" name="adc_clk_p_i" size="1" standard="DIFF_HSTL_I_18" type="EXPORT">
					<pin num="0">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_clk_p_i" /></pin>
				</port>
				<port dir="in" name="adc_clk_n_i" size="1" standard="DIFF_HSTL_I_18" type="EXPORT">
					<pin num="0">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_clk_n_i" /></pin>
				</port>
			</ports>
		</interface>
		<interface class="gls" name="phys_adc">
			<ports>
				<port dir="out" name="phys_adc_clk_cdcs" size="1" standard="LVCMOS18" type="EXPORT">
					<pin num="0">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_cdcs" /></pin>
				</port>
				<port dir="in" name="phys_adc_data_a_i" size="14" standard="LVCMOS18" type="EXPORT">
					<pin num="0">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i0" /></pin>
					<pin num="1">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i1" /></pin>
					<pin num="2">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i2" /></pin>
					<pin num="3">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i3" /></pin>
					<pin num="4">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i4" /></pin>
					<pin num="5">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i5" /></pin>
					<pin num="6">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i6" /></pin>
					<pin num="7">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i7" /></pin>
					<pin num="8">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i8" /></pin>
					<pin num="9">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i9" /></pin>
					<pin num="10">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i10" /></pin>
					<pin num="11">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i11" /></pin>
					<pin num="12">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i12" /></pin>
					<pin num="13">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_a_i13" /></pin>
				</port>
				<port dir="in" name="phys_adc_data_b_i" size="14" standard="LVCMOS18" type="EXPORT">
					<pin num="0">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i0" /></pin>
					<pin num="1">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i1" /></pin>
					<pin num="2">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i2" /></pin>
					<pin num="3">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i3" /></pin>
					<pin num="4">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i4" /></pin>
					<pin num="5">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i5" /></pin>
					<pin num="6">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i6" /></pin>
					<pin num="7">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i7" /></pin>
					<pin num="8">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i8" /></pin>
					<pin num="9">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i9" /></pin>
					<pin num="10">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i10" /></pin>
					<pin num="11">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i11" /></pin>
					<pin num="12">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i12" /></pin>
					<pin num="13">
						<connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="adc_data_b_i13" /></pin>
				</port>
			</ports>
		</interface>
		<interface class="gls" name="phys_dac">
			<ports>
				<port dir="out" name="phys_dac_wrt_o" size="1" standard="LVCMOS33" type="EXPORT">
					<pin num="0"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_wrt_o" /></pin>
				</port>
				<port dir="out" name="phys_dac_sel_o" size="1" standard="LVCMOS33" type="EXPORT">
					<pin num="0"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_sel_o" /></pin>
				</port>
				<port dir="out" name="phys_dac_clk_o" size="1" standard="LVCMOS33" type="EXPORT">
					<pin num="0"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_clk_o" /></pin>
				</port>
				<port dir="out" name="phys_dac_rst_o" size="1" standard="LVCMOS33" type="EXPORT">
					<pin num="0"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_rst_o" /></pin>
				</port>

				<port dir="out" name="phys_dac_data_o" size="14" standard="LVCMOS33" type="EXPORT">
					<pin num="0"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o0" /></pin>
					<pin num="1"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o1" /></pin>
					<pin num="2"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o2" /></pin>
					<pin num="3"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o3" /></pin>
					<pin num="4"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o4" /></pin>
					<pin num="5"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o5" /></pin>
					<pin num="6"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o6" /></pin>
					<pin num="7"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o7" /></pin>
					<pin num="8"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o8" /></pin>
					<pin num="9"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o9" /></pin>
					<pin num="10"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o10" /></pin>
					<pin num="11"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o11" /></pin>
					<pin num="12"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o12" /></pin>
					<pin num="13"><connect instance_dest="redpitaya" interface_dest="fpga" pin_dest="0" port_dest="phys_dac_data_o13" /></pin>
				</port>
			</ports>
		</interface>
    </interfaces>
</component>