{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510667661816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510667661847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 07:54:21 2017 " "Processing started: Tue Nov 14 07:54:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510667661847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667661847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2i-150Riffa -c DE2i-150Riffa " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2i-150Riffa -c DE2i-150Riffa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667661847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510667662959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510667662959 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(44) " "Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677073 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(60) " "Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677089 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677089 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677089 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txr_engine_ultrascale txr_engine_ultrascale.v(51) " "Ignored design unit \"txr_engine_ultrascale\" at txr_engine_ultrascale.v(51) due to previous errors" {  } { { "src/txr_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_ultrascale.v" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677089 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txr_formatter_ultrascale txr_engine_ultrascale.v(273) " "Ignored design unit \"txr_formatter_ultrascale\" at txr_engine_ultrascale.v(273) due to previous errors" {  } { { "src/txr_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_ultrascale.v" 273 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677089 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txr_translation_layer txr_engine_ultrascale.v(404) " "Ignored design unit \"txr_translation_layer\" at txr_engine_ultrascale.v(404) due to previous errors" {  } { { "src/txr_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_ultrascale.v" 404 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txr_engine_ultrascale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/txr_engine_ultrascale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677120 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clog2 functions.vh(44) " "Verilog HDL Declaration error at functions.vh(44): identifier \"clog2\" is already declared in the present scope" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677120 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(44) " "Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677120 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clog2s functions.vh(60) " "Verilog HDL Declaration error at functions.vh(60): identifier \"clog2s\" is already declared in the present scope" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677120 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(60) " "Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txr_engine_classic txr_engine_classic.v(51) " "Ignored design unit \"txr_engine_classic\" at txr_engine_classic.v(51) due to previous errors" {  } { { "src/txr_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_classic.v" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txr_formatter_classic txr_engine_classic.v(207) " "Ignored design unit \"txr_formatter_classic\" at txr_engine_classic.v(207) due to previous errors" {  } { { "src/txr_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_classic.v" 207 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txr_engine_classic.v 0 0 " "Found 0 design units, including 0 entities, in source file src/txr_engine_classic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clog2 functions.vh(44) " "Verilog HDL Declaration error at functions.vh(44): identifier \"clog2\" is already declared in the present scope" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(44) " "Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clog2s functions.vh(60) " "Verilog HDL Declaration error at functions.vh(60): identifier \"clog2s\" is already declared in the present scope" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677136 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(60) " "Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txc_engine_ultrascale txc_engine_ultrascale.v(51) " "Ignored design unit \"txc_engine_ultrascale\" at txc_engine_ultrascale.v(51) due to previous errors" {  } { { "src/txc_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_ultrascale.v" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txc_formatter_ultrascale txc_engine_ultrascale.v(278) " "Ignored design unit \"txc_formatter_ultrascale\" at txc_engine_ultrascale.v(278) due to previous errors" {  } { { "src/txc_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_ultrascale.v" 278 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txc_translation_layer txc_engine_ultrascale.v(402) " "Ignored design unit \"txc_translation_layer\" at txc_engine_ultrascale.v(402) due to previous errors" {  } { { "src/txc_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_ultrascale.v" 402 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txc_engine_ultrascale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/txc_engine_ultrascale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677151 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clog2 functions.vh(44) " "Verilog HDL Declaration error at functions.vh(44): identifier \"clog2\" is already declared in the present scope" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(44) " "Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 44 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clog2s functions.vh(60) " "Verilog HDL Declaration error at functions.vh(60): identifier \"clog2s\" is already declared in the present scope" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects functions.vh(60) " "Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature" {  } { { "src/functions.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh" 60 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txc_engine_classic txc_engine_classic.v(52) " "Ignored design unit \"txc_engine_classic\" at txc_engine_classic.v(52) due to previous errors" {  } { { "src/txc_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_classic.v" 52 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "txc_formatter_classic txc_engine_classic.v(209) " "Ignored design unit \"txc_formatter_classic\" at txc_engine_classic.v(209) due to previous errors" {  } { { "src/txc_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_classic.v" 209 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txc_engine_classic.v 0 0 " "Found 0 design units, including 0 entities, in source file src/txc_engine_classic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "src/tx_port_writer.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "src/tx_port_monitor_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "src/tx_port_monitor_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "src/tx_port_monitor_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677261 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/tx_port_channel_gate_128.v(110)" {  } { { "src/tx_port_channel_gate_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "src/tx_port_channel_gate_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/tx_port_channel_gate_64.v(110)" {  } { { "src/tx_port_channel_gate_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "src/tx_port_channel_gate_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/tx_port_channel_gate_32.v(110)" {  } { { "src/tx_port_channel_gate_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "src/tx_port_channel_gate_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/tx_port_buffer_128.v(113)" {  } { { "src/tx_port_buffer_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "src/tx_port_buffer_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/tx_port_buffer_64.v(112)" {  } { { "src/tx_port_buffer_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "src/tx_port_buffer_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677386 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/tx_port_buffer_32.v(85)" {  } { { "src/tx_port_buffer_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "src/tx_port_buffer_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "src/tx_port_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "src/tx_port_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "src/tx_port_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "src/tx_multiplexer_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "src/tx_multiplexer_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "src/tx_multiplexer_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "src/tx_multiplexer.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "src/tx_hdr_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677433 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_engine_ultrascale tx_engine_ultrascale.v(50) " "Ignored design unit \"tx_engine_ultrascale\" at tx_engine_ultrascale.v(50) due to previous errors" {  } { { "src/tx_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_ultrascale.v" 50 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_engine_ultrascale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/tx_engine_ultrascale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "src/tx_engine_selector.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677448 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_engine_classic tx_engine_classic.v(54) " "Ignored design unit \"tx_engine_classic\" at tx_engine_classic.v(54) due to previous errors" {  } { { "src/tx_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v" 54 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_mux tx_engine_classic.v(436) " "Ignored design unit \"tx_mux\" at tx_engine_classic.v(436) due to previous errors" {  } { { "src/tx_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v" 436 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_arbiter tx_engine_classic.v(656) " "Ignored design unit \"tx_arbiter\" at tx_engine_classic.v(656) due to previous errors" {  } { { "src/tx_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v" 656 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_phi tx_engine_classic.v(836) " "Ignored design unit \"tx_phi\" at tx_engine_classic.v(836) due to previous errors" {  } { { "src/tx_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v" 836 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_engine_classic.v 0 0 " "Found 0 design units, including 0 entities, in source file src/tx_engine_classic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "src/tx_engine.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "src/tx_data_shift.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "src/tx_data_pipeline.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file src/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "src/tx_data_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677480 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "src/tx_data_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "src/tx_alignment_pipeline.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "src/translation_xilinx.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file src/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "src/translation_altera.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "src/syncff.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "src/sync_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "src/shiftreg.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "src/sg_list_requester.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "src/sg_list_reader_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "src/sg_list_reader_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "src/sg_list_reader_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "src/scsdpram.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rxr_engine_ultrascale rxr_engine_ultrascale.v(47) " "Ignored design unit \"rxr_engine_ultrascale\" at rxr_engine_ultrascale.v(47) due to previous errors" {  } { { "src/rxr_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxr_engine_ultrascale.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rxr_engine_ultrascale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rxr_engine_ultrascale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677542 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677558 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677558 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677558 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677558 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rxr_engine_classic rxr_engine_classic.v(47) " "Ignored design unit \"rxr_engine_classic\" at rxr_engine_classic.v(47) due to previous errors" {  } { { "src/rxr_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxr_engine_classic.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rxr_engine_classic.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rxr_engine_classic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677558 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rxr_engine_128 rxr_engine_128.v(46) " "Ignored design unit \"rxr_engine_128\" at rxr_engine_128.v(46) due to previous errors" {  } { { "src/rxr_engine_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxr_engine_128.v" 46 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rxr_engine_128.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rxr_engine_128.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rxc_engine_ultrascale rxc_engine_ultrascale.v(47) " "Ignored design unit \"rxc_engine_ultrascale\" at rxc_engine_ultrascale.v(47) due to previous errors" {  } { { "src/rxc_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxc_engine_ultrascale.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rxc_engine_ultrascale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rxc_engine_ultrascale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677573 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677589 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677589 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677589 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677589 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rxc_engine_classic rxc_engine_classic.v(47) " "Ignored design unit \"rxc_engine_classic\" at rxc_engine_classic.v(47) due to previous errors" {  } { { "src/rxc_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxc_engine_classic.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rxc_engine_classic.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rxc_engine_classic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677589 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rxc_engine_128 rxc_engine_128.v(47) " "Ignored design unit \"rxc_engine_128\" at rxc_engine_128.v(47) due to previous errors" {  } { { "src/rxc_engine_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxc_engine_128.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rxc_engine_128.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rxc_engine_128.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "src/rx_port_requester_mux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "src/rx_port_reader.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "src/rx_port_channel_gate.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_128.v(248)" {  } { { "src/rx_port_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_128.v(262)" {  } { { "src/rx_port_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_128.v(275)" {  } { { "src/rx_port_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "src/rx_port_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_64.v(248)" {  } { { "src/rx_port_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_64.v(262)" {  } { { "src/rx_port_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_64.v(275)" {  } { { "src/rx_port_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "src/rx_port_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_32.v(248)" {  } { { "src/rx_port_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_32.v(262)" {  } { { "src/rx_port_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/rx_port_32.v(275)" {  } { { "src/rx_port_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "src/rx_port_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rx_engine_ultrascale rx_engine_ultrascale.v(48) " "Ignored design unit \"rx_engine_ultrascale\" at rx_engine_ultrascale.v(48) due to previous errors" {  } { { "src/rx_engine_ultrascale.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_engine_ultrascale.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_engine_ultrascale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rx_engine_ultrascale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "tlp_to_trellis_type tlp.vh(213) " "Verilog HDL Declaration error at tlp.vh(213): identifier \"tlp_to_trellis_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(213) " "Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 213 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_tlp_type tlp.vh(230) " "Verilog HDL Declaration error at tlp.vh(230): identifier \"trellis_to_tlp_type\" is already declared in the present scope" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects tlp.vh(230) " "Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature" {  } { { "src/tlp.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh" 230 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rx_engine_classic rx_engine_classic.v(48) " "Ignored design unit \"rx_engine_classic\" at rx_engine_classic.v(48) due to previous errors" {  } { { "src/rx_engine_classic.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_engine_classic.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_engine_classic.v 0 0 " "Found 0 design units, including 0 entities, in source file src/rx_engine_classic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "src/rotate.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677667 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677667 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677667 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677667 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677667 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "riffa_wrapper_de2i riffa_wrapper_de2i.v(48) " "Ignored design unit \"riffa_wrapper_de2i\" at riffa_wrapper_de2i.v(48) due to previous errors" {  } { { "src/riffa_wrapper_de2i.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/riffa_wrapper_de2i.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/riffa_wrapper_de2i.v 0 0 " "Found 0 design units, including 0 entities, in source file src/riffa_wrapper_de2i.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file src/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "src/riffa.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "src/reset_extender.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reset_extender.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "src/reset_controller.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "src/reorder_queue_output.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677699 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/reorder_queue_input.v(311)" {  } { { "src/reorder_queue_input.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677699 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/reorder_queue_input.v(328)" {  } { { "src/reorder_queue_input.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "src/reorder_queue_input.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677699 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/reorder_queue.v(179)" {  } { { "src/reorder_queue.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/reorder_queue.v(198)" {  } { { "src/reorder_queue.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src/reorder_queue.v(214)" {  } { { "src/reorder_queue.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "src/reorder_queue.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "src/registers.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "src/recv_credit_flow_ctrl.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "src/ram_2clk_1w_1r.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "src/ram_1clk_1w_1r.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file src/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "src/pipeline.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677745 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "src/pipeline.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677745 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "src/pipeline.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "src/one_hot_mux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file src/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "src/offset_to_mask.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file src/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "src/offset_flag_to_one_hot.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677761 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/mux.v " "Entity \"mux\" obtained from \"src/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "src/mux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1510667677840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/mux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677840 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "src/mux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677840 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "src/mux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "src/interrupt_controller.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "src/interrupt.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "src/fifo_packer_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "src/fifo_packer_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "src/fifo_packer_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "src/fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "src/ff.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677855 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "upkt_to_trellis_type ultrascale.vh(348) " "Verilog HDL Declaration error at ultrascale.vh(348): identifier \"upkt_to_trellis_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(348) " "Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 348 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "trellis_to_upkt_type ultrascale.vh(363) " "Verilog HDL Declaration error at ultrascale.vh(363): identifier \"trellis_to_upkt_type\" is already declared in the present scope" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ultrascale.vh(363) " "Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature" {  } { { "src/ultrascale.vh" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh" 363 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "engine_layer engine_layer.v(45) " "Ignored design unit \"engine_layer\" at engine_layer.v(45) due to previous errors" {  } { { "src/engine_layer.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/engine_layer.v" 45 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/engine_layer.v 0 0 " "Found 0 design units, including 0 entities, in source file src/engine_layer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "src/demux.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2gen1x1if64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de2gen1x1if64.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2Gen1x1If64 " "Found entity 1: DE2Gen1x1If64" {  } { { "src/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/DE2Gen1x1If64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "src/cross_domain_signal.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file src/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "src/chnl_tester.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file src/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "src/channel_128.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "src/channel_64.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "src/channel_32.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "src/channel.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file src/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "src/async_fifo_fwft.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file src/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "src/async_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677933 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "src/async_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677933 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "src/async_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677933 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "src/async_fifo.v" "" { Text "C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510667677933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667677933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 99 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 99 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510667678308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 07:54:38 2017 " "Processing ended: Tue Nov 14 07:54:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510667678308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510667678308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510667678308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667678308 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 101 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 101 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510667681163 ""}
