Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 12 03:47:19 2020
| Host         : DESKTOP-JBI4V78 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.15 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: A_CLOCK/desired_clock_reg/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: main_CLOCK/desired_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.593        0.000                      0                   27        0.239        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.593        0.000                      0                   27        0.239        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 main_CLOCK/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/desired_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.732ns (30.241%)  route 1.689ns (69.759%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  main_CLOCK/count_reg[7]/Q
                         net (fo=3, routed)           0.873     6.418    main_CLOCK/count_reg__0[7]
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.542 r  main_CLOCK/desired_clock_i_2/O
                         net (fo=1, routed)           0.815     7.357    main_CLOCK/desired_clock_i_2_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.152     7.509 r  main_CLOCK/desired_clock_i_1/O
                         net (fo=1, routed)           0.000     7.509    main_CLOCK/desired_clock_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/desired_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.447    14.788    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/desired_clock_reg/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.075    15.102    main_CLOCK/desired_clock_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/desired_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.704ns (31.528%)  route 1.529ns (68.472%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y46         FDRE                                         r  A_CLOCK/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  A_CLOCK/count_reg[7]/Q
                         net (fo=2, routed)           1.096     6.638    A_CLOCK/count_reg[7]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.762 r  A_CLOCK/desired_clock_i_2__0/O
                         net (fo=1, routed)           0.433     7.195    A_CLOCK/desired_clock_i_2__0_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  A_CLOCK/desired_clock_i_1__0/O
                         net (fo=1, routed)           0.000     7.319    A_CLOCK/desired_clock_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  A_CLOCK/desired_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.445    14.786    A_CLOCK/CLK
    SLICE_X37Y46         FDRE                                         r  A_CLOCK/desired_clock_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.058    A_CLOCK/desired_clock_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y45         FDRE                                         r  A_CLOCK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  A_CLOCK/count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.092    A_CLOCK/count_reg[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  A_CLOCK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    A_CLOCK/count_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  A_CLOCK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    A_CLOCK/count_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  A_CLOCK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    A_CLOCK/count_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.328 r  A_CLOCK/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.328    A_CLOCK/count_reg[12]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    A_CLOCK/CLK
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    A_CLOCK/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y45         FDRE                                         r  A_CLOCK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  A_CLOCK/count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.092    A_CLOCK/count_reg[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  A_CLOCK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    A_CLOCK/count_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  A_CLOCK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    A_CLOCK/count_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  A_CLOCK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    A_CLOCK/count_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.307 r  A_CLOCK/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.307    A_CLOCK/count_reg[12]_i_1_n_4
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    A_CLOCK/CLK
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    A_CLOCK/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y45         FDRE                                         r  A_CLOCK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  A_CLOCK/count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.092    A_CLOCK/count_reg[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  A_CLOCK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    A_CLOCK/count_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  A_CLOCK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    A_CLOCK/count_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  A_CLOCK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    A_CLOCK/count_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.233 r  A_CLOCK/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.233    A_CLOCK/count_reg[12]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    A_CLOCK/CLK
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    A_CLOCK/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 main_CLOCK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.704ns (32.903%)  route 1.436ns (67.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  main_CLOCK/count_reg[0]/Q
                         net (fo=8, routed)           0.853     6.397    main_CLOCK/count_reg__0[0]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  main_CLOCK/count[8]_i_2/O
                         net (fo=3, routed)           0.583     7.104    main_CLOCK/count[8]_i_2_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.228 r  main_CLOCK/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.228    main_CLOCK/p_0_in__2[7]
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[7]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.031    15.084    main_CLOCK/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y45         FDRE                                         r  A_CLOCK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  A_CLOCK/count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.092    A_CLOCK/count_reg[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  A_CLOCK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    A_CLOCK/count_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  A_CLOCK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    A_CLOCK/count_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  A_CLOCK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    A_CLOCK/count_reg[8]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.217 r  A_CLOCK/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.217    A_CLOCK/count_reg[12]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    A_CLOCK/CLK
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    A_CLOCK/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 main_CLOCK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.730ns (33.709%)  route 1.436ns (66.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  main_CLOCK/count_reg[0]/Q
                         net (fo=8, routed)           0.853     6.397    main_CLOCK/count_reg__0[0]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  main_CLOCK/count[8]_i_2/O
                         net (fo=3, routed)           0.583     7.104    main_CLOCK/count[8]_i_2_n_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I1_O)        0.150     7.254 r  main_CLOCK/count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.254    main_CLOCK/p_0_in__2[8]
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[8]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.075    15.128    main_CLOCK/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y45         FDRE                                         r  A_CLOCK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  A_CLOCK/count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.092    A_CLOCK/count_reg[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  A_CLOCK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    A_CLOCK/count_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  A_CLOCK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    A_CLOCK/count_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.214 r  A_CLOCK/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.214    A_CLOCK/count_reg[8]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    A_CLOCK/CLK
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[9]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    A_CLOCK/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 A_CLOCK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.565     5.086    A_CLOCK/CLK
    SLICE_X36Y45         FDRE                                         r  A_CLOCK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  A_CLOCK/count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.092    A_CLOCK/count_reg[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.766 r  A_CLOCK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    A_CLOCK/count_reg[0]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  A_CLOCK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    A_CLOCK/count_reg[4]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.193 r  A_CLOCK/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.193    A_CLOCK/count_reg[8]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.446    14.787    A_CLOCK/CLK
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[11]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    A_CLOCK/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  7.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_CLOCK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  main_CLOCK/count_reg[2]/Q
                         net (fo=6, routed)           0.145     1.732    main_CLOCK/count_reg__0[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  main_CLOCK/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    main_CLOCK/p_0_in__2[5]
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[5]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    main_CLOCK/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_CLOCK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/desired_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.189ns (49.671%)  route 0.192ns (50.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_CLOCK/count_reg[0]/Q
                         net (fo=8, routed)           0.192     1.780    main_CLOCK/count_reg__0[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I3_O)        0.048     1.828 r  main_CLOCK/desired_clock_i_1/O
                         net (fo=1, routed)           0.000     1.828    main_CLOCK/desired_clock_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/desired_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/desired_clock_reg/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.107     1.569    main_CLOCK/desired_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_CLOCK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.190ns (49.673%)  route 0.193ns (50.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_CLOCK/count_reg[0]/Q
                         net (fo=8, routed)           0.193     1.781    main_CLOCK/count_reg__0[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.049     1.830 r  main_CLOCK/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    main_CLOCK/p_0_in__2[4]
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[4]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.107     1.569    main_CLOCK/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A_CLOCK/desired_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/desired_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    A_CLOCK/CLK
    SLICE_X37Y46         FDRE                                         r  A_CLOCK/desired_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A_CLOCK/desired_clock_reg/Q
                         net (fo=2, routed)           0.168     1.755    A_CLOCK/desired_clock
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  A_CLOCK/desired_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    A_CLOCK/desired_clock_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  A_CLOCK/desired_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    A_CLOCK/CLK
    SLICE_X37Y46         FDRE                                         r  A_CLOCK/desired_clock_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    A_CLOCK/desired_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_CLOCK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.271%)  route 0.192ns (50.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_CLOCK/count_reg[0]/Q
                         net (fo=8, routed)           0.192     1.780    main_CLOCK/count_reg__0[0]
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.825 r  main_CLOCK/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    main_CLOCK/p_0_in__2[2]
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[2]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    main_CLOCK/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_CLOCK/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.141%)  route 0.193ns (50.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_CLOCK/count_reg[0]/Q
                         net (fo=8, routed)           0.193     1.781    main_CLOCK/count_reg__0[0]
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.826 r  main_CLOCK/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    main_CLOCK/p_0_in__2[3]
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    main_CLOCK/CLK
    SLICE_X28Y46         FDRE                                         r  main_CLOCK/count_reg[3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.092     1.554    main_CLOCK/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 A_CLOCK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    A_CLOCK/CLK
    SLICE_X36Y46         FDRE                                         r  A_CLOCK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A_CLOCK/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.720    A_CLOCK/count_reg[6]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  A_CLOCK/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    A_CLOCK/count_reg[4]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  A_CLOCK/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    A_CLOCK/CLK
    SLICE_X36Y46         FDRE                                         r  A_CLOCK/count_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    A_CLOCK/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 A_CLOCK/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    A_CLOCK/CLK
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  A_CLOCK/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    A_CLOCK/count_reg[14]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  A_CLOCK/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    A_CLOCK/count_reg[12]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    A_CLOCK/CLK
    SLICE_X36Y48         FDRE                                         r  A_CLOCK/count_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    A_CLOCK/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 A_CLOCK/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_CLOCK/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    A_CLOCK/CLK
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  A_CLOCK/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.722    A_CLOCK/count_reg[10]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  A_CLOCK/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    A_CLOCK/count_reg[8]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    A_CLOCK/CLK
    SLICE_X36Y47         FDRE                                         r  A_CLOCK/count_reg[10]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    A_CLOCK/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 main_CLOCK/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_CLOCK/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_CLOCK/count_reg[7]/Q
                         net (fo=3, routed)           0.236     1.824    main_CLOCK/count_reg__0[7]
    SLICE_X28Y47         LUT4 (Prop_lut4_I0_O)        0.043     1.867 r  main_CLOCK/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    main_CLOCK/p_0_in__2[8]
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.961    main_CLOCK/CLK
    SLICE_X28Y47         FDRE                                         r  main_CLOCK/count_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.107     1.554    main_CLOCK/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A_CLOCK/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   A_CLOCK/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   A_CLOCK/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   A_CLOCK/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A_CLOCK/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A_CLOCK/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A_CLOCK/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   A_CLOCK/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   A_CLOCK/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   A_CLOCK/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   A_CLOCK/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   A_CLOCK/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A_CLOCK/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A_CLOCK/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A_CLOCK/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   main_CLOCK/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   main_CLOCK/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   main_CLOCK/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   main_CLOCK/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   main_CLOCK/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A_CLOCK/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A_CLOCK/count_reg[4]/C



