
Timer_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08005f94  08005f94  00015f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060f4  080060f4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080060f4  080060f4  000160f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060fc  080060fc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060fc  080060fc  000160fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006100  08006100  00016100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  20000068  0800616c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  0800616c  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015a62  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003026  00000000  00000000  00035b3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001408  00000000  00000000  00038b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f91  00000000  00000000  00039f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002918d  00000000  00000000  0003af01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000190c6  00000000  00000000  0006408e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8f34  00000000  00000000  0007d154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b30  00000000  00000000  00176088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0017bbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f7c 	.word	0x08005f7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005f7c 	.word	0x08005f7c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <DEV_Delay_ms>:

/**
 * delay x ms
**/
void DEV_Delay_ms(UDOUBLE xms)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	HAL_Delay(xms);
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f001 f8c5 	bl	8001704 <HAL_Delay>
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <GPIO_Config>:


void GPIO_Config(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
    //DEV_GPIO_Mode(INT_PIN, 0);
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <DEV_I2C_Init>:
function:	I2C Function initialization and transfer
parameter:
Info:
******************************************************************************/
void DEV_I2C_Init(uint8_t Add)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C 
	DEV_I2C_Device = 1;
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <DEV_I2C_Init+0x24>)
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
	I2C_ADDR =  Add;
 80005a0:	4a05      	ldr	r2, [pc, #20]	; (80005b8 <DEV_I2C_Init+0x28>)
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	7013      	strb	r3, [r2, #0]
#endif
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000084 	.word	0x20000084
 80005b8:	20000085 	.word	0x20000085

080005bc <I2C_Write_Byte>:

void I2C_Write_Byte(uint8_t Cmd, uint8_t value)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af04      	add	r7, sp, #16
 80005c2:	4603      	mov	r3, r0
 80005c4:	460a      	mov	r2, r1
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	4613      	mov	r3, r2
 80005ca:	71bb      	strb	r3, [r7, #6]
#if DEV_I2C 
	UBYTE Buf[1] = {0};
 80005cc:	2300      	movs	r3, #0
 80005ce:	733b      	strb	r3, [r7, #12]
	Buf[0] = value;
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&hi2c3, I2C_ADDR, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 80005d4:	4b09      	ldr	r3, [pc, #36]	; (80005fc <I2C_Write_Byte+0x40>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	b299      	uxth	r1, r3
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	b29a      	uxth	r2, r3
 80005de:	2320      	movs	r3, #32
 80005e0:	9302      	str	r3, [sp, #8]
 80005e2:	2301      	movs	r3, #1
 80005e4:	9301      	str	r3, [sp, #4]
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2301      	movs	r3, #1
 80005ee:	4804      	ldr	r0, [pc, #16]	; (8000600 <I2C_Write_Byte+0x44>)
 80005f0:	f001 fc58 	bl	8001ea4 <HAL_I2C_Mem_Write>
#endif
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000085 	.word	0x20000085
 8000600:	20000088 	.word	0x20000088

08000604 <I2C_Read_Byte>:

int I2C_Read_Byte(uint8_t Cmd)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b088      	sub	sp, #32
 8000608:	af04      	add	r7, sp, #16
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C 
	UBYTE Buf[1]={0};
 800060e:	2300      	movs	r3, #0
 8000610:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c3, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000612:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <I2C_Read_Byte+0x3c>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b29b      	uxth	r3, r3
 8000618:	3301      	adds	r3, #1
 800061a:	b299      	uxth	r1, r3
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	b29a      	uxth	r2, r3
 8000620:	2320      	movs	r3, #32
 8000622:	9302      	str	r3, [sp, #8]
 8000624:	2301      	movs	r3, #1
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2301      	movs	r3, #1
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <I2C_Read_Byte+0x40>)
 8000632:	f001 fd4b 	bl	80020cc <HAL_I2C_Mem_Read>
	return Buf[0];
 8000636:	7b3b      	ldrb	r3, [r7, #12]
#endif
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000085 	.word	0x20000085
 8000644:	20000088 	.word	0x20000088

08000648 <DEV_ModuleInit>:
function:	Module Initialize, the library and initialize the pins, SPI protocol
parameter:
Info:
******************************************************************************/
UBYTE DEV_ModuleInit(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
		GPIO_Config();
 800064c:	f7ff ff99 	bl	8000582 <GPIO_Config>
    DEV_I2C_Init(0x39<<1);
 8000650:	2072      	movs	r0, #114	; 0x72
 8000652:	f7ff ff9d 	bl	8000590 <DEV_I2C_Init>
    return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	bd80      	pop	{r7, pc}

0800065c <AS7341_Read_Byte>:
parameter:  
            Addr: Register address
Info:
******************************************************************************/
static UBYTE AS7341_Read_Byte(UBYTE Addr)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Byte(Addr);
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffcb 	bl	8000604 <I2C_Read_Byte>
 800066e:	4603      	mov	r3, r0
 8000670:	b2db      	uxtb	r3, r3
}
 8000672:	4618      	mov	r0, r3
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}

0800067a <AS7341_Write_Byte>:
            Addr: Register address
           Value: Write to the value of the register
Info:
******************************************************************************/
static void AS7341_Write_Byte(UBYTE Addr, UBYTE Value)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	b082      	sub	sp, #8
 800067e:	af00      	add	r7, sp, #0
 8000680:	4603      	mov	r3, r0
 8000682:	460a      	mov	r2, r1
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	4613      	mov	r3, r2
 8000688:	71bb      	strb	r3, [r7, #6]
    I2C_Write_Byte(Addr, Value);
 800068a:	79ba      	ldrb	r2, [r7, #6]
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	4611      	mov	r1, r2
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ff93 	bl	80005bc <I2C_Write_Byte>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <AS7341_Init>:
function:	AS7341 Initialization
parameter:
Info:
******************************************************************************/
UBYTE AS7341_Init(eMode_t mode)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
	DEV_I2C_Init(AS7341_ADDRESS<<1);//8-bit address
 80006aa:	2072      	movs	r0, #114	; 0x72
 80006ac:	f7ff ff70 	bl	8000590 <DEV_I2C_Init>
    //printf("ID = 0x%x\r\n",AS7341_Read_Byte(AS7341_ID));//get AS7341 id	
	AS7341_Enable(true);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f000 f80b 	bl	80006cc <AS7341_Enable>
	measureMode=mode;
 80006b6:	4a04      	ldr	r2, [pc, #16]	; (80006c8 <AS7341_Init+0x28>)
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	7013      	strb	r3, [r2, #0]
	return 0;
 80006bc:	2300      	movs	r3, #0
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000086 	.word	0x20000086

080006cc <AS7341_Enable>:
/******************************************************************************
function： enable PON
info：	power on
******************************************************************************/
void AS7341_Enable(int flag)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	UBYTE data;
	data=AS7341_Read_Byte(AS7341_ENABLE);
 80006d4:	2080      	movs	r0, #128	; 0x80
 80006d6:	f7ff ffc1 	bl	800065c <AS7341_Read_Byte>
 80006da:	4603      	mov	r3, r0
 80006dc:	73fb      	strb	r3, [r7, #15]
    if(flag == true){
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d104      	bne.n	80006ee <AS7341_Enable+0x22>
    data = data | (1<<0);
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	f043 0301 	orr.w	r3, r3, #1
 80006ea:	73fb      	strb	r3, [r7, #15]
 80006ec:	e003      	b.n	80006f6 <AS7341_Enable+0x2a>
    } else {
    data = data & (~1);
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	f023 0301 	bic.w	r3, r3, #1
 80006f4:	73fb      	strb	r3, [r7, #15]
    }
	AS7341_Write_Byte(AS7341_ENABLE,data);
 80006f6:	7bfb      	ldrb	r3, [r7, #15]
 80006f8:	4619      	mov	r1, r3
 80006fa:	2080      	movs	r0, #128	; 0x80
 80006fc:	f7ff ffbd 	bl	800067a <AS7341_Write_Byte>
	printf("Initialization is complete !\r\n");
 8000700:	4805      	ldr	r0, [pc, #20]	; (8000718 <AS7341_Enable+0x4c>)
 8000702:	f004 fdd3 	bl	80052ac <puts>
    AS7341_Write_Byte(0x00, 0x30);
 8000706:	2130      	movs	r1, #48	; 0x30
 8000708:	2000      	movs	r0, #0
 800070a:	f7ff ffb6 	bl	800067a <AS7341_Write_Byte>
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	08005f94 	.word	0x08005f94

0800071c <AS7341_EnableSpectralMeasure>:
/******************************************************************************
function： enable Spectral measure
info：	
******************************************************************************/
void AS7341_EnableSpectralMeasure(int flag)//Enable spectral measurement
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    UBYTE data;
    data=AS7341_Read_Byte(AS7341_ENABLE);
 8000724:	2080      	movs	r0, #128	; 0x80
 8000726:	f7ff ff99 	bl	800065c <AS7341_Read_Byte>
 800072a:	4603      	mov	r3, r0
 800072c:	73fb      	strb	r3, [r7, #15]
    if(flag == true){
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b01      	cmp	r3, #1
 8000732:	d104      	bne.n	800073e <AS7341_EnableSpectralMeasure+0x22>
      data = data | (1<<1);
 8000734:	7bfb      	ldrb	r3, [r7, #15]
 8000736:	f043 0302 	orr.w	r3, r3, #2
 800073a:	73fb      	strb	r3, [r7, #15]
 800073c:	e003      	b.n	8000746 <AS7341_EnableSpectralMeasure+0x2a>
    } else {
      data = data & (~(1<<1));
 800073e:	7bfb      	ldrb	r3, [r7, #15]
 8000740:	f023 0302 	bic.w	r3, r3, #2
 8000744:	73fb      	strb	r3, [r7, #15]
    }
    AS7341_Write_Byte(AS7341_ENABLE,data);
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	4619      	mov	r1, r3
 800074a:	2080      	movs	r0, #128	; 0x80
 800074c:	f7ff ff95 	bl	800067a <AS7341_Write_Byte>
}
 8000750:	bf00      	nop
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <AS7341_EnableSMUX>:
function： enable SMUX
info：	
******************************************************************************/
void AS7341_EnableSMUX(int flag)//Enable multiplexer
/*The other available channels can be accessed by amultiplexer (SMUX) connecting them to one of the internal ADCs.*/
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  UBYTE data;
    data=AS7341_Read_Byte(AS7341_ENABLE);
 8000760:	2080      	movs	r0, #128	; 0x80
 8000762:	f7ff ff7b 	bl	800065c <AS7341_Read_Byte>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
  if(flag == true){
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d104      	bne.n	800077a <AS7341_EnableSMUX+0x22>
    data = data | (1<<4);
 8000770:	7bfb      	ldrb	r3, [r7, #15]
 8000772:	f043 0310 	orr.w	r3, r3, #16
 8000776:	73fb      	strb	r3, [r7, #15]
 8000778:	e003      	b.n	8000782 <AS7341_EnableSMUX+0x2a>
  } else {
    data = data & (~(1<<4));
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	f023 0310 	bic.w	r3, r3, #16
 8000780:	73fb      	strb	r3, [r7, #15]
  }
    AS7341_Write_Byte(AS7341_ENABLE,data);
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	4619      	mov	r1, r3
 8000786:	2080      	movs	r0, #128	; 0x80
 8000788:	f7ff ff77 	bl	800067a <AS7341_Write_Byte>
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <AS7341_Config>:
/******************************************************************************
function:	choose model for spectral measurement
info：	
******************************************************************************/
void AS7341_Config(eMode_t mode)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
  UBYTE data;
  AS7341_SetBank(1);
 800079e:	2001      	movs	r0, #1
 80007a0:	f000 fa5a 	bl	8000c58 <AS7341_SetBank>
  data=AS7341_Read_Byte(AS7341_CONFIG);
 80007a4:	2070      	movs	r0, #112	; 0x70
 80007a6:	f7ff ff59 	bl	800065c <AS7341_Read_Byte>
 80007aa:	4603      	mov	r3, r0
 80007ac:	73fb      	strb	r3, [r7, #15]
  switch(mode){
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	2b03      	cmp	r3, #3
 80007b2:	d015      	beq.n	80007e0 <AS7341_Config+0x4c>
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	dc18      	bgt.n	80007ea <AS7341_Config+0x56>
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d002      	beq.n	80007c2 <AS7341_Config+0x2e>
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d005      	beq.n	80007cc <AS7341_Config+0x38>
	break;
    case eSynd : {
      data = (data & (~3)) | eSynd;
    };
	break;
    default : break;
 80007c0:	e013      	b.n	80007ea <AS7341_Config+0x56>
      data = (data & (~3)) | eSpm;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	f023 0303 	bic.w	r3, r3, #3
 80007c8:	73fb      	strb	r3, [r7, #15]
	break;
 80007ca:	e00f      	b.n	80007ec <AS7341_Config+0x58>
      data = (data & (~3)) | eSyns;
 80007cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007d0:	f023 0303 	bic.w	r3, r3, #3
 80007d4:	b25b      	sxtb	r3, r3
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	b25b      	sxtb	r3, r3
 80007dc:	73fb      	strb	r3, [r7, #15]
	break;
 80007de:	e005      	b.n	80007ec <AS7341_Config+0x58>
      data = (data & (~3)) | eSynd;
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	f043 0303 	orr.w	r3, r3, #3
 80007e6:	73fb      	strb	r3, [r7, #15]
	break;
 80007e8:	e000      	b.n	80007ec <AS7341_Config+0x58>
    default : break;
 80007ea:	bf00      	nop
  }
  AS7341_Write_Byte(AS7341_CONFIG,data);
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	4619      	mov	r1, r3
 80007f0:	2070      	movs	r0, #112	; 0x70
 80007f2:	f7ff ff42 	bl	800067a <AS7341_Write_Byte>
  AS7341_SetBank(0);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f000 fa2e 	bl	8000c58 <AS7341_SetBank>
}
 80007fc:	bf00      	nop
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <F1F4_Clear_NIR>:
/******************************************************************************
function:	Configure SMUX for sensors F1-4, Clear and NIR
info：	
******************************************************************************/
void F1F4_Clear_NIR() 
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  AS7341_Write_Byte(0x00, 0x30); 
 8000808:	2130      	movs	r1, #48	; 0x30
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff ff35 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x01, 0x01); 
 8000810:	2101      	movs	r1, #1
 8000812:	2001      	movs	r0, #1
 8000814:	f7ff ff31 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x02, 0x00); 
 8000818:	2100      	movs	r1, #0
 800081a:	2002      	movs	r0, #2
 800081c:	f7ff ff2d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x03, 0x00); 
 8000820:	2100      	movs	r1, #0
 8000822:	2003      	movs	r0, #3
 8000824:	f7ff ff29 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x04, 0x00); 
 8000828:	2100      	movs	r1, #0
 800082a:	2004      	movs	r0, #4
 800082c:	f7ff ff25 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x05, 0x42); 
 8000830:	2142      	movs	r1, #66	; 0x42
 8000832:	2005      	movs	r0, #5
 8000834:	f7ff ff21 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x06, 0x00); 
 8000838:	2100      	movs	r1, #0
 800083a:	2006      	movs	r0, #6
 800083c:	f7ff ff1d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x07, 0x00); 
 8000840:	2100      	movs	r1, #0
 8000842:	2007      	movs	r0, #7
 8000844:	f7ff ff19 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x08, 0x50); 
 8000848:	2150      	movs	r1, #80	; 0x50
 800084a:	2008      	movs	r0, #8
 800084c:	f7ff ff15 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x09, 0x00); 
 8000850:	2100      	movs	r1, #0
 8000852:	2009      	movs	r0, #9
 8000854:	f7ff ff11 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0A, 0x00); 
 8000858:	2100      	movs	r1, #0
 800085a:	200a      	movs	r0, #10
 800085c:	f7ff ff0d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0B, 0x00); 
 8000860:	2100      	movs	r1, #0
 8000862:	200b      	movs	r0, #11
 8000864:	f7ff ff09 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0C, 0x20); 
 8000868:	2120      	movs	r1, #32
 800086a:	200c      	movs	r0, #12
 800086c:	f7ff ff05 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0D, 0x04); 
 8000870:	2104      	movs	r1, #4
 8000872:	200d      	movs	r0, #13
 8000874:	f7ff ff01 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0E, 0x00); 
 8000878:	2100      	movs	r1, #0
 800087a:	200e      	movs	r0, #14
 800087c:	f7ff fefd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0F, 0x30); 
 8000880:	2130      	movs	r1, #48	; 0x30
 8000882:	200f      	movs	r0, #15
 8000884:	f7ff fef9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x10, 0x01); 
 8000888:	2101      	movs	r1, #1
 800088a:	2010      	movs	r0, #16
 800088c:	f7ff fef5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x11, 0x50); 
 8000890:	2150      	movs	r1, #80	; 0x50
 8000892:	2011      	movs	r0, #17
 8000894:	f7ff fef1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x12, 0x00); 
 8000898:	2100      	movs	r1, #0
 800089a:	2012      	movs	r0, #18
 800089c:	f7ff feed 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x13, 0x06); 
 80008a0:	2106      	movs	r1, #6
 80008a2:	2013      	movs	r0, #19
 80008a4:	f7ff fee9 	bl	800067a <AS7341_Write_Byte>
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <F5F8_Clear_NIR>:
/******************************************************************************
function:	Configure SMUX for sensors F5-8, Clear and NIR
info：	
******************************************************************************/
void F5F8_Clear_NIR() 
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  AS7341_Write_Byte(0x00, 0x00); 
 80008b0:	2100      	movs	r1, #0
 80008b2:	2000      	movs	r0, #0
 80008b4:	f7ff fee1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x01, 0x00); 
 80008b8:	2100      	movs	r1, #0
 80008ba:	2001      	movs	r0, #1
 80008bc:	f7ff fedd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x02, 0x00); 
 80008c0:	2100      	movs	r1, #0
 80008c2:	2002      	movs	r0, #2
 80008c4:	f7ff fed9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x03, 0x40); 
 80008c8:	2140      	movs	r1, #64	; 0x40
 80008ca:	2003      	movs	r0, #3
 80008cc:	f7ff fed5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x04, 0x02); 
 80008d0:	2102      	movs	r1, #2
 80008d2:	2004      	movs	r0, #4
 80008d4:	f7ff fed1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x05, 0x00); 
 80008d8:	2100      	movs	r1, #0
 80008da:	2005      	movs	r0, #5
 80008dc:	f7ff fecd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x06, 0x10); 
 80008e0:	2110      	movs	r1, #16
 80008e2:	2006      	movs	r0, #6
 80008e4:	f7ff fec9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x07, 0x03); 
 80008e8:	2103      	movs	r1, #3
 80008ea:	2007      	movs	r0, #7
 80008ec:	f7ff fec5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x08, 0x50); 
 80008f0:	2150      	movs	r1, #80	; 0x50
 80008f2:	2008      	movs	r0, #8
 80008f4:	f7ff fec1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x09, 0x10); 
 80008f8:	2110      	movs	r1, #16
 80008fa:	2009      	movs	r0, #9
 80008fc:	f7ff febd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0A, 0x03); 
 8000900:	2103      	movs	r1, #3
 8000902:	200a      	movs	r0, #10
 8000904:	f7ff feb9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0B, 0x00); 
 8000908:	2100      	movs	r1, #0
 800090a:	200b      	movs	r0, #11
 800090c:	f7ff feb5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0C, 0x00); 
 8000910:	2100      	movs	r1, #0
 8000912:	200c      	movs	r0, #12
 8000914:	f7ff feb1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0D, 0x00); 
 8000918:	2100      	movs	r1, #0
 800091a:	200d      	movs	r0, #13
 800091c:	f7ff fead 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0E, 0x24); 
 8000920:	2124      	movs	r1, #36	; 0x24
 8000922:	200e      	movs	r0, #14
 8000924:	f7ff fea9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0F, 0x00); 
 8000928:	2100      	movs	r1, #0
 800092a:	200f      	movs	r0, #15
 800092c:	f7ff fea5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x10, 0x00); 
 8000930:	2100      	movs	r1, #0
 8000932:	2010      	movs	r0, #16
 8000934:	f7ff fea1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x11, 0x50); 
 8000938:	2150      	movs	r1, #80	; 0x50
 800093a:	2011      	movs	r0, #17
 800093c:	f7ff fe9d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x12, 0x00); 
 8000940:	2100      	movs	r1, #0
 8000942:	2012      	movs	r0, #18
 8000944:	f7ff fe99 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x13, 0x06); 
 8000948:	2106      	movs	r1, #6
 800094a:	2013      	movs	r0, #19
 800094c:	f7ff fe95 	bl	800067a <AS7341_Write_Byte>
}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}

08000954 <AS7341_startMeasure>:
/******************************************************************************
function:	Start the measurement
info：		This function only handles SPM and SYNS modes.
******************************************************************************/
void AS7341_startMeasure(eChChoose_t mode)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	71fb      	strb	r3, [r7, #7]
	  UBYTE data=0;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
	  data = AS7341_Read_Byte(AS7341_CFG_0);  
 8000962:	20a9      	movs	r0, #169	; 0xa9
 8000964:	f7ff fe7a 	bl	800065c <AS7341_Read_Byte>
 8000968:	4603      	mov	r3, r0
 800096a:	73fb      	strb	r3, [r7, #15]
	  data = data & (~(1<<4));
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	f023 0310 	bic.w	r3, r3, #16
 8000972:	73fb      	strb	r3, [r7, #15]

	  AS7341_Write_Byte(AS7341_CFG_0,data);
 8000974:	7bfb      	ldrb	r3, [r7, #15]
 8000976:	4619      	mov	r1, r3
 8000978:	20a9      	movs	r0, #169	; 0xa9
 800097a:	f7ff fe7e 	bl	800067a <AS7341_Write_Byte>
	  
	  AS7341_EnableSpectralMeasure(false);
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff fecc 	bl	800071c <AS7341_EnableSpectralMeasure>
	  AS7341_Write_Byte(0xAF,0x10);//SMUX Command config
 8000984:	2110      	movs	r1, #16
 8000986:	20af      	movs	r0, #175	; 0xaf
 8000988:	f7ff fe77 	bl	800067a <AS7341_Write_Byte>
	  
	  if(mode  == eF1F4ClearNIR)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d102      	bne.n	8000998 <AS7341_startMeasure+0x44>
      F1F4_Clear_NIR();
 8000992:	f7ff ff37 	bl	8000804 <F1F4_Clear_NIR>
 8000996:	e004      	b.n	80009a2 <AS7341_startMeasure+0x4e>
	  else if(mode  == eF5F8ClearNIR)
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d101      	bne.n	80009a2 <AS7341_startMeasure+0x4e>
	  F5F8_Clear_NIR();
 800099e:	f7ff ff85 	bl	80008ac <F5F8_Clear_NIR>
	  AS7341_EnableSMUX(true);
 80009a2:	2001      	movs	r0, #1
 80009a4:	f7ff fed8 	bl	8000758 <AS7341_EnableSMUX>
	  if(measureMode == eSyns){
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <AS7341_startMeasure+0xa0>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d106      	bne.n	80009be <AS7341_startMeasure+0x6a>
	  AS7341_SetGpioMode(INPUT);
 80009b0:	2000      	movs	r0, #0
 80009b2:	f000 f8c0 	bl	8000b36 <AS7341_SetGpioMode>
      AS7341_Config(eSyns);
 80009b6:	2001      	movs	r0, #1
 80009b8:	f7ff feec 	bl	8000794 <AS7341_Config>
 80009bc:	e006      	b.n	80009cc <AS7341_startMeasure+0x78>
      }
	  else if(measureMode == eSpm){
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <AS7341_startMeasure+0xa0>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <AS7341_startMeasure+0x78>
      AS7341_Config(eSpm);
 80009c6:	2000      	movs	r0, #0
 80009c8:	f7ff fee4 	bl	8000794 <AS7341_Config>
	  }
	  AS7341_EnableSpectralMeasure(true);
 80009cc:	2001      	movs	r0, #1
 80009ce:	f7ff fea5 	bl	800071c <AS7341_EnableSpectralMeasure>
      if(measureMode == eSpm){
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <AS7341_startMeasure+0xa0>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d108      	bne.n	80009ec <AS7341_startMeasure+0x98>
        while(!AS7341_MeasureComplete()){
 80009da:	e002      	b.n	80009e2 <AS7341_startMeasure+0x8e>
        DEV_Delay_ms(1);
 80009dc:	2001      	movs	r0, #1
 80009de:	f7ff fdc5 	bl	800056c <DEV_Delay_ms>
        while(!AS7341_MeasureComplete()){
 80009e2:	f000 f809 	bl	80009f8 <AS7341_MeasureComplete>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d0f7      	beq.n	80009dc <AS7341_startMeasure+0x88>
        }
      }
}
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000086 	.word	0x20000086

080009f8 <AS7341_MeasureComplete>:
/******************************************************************************
function:  Determine whether the measurement is complete
info：		
******************************************************************************/

int AS7341_MeasureComplete(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
	UBYTE status;
	status = AS7341_Read_Byte(AS7341_STATUS_2); 
 80009fe:	20a3      	movs	r0, #163	; 0xa3
 8000a00:	f7ff fe2c 	bl	800065c <AS7341_Read_Byte>
 8000a04:	4603      	mov	r3, r0
 8000a06:	71fb      	strb	r3, [r7, #7]
	if((status & (1<<6))){
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <AS7341_MeasureComplete+0x1e>
		return true;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e000      	b.n	8000a18 <AS7341_MeasureComplete+0x20>
	}
	else{
		return false;
 8000a16:	2300      	movs	r3, #0
	}
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <AS7341_GetChannelData>:
/******************************************************************************
function:  Gets data for all channels
info：		
******************************************************************************/
UWORD AS7341_GetChannelData(UBYTE channel)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
  UWORD data[2];
  UWORD channelData = 0x0000;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	81fb      	strh	r3, [r7, #14]
  data[0] = AS7341_Read_Byte(AS7341_CH0_DATA_L + channel*2); 
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	3b6b      	subs	r3, #107	; 0x6b
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fe0f 	bl	800065c <AS7341_Read_Byte>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	813b      	strh	r3, [r7, #8]
  data[1] = AS7341_Read_Byte(AS7341_CH0_DATA_H + channel*2); 
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	334b      	adds	r3, #75	; 0x4b
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fe04 	bl	800065c <AS7341_Read_Byte>
 8000a54:	4603      	mov	r3, r0
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	817b      	strh	r3, [r7, #10]
  channelData = data[1];
 8000a5a:	897b      	ldrh	r3, [r7, #10]
 8000a5c:	81fb      	strh	r3, [r7, #14]
  channelData = (channelData<<8) | data[0];
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	021b      	lsls	r3, r3, #8
 8000a62:	b21a      	sxth	r2, r3
 8000a64:	893b      	ldrh	r3, [r7, #8]
 8000a66:	b21b      	sxth	r3, r3
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	b21b      	sxth	r3, r3
 8000a6c:	81fb      	strh	r3, [r7, #14]
  DEV_Delay_ms(50);
 8000a6e:	2032      	movs	r0, #50	; 0x32
 8000a70:	f7ff fd7c 	bl	800056c <DEV_Delay_ms>
  return channelData;
 8000a74:	89fb      	ldrh	r3, [r7, #14]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <AS7341_ReadSpectralDataOne>:
function:  Use SMUX to read data from the low channel
info：		
******************************************************************************/

sModeOneData_t AS7341_ReadSpectralDataOne()
{
 8000a7e:	b590      	push	{r4, r7, lr}
 8000a80:	b087      	sub	sp, #28
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
  sModeOneData_t data;
  data.channel1 = AS7341_GetChannelData(0);
 8000a86:	2000      	movs	r0, #0
 8000a88:	f7ff ffca 	bl	8000a20 <AS7341_GetChannelData>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	81bb      	strh	r3, [r7, #12]
  data.channel2 = AS7341_GetChannelData(1);
 8000a90:	2001      	movs	r0, #1
 8000a92:	f7ff ffc5 	bl	8000a20 <AS7341_GetChannelData>
 8000a96:	4603      	mov	r3, r0
 8000a98:	81fb      	strh	r3, [r7, #14]
  data.channel3 = AS7341_GetChannelData(2);
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	f7ff ffc0 	bl	8000a20 <AS7341_GetChannelData>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	823b      	strh	r3, [r7, #16]
  data.channel4 = AS7341_GetChannelData(3);
 8000aa4:	2003      	movs	r0, #3
 8000aa6:	f7ff ffbb 	bl	8000a20 <AS7341_GetChannelData>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	827b      	strh	r3, [r7, #18]
  data.CLEAR = AS7341_GetChannelData(4);
 8000aae:	2004      	movs	r0, #4
 8000ab0:	f7ff ffb6 	bl	8000a20 <AS7341_GetChannelData>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	82bb      	strh	r3, [r7, #20]
  data.NIR = AS7341_GetChannelData(5);
 8000ab8:	2005      	movs	r0, #5
 8000aba:	f7ff ffb1 	bl	8000a20 <AS7341_GetChannelData>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	82fb      	strh	r3, [r7, #22]
  return data;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	461c      	mov	r4, r3
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000acc:	6020      	str	r0, [r4, #0]
 8000ace:	6061      	str	r1, [r4, #4]
 8000ad0:	60a2      	str	r2, [r4, #8]
}
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	371c      	adds	r7, #28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd90      	pop	{r4, r7, pc}

08000ada <AS7341_ReadSpectralDataTwo>:
function:  Use SMUX to read data from the high channel
info：		
******************************************************************************/

sModeTwoData_t AS7341_ReadSpectralDataTwo()
{
 8000ada:	b590      	push	{r4, r7, lr}
 8000adc:	b087      	sub	sp, #28
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
  sModeTwoData_t data;
  data.channel5 = AS7341_GetChannelData(0);
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff ff9c 	bl	8000a20 <AS7341_GetChannelData>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	81bb      	strh	r3, [r7, #12]
  data.channel6 = AS7341_GetChannelData(1);
 8000aec:	2001      	movs	r0, #1
 8000aee:	f7ff ff97 	bl	8000a20 <AS7341_GetChannelData>
 8000af2:	4603      	mov	r3, r0
 8000af4:	81fb      	strh	r3, [r7, #14]
  data.channel7 = AS7341_GetChannelData(2);
 8000af6:	2002      	movs	r0, #2
 8000af8:	f7ff ff92 	bl	8000a20 <AS7341_GetChannelData>
 8000afc:	4603      	mov	r3, r0
 8000afe:	823b      	strh	r3, [r7, #16]
  data.channel8 = AS7341_GetChannelData(3);
 8000b00:	2003      	movs	r0, #3
 8000b02:	f7ff ff8d 	bl	8000a20 <AS7341_GetChannelData>
 8000b06:	4603      	mov	r3, r0
 8000b08:	827b      	strh	r3, [r7, #18]
  data.CLEAR = AS7341_GetChannelData(4);
 8000b0a:	2004      	movs	r0, #4
 8000b0c:	f7ff ff88 	bl	8000a20 <AS7341_GetChannelData>
 8000b10:	4603      	mov	r3, r0
 8000b12:	82bb      	strh	r3, [r7, #20]
  data.NIR = AS7341_GetChannelData(5);
 8000b14:	2005      	movs	r0, #5
 8000b16:	f7ff ff83 	bl	8000a20 <AS7341_GetChannelData>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	82fb      	strh	r3, [r7, #22]
  return data;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	461c      	mov	r4, r3
 8000b22:	f107 030c 	add.w	r3, r7, #12
 8000b26:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b28:	6020      	str	r0, [r4, #0]
 8000b2a:	6061      	str	r1, [r4, #4]
 8000b2c:	60a2      	str	r2, [r4, #8]
}
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	371c      	adds	r7, #28
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd90      	pop	{r4, r7, pc}

08000b36 <AS7341_SetGpioMode>:
/******************************************************************************
function:	Set GPIO to input or output mode
info：
******************************************************************************/
void AS7341_SetGpioMode(UBYTE mode)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b084      	sub	sp, #16
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	71fb      	strb	r3, [r7, #7]
  UBYTE data;

  data = AS7341_Read_Byte(AS7341_GPIO_2);  
 8000b40:	20be      	movs	r0, #190	; 0xbe
 8000b42:	f7ff fd8b 	bl	800065c <AS7341_Read_Byte>
 8000b46:	4603      	mov	r3, r0
 8000b48:	73fb      	strb	r3, [r7, #15]
  if(mode == INPUT){
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d103      	bne.n	8000b58 <AS7341_SetGpioMode+0x22>
     data = data | (1<<2);
 8000b50:	7bfb      	ldrb	r3, [r7, #15]
 8000b52:	f043 0304 	orr.w	r3, r3, #4
 8000b56:	73fb      	strb	r3, [r7, #15]
  }
  
  if(mode == OUTPUT){
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d103      	bne.n	8000b66 <AS7341_SetGpioMode+0x30>
     data = data & (~(1<<2));
 8000b5e:	7bfb      	ldrb	r3, [r7, #15]
 8000b60:	f023 0304 	bic.w	r3, r3, #4
 8000b64:	73fb      	strb	r3, [r7, #15]
  }
  AS7341_Write_Byte(AS7341_GPIO_2,data);
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	20be      	movs	r0, #190	; 0xbe
 8000b6c:	f7ff fd85 	bl	800067a <AS7341_Write_Byte>
}
 8000b70:	bf00      	nop
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <AS7341_ATIME_config>:
/******************************************************************************
function:	Configure the ATIME register
info：
******************************************************************************/
void AS7341_ATIME_config(UBYTE value)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	71fb      	strb	r3, [r7, #7]
  AS7341_Write_Byte(AS7341_ATIME,value);
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	4619      	mov	r1, r3
 8000b86:	2081      	movs	r0, #129	; 0x81
 8000b88:	f7ff fd77 	bl	800067a <AS7341_Write_Byte>
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <AS7341_ASTEP_config>:
/******************************************************************************
function:	Configure the ASTEP register
info：
******************************************************************************/
void AS7341_ASTEP_config(UWORD value)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	80fb      	strh	r3, [r7, #6]
  UBYTE highValue,lowValue;
  lowValue = value & 0x00ff;
 8000b9e:	88fb      	ldrh	r3, [r7, #6]
 8000ba0:	73fb      	strb	r3, [r7, #15]
  highValue = value >> 8 ;
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	0a1b      	lsrs	r3, r3, #8
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	73bb      	strb	r3, [r7, #14]
  AS7341_Write_Byte(AS7341_ASTEP_L,lowValue);
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	4619      	mov	r1, r3
 8000bae:	20ca      	movs	r0, #202	; 0xca
 8000bb0:	f7ff fd63 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(AS7341_ASTEP_H,highValue);
 8000bb4:	7bbb      	ldrb	r3, [r7, #14]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	20cb      	movs	r0, #203	; 0xcb
 8000bba:	f7ff fd5e 	bl	800067a <AS7341_Write_Byte>
}
 8000bbe:	bf00      	nop
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <AS7341_AGAIN_config>:
function:	Configure the AGAIN register
value:    0    1    2    3    4    5      6     7     8     9      10
gain:   X0.5 | X1 | X2 | X4 | X8 | X16 | X32 | X64 | X128 | X256 | X512
******************************************************************************/
void AS7341_AGAIN_config(UBYTE value)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b082      	sub	sp, #8
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	4603      	mov	r3, r0
 8000bce:	71fb      	strb	r3, [r7, #7]
  if(value > 10) value = 10;
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	2b0a      	cmp	r3, #10
 8000bd4:	d901      	bls.n	8000bda <AS7341_AGAIN_config+0x14>
 8000bd6:	230a      	movs	r3, #10
 8000bd8:	71fb      	strb	r3, [r7, #7]
  AS7341_Write_Byte(AS7341_CFG_1,value);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	4619      	mov	r1, r3
 8000bde:	20aa      	movs	r0, #170	; 0xaa
 8000be0:	f7ff fd4b 	bl	800067a <AS7341_Write_Byte>
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <AS7341_EnableLED>:
function:	enable led
info：true		: Enable
			false		: Anergy
******************************************************************************/
void AS7341_EnableLED(int flag)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  UBYTE data=0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	73fb      	strb	r3, [r7, #15]
  UBYTE data1=0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73bb      	strb	r3, [r7, #14]
  AS7341_SetBank(1);
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f000 f82b 	bl	8000c58 <AS7341_SetBank>
  data = AS7341_Read_Byte(AS7341_CONFIG);
 8000c02:	2070      	movs	r0, #112	; 0x70
 8000c04:	f7ff fd2a 	bl	800065c <AS7341_Read_Byte>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	73fb      	strb	r3, [r7, #15]
  data1 = AS7341_Read_Byte(AS7341_LED);
 8000c0c:	2074      	movs	r0, #116	; 0x74
 8000c0e:	f7ff fd25 	bl	800065c <AS7341_Read_Byte>
 8000c12:	4603      	mov	r3, r0
 8000c14:	73bb      	strb	r3, [r7, #14]
  if(flag== true)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d104      	bne.n	8000c26 <AS7341_EnableLED+0x3a>
	{
    data = data | 0x08;
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	f043 0308 	orr.w	r3, r3, #8
 8000c22:	73fb      	strb	r3, [r7, #15]
 8000c24:	e00c      	b.n	8000c40 <AS7341_EnableLED+0x54>
	} 
	else 
	{
    data = data & 0xf7;
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	f023 0308 	bic.w	r3, r3, #8
 8000c2c:	73fb      	strb	r3, [r7, #15]
    data1 = data1 & 0x7f;
 8000c2e:	7bbb      	ldrb	r3, [r7, #14]
 8000c30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c34:	73bb      	strb	r3, [r7, #14]
		AS7341_Write_Byte(AS7341_LED,data1);
 8000c36:	7bbb      	ldrb	r3, [r7, #14]
 8000c38:	4619      	mov	r1, r3
 8000c3a:	2074      	movs	r0, #116	; 0x74
 8000c3c:	f7ff fd1d 	bl	800067a <AS7341_Write_Byte>
  }
  AS7341_Write_Byte(AS7341_CONFIG,data);
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	4619      	mov	r1, r3
 8000c44:	2070      	movs	r0, #112	; 0x70
 8000c46:	f7ff fd18 	bl	800067a <AS7341_Write_Byte>
  AS7341_SetBank(0);
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f000 f804 	bl	8000c58 <AS7341_SetBank>
}
 8000c50:	bf00      	nop
 8000c52:	3710      	adds	r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <AS7341_SetBank>:
function:	set REG_BANK
info：	0: Register access to register 0x80 and above
		1: Register access to register 0x60 to 0x74
******************************************************************************/
void AS7341_SetBank(UBYTE addr)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  UBYTE data=0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	73fb      	strb	r3, [r7, #15]
  data = AS7341_Read_Byte(AS7341_CFG_0);
 8000c66:	20a9      	movs	r0, #169	; 0xa9
 8000c68:	f7ff fcf8 	bl	800065c <AS7341_Read_Byte>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	73fb      	strb	r3, [r7, #15]
  if(addr == 1){
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d103      	bne.n	8000c7e <AS7341_SetBank+0x26>
  
    data = data | (1<<4);
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	f043 0310 	orr.w	r3, r3, #16
 8000c7c:	73fb      	strb	r3, [r7, #15]
  }
  
  if(addr == 0){
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d103      	bne.n	8000c8c <AS7341_SetBank+0x34>
  
    data = data & (~(1<<4));
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
 8000c86:	f023 0310 	bic.w	r3, r3, #16
 8000c8a:	73fb      	strb	r3, [r7, #15]
  }
  AS7341_Write_Byte(AS7341_CFG_0,data);
 8000c8c:	7bfb      	ldrb	r3, [r7, #15]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	20a9      	movs	r0, #169	; 0xa9
 8000c92:	f7ff fcf2 	bl	800067a <AS7341_Write_Byte>
}
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <AS7341_ControlLed>:
info：   LED 			 :   true  : LED ON
											 false : LED OFF
         current   :  intensity control
******************************************************************************/
void AS7341_ControlLed(UBYTE LED,UBYTE current)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b084      	sub	sp, #16
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	460a      	mov	r2, r1
 8000ca8:	71fb      	strb	r3, [r7, #7]
 8000caa:	4613      	mov	r3, r2
 8000cac:	71bb      	strb	r3, [r7, #6]
  UBYTE data=0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	73fb      	strb	r3, [r7, #15]
  if(current < 1) current = 1;
 8000cb2:	79bb      	ldrb	r3, [r7, #6]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d101      	bne.n	8000cbc <AS7341_ControlLed+0x1e>
 8000cb8:	2301      	movs	r3, #1
 8000cba:	71bb      	strb	r3, [r7, #6]
    current--;
 8000cbc:	79bb      	ldrb	r3, [r7, #6]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	71bb      	strb	r3, [r7, #6]
  if(current > 19) current = 19;
 8000cc2:	79bb      	ldrb	r3, [r7, #6]
 8000cc4:	2b13      	cmp	r3, #19
 8000cc6:	d901      	bls.n	8000ccc <AS7341_ControlLed+0x2e>
 8000cc8:	2313      	movs	r3, #19
 8000cca:	71bb      	strb	r3, [r7, #6]
  AS7341_SetBank(1); 
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f7ff ffc3 	bl	8000c58 <AS7341_SetBank>
	if(LED == true)	
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d104      	bne.n	8000ce2 <AS7341_ControlLed+0x44>
		data = 0x80 | current;
 8000cd8:	79bb      	ldrb	r3, [r7, #6]
 8000cda:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cde:	73fb      	strb	r3, [r7, #15]
 8000ce0:	e001      	b.n	8000ce6 <AS7341_ControlLed+0x48>
	else	
		data = current;
 8000ce2:	79bb      	ldrb	r3, [r7, #6]
 8000ce4:	73fb      	strb	r3, [r7, #15]
  AS7341_Write_Byte(AS7341_LED,data);
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	2074      	movs	r0, #116	; 0x74
 8000cec:	f7ff fcc5 	bl	800067a <AS7341_Write_Byte>
  DEV_Delay_ms(100);
 8000cf0:	2064      	movs	r0, #100	; 0x64
 8000cf2:	f7ff fc3b 	bl	800056c <DEV_Delay_ms>
  AS7341_SetBank(0);
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f7ff ffae 	bl	8000c58 <AS7341_SetBank>
}
 8000cfc:	bf00      	nop
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <AS7341_ClearInterrupt>:
function:	clear interrupt
info：		This register is self-clearing, meaning that writing a "1" to any bit in the
	register clears that status bit. 
******************************************************************************/
void AS7341_ClearInterrupt()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	
  AS7341_Write_Byte(AS7341_STATUS_1,0xff);
 8000d08:	21ff      	movs	r1, #255	; 0xff
 8000d0a:	2093      	movs	r0, #147	; 0x93
 8000d0c:	f7ff fcb5 	bl	800067a <AS7341_Write_Byte>

}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <AS7341_EnableSpectralInterrupt>:
/******************************************************************************
function:	enable spectral interrupt
info：
******************************************************************************/
void AS7341_EnableSpectralInterrupt(int flag)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  UBYTE data;
  data = AS7341_Read_Byte(AS7341_INTENAB);
 8000d1c:	20f9      	movs	r0, #249	; 0xf9
 8000d1e:	f7ff fc9d 	bl	800065c <AS7341_Read_Byte>
 8000d22:	4603      	mov	r3, r0
 8000d24:	73fb      	strb	r3, [r7, #15]
  if(flag == true)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d109      	bne.n	8000d40 <AS7341_EnableSpectralInterrupt+0x2c>
  {
    data = data | (1<<3);
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	f043 0308 	orr.w	r3, r3, #8
 8000d32:	73fb      	strb	r3, [r7, #15]
    AS7341_Write_Byte(AS7341_INTENAB,data);
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	4619      	mov	r1, r3
 8000d38:	20f9      	movs	r0, #249	; 0xf9
 8000d3a:	f7ff fc9e 	bl	800067a <AS7341_Write_Byte>
  else{
    data = data & (~(1<<3));
    AS7341_Write_Byte(AS7341_INTENAB,data);
  }
  
}
 8000d3e:	e008      	b.n	8000d52 <AS7341_EnableSpectralInterrupt+0x3e>
    data = data & (~(1<<3));
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
 8000d42:	f023 0308 	bic.w	r3, r3, #8
 8000d46:	73fb      	strb	r3, [r7, #15]
    AS7341_Write_Byte(AS7341_INTENAB,data);
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	20f9      	movs	r0, #249	; 0xf9
 8000d4e:	f7ff fc94 	bl	800067a <AS7341_Write_Byte>
}
 8000d52:	bf00      	nop
 8000d54:	3710      	adds	r7, #16
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08a      	sub	sp, #40	; 0x28
 8000d60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
 8000d70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d72:	4b36      	ldr	r3, [pc, #216]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	4a35      	ldr	r2, [pc, #212]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000d78:	f043 0304 	orr.w	r3, r3, #4
 8000d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d7e:	4b33      	ldr	r3, [pc, #204]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	f003 0304 	and.w	r3, r3, #4
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d8a:	4b30      	ldr	r3, [pc, #192]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8e:	4a2f      	ldr	r2, [pc, #188]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d96:	4b2d      	ldr	r3, [pc, #180]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da2:	4b2a      	ldr	r3, [pc, #168]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da6:	4a29      	ldr	r2, [pc, #164]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000da8:	f043 0301 	orr.w	r3, r3, #1
 8000dac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dae:	4b27      	ldr	r3, [pc, #156]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db2:	f003 0301 	and.w	r3, r3, #1
 8000db6:	60bb      	str	r3, [r7, #8]
 8000db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dba:	4b24      	ldr	r3, [pc, #144]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbe:	4a23      	ldr	r2, [pc, #140]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000dc0:	f043 0302 	orr.w	r3, r3, #2
 8000dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dc6:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <MX_GPIO_Init+0xf0>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dca:	f003 0302 	and.w	r3, r3, #2
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_Pin, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2160      	movs	r1, #96	; 0x60
 8000dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dda:	f000 ff73 	bl	8001cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000de4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000de8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 0314 	add.w	r3, r7, #20
 8000df2:	4619      	mov	r1, r3
 8000df4:	4816      	ldr	r0, [pc, #88]	; (8000e50 <MX_GPIO_Init+0xf4>)
 8000df6:	f000 fdbb 	bl	8001970 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_Pin;
 8000dfa:	2360      	movs	r3, #96	; 0x60
 8000dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e14:	f000 fdac 	bl	8001970 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_Pin;
 8000e18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4808      	ldr	r0, [pc, #32]	; (8000e50 <MX_GPIO_Init+0xf4>)
 8000e2e:	f000 fd9f 	bl	8001970 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	2028      	movs	r0, #40	; 0x28
 8000e38:	f000 fd63 	bl	8001902 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e3c:	2028      	movs	r0, #40	; 0x28
 8000e3e:	f000 fd7c 	bl	800193a <HAL_NVIC_EnableIRQ>

}
 8000e42:	bf00      	nop
 8000e44:	3728      	adds	r7, #40	; 0x28
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	48000800 	.word	0x48000800

08000e54 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000e58:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e5a:	4a1c      	ldr	r2, [pc, #112]	; (8000ecc <MX_I2C3_Init+0x78>)
 8000e5c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e60:	4a1b      	ldr	r2, [pc, #108]	; (8000ed0 <MX_I2C3_Init+0x7c>)
 8000e62:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000e64:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e6a:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e70:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000e76:	4b14      	ldr	r3, [pc, #80]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e82:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e88:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e8e:	480e      	ldr	r0, [pc, #56]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000e90:	f000 ff6d 	bl	8001d6e <HAL_I2C_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000e9a:	f000 f97b 	bl	8001194 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4809      	ldr	r0, [pc, #36]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000ea2:	f001 fce5 	bl	8002870 <HAL_I2CEx_ConfigAnalogFilter>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000eac:	f000 f972 	bl	8001194 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <MX_I2C3_Init+0x74>)
 8000eb4:	f001 fd27 	bl	8002906 <HAL_I2CEx_ConfigDigitalFilter>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000ebe:	f000 f969 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000088 	.word	0x20000088
 8000ecc:	40005c00 	.word	0x40005c00
 8000ed0:	10909cec 	.word	0x10909cec

08000ed4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b0ac      	sub	sp, #176	; 0xb0
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	2288      	movs	r2, #136	; 0x88
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f004 fab9 	bl	800546c <memset>
  if(i2cHandle->Instance==I2C3)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <HAL_I2C_MspInit+0xb0>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d13b      	bne.n	8000f7c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000f04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f08:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	4618      	mov	r0, r3
 8000f14:	f002 fba8 	bl	8003668 <HAL_RCCEx_PeriphCLKConfig>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000f1e:	f000 f939 	bl	8001194 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f22:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_I2C_MspInit+0xb4>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f26:	4a18      	ldr	r2, [pc, #96]	; (8000f88 <HAL_I2C_MspInit+0xb4>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2e:	4b16      	ldr	r3, [pc, #88]	; (8000f88 <HAL_I2C_MspInit+0xb4>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f40:	2312      	movs	r3, #18
 8000f42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000f52:	2304      	movs	r3, #4
 8000f54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f58:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480b      	ldr	r0, [pc, #44]	; (8000f8c <HAL_I2C_MspInit+0xb8>)
 8000f60:	f000 fd06 	bl	8001970 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <HAL_I2C_MspInit+0xb4>)
 8000f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f68:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <HAL_I2C_MspInit+0xb4>)
 8000f6a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f6e:	6593      	str	r3, [r2, #88]	; 0x58
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <HAL_I2C_MspInit+0xb4>)
 8000f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	37b0      	adds	r7, #176	; 0xb0
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40005c00 	.word	0x40005c00
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	48000800 	.word	0x48000800

08000f90 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f98:	1d39      	adds	r1, r7, #4
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4803      	ldr	r0, [pc, #12]	; (8000fb0 <__io_putchar+0x20>)
 8000fa2:	f003 fb15 	bl	80045d0 <HAL_UART_Transmit>
  return ch;
 8000fa6:	687b      	ldr	r3, [r7, #4]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000138 	.word	0x20000138

08000fb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fb8:	b08e      	sub	sp, #56	; 0x38
 8000fba:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbc:	f000 fb26 	bl	800160c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc0:	f000 f87e 	bl	80010c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc4:	f7ff feca 	bl	8000d5c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fc8:	f000 fa6a 	bl	80014a0 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000fcc:	f000 fa1a 	bl	8001404 <MX_TIM16_Init>
  MX_I2C3_Init();
 8000fd0:	f7ff ff40 	bl	8000e54 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

//  printf("AS7341 Spectral Sensor Code...\r\n");
  DEV_ModuleInit();
 8000fd4:	f7ff fb38 	bl	8000648 <DEV_ModuleInit>

  AS7341_Init(eSyns);
 8000fd8:	2001      	movs	r0, #1
 8000fda:	f7ff fb61 	bl	80006a0 <AS7341_Init>
  AS7341_EnableSpectralInterrupt(true);
 8000fde:	2001      	movs	r0, #1
 8000fe0:	f7ff fe98 	bl	8000d14 <AS7341_EnableSpectralInterrupt>
//  AS7341_EnableSleepAfterInterrupt(false);
  AS7341_ATIME_config(29);
 8000fe4:	201d      	movs	r0, #29
 8000fe6:	f7ff fdc7 	bl	8000b78 <AS7341_ATIME_config>
  AS7341_ASTEP_config(599);
 8000fea:	f240 2057 	movw	r0, #599	; 0x257
 8000fee:	f7ff fdd1 	bl	8000b94 <AS7341_ASTEP_config>
  // gives t_int = (ATIME + 1)*(ASTEP + 1)*278e-6 = 50ms
  // ADC_fullscale = (ATIME + 1)*(ASTEP + 1)
  AS7341_AGAIN_config(6);
 8000ff2:	2006      	movs	r0, #6
 8000ff4:	f7ff fde7 	bl	8000bc6 <AS7341_AGAIN_config>
  AS7341_EnableLED(false);// LED Enable
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f7ff fdf7 	bl	8000bec <AS7341_EnableLED>

  // Start timer
  HAL_TIM_Base_Start_IT(&htim16);
 8000ffe:	482a      	ldr	r0, [pc, #168]	; (80010a8 <main+0xf4>)
 8001000:	f003 f846 	bl	8004090 <HAL_TIM_Base_Start_IT>

  start_meas = HAL_GetTick();
 8001004:	f000 fb72 	bl	80016ec <HAL_GetTick>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	4b27      	ldr	r3, [pc, #156]	; (80010ac <main+0xf8>)
 800100e:	601a      	str	r2, [r3, #0]
//  snprintf(buf, sizeof(buf), "C:\\Users\\sarah\\Documents\\1. UNIVERSITY\\University\\EEE4022S\\PAR-Measurement\\Testing\\%d.txt", start_meas);
//  FILE *f = fopen(buf, "w");

//  fptr = fopen("C:\\Users\\sarah\\Documents\\1. UNIVERSITY\\University\\EEE4022S\\PAR-Measurement\\Testing\\newprogram.txt","w");

  printf("Time,Channel1,Channel2,Channel3,Channel4,Channel5,Channel6,Channel7,Channel8,Clear,NIR\r\n");
 8001010:	4827      	ldr	r0, [pc, #156]	; (80010b0 <main+0xfc>)
 8001012:	f004 f94b 	bl	80052ac <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	AS7341_ControlLed(true,10);//Turn on or off the LED and set the brightness of the LED
 8001016:	210a      	movs	r1, #10
 8001018:	2001      	movs	r0, #1
 800101a:	f7ff fe40 	bl	8000c9e <AS7341_ControlLed>
	sModeOneData_t data1;
	sModeTwoData_t data2;

//	AS7341_ClearStatus();
	AS7341_ClearInterrupt();//Interrupt must be cleared
 800101e:	f7ff fe71 	bl	8000d04 <AS7341_ClearInterrupt>
//	printf("SAI: %x\r\nclear status bit: %x\r\nSAI_Active: %x\r\n", SAI, Clear_status_bit, SAI_Active);

//	printf("--------------------------\r\n");

//	printf("Waiting for the GPIO signal...\r\n");
	start_meas = HAL_GetTick();
 8001022:	f000 fb63 	bl	80016ec <HAL_GetTick>
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	4b20      	ldr	r3, [pc, #128]	; (80010ac <main+0xf8>)
 800102c:	601a      	str	r2, [r3, #0]
	AS7341_startMeasure(eF1F4ClearNIR);
 800102e:	2000      	movs	r0, #0
 8001030:	f7ff fc90 	bl	8000954 <AS7341_startMeasure>
	AS7341_startMeasure(eF5F8ClearNIR);
 8001034:	2001      	movs	r0, #1
 8001036:	f7ff fc8d 	bl	8000954 <AS7341_startMeasure>

	while(!AS7341_MeasureComplete());
 800103a:	bf00      	nop
 800103c:	f7ff fcdc 	bl	80009f8 <AS7341_MeasureComplete>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0fa      	beq.n	800103c <main+0x88>
	end_meas = HAL_GetTick();
 8001046:	f000 fb51 	bl	80016ec <HAL_GetTick>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	4b19      	ldr	r3, [pc, #100]	; (80010b4 <main+0x100>)
 8001050:	601a      	str	r2, [r3, #0]
	tot_meas = end_meas- start_meas;
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <main+0x100>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <main+0xf8>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	4a16      	ldr	r2, [pc, #88]	; (80010b8 <main+0x104>)
 800105e:	6013      	str	r3, [r2, #0]
//	printf("Total measurement time: %d\r\n", tot_meas);

//	AS7341_startMeasure(eF1F4ClearNIR);
	data1 = AS7341_ReadSpectralDataOne();
 8001060:	f107 030c 	add.w	r3, r7, #12
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fd0a 	bl	8000a7e <AS7341_ReadSpectralDataOne>
//	printf("%d\r\n",data1.channel4);
//	printf(data1, data2);

//	AS7341_ClearInterrupt();//Interrupt must be cleared

	data2 =AS7341_ReadSpectralDataTwo();
 800106a:	463b      	mov	r3, r7
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fd34 	bl	8000ada <AS7341_ReadSpectralDataTwo>
//	printf("Clear:\r\n");
//	printf("%d\r\n",data2.CLEAR);
//	printf("NIR:\r\n");
//	printf("%d\r\n",data2.NIR);

	printf("%d,%d,%d,%d,%d,%d,%d,%d,%d,%d \r\n", data1.channel1, data1.channel2, data1.channel3, data1.channel4, data2.channel5, data2.channel6, data2.channel7, data2.channel8, data2.CLEAR, data2.NIR);
 8001072:	89bb      	ldrh	r3, [r7, #12]
 8001074:	469c      	mov	ip, r3
 8001076:	89fb      	ldrh	r3, [r7, #14]
 8001078:	469e      	mov	lr, r3
 800107a:	8a3b      	ldrh	r3, [r7, #16]
 800107c:	4698      	mov	r8, r3
 800107e:	8a7b      	ldrh	r3, [r7, #18]
 8001080:	883a      	ldrh	r2, [r7, #0]
 8001082:	8879      	ldrh	r1, [r7, #2]
 8001084:	88b8      	ldrh	r0, [r7, #4]
 8001086:	88fc      	ldrh	r4, [r7, #6]
 8001088:	893d      	ldrh	r5, [r7, #8]
 800108a:	897e      	ldrh	r6, [r7, #10]
 800108c:	9606      	str	r6, [sp, #24]
 800108e:	9505      	str	r5, [sp, #20]
 8001090:	9404      	str	r4, [sp, #16]
 8001092:	9003      	str	r0, [sp, #12]
 8001094:	9102      	str	r1, [sp, #8]
 8001096:	9201      	str	r2, [sp, #4]
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	4643      	mov	r3, r8
 800109c:	4672      	mov	r2, lr
 800109e:	4661      	mov	r1, ip
 80010a0:	4806      	ldr	r0, [pc, #24]	; (80010bc <main+0x108>)
 80010a2:	f004 f89d 	bl	80051e0 <iprintf>
  {
 80010a6:	e7b6      	b.n	8001016 <main+0x62>
 80010a8:	200000ec 	.word	0x200000ec
 80010ac:	200000dc 	.word	0x200000dc
 80010b0:	08005ffc 	.word	0x08005ffc
 80010b4:	200000e0 	.word	0x200000e0
 80010b8:	200000e4 	.word	0x200000e4
 80010bc:	08006054 	.word	0x08006054

080010c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b096      	sub	sp, #88	; 0x58
 80010c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	2244      	movs	r2, #68	; 0x44
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f004 f9cc 	bl	800546c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d4:	463b      	mov	r3, r7
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010e6:	f001 fc69 	bl	80029bc <HAL_PWREx_ControlVoltageScaling>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010f0:	f000 f850 	bl	8001194 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f4:	2302      	movs	r3, #2
 80010f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010fe:	2310      	movs	r3, #16
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001102:	2302      	movs	r3, #2
 8001104:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001106:	2302      	movs	r3, #2
 8001108:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800110a:	2301      	movs	r3, #1
 800110c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800110e:	230a      	movs	r3, #10
 8001110:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001112:	2307      	movs	r3, #7
 8001114:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001116:	2302      	movs	r3, #2
 8001118:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800111a:	2302      	movs	r3, #2
 800111c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4618      	mov	r0, r3
 8001124:	f001 fca0 	bl	8002a68 <HAL_RCC_OscConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800112e:	f000 f831 	bl	8001194 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	230f      	movs	r3, #15
 8001134:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001136:	2303      	movs	r3, #3
 8001138:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001146:	463b      	mov	r3, r7
 8001148:	2104      	movs	r1, #4
 800114a:	4618      	mov	r0, r3
 800114c:	f002 f868 	bl	8003220 <HAL_RCC_ClockConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001156:	f000 f81d 	bl	8001194 <Error_Handler>
  }
}
 800115a:	bf00      	nop
 800115c:	3758      	adds	r7, #88	; 0x58
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <HAL_TIM_PeriodElapsedCallback>:
}


// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim16 )
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a08      	ldr	r2, [pc, #32]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d109      	bne.n	8001188 <HAL_TIM_PeriodElapsedCallback+0x24>
//	  Clear_status_bit = I2C_Read_Byte(0xFA);
//	  SAI_Active = I2C_Read_Byte(0xA7);
//
//	  printf("SAI: %x\r\nclear status bit: %x\r\nSAI_Active: %x\r\n", SAI, Clear_status_bit, SAI_Active);

	  HAL_GPIO_TogglePin(GPIOA, GPIO_Pin);
 8001174:	2140      	movs	r1, #64	; 0x40
 8001176:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117a:	f000 fdbb 	bl	8001cf4 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 800117e:	2120      	movs	r1, #32
 8001180:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001184:	f000 fdb6 	bl	8001cf4 <HAL_GPIO_TogglePin>
  }
}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200000ec 	.word	0x200000ec

08001194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001198:	b672      	cpsid	i
}
 800119a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800119c:	e7fe      	b.n	800119c <Error_Handler+0x8>
	...

080011a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a6:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <HAL_MspInit+0x44>)
 80011a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011aa:	4a0e      	ldr	r2, [pc, #56]	; (80011e4 <HAL_MspInit+0x44>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6613      	str	r3, [r2, #96]	; 0x60
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <HAL_MspInit+0x44>)
 80011b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <HAL_MspInit+0x44>)
 80011c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c2:	4a08      	ldr	r2, [pc, #32]	; (80011e4 <HAL_MspInit+0x44>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c8:	6593      	str	r3, [r2, #88]	; 0x58
 80011ca:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <HAL_MspInit+0x44>)
 80011cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000

080011e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <NMI_Handler+0x4>

080011ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f2:	e7fe      	b.n	80011f2 <HardFault_Handler+0x4>

080011f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <MemManage_Handler+0x4>

080011fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fe:	e7fe      	b.n	80011fe <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	e7fe      	b.n	8001204 <UsageFault_Handler+0x4>

08001206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001222:	b480      	push	{r7}
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001226:	bf00      	nop
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001234:	f000 fa46 	bl	80016c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}

0800123c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001240:	4802      	ldr	r0, [pc, #8]	; (800124c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001242:	f002 ff95 	bl	8004170 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200000ec 	.word	0x200000ec

08001250 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  uint8_t start = HAL_GetTick();
 8001256:	f000 fa49 	bl	80016ec <HAL_GetTick>
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
  while((start+20)>HAL_GetTick());
 800125e:	bf00      	nop
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	3314      	adds	r3, #20
 8001264:	461c      	mov	r4, r3
 8001266:	f000 fa41 	bl	80016ec <HAL_GetTick>
 800126a:	4603      	mov	r3, r0
 800126c:	429c      	cmp	r4, r3
 800126e:	d8f7      	bhi.n	8001260 <EXTI15_10_IRQHandler+0x10>

  if(B1_Pin){
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8001270:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001274:	4807      	ldr	r0, [pc, #28]	; (8001294 <EXTI15_10_IRQHandler+0x44>)
 8001276:	f000 fd3d 	bl	8001cf4 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800127a:	2120      	movs	r1, #32
 800127c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001280:	f000 fd38 	bl	8001cf4 <HAL_GPIO_TogglePin>
  }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001284:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001288:	f000 fd4e 	bl	8001d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	bd90      	pop	{r4, r7, pc}
 8001294:	48000800 	.word	0x48000800

08001298 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	e00a      	b.n	80012c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012aa:	f3af 8000 	nop.w
 80012ae:	4601      	mov	r1, r0
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	60ba      	str	r2, [r7, #8]
 80012b6:	b2ca      	uxtb	r2, r1
 80012b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	3301      	adds	r3, #1
 80012be:	617b      	str	r3, [r7, #20]
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	dbf0      	blt.n	80012aa <_read+0x12>
  }

  return len;
 80012c8:	687b      	ldr	r3, [r7, #4]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b086      	sub	sp, #24
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	60f8      	str	r0, [r7, #12]
 80012da:	60b9      	str	r1, [r7, #8]
 80012dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
 80012e2:	e009      	b.n	80012f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	1c5a      	adds	r2, r3, #1
 80012e8:	60ba      	str	r2, [r7, #8]
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fe4f 	bl	8000f90 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbf1      	blt.n	80012e4 <_write+0x12>
  }
  return len;
 8001300:	687b      	ldr	r3, [r7, #4]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <_close>:

int _close(int file)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001316:	4618      	mov	r0, r3
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001322:	b480      	push	{r7}
 8001324:	b083      	sub	sp, #12
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001332:	605a      	str	r2, [r3, #4]
  return 0;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <_isatty>:

int _isatty(int file)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800134a:	2301      	movs	r3, #1
}
 800134c:	4618      	mov	r0, r3
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	60f8      	str	r0, [r7, #12]
 8001360:	60b9      	str	r1, [r7, #8]
 8001362:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001364:	2300      	movs	r3, #0
}
 8001366:	4618      	mov	r0, r3
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
	...

08001374 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800137c:	4a14      	ldr	r2, [pc, #80]	; (80013d0 <_sbrk+0x5c>)
 800137e:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <_sbrk+0x60>)
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001388:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <_sbrk+0x64>)
 8001392:	4a12      	ldr	r2, [pc, #72]	; (80013dc <_sbrk+0x68>)
 8001394:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d207      	bcs.n	80013b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a4:	f004 f8b0 	bl	8005508 <__errno>
 80013a8:	4603      	mov	r3, r0
 80013aa:	220c      	movs	r2, #12
 80013ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
 80013b2:	e009      	b.n	80013c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <_sbrk+0x64>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ba:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a05      	ldr	r2, [pc, #20]	; (80013d8 <_sbrk+0x64>)
 80013c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013c6:	68fb      	ldr	r3, [r7, #12]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20018000 	.word	0x20018000
 80013d4:	00000400 	.word	0x00000400
 80013d8:	200000e8 	.word	0x200000e8
 80013dc:	20000310 	.word	0x20000310

080013e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <SystemInit+0x20>)
 80013e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013ea:	4a05      	ldr	r2, [pc, #20]	; (8001400 <SystemInit+0x20>)
 80013ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001408:	4b10      	ldr	r3, [pc, #64]	; (800144c <MX_TIM16_Init+0x48>)
 800140a:	4a11      	ldr	r2, [pc, #68]	; (8001450 <MX_TIM16_Init+0x4c>)
 800140c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 40000-1;
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <MX_TIM16_Init+0x48>)
 8001410:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001414:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001416:	4b0d      	ldr	r3, [pc, #52]	; (800144c <MX_TIM16_Init+0x48>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000-1;
 800141c:	4b0b      	ldr	r3, [pc, #44]	; (800144c <MX_TIM16_Init+0x48>)
 800141e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001422:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001424:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_TIM16_Init+0x48>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <MX_TIM16_Init+0x48>)
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_TIM16_Init+0x48>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <MX_TIM16_Init+0x48>)
 8001438:	f002 fdd2 	bl	8003fe0 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8001442:	f7ff fea7 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200000ec 	.word	0x200000ec
 8001450:	40014400 	.word	0x40014400

08001454 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a0d      	ldr	r2, [pc, #52]	; (8001498 <HAL_TIM_Base_MspInit+0x44>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d113      	bne.n	800148e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001466:	4b0d      	ldr	r3, [pc, #52]	; (800149c <HAL_TIM_Base_MspInit+0x48>)
 8001468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800146a:	4a0c      	ldr	r2, [pc, #48]	; (800149c <HAL_TIM_Base_MspInit+0x48>)
 800146c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001470:	6613      	str	r3, [r2, #96]	; 0x60
 8001472:	4b0a      	ldr	r3, [pc, #40]	; (800149c <HAL_TIM_Base_MspInit+0x48>)
 8001474:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]

    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2100      	movs	r1, #0
 8001482:	2019      	movs	r0, #25
 8001484:	f000 fa3d 	bl	8001902 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001488:	2019      	movs	r0, #25
 800148a:	f000 fa56 	bl	800193a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40014400 	.word	0x40014400
 800149c:	40021000 	.word	0x40021000

080014a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014a4:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014a6:	4a15      	ldr	r2, [pc, #84]	; (80014fc <MX_USART2_UART_Init+0x5c>)
 80014a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014aa:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014d8:	2200      	movs	r2, #0
 80014da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	; (80014f8 <MX_USART2_UART_Init+0x58>)
 80014e4:	f003 f826 	bl	8004534 <HAL_UART_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014ee:	f7ff fe51 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000138 	.word	0x20000138
 80014fc:	40004400 	.word	0x40004400

08001500 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b0ac      	sub	sp, #176	; 0xb0
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001508:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	2288      	movs	r2, #136	; 0x88
 800151e:	2100      	movs	r1, #0
 8001520:	4618      	mov	r0, r3
 8001522:	f003 ffa3 	bl	800546c <memset>
  if(uartHandle->Instance==USART2)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a21      	ldr	r2, [pc, #132]	; (80015b0 <HAL_UART_MspInit+0xb0>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d13b      	bne.n	80015a8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001530:	2302      	movs	r3, #2
 8001532:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001534:	2304      	movs	r3, #4
 8001536:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4618      	mov	r0, r3
 800153e:	f002 f893 	bl	8003668 <HAL_RCCEx_PeriphCLKConfig>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001548:	f7ff fe24 	bl	8001194 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800154c:	4b19      	ldr	r3, [pc, #100]	; (80015b4 <HAL_UART_MspInit+0xb4>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001550:	4a18      	ldr	r2, [pc, #96]	; (80015b4 <HAL_UART_MspInit+0xb4>)
 8001552:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001556:	6593      	str	r3, [r2, #88]	; 0x58
 8001558:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <HAL_UART_MspInit+0xb4>)
 800155a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001560:	613b      	str	r3, [r7, #16]
 8001562:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001564:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <HAL_UART_MspInit+0xb4>)
 8001566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001568:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <HAL_UART_MspInit+0xb4>)
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001570:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <HAL_UART_MspInit+0xb4>)
 8001572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800157c:	230c      	movs	r3, #12
 800157e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158e:	2303      	movs	r3, #3
 8001590:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001594:	2307      	movs	r3, #7
 8001596:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800159e:	4619      	mov	r1, r3
 80015a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a4:	f000 f9e4 	bl	8001970 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015a8:	bf00      	nop
 80015aa:	37b0      	adds	r7, #176	; 0xb0
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40004400 	.word	0x40004400
 80015b4:	40021000 	.word	0x40021000

080015b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015bc:	f7ff ff10 	bl	80013e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80015c2:	490d      	ldr	r1, [pc, #52]	; (80015f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015c4:	4a0d      	ldr	r2, [pc, #52]	; (80015fc <LoopForever+0xe>)
  movs r3, #0
 80015c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c8:	e002      	b.n	80015d0 <LoopCopyDataInit>

080015ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ce:	3304      	adds	r3, #4

080015d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d4:	d3f9      	bcc.n	80015ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d6:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015d8:	4c0a      	ldr	r4, [pc, #40]	; (8001604 <LoopForever+0x16>)
  movs r3, #0
 80015da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015dc:	e001      	b.n	80015e2 <LoopFillZerobss>

080015de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e0:	3204      	adds	r2, #4

080015e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e4:	d3fb      	bcc.n	80015de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015e6:	f003 ff95 	bl	8005514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015ea:	f7ff fce3 	bl	8000fb4 <main>

080015ee <LoopForever>:

LoopForever:
    b LoopForever
 80015ee:	e7fe      	b.n	80015ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80015fc:	08006104 	.word	0x08006104
  ldr r2, =_sbss
 8001600:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001604:	20000310 	.word	0x20000310

08001608 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001608:	e7fe      	b.n	8001608 <ADC1_2_IRQHandler>
	...

0800160c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001612:	2300      	movs	r3, #0
 8001614:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001616:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <HAL_Init+0x3c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a0b      	ldr	r2, [pc, #44]	; (8001648 <HAL_Init+0x3c>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001620:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001622:	2003      	movs	r0, #3
 8001624:	f000 f962 	bl	80018ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001628:	2000      	movs	r0, #0
 800162a:	f000 f80f 	bl	800164c <HAL_InitTick>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	71fb      	strb	r3, [r7, #7]
 8001638:	e001      	b.n	800163e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800163a:	f7ff fdb1 	bl	80011a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800163e:	79fb      	ldrb	r3, [r7, #7]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40022000 	.word	0x40022000

0800164c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001654:	2300      	movs	r3, #0
 8001656:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <HAL_InitTick+0x6c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d023      	beq.n	80016a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001660:	4b16      	ldr	r3, [pc, #88]	; (80016bc <HAL_InitTick+0x70>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <HAL_InitTick+0x6c>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	4619      	mov	r1, r3
 800166a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800166e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f96d 	bl	8001956 <HAL_SYSTICK_Config>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10f      	bne.n	80016a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b0f      	cmp	r3, #15
 8001686:	d809      	bhi.n	800169c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001688:	2200      	movs	r2, #0
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	f000 f937 	bl	8001902 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001694:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <HAL_InitTick+0x74>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	e007      	b.n	80016ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	73fb      	strb	r3, [r7, #15]
 80016a0:	e004      	b.n	80016ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	73fb      	strb	r3, [r7, #15]
 80016a6:	e001      	b.n	80016ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000008 	.word	0x20000008
 80016bc:	20000000 	.word	0x20000000
 80016c0:	20000004 	.word	0x20000004

080016c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016c8:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <HAL_IncTick+0x20>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	461a      	mov	r2, r3
 80016ce:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <HAL_IncTick+0x24>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4413      	add	r3, r2
 80016d4:	4a04      	ldr	r2, [pc, #16]	; (80016e8 <HAL_IncTick+0x24>)
 80016d6:	6013      	str	r3, [r2, #0]
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000008 	.word	0x20000008
 80016e8:	200001c0 	.word	0x200001c0

080016ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return uwTick;
 80016f0:	4b03      	ldr	r3, [pc, #12]	; (8001700 <HAL_GetTick+0x14>)
 80016f2:	681b      	ldr	r3, [r3, #0]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	200001c0 	.word	0x200001c0

08001704 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800170c:	f7ff ffee 	bl	80016ec <HAL_GetTick>
 8001710:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800171c:	d005      	beq.n	800172a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800171e:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <HAL_Delay+0x44>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	461a      	mov	r2, r3
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4413      	add	r3, r2
 8001728:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800172a:	bf00      	nop
 800172c:	f7ff ffde 	bl	80016ec <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	429a      	cmp	r2, r3
 800173a:	d8f7      	bhi.n	800172c <HAL_Delay+0x28>
  {
  }
}
 800173c:	bf00      	nop
 800173e:	bf00      	nop
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000008 	.word	0x20000008

0800174c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <__NVIC_SetPriorityGrouping+0x44>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001768:	4013      	ands	r3, r2
 800176a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001774:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800177c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800177e:	4a04      	ldr	r2, [pc, #16]	; (8001790 <__NVIC_SetPriorityGrouping+0x44>)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	60d3      	str	r3, [r2, #12]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001798:	4b04      	ldr	r3, [pc, #16]	; (80017ac <__NVIC_GetPriorityGrouping+0x18>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	0a1b      	lsrs	r3, r3, #8
 800179e:	f003 0307 	and.w	r3, r3, #7
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	db0b      	blt.n	80017da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	f003 021f 	and.w	r2, r3, #31
 80017c8:	4907      	ldr	r1, [pc, #28]	; (80017e8 <__NVIC_EnableIRQ+0x38>)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	095b      	lsrs	r3, r3, #5
 80017d0:	2001      	movs	r0, #1
 80017d2:	fa00 f202 	lsl.w	r2, r0, r2
 80017d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	e000e100 	.word	0xe000e100

080017ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	6039      	str	r1, [r7, #0]
 80017f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	db0a      	blt.n	8001816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	b2da      	uxtb	r2, r3
 8001804:	490c      	ldr	r1, [pc, #48]	; (8001838 <__NVIC_SetPriority+0x4c>)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	0112      	lsls	r2, r2, #4
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	440b      	add	r3, r1
 8001810:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001814:	e00a      	b.n	800182c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4908      	ldr	r1, [pc, #32]	; (800183c <__NVIC_SetPriority+0x50>)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	f003 030f 	and.w	r3, r3, #15
 8001822:	3b04      	subs	r3, #4
 8001824:	0112      	lsls	r2, r2, #4
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	440b      	add	r3, r1
 800182a:	761a      	strb	r2, [r3, #24]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000e100 	.word	0xe000e100
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001840:	b480      	push	{r7}
 8001842:	b089      	sub	sp, #36	; 0x24
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f1c3 0307 	rsb	r3, r3, #7
 800185a:	2b04      	cmp	r3, #4
 800185c:	bf28      	it	cs
 800185e:	2304      	movcs	r3, #4
 8001860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3304      	adds	r3, #4
 8001866:	2b06      	cmp	r3, #6
 8001868:	d902      	bls.n	8001870 <NVIC_EncodePriority+0x30>
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3b03      	subs	r3, #3
 800186e:	e000      	b.n	8001872 <NVIC_EncodePriority+0x32>
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	f04f 32ff 	mov.w	r2, #4294967295
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43da      	mvns	r2, r3
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	401a      	ands	r2, r3
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001888:	f04f 31ff 	mov.w	r1, #4294967295
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	fa01 f303 	lsl.w	r3, r1, r3
 8001892:	43d9      	mvns	r1, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	4313      	orrs	r3, r2
         );
}
 800189a:	4618      	mov	r0, r3
 800189c:	3724      	adds	r7, #36	; 0x24
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
	...

080018a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018b8:	d301      	bcc.n	80018be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ba:	2301      	movs	r3, #1
 80018bc:	e00f      	b.n	80018de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018be:	4a0a      	ldr	r2, [pc, #40]	; (80018e8 <SysTick_Config+0x40>)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3b01      	subs	r3, #1
 80018c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018c6:	210f      	movs	r1, #15
 80018c8:	f04f 30ff 	mov.w	r0, #4294967295
 80018cc:	f7ff ff8e 	bl	80017ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <SysTick_Config+0x40>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018d6:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <SysTick_Config+0x40>)
 80018d8:	2207      	movs	r2, #7
 80018da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	e000e010 	.word	0xe000e010

080018ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff ff29 	bl	800174c <__NVIC_SetPriorityGrouping>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b086      	sub	sp, #24
 8001906:	af00      	add	r7, sp, #0
 8001908:	4603      	mov	r3, r0
 800190a:	60b9      	str	r1, [r7, #8]
 800190c:	607a      	str	r2, [r7, #4]
 800190e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001914:	f7ff ff3e 	bl	8001794 <__NVIC_GetPriorityGrouping>
 8001918:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	68b9      	ldr	r1, [r7, #8]
 800191e:	6978      	ldr	r0, [r7, #20]
 8001920:	f7ff ff8e 	bl	8001840 <NVIC_EncodePriority>
 8001924:	4602      	mov	r2, r0
 8001926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800192a:	4611      	mov	r1, r2
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff ff5d 	bl	80017ec <__NVIC_SetPriority>
}
 8001932:	bf00      	nop
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff31 	bl	80017b0 <__NVIC_EnableIRQ>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff ffa2 	bl	80018a8 <SysTick_Config>
 8001964:	4603      	mov	r3, r0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197e:	e17f      	b.n	8001c80 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2101      	movs	r1, #1
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	fa01 f303 	lsl.w	r3, r1, r3
 800198c:	4013      	ands	r3, r2
 800198e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 8171 	beq.w	8001c7a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d005      	beq.n	80019b0 <HAL_GPIO_Init+0x40>
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d130      	bne.n	8001a12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68da      	ldr	r2, [r3, #12]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019e6:	2201      	movs	r2, #1
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	f003 0201 	and.w	r2, r3, #1
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	2b03      	cmp	r3, #3
 8001a1c:	d118      	bne.n	8001a50 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001a24:	2201      	movs	r2, #1
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	08db      	lsrs	r3, r3, #3
 8001a3a:	f003 0201 	and.w	r2, r3, #1
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	2b03      	cmp	r3, #3
 8001a5a:	d017      	beq.n	8001a8c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	2203      	movs	r2, #3
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d123      	bne.n	8001ae0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	08da      	lsrs	r2, r3, #3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3208      	adds	r2, #8
 8001aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	220f      	movs	r2, #15
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	691a      	ldr	r2, [r3, #16]
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	08da      	lsrs	r2, r3, #3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3208      	adds	r2, #8
 8001ada:	6939      	ldr	r1, [r7, #16]
 8001adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	2203      	movs	r2, #3
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0203 	and.w	r2, r3, #3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	f000 80ac 	beq.w	8001c7a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b22:	4b5f      	ldr	r3, [pc, #380]	; (8001ca0 <HAL_GPIO_Init+0x330>)
 8001b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b26:	4a5e      	ldr	r2, [pc, #376]	; (8001ca0 <HAL_GPIO_Init+0x330>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b2e:	4b5c      	ldr	r3, [pc, #368]	; (8001ca0 <HAL_GPIO_Init+0x330>)
 8001b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b3a:	4a5a      	ldr	r2, [pc, #360]	; (8001ca4 <HAL_GPIO_Init+0x334>)
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	089b      	lsrs	r3, r3, #2
 8001b40:	3302      	adds	r3, #2
 8001b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b46:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	220f      	movs	r2, #15
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b64:	d025      	beq.n	8001bb2 <HAL_GPIO_Init+0x242>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a4f      	ldr	r2, [pc, #316]	; (8001ca8 <HAL_GPIO_Init+0x338>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d01f      	beq.n	8001bae <HAL_GPIO_Init+0x23e>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a4e      	ldr	r2, [pc, #312]	; (8001cac <HAL_GPIO_Init+0x33c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d019      	beq.n	8001baa <HAL_GPIO_Init+0x23a>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a4d      	ldr	r2, [pc, #308]	; (8001cb0 <HAL_GPIO_Init+0x340>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d013      	beq.n	8001ba6 <HAL_GPIO_Init+0x236>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a4c      	ldr	r2, [pc, #304]	; (8001cb4 <HAL_GPIO_Init+0x344>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d00d      	beq.n	8001ba2 <HAL_GPIO_Init+0x232>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a4b      	ldr	r2, [pc, #300]	; (8001cb8 <HAL_GPIO_Init+0x348>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d007      	beq.n	8001b9e <HAL_GPIO_Init+0x22e>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a4a      	ldr	r2, [pc, #296]	; (8001cbc <HAL_GPIO_Init+0x34c>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d101      	bne.n	8001b9a <HAL_GPIO_Init+0x22a>
 8001b96:	2306      	movs	r3, #6
 8001b98:	e00c      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001b9a:	2307      	movs	r3, #7
 8001b9c:	e00a      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001b9e:	2305      	movs	r3, #5
 8001ba0:	e008      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001ba2:	2304      	movs	r3, #4
 8001ba4:	e006      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e004      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001baa:	2302      	movs	r3, #2
 8001bac:	e002      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_GPIO_Init+0x244>
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	f002 0203 	and.w	r2, r2, #3
 8001bba:	0092      	lsls	r2, r2, #2
 8001bbc:	4093      	lsls	r3, r2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bc4:	4937      	ldr	r1, [pc, #220]	; (8001ca4 <HAL_GPIO_Init+0x334>)
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	089b      	lsrs	r3, r3, #2
 8001bca:	3302      	adds	r3, #2
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bd2:	4b3b      	ldr	r3, [pc, #236]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bf6:	4a32      	ldr	r2, [pc, #200]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001bfc:	4b30      	ldr	r3, [pc, #192]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	43db      	mvns	r3, r3
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c20:	4a27      	ldr	r2, [pc, #156]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c26:	4b26      	ldr	r3, [pc, #152]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c4a:	4a1d      	ldr	r2, [pc, #116]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c50:	4b1b      	ldr	r3, [pc, #108]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c74:	4a12      	ldr	r2, [pc, #72]	; (8001cc0 <HAL_GPIO_Init+0x350>)
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	f47f ae78 	bne.w	8001980 <HAL_GPIO_Init+0x10>
  }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	371c      	adds	r7, #28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40010000 	.word	0x40010000
 8001ca8:	48000400 	.word	0x48000400
 8001cac:	48000800 	.word	0x48000800
 8001cb0:	48000c00 	.word	0x48000c00
 8001cb4:	48001000 	.word	0x48001000
 8001cb8:	48001400 	.word	0x48001400
 8001cbc:	48001800 	.word	0x48001800
 8001cc0:	40010400 	.word	0x40010400

08001cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	807b      	strh	r3, [r7, #2]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cd4:	787b      	ldrb	r3, [r7, #1]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cda:	887a      	ldrh	r2, [r7, #2]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ce0:	e002      	b.n	8001ce8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ce2:	887a      	ldrh	r2, [r7, #2]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d06:	887a      	ldrh	r2, [r7, #2]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	041a      	lsls	r2, r3, #16
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	43d9      	mvns	r1, r3
 8001d12:	887b      	ldrh	r3, [r7, #2]
 8001d14:	400b      	ands	r3, r1
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	619a      	str	r2, [r3, #24]
}
 8001d1c:	bf00      	nop
 8001d1e:	3714      	adds	r7, #20
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d32:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d34:	695a      	ldr	r2, [r3, #20]
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d3e:	4a05      	ldr	r2, [pc, #20]	; (8001d54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d40:	88fb      	ldrh	r3, [r7, #6]
 8001d42:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d44:	88fb      	ldrh	r3, [r7, #6]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f000 f806 	bl	8001d58 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40010400 	.word	0x40010400

08001d58 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e08d      	b.n	8001e9c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d106      	bne.n	8001d9a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff f89d 	bl	8000ed4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2224      	movs	r2, #36	; 0x24
 8001d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 0201 	bic.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685a      	ldr	r2, [r3, #4]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001dbe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001dce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d107      	bne.n	8001de8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	e006      	b.n	8001df6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001df4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d108      	bne.n	8001e10 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	e007      	b.n	8001e20 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e1e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6812      	ldr	r2, [r2, #0]
 8001e2a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e32:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e42:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691a      	ldr	r2, [r3, #16]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	69d9      	ldr	r1, [r3, #28]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a1a      	ldr	r2, [r3, #32]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f042 0201 	orr.w	r2, r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2220      	movs	r2, #32
 8001e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af02      	add	r7, sp, #8
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	4608      	mov	r0, r1
 8001eae:	4611      	mov	r1, r2
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	817b      	strh	r3, [r7, #10]
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	813b      	strh	r3, [r7, #8]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b20      	cmp	r3, #32
 8001ec8:	f040 80f9 	bne.w	80020be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d002      	beq.n	8001ed8 <HAL_I2C_Mem_Write+0x34>
 8001ed2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d105      	bne.n	8001ee4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ede:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e0ed      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d101      	bne.n	8001ef2 <HAL_I2C_Mem_Write+0x4e>
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e0e6      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001efa:	f7ff fbf7 	bl	80016ec <HAL_GetTick>
 8001efe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	2319      	movs	r3, #25
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	f000 fac3 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e0d1      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2221      	movs	r2, #33	; 0x21
 8001f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2240      	movs	r2, #64	; 0x40
 8001f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6a3a      	ldr	r2, [r7, #32]
 8001f36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001f3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2200      	movs	r2, #0
 8001f42:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f44:	88f8      	ldrh	r0, [r7, #6]
 8001f46:	893a      	ldrh	r2, [r7, #8]
 8001f48:	8979      	ldrh	r1, [r7, #10]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	9301      	str	r3, [sp, #4]
 8001f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	4603      	mov	r3, r0
 8001f54:	68f8      	ldr	r0, [r7, #12]
 8001f56:	f000 f9d3 	bl	8002300 <I2C_RequestMemoryWrite>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e0a9      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2bff      	cmp	r3, #255	; 0xff
 8001f74:	d90e      	bls.n	8001f94 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	22ff      	movs	r2, #255	; 0xff
 8001f7a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	8979      	ldrh	r1, [r7, #10]
 8001f84:	2300      	movs	r3, #0
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f000 fc3d 	bl	800280c <I2C_TransferConfig>
 8001f92:	e00f      	b.n	8001fb4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	8979      	ldrh	r1, [r7, #10]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 fc2c 	bl	800280c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	f000 fabc 	bl	8002536 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e07b      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fcc:	781a      	ldrb	r2, [r3, #0]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd8:	1c5a      	adds	r2, r3, #1
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d034      	beq.n	800206c <HAL_I2C_Mem_Write+0x1c8>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002006:	2b00      	cmp	r3, #0
 8002008:	d130      	bne.n	800206c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002010:	2200      	movs	r2, #0
 8002012:	2180      	movs	r1, #128	; 0x80
 8002014:	68f8      	ldr	r0, [r7, #12]
 8002016:	f000 fa3f 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e04d      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002028:	b29b      	uxth	r3, r3
 800202a:	2bff      	cmp	r3, #255	; 0xff
 800202c:	d90e      	bls.n	800204c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	22ff      	movs	r2, #255	; 0xff
 8002032:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002038:	b2da      	uxtb	r2, r3
 800203a:	8979      	ldrh	r1, [r7, #10]
 800203c:	2300      	movs	r3, #0
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	f000 fbe1 	bl	800280c <I2C_TransferConfig>
 800204a:	e00f      	b.n	800206c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002050:	b29a      	uxth	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205a:	b2da      	uxtb	r2, r3
 800205c:	8979      	ldrh	r1, [r7, #10]
 800205e:	2300      	movs	r3, #0
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 fbd0 	bl	800280c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002070:	b29b      	uxth	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d19e      	bne.n	8001fb4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800207a:	68f8      	ldr	r0, [r7, #12]
 800207c:	f000 faa2 	bl	80025c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e01a      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2220      	movs	r2, #32
 8002090:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6859      	ldr	r1, [r3, #4]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b0a      	ldr	r3, [pc, #40]	; (80020c8 <HAL_I2C_Mem_Write+0x224>)
 800209e:	400b      	ands	r3, r1
 80020a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2220      	movs	r2, #32
 80020a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	e000      	b.n	80020c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80020be:	2302      	movs	r3, #2
  }
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	fe00e800 	.word	0xfe00e800

080020cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b088      	sub	sp, #32
 80020d0:	af02      	add	r7, sp, #8
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	4608      	mov	r0, r1
 80020d6:	4611      	mov	r1, r2
 80020d8:	461a      	mov	r2, r3
 80020da:	4603      	mov	r3, r0
 80020dc:	817b      	strh	r3, [r7, #10]
 80020de:	460b      	mov	r3, r1
 80020e0:	813b      	strh	r3, [r7, #8]
 80020e2:	4613      	mov	r3, r2
 80020e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b20      	cmp	r3, #32
 80020f0:	f040 80fd 	bne.w	80022ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80020f4:	6a3b      	ldr	r3, [r7, #32]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d002      	beq.n	8002100 <HAL_I2C_Mem_Read+0x34>
 80020fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d105      	bne.n	800210c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002106:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e0f1      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <HAL_I2C_Mem_Read+0x4e>
 8002116:	2302      	movs	r3, #2
 8002118:	e0ea      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002122:	f7ff fae3 	bl	80016ec <HAL_GetTick>
 8002126:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	2319      	movs	r3, #25
 800212e:	2201      	movs	r2, #1
 8002130:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 f9af 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0d5      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2222      	movs	r2, #34	; 0x22
 8002148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2240      	movs	r2, #64	; 0x40
 8002150:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6a3a      	ldr	r2, [r7, #32]
 800215e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002164:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800216c:	88f8      	ldrh	r0, [r7, #6]
 800216e:	893a      	ldrh	r2, [r7, #8]
 8002170:	8979      	ldrh	r1, [r7, #10]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	9301      	str	r3, [sp, #4]
 8002176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	4603      	mov	r3, r0
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 f913 	bl	80023a8 <I2C_RequestMemoryRead>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e0ad      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002198:	b29b      	uxth	r3, r3
 800219a:	2bff      	cmp	r3, #255	; 0xff
 800219c:	d90e      	bls.n	80021bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	22ff      	movs	r2, #255	; 0xff
 80021a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	8979      	ldrh	r1, [r7, #10]
 80021ac:	4b52      	ldr	r3, [pc, #328]	; (80022f8 <HAL_I2C_Mem_Read+0x22c>)
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f000 fb29 	bl	800280c <I2C_TransferConfig>
 80021ba:	e00f      	b.n	80021dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	8979      	ldrh	r1, [r7, #10]
 80021ce:	4b4a      	ldr	r3, [pc, #296]	; (80022f8 <HAL_I2C_Mem_Read+0x22c>)
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 fb18 	bl	800280c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e2:	2200      	movs	r2, #0
 80021e4:	2104      	movs	r1, #4
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f000 f956 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e07c      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002200:	b2d2      	uxtb	r2, r2
 8002202:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	1c5a      	adds	r2, r3, #1
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002212:	3b01      	subs	r3, #1
 8002214:	b29a      	uxth	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d034      	beq.n	800229c <HAL_I2C_Mem_Read+0x1d0>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002236:	2b00      	cmp	r3, #0
 8002238:	d130      	bne.n	800229c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002240:	2200      	movs	r2, #0
 8002242:	2180      	movs	r1, #128	; 0x80
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 f927 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e04d      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002258:	b29b      	uxth	r3, r3
 800225a:	2bff      	cmp	r3, #255	; 0xff
 800225c:	d90e      	bls.n	800227c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	22ff      	movs	r2, #255	; 0xff
 8002262:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002268:	b2da      	uxtb	r2, r3
 800226a:	8979      	ldrh	r1, [r7, #10]
 800226c:	2300      	movs	r3, #0
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f000 fac9 	bl	800280c <I2C_TransferConfig>
 800227a:	e00f      	b.n	800229c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002280:	b29a      	uxth	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228a:	b2da      	uxtb	r2, r3
 800228c:	8979      	ldrh	r1, [r7, #10]
 800228e:	2300      	movs	r3, #0
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 fab8 	bl	800280c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d19a      	bne.n	80021dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 f98a 	bl	80025c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e01a      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2220      	movs	r2, #32
 80022c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6859      	ldr	r1, [r3, #4]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_I2C_Mem_Read+0x230>)
 80022ce:	400b      	ands	r3, r1
 80022d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2220      	movs	r2, #32
 80022d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80022ea:	2300      	movs	r3, #0
 80022ec:	e000      	b.n	80022f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80022ee:	2302      	movs	r3, #2
  }
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	80002400 	.word	0x80002400
 80022fc:	fe00e800 	.word	0xfe00e800

08002300 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af02      	add	r7, sp, #8
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	4608      	mov	r0, r1
 800230a:	4611      	mov	r1, r2
 800230c:	461a      	mov	r2, r3
 800230e:	4603      	mov	r3, r0
 8002310:	817b      	strh	r3, [r7, #10]
 8002312:	460b      	mov	r3, r1
 8002314:	813b      	strh	r3, [r7, #8]
 8002316:	4613      	mov	r3, r2
 8002318:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800231a:	88fb      	ldrh	r3, [r7, #6]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	8979      	ldrh	r1, [r7, #10]
 8002320:	4b20      	ldr	r3, [pc, #128]	; (80023a4 <I2C_RequestMemoryWrite+0xa4>)
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 fa6f 	bl	800280c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800232e:	69fa      	ldr	r2, [r7, #28]
 8002330:	69b9      	ldr	r1, [r7, #24]
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 f8ff 	bl	8002536 <I2C_WaitOnTXISFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e02c      	b.n	800239c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002342:	88fb      	ldrh	r3, [r7, #6]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d105      	bne.n	8002354 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002348:	893b      	ldrh	r3, [r7, #8]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	629a      	str	r2, [r3, #40]	; 0x28
 8002352:	e015      	b.n	8002380 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002354:	893b      	ldrh	r3, [r7, #8]
 8002356:	0a1b      	lsrs	r3, r3, #8
 8002358:	b29b      	uxth	r3, r3
 800235a:	b2da      	uxtb	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002362:	69fa      	ldr	r2, [r7, #28]
 8002364:	69b9      	ldr	r1, [r7, #24]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f8e5 	bl	8002536 <I2C_WaitOnTXISFlagUntilTimeout>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e012      	b.n	800239c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002376:	893b      	ldrh	r3, [r7, #8]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	2200      	movs	r2, #0
 8002388:	2180      	movs	r1, #128	; 0x80
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f000 f884 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e000      	b.n	800239c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	80002000 	.word	0x80002000

080023a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	4608      	mov	r0, r1
 80023b2:	4611      	mov	r1, r2
 80023b4:	461a      	mov	r2, r3
 80023b6:	4603      	mov	r3, r0
 80023b8:	817b      	strh	r3, [r7, #10]
 80023ba:	460b      	mov	r3, r1
 80023bc:	813b      	strh	r3, [r7, #8]
 80023be:	4613      	mov	r3, r2
 80023c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	8979      	ldrh	r1, [r7, #10]
 80023c8:	4b20      	ldr	r3, [pc, #128]	; (800244c <I2C_RequestMemoryRead+0xa4>)
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	2300      	movs	r3, #0
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 fa1c 	bl	800280c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023d4:	69fa      	ldr	r2, [r7, #28]
 80023d6:	69b9      	ldr	r1, [r7, #24]
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f8ac 	bl	8002536 <I2C_WaitOnTXISFlagUntilTimeout>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e02c      	b.n	8002442 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023e8:	88fb      	ldrh	r3, [r7, #6]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d105      	bne.n	80023fa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023ee:	893b      	ldrh	r3, [r7, #8]
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	629a      	str	r2, [r3, #40]	; 0x28
 80023f8:	e015      	b.n	8002426 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023fa:	893b      	ldrh	r3, [r7, #8]
 80023fc:	0a1b      	lsrs	r3, r3, #8
 80023fe:	b29b      	uxth	r3, r3
 8002400:	b2da      	uxtb	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	69b9      	ldr	r1, [r7, #24]
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f000 f892 	bl	8002536 <I2C_WaitOnTXISFlagUntilTimeout>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e012      	b.n	8002442 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800241c:	893b      	ldrh	r3, [r7, #8]
 800241e:	b2da      	uxtb	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	2200      	movs	r2, #0
 800242e:	2140      	movs	r1, #64	; 0x40
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f000 f831 	bl	8002498 <I2C_WaitOnFlagUntilTimeout>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e000      	b.n	8002442 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	80002000 	.word	0x80002000

08002450 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b02      	cmp	r3, #2
 8002464:	d103      	bne.n	800246e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2200      	movs	r2, #0
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	d007      	beq.n	800248c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	699a      	ldr	r2, [r3, #24]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f042 0201 	orr.w	r2, r2, #1
 800248a:	619a      	str	r2, [r3, #24]
  }
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	603b      	str	r3, [r7, #0]
 80024a4:	4613      	mov	r3, r2
 80024a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024a8:	e031      	b.n	800250e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b0:	d02d      	beq.n	800250e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024b2:	f7ff f91b 	bl	80016ec <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d302      	bcc.n	80024c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d122      	bne.n	800250e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	699a      	ldr	r2, [r3, #24]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	4013      	ands	r3, r2
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	461a      	mov	r2, r3
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d113      	bne.n	800250e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ea:	f043 0220 	orr.w	r2, r3, #32
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2220      	movs	r2, #32
 80024f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e00f      	b.n	800252e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	699a      	ldr	r2, [r3, #24]
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	4013      	ands	r3, r2
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	429a      	cmp	r2, r3
 800251c:	bf0c      	ite	eq
 800251e:	2301      	moveq	r3, #1
 8002520:	2300      	movne	r3, #0
 8002522:	b2db      	uxtb	r3, r3
 8002524:	461a      	mov	r2, r3
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	429a      	cmp	r2, r3
 800252a:	d0be      	beq.n	80024aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	60f8      	str	r0, [r7, #12]
 800253e:	60b9      	str	r1, [r7, #8]
 8002540:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002542:	e033      	b.n	80025ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	68b9      	ldr	r1, [r7, #8]
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 f87f 	bl	800264c <I2C_IsErrorOccurred>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e031      	b.n	80025bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800255e:	d025      	beq.n	80025ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002560:	f7ff f8c4 	bl	80016ec <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	429a      	cmp	r2, r3
 800256e:	d302      	bcc.n	8002576 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d11a      	bne.n	80025ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b02      	cmp	r3, #2
 8002582:	d013      	beq.n	80025ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002588:	f043 0220 	orr.w	r2, r3, #32
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2220      	movs	r2, #32
 8002594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e007      	b.n	80025bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d1c4      	bne.n	8002544 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025d0:	e02f      	b.n	8002632 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68b9      	ldr	r1, [r7, #8]
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f838 	bl	800264c <I2C_IsErrorOccurred>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e02d      	b.n	8002642 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025e6:	f7ff f881 	bl	80016ec <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d302      	bcc.n	80025fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d11a      	bne.n	8002632 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	f003 0320 	and.w	r3, r3, #32
 8002606:	2b20      	cmp	r3, #32
 8002608:	d013      	beq.n	8002632 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260e:	f043 0220 	orr.w	r2, r3, #32
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2220      	movs	r2, #32
 800261a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e007      	b.n	8002642 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	f003 0320 	and.w	r3, r3, #32
 800263c:	2b20      	cmp	r3, #32
 800263e:	d1c8      	bne.n	80025d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08a      	sub	sp, #40	; 0x28
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	f003 0310 	and.w	r3, r3, #16
 8002674:	2b00      	cmp	r3, #0
 8002676:	d068      	beq.n	800274a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2210      	movs	r2, #16
 800267e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002680:	e049      	b.n	8002716 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d045      	beq.n	8002716 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800268a:	f7ff f82f 	bl	80016ec <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	429a      	cmp	r2, r3
 8002698:	d302      	bcc.n	80026a0 <I2C_IsErrorOccurred+0x54>
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d13a      	bne.n	8002716 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80026b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026c2:	d121      	bne.n	8002708 <I2C_IsErrorOccurred+0xbc>
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026ca:	d01d      	beq.n	8002708 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80026cc:	7cfb      	ldrb	r3, [r7, #19]
 80026ce:	2b20      	cmp	r3, #32
 80026d0:	d01a      	beq.n	8002708 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80026e2:	f7ff f803 	bl	80016ec <HAL_GetTick>
 80026e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026e8:	e00e      	b.n	8002708 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80026ea:	f7fe ffff 	bl	80016ec <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b19      	cmp	r3, #25
 80026f6:	d907      	bls.n	8002708 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	f043 0320 	orr.w	r3, r3, #32
 80026fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002706:	e006      	b.n	8002716 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 0320 	and.w	r3, r3, #32
 8002712:	2b20      	cmp	r3, #32
 8002714:	d1e9      	bne.n	80026ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	f003 0320 	and.w	r3, r3, #32
 8002720:	2b20      	cmp	r3, #32
 8002722:	d003      	beq.n	800272c <I2C_IsErrorOccurred+0xe0>
 8002724:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0aa      	beq.n	8002682 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800272c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002730:	2b00      	cmp	r3, #0
 8002732:	d103      	bne.n	800273c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2220      	movs	r2, #32
 800273a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800273c:	6a3b      	ldr	r3, [r7, #32]
 800273e:	f043 0304 	orr.w	r3, r3, #4
 8002742:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00b      	beq.n	8002774 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f44f 7280 	mov.w	r2, #256	; 0x100
 800276c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800277e:	6a3b      	ldr	r3, [r7, #32]
 8002780:	f043 0308 	orr.w	r3, r3, #8
 8002784:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800278e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00b      	beq.n	80027b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80027a0:	6a3b      	ldr	r3, [r7, #32]
 80027a2:	f043 0302 	orr.w	r3, r3, #2
 80027a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80027b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01c      	beq.n	80027fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f7ff fe45 	bl	8002450 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6859      	ldr	r1, [r3, #4]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	4b0d      	ldr	r3, [pc, #52]	; (8002808 <I2C_IsErrorOccurred+0x1bc>)
 80027d2:	400b      	ands	r3, r1
 80027d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	431a      	orrs	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2220      	movs	r2, #32
 80027e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80027fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3728      	adds	r7, #40	; 0x28
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	fe00e800 	.word	0xfe00e800

0800280c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800280c:	b480      	push	{r7}
 800280e:	b087      	sub	sp, #28
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	607b      	str	r3, [r7, #4]
 8002816:	460b      	mov	r3, r1
 8002818:	817b      	strh	r3, [r7, #10]
 800281a:	4613      	mov	r3, r2
 800281c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800281e:	897b      	ldrh	r3, [r7, #10]
 8002820:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002824:	7a7b      	ldrb	r3, [r7, #9]
 8002826:	041b      	lsls	r3, r3, #16
 8002828:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800282c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	4313      	orrs	r3, r2
 8002836:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800283a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	6a3b      	ldr	r3, [r7, #32]
 8002844:	0d5b      	lsrs	r3, r3, #21
 8002846:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800284a:	4b08      	ldr	r3, [pc, #32]	; (800286c <I2C_TransferConfig+0x60>)
 800284c:	430b      	orrs	r3, r1
 800284e:	43db      	mvns	r3, r3
 8002850:	ea02 0103 	and.w	r1, r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	430a      	orrs	r2, r1
 800285c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800285e:	bf00      	nop
 8002860:	371c      	adds	r7, #28
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	03ff63ff 	.word	0x03ff63ff

08002870 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b20      	cmp	r3, #32
 8002884:	d138      	bne.n	80028f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002890:	2302      	movs	r3, #2
 8002892:	e032      	b.n	80028fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2224      	movs	r2, #36	; 0x24
 80028a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0201 	bic.w	r2, r2, #1
 80028b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80028c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6819      	ldr	r1, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0201 	orr.w	r2, r2, #1
 80028e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2220      	movs	r2, #32
 80028e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	e000      	b.n	80028fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028f8:	2302      	movs	r3, #2
  }
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002906:	b480      	push	{r7}
 8002908:	b085      	sub	sp, #20
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b20      	cmp	r3, #32
 800291a:	d139      	bne.n	8002990 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002926:	2302      	movs	r3, #2
 8002928:	e033      	b.n	8002992 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2224      	movs	r2, #36	; 0x24
 8002936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0201 	bic.w	r2, r2, #1
 8002948:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002958:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	021b      	lsls	r3, r3, #8
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	4313      	orrs	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f042 0201 	orr.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2220      	movs	r2, #32
 8002980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	e000      	b.n	8002992 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002990:	2302      	movs	r3, #2
  }
}
 8002992:	4618      	mov	r0, r3
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029a4:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40007000 	.word	0x40007000

080029bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029ca:	d130      	bne.n	8002a2e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80029cc:	4b23      	ldr	r3, [pc, #140]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80029d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029d8:	d038      	beq.n	8002a4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029da:	4b20      	ldr	r3, [pc, #128]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029e2:	4a1e      	ldr	r2, [pc, #120]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029ea:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2232      	movs	r2, #50	; 0x32
 80029f0:	fb02 f303 	mul.w	r3, r2, r3
 80029f4:	4a1b      	ldr	r2, [pc, #108]	; (8002a64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80029f6:	fba2 2303 	umull	r2, r3, r2, r3
 80029fa:	0c9b      	lsrs	r3, r3, #18
 80029fc:	3301      	adds	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a00:	e002      	b.n	8002a08 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3b01      	subs	r3, #1
 8002a06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a08:	4b14      	ldr	r3, [pc, #80]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a14:	d102      	bne.n	8002a1c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f2      	bne.n	8002a02 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a28:	d110      	bne.n	8002a4c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e00f      	b.n	8002a4e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a3a:	d007      	beq.n	8002a4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a3c:	4b07      	ldr	r3, [pc, #28]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a44:	4a05      	ldr	r2, [pc, #20]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3714      	adds	r7, #20
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	20000000 	.word	0x20000000
 8002a64:	431bde83 	.word	0x431bde83

08002a68 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b088      	sub	sp, #32
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e3ca      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a7a:	4b97      	ldr	r3, [pc, #604]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a84:	4b94      	ldr	r3, [pc, #592]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f003 0303 	and.w	r3, r3, #3
 8002a8c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 80e4 	beq.w	8002c64 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x4a>
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	2b0c      	cmp	r3, #12
 8002aa6:	f040 808b 	bne.w	8002bc0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	f040 8087 	bne.w	8002bc0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ab2:	4b89      	ldr	r3, [pc, #548]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d005      	beq.n	8002aca <HAL_RCC_OscConfig+0x62>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e3a2      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a1a      	ldr	r2, [r3, #32]
 8002ace:	4b82      	ldr	r3, [pc, #520]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d004      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x7c>
 8002ada:	4b7f      	ldr	r3, [pc, #508]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ae2:	e005      	b.n	8002af0 <HAL_RCC_OscConfig+0x88>
 8002ae4:	4b7c      	ldr	r3, [pc, #496]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aea:	091b      	lsrs	r3, r3, #4
 8002aec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d223      	bcs.n	8002b3c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 fd55 	bl	80035a8 <RCC_SetFlashLatencyFromMSIRange>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e383      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b08:	4b73      	ldr	r3, [pc, #460]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a72      	ldr	r2, [pc, #456]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b0e:	f043 0308 	orr.w	r3, r3, #8
 8002b12:	6013      	str	r3, [r2, #0]
 8002b14:	4b70      	ldr	r3, [pc, #448]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	496d      	ldr	r1, [pc, #436]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b26:	4b6c      	ldr	r3, [pc, #432]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	021b      	lsls	r3, r3, #8
 8002b34:	4968      	ldr	r1, [pc, #416]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	604b      	str	r3, [r1, #4]
 8002b3a:	e025      	b.n	8002b88 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b3c:	4b66      	ldr	r3, [pc, #408]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a65      	ldr	r2, [pc, #404]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b42:	f043 0308 	orr.w	r3, r3, #8
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	4b63      	ldr	r3, [pc, #396]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	4960      	ldr	r1, [pc, #384]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b5a:	4b5f      	ldr	r3, [pc, #380]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	495b      	ldr	r1, [pc, #364]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d109      	bne.n	8002b88 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 fd15 	bl	80035a8 <RCC_SetFlashLatencyFromMSIRange>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e343      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b88:	f000 fc4a 	bl	8003420 <HAL_RCC_GetSysClockFreq>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	4b52      	ldr	r3, [pc, #328]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	091b      	lsrs	r3, r3, #4
 8002b94:	f003 030f 	and.w	r3, r3, #15
 8002b98:	4950      	ldr	r1, [pc, #320]	; (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b9a:	5ccb      	ldrb	r3, [r1, r3]
 8002b9c:	f003 031f 	and.w	r3, r3, #31
 8002ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba4:	4a4e      	ldr	r2, [pc, #312]	; (8002ce0 <HAL_RCC_OscConfig+0x278>)
 8002ba6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ba8:	4b4e      	ldr	r3, [pc, #312]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe fd4d 	bl	800164c <HAL_InitTick>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d052      	beq.n	8002c62 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	e327      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d032      	beq.n	8002c2e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002bc8:	4b43      	ldr	r3, [pc, #268]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a42      	ldr	r2, [pc, #264]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fd8a 	bl	80016ec <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bdc:	f7fe fd86 	bl	80016ec <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e310      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bee:	4b3a      	ldr	r3, [pc, #232]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d0f0      	beq.n	8002bdc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bfa:	4b37      	ldr	r3, [pc, #220]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a36      	ldr	r2, [pc, #216]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c00:	f043 0308 	orr.w	r3, r3, #8
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	4b34      	ldr	r3, [pc, #208]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	4931      	ldr	r1, [pc, #196]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c18:	4b2f      	ldr	r3, [pc, #188]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	021b      	lsls	r3, r3, #8
 8002c26:	492c      	ldr	r1, [pc, #176]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	604b      	str	r3, [r1, #4]
 8002c2c:	e01a      	b.n	8002c64 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c2e:	4b2a      	ldr	r3, [pc, #168]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a29      	ldr	r2, [pc, #164]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c34:	f023 0301 	bic.w	r3, r3, #1
 8002c38:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c3a:	f7fe fd57 	bl	80016ec <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c42:	f7fe fd53 	bl	80016ec <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e2dd      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c54:	4b20      	ldr	r3, [pc, #128]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1f0      	bne.n	8002c42 <HAL_RCC_OscConfig+0x1da>
 8002c60:	e000      	b.n	8002c64 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c62:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d074      	beq.n	8002d5a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	2b08      	cmp	r3, #8
 8002c74:	d005      	beq.n	8002c82 <HAL_RCC_OscConfig+0x21a>
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	2b0c      	cmp	r3, #12
 8002c7a:	d10e      	bne.n	8002c9a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	d10b      	bne.n	8002c9a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c82:	4b15      	ldr	r3, [pc, #84]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d064      	beq.n	8002d58 <HAL_RCC_OscConfig+0x2f0>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d160      	bne.n	8002d58 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e2ba      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca2:	d106      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x24a>
 8002ca4:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a0b      	ldr	r2, [pc, #44]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002caa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	e026      	b.n	8002d00 <HAL_RCC_OscConfig+0x298>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cba:	d115      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x280>
 8002cbc:	4b06      	ldr	r3, [pc, #24]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a05      	ldr	r2, [pc, #20]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	4b03      	ldr	r3, [pc, #12]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a02      	ldr	r2, [pc, #8]	; (8002cd8 <HAL_RCC_OscConfig+0x270>)
 8002cce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	e014      	b.n	8002d00 <HAL_RCC_OscConfig+0x298>
 8002cd6:	bf00      	nop
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	08006078 	.word	0x08006078
 8002ce0:	20000000 	.word	0x20000000
 8002ce4:	20000004 	.word	0x20000004
 8002ce8:	4ba0      	ldr	r3, [pc, #640]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a9f      	ldr	r2, [pc, #636]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002cee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	4b9d      	ldr	r3, [pc, #628]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a9c      	ldr	r2, [pc, #624]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d013      	beq.n	8002d30 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d08:	f7fe fcf0 	bl	80016ec <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d10:	f7fe fcec 	bl	80016ec <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b64      	cmp	r3, #100	; 0x64
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e276      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d22:	4b92      	ldr	r3, [pc, #584]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0x2a8>
 8002d2e:	e014      	b.n	8002d5a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fe fcdc 	bl	80016ec <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d38:	f7fe fcd8 	bl	80016ec <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b64      	cmp	r3, #100	; 0x64
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e262      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d4a:	4b88      	ldr	r3, [pc, #544]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0x2d0>
 8002d56:	e000      	b.n	8002d5a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d060      	beq.n	8002e28 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	d005      	beq.n	8002d78 <HAL_RCC_OscConfig+0x310>
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b0c      	cmp	r3, #12
 8002d70:	d119      	bne.n	8002da6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d116      	bne.n	8002da6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d78:	4b7c      	ldr	r3, [pc, #496]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_OscConfig+0x328>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e23f      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d90:	4b76      	ldr	r3, [pc, #472]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	061b      	lsls	r3, r3, #24
 8002d9e:	4973      	ldr	r1, [pc, #460]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002da4:	e040      	b.n	8002e28 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d023      	beq.n	8002df6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dae:	4b6f      	ldr	r3, [pc, #444]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a6e      	ldr	r2, [pc, #440]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dba:	f7fe fc97 	bl	80016ec <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dc2:	f7fe fc93 	bl	80016ec <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e21d      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dd4:	4b65      	ldr	r3, [pc, #404]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0f0      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de0:	4b62      	ldr	r3, [pc, #392]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	061b      	lsls	r3, r3, #24
 8002dee:	495f      	ldr	r1, [pc, #380]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	604b      	str	r3, [r1, #4]
 8002df4:	e018      	b.n	8002e28 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002df6:	4b5d      	ldr	r3, [pc, #372]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a5c      	ldr	r2, [pc, #368]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002dfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e02:	f7fe fc73 	bl	80016ec <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e0a:	f7fe fc6f 	bl	80016ec <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e1f9      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e1c:	4b53      	ldr	r3, [pc, #332]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1f0      	bne.n	8002e0a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0308 	and.w	r3, r3, #8
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d03c      	beq.n	8002eae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d01c      	beq.n	8002e76 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3c:	4b4b      	ldr	r3, [pc, #300]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e42:	4a4a      	ldr	r2, [pc, #296]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002e44:	f043 0301 	orr.w	r3, r3, #1
 8002e48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7fe fc4e 	bl	80016ec <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e52:	e008      	b.n	8002e66 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e54:	f7fe fc4a 	bl	80016ec <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e1d4      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e66:	4b41      	ldr	r3, [pc, #260]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002e68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ef      	beq.n	8002e54 <HAL_RCC_OscConfig+0x3ec>
 8002e74:	e01b      	b.n	8002eae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e76:	4b3d      	ldr	r3, [pc, #244]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002e78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e7c:	4a3b      	ldr	r2, [pc, #236]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002e7e:	f023 0301 	bic.w	r3, r3, #1
 8002e82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e86:	f7fe fc31 	bl	80016ec <HAL_GetTick>
 8002e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e8c:	e008      	b.n	8002ea0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e8e:	f7fe fc2d 	bl	80016ec <HAL_GetTick>
 8002e92:	4602      	mov	r2, r0
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e1b7      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea0:	4b32      	ldr	r3, [pc, #200]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1ef      	bne.n	8002e8e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 80a6 	beq.w	8003008 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10d      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ecc:	4b27      	ldr	r3, [pc, #156]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed0:	4a26      	ldr	r2, [pc, #152]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002ed2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed6:	6593      	str	r3, [r2, #88]	; 0x58
 8002ed8:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ee8:	4b21      	ldr	r3, [pc, #132]	; (8002f70 <HAL_RCC_OscConfig+0x508>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d118      	bne.n	8002f26 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ef4:	4b1e      	ldr	r3, [pc, #120]	; (8002f70 <HAL_RCC_OscConfig+0x508>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a1d      	ldr	r2, [pc, #116]	; (8002f70 <HAL_RCC_OscConfig+0x508>)
 8002efa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002efe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f00:	f7fe fbf4 	bl	80016ec <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f08:	f7fe fbf0 	bl	80016ec <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e17a      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f1a:	4b15      	ldr	r3, [pc, #84]	; (8002f70 <HAL_RCC_OscConfig+0x508>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f0      	beq.n	8002f08 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d108      	bne.n	8002f40 <HAL_RCC_OscConfig+0x4d8>
 8002f2e:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f34:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f3e:	e029      	b.n	8002f94 <HAL_RCC_OscConfig+0x52c>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b05      	cmp	r3, #5
 8002f46:	d115      	bne.n	8002f74 <HAL_RCC_OscConfig+0x50c>
 8002f48:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f4e:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002f50:	f043 0304 	orr.w	r3, r3, #4
 8002f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5e:	4a03      	ldr	r2, [pc, #12]	; (8002f6c <HAL_RCC_OscConfig+0x504>)
 8002f60:	f043 0301 	orr.w	r3, r3, #1
 8002f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f68:	e014      	b.n	8002f94 <HAL_RCC_OscConfig+0x52c>
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40007000 	.word	0x40007000
 8002f74:	4b9c      	ldr	r3, [pc, #624]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f7a:	4a9b      	ldr	r2, [pc, #620]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002f7c:	f023 0301 	bic.w	r3, r3, #1
 8002f80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f84:	4b98      	ldr	r3, [pc, #608]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f8a:	4a97      	ldr	r2, [pc, #604]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002f8c:	f023 0304 	bic.w	r3, r3, #4
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d016      	beq.n	8002fca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9c:	f7fe fba6 	bl	80016ec <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa4:	f7fe fba2 	bl	80016ec <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e12a      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fba:	4b8b      	ldr	r3, [pc, #556]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0ed      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x53c>
 8002fc8:	e015      	b.n	8002ff6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fca:	f7fe fb8f 	bl	80016ec <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd2:	f7fe fb8b 	bl	80016ec <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e113      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fe8:	4b7f      	ldr	r3, [pc, #508]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1ed      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ff6:	7ffb      	ldrb	r3, [r7, #31]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d105      	bne.n	8003008 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffc:	4b7a      	ldr	r3, [pc, #488]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8002ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003000:	4a79      	ldr	r2, [pc, #484]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8003002:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003006:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 80fe 	beq.w	800320e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003016:	2b02      	cmp	r3, #2
 8003018:	f040 80d0 	bne.w	80031bc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800301c:	4b72      	ldr	r3, [pc, #456]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f003 0203 	and.w	r2, r3, #3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302c:	429a      	cmp	r2, r3
 800302e:	d130      	bne.n	8003092 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	3b01      	subs	r3, #1
 800303c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800303e:	429a      	cmp	r2, r3
 8003040:	d127      	bne.n	8003092 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800304c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d11f      	bne.n	8003092 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800305c:	2a07      	cmp	r2, #7
 800305e:	bf14      	ite	ne
 8003060:	2201      	movne	r2, #1
 8003062:	2200      	moveq	r2, #0
 8003064:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003066:	4293      	cmp	r3, r2
 8003068:	d113      	bne.n	8003092 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003074:	085b      	lsrs	r3, r3, #1
 8003076:	3b01      	subs	r3, #1
 8003078:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800307a:	429a      	cmp	r2, r3
 800307c:	d109      	bne.n	8003092 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003088:	085b      	lsrs	r3, r3, #1
 800308a:	3b01      	subs	r3, #1
 800308c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800308e:	429a      	cmp	r2, r3
 8003090:	d06e      	beq.n	8003170 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	2b0c      	cmp	r3, #12
 8003096:	d069      	beq.n	800316c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003098:	4b53      	ldr	r3, [pc, #332]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d105      	bne.n	80030b0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80030a4:	4b50      	ldr	r3, [pc, #320]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0ad      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80030b4:	4b4c      	ldr	r3, [pc, #304]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a4b      	ldr	r2, [pc, #300]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80030ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030c0:	f7fe fb14 	bl	80016ec <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c8:	f7fe fb10 	bl	80016ec <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e09a      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030da:	4b43      	ldr	r3, [pc, #268]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1f0      	bne.n	80030c8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030e6:	4b40      	ldr	r3, [pc, #256]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	4b40      	ldr	r3, [pc, #256]	; (80031ec <HAL_RCC_OscConfig+0x784>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030f6:	3a01      	subs	r2, #1
 80030f8:	0112      	lsls	r2, r2, #4
 80030fa:	4311      	orrs	r1, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003100:	0212      	lsls	r2, r2, #8
 8003102:	4311      	orrs	r1, r2
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003108:	0852      	lsrs	r2, r2, #1
 800310a:	3a01      	subs	r2, #1
 800310c:	0552      	lsls	r2, r2, #21
 800310e:	4311      	orrs	r1, r2
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003114:	0852      	lsrs	r2, r2, #1
 8003116:	3a01      	subs	r2, #1
 8003118:	0652      	lsls	r2, r2, #25
 800311a:	4311      	orrs	r1, r2
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003120:	0912      	lsrs	r2, r2, #4
 8003122:	0452      	lsls	r2, r2, #17
 8003124:	430a      	orrs	r2, r1
 8003126:	4930      	ldr	r1, [pc, #192]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8003128:	4313      	orrs	r3, r2
 800312a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800312c:	4b2e      	ldr	r3, [pc, #184]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a2d      	ldr	r2, [pc, #180]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8003132:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003136:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003138:	4b2b      	ldr	r3, [pc, #172]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	4a2a      	ldr	r2, [pc, #168]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800313e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003142:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003144:	f7fe fad2 	bl	80016ec <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314c:	f7fe face 	bl	80016ec <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e058      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800315e:	4b22      	ldr	r3, [pc, #136]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0f0      	beq.n	800314c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800316a:	e050      	b.n	800320e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e04f      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003170:	4b1d      	ldr	r3, [pc, #116]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d148      	bne.n	800320e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800317c:	4b1a      	ldr	r3, [pc, #104]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a19      	ldr	r2, [pc, #100]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 8003182:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003186:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003188:	4b17      	ldr	r3, [pc, #92]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4a16      	ldr	r2, [pc, #88]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 800318e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003192:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003194:	f7fe faaa 	bl	80016ec <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800319c:	f7fe faa6 	bl	80016ec <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e030      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ae:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f0      	beq.n	800319c <HAL_RCC_OscConfig+0x734>
 80031ba:	e028      	b.n	800320e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	2b0c      	cmp	r3, #12
 80031c0:	d023      	beq.n	800320a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c2:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a08      	ldr	r2, [pc, #32]	; (80031e8 <HAL_RCC_OscConfig+0x780>)
 80031c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ce:	f7fe fa8d 	bl	80016ec <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d4:	e00c      	b.n	80031f0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d6:	f7fe fa89 	bl	80016ec <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d905      	bls.n	80031f0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e013      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
 80031e8:	40021000 	.word	0x40021000
 80031ec:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031f0:	4b09      	ldr	r3, [pc, #36]	; (8003218 <HAL_RCC_OscConfig+0x7b0>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1ec      	bne.n	80031d6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <HAL_RCC_OscConfig+0x7b0>)
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	4905      	ldr	r1, [pc, #20]	; (8003218 <HAL_RCC_OscConfig+0x7b0>)
 8003202:	4b06      	ldr	r3, [pc, #24]	; (800321c <HAL_RCC_OscConfig+0x7b4>)
 8003204:	4013      	ands	r3, r2
 8003206:	60cb      	str	r3, [r1, #12]
 8003208:	e001      	b.n	800320e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3720      	adds	r7, #32
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40021000 	.word	0x40021000
 800321c:	feeefffc 	.word	0xfeeefffc

08003220 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e0e7      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003234:	4b75      	ldr	r3, [pc, #468]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	429a      	cmp	r2, r3
 8003240:	d910      	bls.n	8003264 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003242:	4b72      	ldr	r3, [pc, #456]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 0207 	bic.w	r2, r3, #7
 800324a:	4970      	ldr	r1, [pc, #448]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003252:	4b6e      	ldr	r3, [pc, #440]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d001      	beq.n	8003264 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e0cf      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d010      	beq.n	8003292 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689a      	ldr	r2, [r3, #8]
 8003274:	4b66      	ldr	r3, [pc, #408]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800327c:	429a      	cmp	r2, r3
 800327e:	d908      	bls.n	8003292 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003280:	4b63      	ldr	r3, [pc, #396]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	4960      	ldr	r1, [pc, #384]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 800328e:	4313      	orrs	r3, r2
 8003290:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d04c      	beq.n	8003338 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d107      	bne.n	80032b6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a6:	4b5a      	ldr	r3, [pc, #360]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d121      	bne.n	80032f6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e0a6      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d107      	bne.n	80032ce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032be:	4b54      	ldr	r3, [pc, #336]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d115      	bne.n	80032f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e09a      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d107      	bne.n	80032e6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032d6:	4b4e      	ldr	r3, [pc, #312]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d109      	bne.n	80032f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e08e      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e6:	4b4a      	ldr	r3, [pc, #296]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e086      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032f6:	4b46      	ldr	r3, [pc, #280]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f023 0203 	bic.w	r2, r3, #3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	4943      	ldr	r1, [pc, #268]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 8003304:	4313      	orrs	r3, r2
 8003306:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003308:	f7fe f9f0 	bl	80016ec <HAL_GetTick>
 800330c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800330e:	e00a      	b.n	8003326 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003310:	f7fe f9ec 	bl	80016ec <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	f241 3288 	movw	r2, #5000	; 0x1388
 800331e:	4293      	cmp	r3, r2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e06e      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003326:	4b3a      	ldr	r3, [pc, #232]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 020c 	and.w	r2, r3, #12
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	429a      	cmp	r2, r3
 8003336:	d1eb      	bne.n	8003310 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d010      	beq.n	8003366 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	4b31      	ldr	r3, [pc, #196]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003350:	429a      	cmp	r2, r3
 8003352:	d208      	bcs.n	8003366 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003354:	4b2e      	ldr	r3, [pc, #184]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	492b      	ldr	r1, [pc, #172]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 8003362:	4313      	orrs	r3, r2
 8003364:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003366:	4b29      	ldr	r3, [pc, #164]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	429a      	cmp	r2, r3
 8003372:	d210      	bcs.n	8003396 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003374:	4b25      	ldr	r3, [pc, #148]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 0207 	bic.w	r2, r3, #7
 800337c:	4923      	ldr	r1, [pc, #140]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	4313      	orrs	r3, r2
 8003382:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003384:	4b21      	ldr	r3, [pc, #132]	; (800340c <HAL_RCC_ClockConfig+0x1ec>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	429a      	cmp	r2, r3
 8003390:	d001      	beq.n	8003396 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e036      	b.n	8003404 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d008      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a2:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	4918      	ldr	r1, [pc, #96]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0308 	and.w	r3, r3, #8
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d009      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033c0:	4b13      	ldr	r3, [pc, #76]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	4910      	ldr	r1, [pc, #64]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033d4:	f000 f824 	bl	8003420 <HAL_RCC_GetSysClockFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <HAL_RCC_ClockConfig+0x1f0>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	091b      	lsrs	r3, r3, #4
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	490b      	ldr	r1, [pc, #44]	; (8003414 <HAL_RCC_ClockConfig+0x1f4>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
 80033f0:	4a09      	ldr	r2, [pc, #36]	; (8003418 <HAL_RCC_ClockConfig+0x1f8>)
 80033f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033f4:	4b09      	ldr	r3, [pc, #36]	; (800341c <HAL_RCC_ClockConfig+0x1fc>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fe f927 	bl	800164c <HAL_InitTick>
 80033fe:	4603      	mov	r3, r0
 8003400:	72fb      	strb	r3, [r7, #11]

  return status;
 8003402:	7afb      	ldrb	r3, [r7, #11]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40022000 	.word	0x40022000
 8003410:	40021000 	.word	0x40021000
 8003414:	08006078 	.word	0x08006078
 8003418:	20000000 	.word	0x20000000
 800341c:	20000004 	.word	0x20000004

08003420 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003420:	b480      	push	{r7}
 8003422:	b089      	sub	sp, #36	; 0x24
 8003424:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	61fb      	str	r3, [r7, #28]
 800342a:	2300      	movs	r3, #0
 800342c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800342e:	4b3e      	ldr	r3, [pc, #248]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003438:	4b3b      	ldr	r3, [pc, #236]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	f003 0303 	and.w	r3, r3, #3
 8003440:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_GetSysClockFreq+0x34>
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	2b0c      	cmp	r3, #12
 800344c:	d121      	bne.n	8003492 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d11e      	bne.n	8003492 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003454:	4b34      	ldr	r3, [pc, #208]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0308 	and.w	r3, r3, #8
 800345c:	2b00      	cmp	r3, #0
 800345e:	d107      	bne.n	8003470 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003460:	4b31      	ldr	r3, [pc, #196]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 8003462:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003466:	0a1b      	lsrs	r3, r3, #8
 8003468:	f003 030f 	and.w	r3, r3, #15
 800346c:	61fb      	str	r3, [r7, #28]
 800346e:	e005      	b.n	800347c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003470:	4b2d      	ldr	r3, [pc, #180]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	091b      	lsrs	r3, r3, #4
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800347c:	4a2b      	ldr	r2, [pc, #172]	; (800352c <HAL_RCC_GetSysClockFreq+0x10c>)
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003484:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10d      	bne.n	80034a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	2b04      	cmp	r3, #4
 8003496:	d102      	bne.n	800349e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003498:	4b25      	ldr	r3, [pc, #148]	; (8003530 <HAL_RCC_GetSysClockFreq+0x110>)
 800349a:	61bb      	str	r3, [r7, #24]
 800349c:	e004      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	2b08      	cmp	r3, #8
 80034a2:	d101      	bne.n	80034a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034a4:	4b23      	ldr	r3, [pc, #140]	; (8003534 <HAL_RCC_GetSysClockFreq+0x114>)
 80034a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b0c      	cmp	r3, #12
 80034ac:	d134      	bne.n	8003518 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034ae:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d003      	beq.n	80034c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d003      	beq.n	80034cc <HAL_RCC_GetSysClockFreq+0xac>
 80034c4:	e005      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80034c6:	4b1a      	ldr	r3, [pc, #104]	; (8003530 <HAL_RCC_GetSysClockFreq+0x110>)
 80034c8:	617b      	str	r3, [r7, #20]
      break;
 80034ca:	e005      	b.n	80034d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80034cc:	4b19      	ldr	r3, [pc, #100]	; (8003534 <HAL_RCC_GetSysClockFreq+0x114>)
 80034ce:	617b      	str	r3, [r7, #20]
      break;
 80034d0:	e002      	b.n	80034d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	617b      	str	r3, [r7, #20]
      break;
 80034d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034d8:	4b13      	ldr	r3, [pc, #76]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	091b      	lsrs	r3, r3, #4
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	3301      	adds	r3, #1
 80034e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80034e6:	4b10      	ldr	r3, [pc, #64]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	fb03 f202 	mul.w	r2, r3, r2
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034fe:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <HAL_RCC_GetSysClockFreq+0x108>)
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	0e5b      	lsrs	r3, r3, #25
 8003504:	f003 0303 	and.w	r3, r3, #3
 8003508:	3301      	adds	r3, #1
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	fbb2 f3f3 	udiv	r3, r2, r3
 8003516:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003518:	69bb      	ldr	r3, [r7, #24]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3724      	adds	r7, #36	; 0x24
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	40021000 	.word	0x40021000
 800352c:	08006090 	.word	0x08006090
 8003530:	00f42400 	.word	0x00f42400
 8003534:	007a1200 	.word	0x007a1200

08003538 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800353c:	4b03      	ldr	r3, [pc, #12]	; (800354c <HAL_RCC_GetHCLKFreq+0x14>)
 800353e:	681b      	ldr	r3, [r3, #0]
}
 8003540:	4618      	mov	r0, r3
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	20000000 	.word	0x20000000

08003550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003554:	f7ff fff0 	bl	8003538 <HAL_RCC_GetHCLKFreq>
 8003558:	4602      	mov	r2, r0
 800355a:	4b06      	ldr	r3, [pc, #24]	; (8003574 <HAL_RCC_GetPCLK1Freq+0x24>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	4904      	ldr	r1, [pc, #16]	; (8003578 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003566:	5ccb      	ldrb	r3, [r1, r3]
 8003568:	f003 031f 	and.w	r3, r3, #31
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40021000 	.word	0x40021000
 8003578:	08006088 	.word	0x08006088

0800357c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003580:	f7ff ffda 	bl	8003538 <HAL_RCC_GetHCLKFreq>
 8003584:	4602      	mov	r2, r0
 8003586:	4b06      	ldr	r3, [pc, #24]	; (80035a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	0adb      	lsrs	r3, r3, #11
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4904      	ldr	r1, [pc, #16]	; (80035a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003592:	5ccb      	ldrb	r3, [r1, r3]
 8003594:	f003 031f 	and.w	r3, r3, #31
 8003598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40021000 	.word	0x40021000
 80035a4:	08006088 	.word	0x08006088

080035a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80035b0:	2300      	movs	r3, #0
 80035b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80035b4:	4b2a      	ldr	r3, [pc, #168]	; (8003660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80035c0:	f7ff f9ee 	bl	80029a0 <HAL_PWREx_GetVoltageRange>
 80035c4:	6178      	str	r0, [r7, #20]
 80035c6:	e014      	b.n	80035f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80035c8:	4b25      	ldr	r3, [pc, #148]	; (8003660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035cc:	4a24      	ldr	r2, [pc, #144]	; (8003660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035d2:	6593      	str	r3, [r2, #88]	; 0x58
 80035d4:	4b22      	ldr	r3, [pc, #136]	; (8003660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80035e0:	f7ff f9de 	bl	80029a0 <HAL_PWREx_GetVoltageRange>
 80035e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80035e6:	4b1e      	ldr	r3, [pc, #120]	; (8003660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ea:	4a1d      	ldr	r2, [pc, #116]	; (8003660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035f0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035f8:	d10b      	bne.n	8003612 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b80      	cmp	r3, #128	; 0x80
 80035fe:	d919      	bls.n	8003634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2ba0      	cmp	r3, #160	; 0xa0
 8003604:	d902      	bls.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003606:	2302      	movs	r3, #2
 8003608:	613b      	str	r3, [r7, #16]
 800360a:	e013      	b.n	8003634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800360c:	2301      	movs	r3, #1
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	e010      	b.n	8003634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b80      	cmp	r3, #128	; 0x80
 8003616:	d902      	bls.n	800361e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003618:	2303      	movs	r3, #3
 800361a:	613b      	str	r3, [r7, #16]
 800361c:	e00a      	b.n	8003634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b80      	cmp	r3, #128	; 0x80
 8003622:	d102      	bne.n	800362a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003624:	2302      	movs	r3, #2
 8003626:	613b      	str	r3, [r7, #16]
 8003628:	e004      	b.n	8003634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b70      	cmp	r3, #112	; 0x70
 800362e:	d101      	bne.n	8003634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003630:	2301      	movs	r3, #1
 8003632:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003634:	4b0b      	ldr	r3, [pc, #44]	; (8003664 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f023 0207 	bic.w	r2, r3, #7
 800363c:	4909      	ldr	r1, [pc, #36]	; (8003664 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003644:	4b07      	ldr	r3, [pc, #28]	; (8003664 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	429a      	cmp	r2, r3
 8003650:	d001      	beq.n	8003656 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e000      	b.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40021000 	.word	0x40021000
 8003664:	40022000 	.word	0x40022000

08003668 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003670:	2300      	movs	r3, #0
 8003672:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003674:	2300      	movs	r3, #0
 8003676:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003680:	2b00      	cmp	r3, #0
 8003682:	d041      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003688:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800368c:	d02a      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800368e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003692:	d824      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003694:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003698:	d008      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 800369a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800369e:	d81e      	bhi.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036a8:	d010      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036aa:	e018      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036ac:	4b86      	ldr	r3, [pc, #536]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	4a85      	ldr	r2, [pc, #532]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036b8:	e015      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3304      	adds	r3, #4
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fabb 	bl	8003c3c <RCCEx_PLLSAI1_Config>
 80036c6:	4603      	mov	r3, r0
 80036c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036ca:	e00c      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3320      	adds	r3, #32
 80036d0:	2100      	movs	r1, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fba6 	bl	8003e24 <RCCEx_PLLSAI2_Config>
 80036d8:	4603      	mov	r3, r0
 80036da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036dc:	e003      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	74fb      	strb	r3, [r7, #19]
      break;
 80036e2:	e000      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80036e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036e6:	7cfb      	ldrb	r3, [r7, #19]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10b      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036ec:	4b76      	ldr	r3, [pc, #472]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036fa:	4973      	ldr	r1, [pc, #460]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003702:	e001      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003704:	7cfb      	ldrb	r3, [r7, #19]
 8003706:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d041      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003718:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800371c:	d02a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800371e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003722:	d824      	bhi.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003724:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003728:	d008      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800372a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800372e:	d81e      	bhi.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00a      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003738:	d010      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800373a:	e018      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800373c:	4b62      	ldr	r3, [pc, #392]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	4a61      	ldr	r2, [pc, #388]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003746:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003748:	e015      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3304      	adds	r3, #4
 800374e:	2100      	movs	r1, #0
 8003750:	4618      	mov	r0, r3
 8003752:	f000 fa73 	bl	8003c3c <RCCEx_PLLSAI1_Config>
 8003756:	4603      	mov	r3, r0
 8003758:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800375a:	e00c      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3320      	adds	r3, #32
 8003760:	2100      	movs	r1, #0
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fb5e 	bl	8003e24 <RCCEx_PLLSAI2_Config>
 8003768:	4603      	mov	r3, r0
 800376a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800376c:	e003      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	74fb      	strb	r3, [r7, #19]
      break;
 8003772:	e000      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003774:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003776:	7cfb      	ldrb	r3, [r7, #19]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10b      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800377c:	4b52      	ldr	r3, [pc, #328]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800377e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003782:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800378a:	494f      	ldr	r1, [pc, #316]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003792:	e001      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003794:	7cfb      	ldrb	r3, [r7, #19]
 8003796:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 80a0 	beq.w	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037a6:	2300      	movs	r3, #0
 80037a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037aa:	4b47      	ldr	r3, [pc, #284]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x152>
 80037b6:	2301      	movs	r3, #1
 80037b8:	e000      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80037ba:	2300      	movs	r3, #0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00d      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c0:	4b41      	ldr	r3, [pc, #260]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c4:	4a40      	ldr	r2, [pc, #256]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ca:	6593      	str	r3, [r2, #88]	; 0x58
 80037cc:	4b3e      	ldr	r3, [pc, #248]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037d8:	2301      	movs	r3, #1
 80037da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037dc:	4b3b      	ldr	r3, [pc, #236]	; (80038cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a3a      	ldr	r2, [pc, #232]	; (80038cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037e8:	f7fd ff80 	bl	80016ec <HAL_GetTick>
 80037ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037ee:	e009      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f0:	f7fd ff7c 	bl	80016ec <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d902      	bls.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	74fb      	strb	r3, [r7, #19]
        break;
 8003802:	e005      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003804:	4b31      	ldr	r3, [pc, #196]	; (80038cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0ef      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003810:	7cfb      	ldrb	r3, [r7, #19]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d15c      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003816:	4b2c      	ldr	r3, [pc, #176]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800381c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003820:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01f      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	429a      	cmp	r2, r3
 8003832:	d019      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003834:	4b24      	ldr	r3, [pc, #144]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800383e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003840:	4b21      	ldr	r3, [pc, #132]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003846:	4a20      	ldr	r2, [pc, #128]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800384c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003850:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003856:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003858:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800385c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003860:	4a19      	ldr	r2, [pc, #100]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d016      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003872:	f7fd ff3b 	bl	80016ec <HAL_GetTick>
 8003876:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003878:	e00b      	b.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800387a:	f7fd ff37 	bl	80016ec <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	f241 3288 	movw	r2, #5000	; 0x1388
 8003888:	4293      	cmp	r3, r2
 800388a:	d902      	bls.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	74fb      	strb	r3, [r7, #19]
            break;
 8003890:	e006      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003892:	4b0d      	ldr	r3, [pc, #52]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0ec      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80038a0:	7cfb      	ldrb	r3, [r7, #19]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038a6:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038b6:	4904      	ldr	r1, [pc, #16]	; (80038c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80038be:	e009      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038c0:	7cfb      	ldrb	r3, [r7, #19]
 80038c2:	74bb      	strb	r3, [r7, #18]
 80038c4:	e006      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000
 80038cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d0:	7cfb      	ldrb	r3, [r7, #19]
 80038d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038d4:	7c7b      	ldrb	r3, [r7, #17]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d105      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038da:	4b9e      	ldr	r3, [pc, #632]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038de:	4a9d      	ldr	r2, [pc, #628]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038f2:	4b98      	ldr	r3, [pc, #608]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f8:	f023 0203 	bic.w	r2, r3, #3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003900:	4994      	ldr	r1, [pc, #592]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00a      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003914:	4b8f      	ldr	r3, [pc, #572]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391a:	f023 020c 	bic.w	r2, r3, #12
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003922:	498c      	ldr	r1, [pc, #560]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003924:	4313      	orrs	r3, r2
 8003926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0304 	and.w	r3, r3, #4
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00a      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003936:	4b87      	ldr	r3, [pc, #540]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003944:	4983      	ldr	r1, [pc, #524]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003946:	4313      	orrs	r3, r2
 8003948:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00a      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003958:	4b7e      	ldr	r3, [pc, #504]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003966:	497b      	ldr	r1, [pc, #492]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003968:	4313      	orrs	r3, r2
 800396a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800397a:	4b76      	ldr	r3, [pc, #472]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003980:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003988:	4972      	ldr	r1, [pc, #456]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0320 	and.w	r3, r3, #32
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00a      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800399c:	4b6d      	ldr	r3, [pc, #436]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039aa:	496a      	ldr	r1, [pc, #424]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039be:	4b65      	ldr	r3, [pc, #404]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039cc:	4961      	ldr	r1, [pc, #388]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00a      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039e0:	4b5c      	ldr	r3, [pc, #368]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ee:	4959      	ldr	r1, [pc, #356]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00a      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a02:	4b54      	ldr	r3, [pc, #336]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a08:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a10:	4950      	ldr	r1, [pc, #320]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00a      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a24:	4b4b      	ldr	r3, [pc, #300]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a32:	4948      	ldr	r1, [pc, #288]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00a      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a46:	4b43      	ldr	r3, [pc, #268]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a54:	493f      	ldr	r1, [pc, #252]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d028      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a68:	4b3a      	ldr	r3, [pc, #232]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a76:	4937      	ldr	r1, [pc, #220]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a86:	d106      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a88:	4b32      	ldr	r3, [pc, #200]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4a31      	ldr	r2, [pc, #196]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a92:	60d3      	str	r3, [r2, #12]
 8003a94:	e011      	b.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a9e:	d10c      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3304      	adds	r3, #4
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f8c8 	bl	8003c3c <RCCEx_PLLSAI1_Config>
 8003aac:	4603      	mov	r3, r0
 8003aae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ab0:	7cfb      	ldrb	r3, [r7, #19]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003ab6:	7cfb      	ldrb	r3, [r7, #19]
 8003ab8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d028      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ac6:	4b23      	ldr	r3, [pc, #140]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003acc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad4:	491f      	ldr	r1, [pc, #124]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ae4:	d106      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ae6:	4b1b      	ldr	r3, [pc, #108]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	4a1a      	ldr	r2, [pc, #104]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003af0:	60d3      	str	r3, [r2, #12]
 8003af2:	e011      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003afc:	d10c      	bne.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3304      	adds	r3, #4
 8003b02:	2101      	movs	r1, #1
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 f899 	bl	8003c3c <RCCEx_PLLSAI1_Config>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b0e:	7cfb      	ldrb	r3, [r7, #19]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b14:	7cfb      	ldrb	r3, [r7, #19]
 8003b16:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d02b      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b24:	4b0b      	ldr	r3, [pc, #44]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b32:	4908      	ldr	r1, [pc, #32]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b42:	d109      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b44:	4b03      	ldr	r3, [pc, #12]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	4a02      	ldr	r2, [pc, #8]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b4e:	60d3      	str	r3, [r2, #12]
 8003b50:	e014      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003b52:	bf00      	nop
 8003b54:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b60:	d10c      	bne.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	3304      	adds	r3, #4
 8003b66:	2101      	movs	r1, #1
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 f867 	bl	8003c3c <RCCEx_PLLSAI1_Config>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b72:	7cfb      	ldrb	r3, [r7, #19]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003b78:	7cfb      	ldrb	r3, [r7, #19]
 8003b7a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d02f      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b88:	4b2b      	ldr	r3, [pc, #172]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b96:	4928      	ldr	r1, [pc, #160]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ba2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ba6:	d10d      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3304      	adds	r3, #4
 8003bac:	2102      	movs	r1, #2
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 f844 	bl	8003c3c <RCCEx_PLLSAI1_Config>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bb8:	7cfb      	ldrb	r3, [r7, #19]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d014      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003bbe:	7cfb      	ldrb	r3, [r7, #19]
 8003bc0:	74bb      	strb	r3, [r7, #18]
 8003bc2:	e011      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bcc:	d10c      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	3320      	adds	r3, #32
 8003bd2:	2102      	movs	r1, #2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 f925 	bl	8003e24 <RCCEx_PLLSAI2_Config>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bde:	7cfb      	ldrb	r3, [r7, #19]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003be4:	7cfb      	ldrb	r3, [r7, #19]
 8003be6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bf4:	4b10      	ldr	r3, [pc, #64]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c02:	490d      	ldr	r1, [pc, #52]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c16:	4b08      	ldr	r3, [pc, #32]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c26:	4904      	ldr	r1, [pc, #16]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c2e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40021000 	.word	0x40021000

08003c3c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c4a:	4b75      	ldr	r3, [pc, #468]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d018      	beq.n	8003c88 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c56:	4b72      	ldr	r3, [pc, #456]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0203 	and.w	r2, r3, #3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d10d      	bne.n	8003c82 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
       ||
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d009      	beq.n	8003c82 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c6e:	4b6c      	ldr	r3, [pc, #432]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	091b      	lsrs	r3, r3, #4
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
       ||
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d047      	beq.n	8003d12 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
 8003c86:	e044      	b.n	8003d12 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d018      	beq.n	8003cc2 <RCCEx_PLLSAI1_Config+0x86>
 8003c90:	2b03      	cmp	r3, #3
 8003c92:	d825      	bhi.n	8003ce0 <RCCEx_PLLSAI1_Config+0xa4>
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d002      	beq.n	8003c9e <RCCEx_PLLSAI1_Config+0x62>
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d009      	beq.n	8003cb0 <RCCEx_PLLSAI1_Config+0x74>
 8003c9c:	e020      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c9e:	4b60      	ldr	r3, [pc, #384]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d11d      	bne.n	8003ce6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cae:	e01a      	b.n	8003ce6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cb0:	4b5b      	ldr	r3, [pc, #364]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d116      	bne.n	8003cea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cc0:	e013      	b.n	8003cea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cc2:	4b57      	ldr	r3, [pc, #348]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10f      	bne.n	8003cee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cce:	4b54      	ldr	r3, [pc, #336]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d109      	bne.n	8003cee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cde:	e006      	b.n	8003cee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce4:	e004      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e002      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cee:	bf00      	nop
    }

    if(status == HAL_OK)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10d      	bne.n	8003d12 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cf6:	4b4a      	ldr	r3, [pc, #296]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6819      	ldr	r1, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	430b      	orrs	r3, r1
 8003d0c:	4944      	ldr	r1, [pc, #272]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d17d      	bne.n	8003e14 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d18:	4b41      	ldr	r3, [pc, #260]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a40      	ldr	r2, [pc, #256]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d1e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d24:	f7fd fce2 	bl	80016ec <HAL_GetTick>
 8003d28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d2a:	e009      	b.n	8003d40 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d2c:	f7fd fcde 	bl	80016ec <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d902      	bls.n	8003d40 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d3e:	e005      	b.n	8003d4c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d40:	4b37      	ldr	r3, [pc, #220]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1ef      	bne.n	8003d2c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d4c:	7bfb      	ldrb	r3, [r7, #15]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d160      	bne.n	8003e14 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d111      	bne.n	8003d7c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d58:	4b31      	ldr	r3, [pc, #196]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6892      	ldr	r2, [r2, #8]
 8003d68:	0211      	lsls	r1, r2, #8
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	68d2      	ldr	r2, [r2, #12]
 8003d6e:	0912      	lsrs	r2, r2, #4
 8003d70:	0452      	lsls	r2, r2, #17
 8003d72:	430a      	orrs	r2, r1
 8003d74:	492a      	ldr	r1, [pc, #168]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	610b      	str	r3, [r1, #16]
 8003d7a:	e027      	b.n	8003dcc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d112      	bne.n	8003da8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d82:	4b27      	ldr	r3, [pc, #156]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d8a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6892      	ldr	r2, [r2, #8]
 8003d92:	0211      	lsls	r1, r2, #8
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6912      	ldr	r2, [r2, #16]
 8003d98:	0852      	lsrs	r2, r2, #1
 8003d9a:	3a01      	subs	r2, #1
 8003d9c:	0552      	lsls	r2, r2, #21
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	491f      	ldr	r1, [pc, #124]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	610b      	str	r3, [r1, #16]
 8003da6:	e011      	b.n	8003dcc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003da8:	4b1d      	ldr	r3, [pc, #116]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003db0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6892      	ldr	r2, [r2, #8]
 8003db8:	0211      	lsls	r1, r2, #8
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	6952      	ldr	r2, [r2, #20]
 8003dbe:	0852      	lsrs	r2, r2, #1
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	0652      	lsls	r2, r2, #25
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	4916      	ldr	r1, [pc, #88]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a13      	ldr	r2, [pc, #76]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dd6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd8:	f7fd fc88 	bl	80016ec <HAL_GetTick>
 8003ddc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003dde:	e009      	b.n	8003df4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003de0:	f7fd fc84 	bl	80016ec <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d902      	bls.n	8003df4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	73fb      	strb	r3, [r7, #15]
          break;
 8003df2:	e005      	b.n	8003e00 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003df4:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ef      	beq.n	8003de0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e06:	4b06      	ldr	r3, [pc, #24]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	4904      	ldr	r1, [pc, #16]	; (8003e20 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000

08003e24 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e32:	4b6a      	ldr	r3, [pc, #424]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d018      	beq.n	8003e70 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e3e:	4b67      	ldr	r3, [pc, #412]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	f003 0203 	and.w	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d10d      	bne.n	8003e6a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
       ||
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d009      	beq.n	8003e6a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e56:	4b61      	ldr	r3, [pc, #388]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	091b      	lsrs	r3, r3, #4
 8003e5c:	f003 0307 	and.w	r3, r3, #7
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
       ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d047      	beq.n	8003efa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	73fb      	strb	r3, [r7, #15]
 8003e6e:	e044      	b.n	8003efa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b03      	cmp	r3, #3
 8003e76:	d018      	beq.n	8003eaa <RCCEx_PLLSAI2_Config+0x86>
 8003e78:	2b03      	cmp	r3, #3
 8003e7a:	d825      	bhi.n	8003ec8 <RCCEx_PLLSAI2_Config+0xa4>
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d002      	beq.n	8003e86 <RCCEx_PLLSAI2_Config+0x62>
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d009      	beq.n	8003e98 <RCCEx_PLLSAI2_Config+0x74>
 8003e84:	e020      	b.n	8003ec8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e86:	4b55      	ldr	r3, [pc, #340]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d11d      	bne.n	8003ece <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e96:	e01a      	b.n	8003ece <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e98:	4b50      	ldr	r3, [pc, #320]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d116      	bne.n	8003ed2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ea8:	e013      	b.n	8003ed2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003eaa:	4b4c      	ldr	r3, [pc, #304]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10f      	bne.n	8003ed6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003eb6:	4b49      	ldr	r3, [pc, #292]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d109      	bne.n	8003ed6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ec6:	e006      	b.n	8003ed6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ecc:	e004      	b.n	8003ed8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ece:	bf00      	nop
 8003ed0:	e002      	b.n	8003ed8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ed2:	bf00      	nop
 8003ed4:	e000      	b.n	8003ed8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ed6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10d      	bne.n	8003efa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ede:	4b3f      	ldr	r3, [pc, #252]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6819      	ldr	r1, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	4939      	ldr	r1, [pc, #228]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d167      	bne.n	8003fd0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f00:	4b36      	ldr	r3, [pc, #216]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a35      	ldr	r2, [pc, #212]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f0c:	f7fd fbee 	bl	80016ec <HAL_GetTick>
 8003f10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f12:	e009      	b.n	8003f28 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f14:	f7fd fbea 	bl	80016ec <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d902      	bls.n	8003f28 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	73fb      	strb	r3, [r7, #15]
        break;
 8003f26:	e005      	b.n	8003f34 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f28:	4b2c      	ldr	r3, [pc, #176]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1ef      	bne.n	8003f14 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d14a      	bne.n	8003fd0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d111      	bne.n	8003f64 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f40:	4b26      	ldr	r3, [pc, #152]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f42:	695b      	ldr	r3, [r3, #20]
 8003f44:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6892      	ldr	r2, [r2, #8]
 8003f50:	0211      	lsls	r1, r2, #8
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68d2      	ldr	r2, [r2, #12]
 8003f56:	0912      	lsrs	r2, r2, #4
 8003f58:	0452      	lsls	r2, r2, #17
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	491f      	ldr	r1, [pc, #124]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	614b      	str	r3, [r1, #20]
 8003f62:	e011      	b.n	8003f88 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f64:	4b1d      	ldr	r3, [pc, #116]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f66:	695b      	ldr	r3, [r3, #20]
 8003f68:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f6c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6892      	ldr	r2, [r2, #8]
 8003f74:	0211      	lsls	r1, r2, #8
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6912      	ldr	r2, [r2, #16]
 8003f7a:	0852      	lsrs	r2, r2, #1
 8003f7c:	3a01      	subs	r2, #1
 8003f7e:	0652      	lsls	r2, r2, #25
 8003f80:	430a      	orrs	r2, r1
 8003f82:	4916      	ldr	r1, [pc, #88]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f88:	4b14      	ldr	r3, [pc, #80]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a13      	ldr	r2, [pc, #76]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f92:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f94:	f7fd fbaa 	bl	80016ec <HAL_GetTick>
 8003f98:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f9a:	e009      	b.n	8003fb0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f9c:	f7fd fba6 	bl	80016ec <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d902      	bls.n	8003fb0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	73fb      	strb	r3, [r7, #15]
          break;
 8003fae:	e005      	b.n	8003fbc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d0ef      	beq.n	8003f9c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d106      	bne.n	8003fd0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc4:	695a      	ldr	r2, [r3, #20]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	4904      	ldr	r1, [pc, #16]	; (8003fdc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000

08003fe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e049      	b.n	8004086 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd fa24 	bl	8001454 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3304      	adds	r3, #4
 800401c:	4619      	mov	r1, r3
 800401e:	4610      	mov	r0, r2
 8004020:	f000 f9d0 	bl	80043c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d001      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e04f      	b.n	8004148 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2202      	movs	r2, #2
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68da      	ldr	r2, [r3, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f042 0201 	orr.w	r2, r2, #1
 80040be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a23      	ldr	r2, [pc, #140]	; (8004154 <HAL_TIM_Base_Start_IT+0xc4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d01d      	beq.n	8004106 <HAL_TIM_Base_Start_IT+0x76>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040d2:	d018      	beq.n	8004106 <HAL_TIM_Base_Start_IT+0x76>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a1f      	ldr	r2, [pc, #124]	; (8004158 <HAL_TIM_Base_Start_IT+0xc8>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d013      	beq.n	8004106 <HAL_TIM_Base_Start_IT+0x76>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a1e      	ldr	r2, [pc, #120]	; (800415c <HAL_TIM_Base_Start_IT+0xcc>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d00e      	beq.n	8004106 <HAL_TIM_Base_Start_IT+0x76>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a1c      	ldr	r2, [pc, #112]	; (8004160 <HAL_TIM_Base_Start_IT+0xd0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d009      	beq.n	8004106 <HAL_TIM_Base_Start_IT+0x76>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a1b      	ldr	r2, [pc, #108]	; (8004164 <HAL_TIM_Base_Start_IT+0xd4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d004      	beq.n	8004106 <HAL_TIM_Base_Start_IT+0x76>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a19      	ldr	r2, [pc, #100]	; (8004168 <HAL_TIM_Base_Start_IT+0xd8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d115      	bne.n	8004132 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	689a      	ldr	r2, [r3, #8]
 800410c:	4b17      	ldr	r3, [pc, #92]	; (800416c <HAL_TIM_Base_Start_IT+0xdc>)
 800410e:	4013      	ands	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b06      	cmp	r3, #6
 8004116:	d015      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0xb4>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800411e:	d011      	beq.n	8004144 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0201 	orr.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004130:	e008      	b.n	8004144 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0201 	orr.w	r2, r2, #1
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	e000      	b.n	8004146 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004144:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	40012c00 	.word	0x40012c00
 8004158:	40000400 	.word	0x40000400
 800415c:	40000800 	.word	0x40000800
 8004160:	40000c00 	.word	0x40000c00
 8004164:	40013400 	.word	0x40013400
 8004168:	40014000 	.word	0x40014000
 800416c:	00010007 	.word	0x00010007

08004170 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d020      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	2b00      	cmp	r3, #0
 800419a:	d01b      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0202 	mvn.w	r2, #2
 80041a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f8e4 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 80041c0:	e005      	b.n	80041ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f8d6 	bl	8004374 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f8e7 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0304 	and.w	r3, r3, #4
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d020      	beq.n	8004220 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01b      	beq.n	8004220 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0204 	mvn.w	r2, #4
 80041f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2202      	movs	r2, #2
 80041f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f8be 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 800420c:	e005      	b.n	800421a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f8b0 	bl	8004374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f8c1 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f003 0308 	and.w	r3, r3, #8
 8004226:	2b00      	cmp	r3, #0
 8004228:	d020      	beq.n	800426c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01b      	beq.n	800426c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0208 	mvn.w	r2, #8
 800423c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2204      	movs	r2, #4
 8004242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f003 0303 	and.w	r3, r3, #3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f898 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 8004258:	e005      	b.n	8004266 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 f88a 	bl	8004374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f89b 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	2b00      	cmp	r3, #0
 8004274:	d020      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f003 0310 	and.w	r3, r3, #16
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01b      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f06f 0210 	mvn.w	r2, #16
 8004288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2208      	movs	r2, #8
 800428e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f872 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 80042a4:	e005      	b.n	80042b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 f864 	bl	8004374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f875 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00c      	beq.n	80042dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d007      	beq.n	80042dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f06f 0201 	mvn.w	r2, #1
 80042d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fc ff44 	bl	8001164 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00c      	beq.n	8004300 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d007      	beq.n	8004300 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f906 	bl	800450c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00c      	beq.n	8004324 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004310:	2b00      	cmp	r3, #0
 8004312:	d007      	beq.n	8004324 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800431c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 f8fe 	bl	8004520 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00c      	beq.n	8004348 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004334:	2b00      	cmp	r3, #0
 8004336:	d007      	beq.n	8004348 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f834 	bl	80043b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00c      	beq.n	800436c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d007      	beq.n	800436c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f06f 0220 	mvn.w	r2, #32
 8004364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f8c6 	bl	80044f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800436c:	bf00      	nop
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a40      	ldr	r2, [pc, #256]	; (80044d8 <TIM_Base_SetConfig+0x114>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d013      	beq.n	8004404 <TIM_Base_SetConfig+0x40>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043e2:	d00f      	beq.n	8004404 <TIM_Base_SetConfig+0x40>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a3d      	ldr	r2, [pc, #244]	; (80044dc <TIM_Base_SetConfig+0x118>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d00b      	beq.n	8004404 <TIM_Base_SetConfig+0x40>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a3c      	ldr	r2, [pc, #240]	; (80044e0 <TIM_Base_SetConfig+0x11c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d007      	beq.n	8004404 <TIM_Base_SetConfig+0x40>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a3b      	ldr	r2, [pc, #236]	; (80044e4 <TIM_Base_SetConfig+0x120>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d003      	beq.n	8004404 <TIM_Base_SetConfig+0x40>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a3a      	ldr	r2, [pc, #232]	; (80044e8 <TIM_Base_SetConfig+0x124>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d108      	bne.n	8004416 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800440a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a2f      	ldr	r2, [pc, #188]	; (80044d8 <TIM_Base_SetConfig+0x114>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01f      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004424:	d01b      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a2c      	ldr	r2, [pc, #176]	; (80044dc <TIM_Base_SetConfig+0x118>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d017      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a2b      	ldr	r2, [pc, #172]	; (80044e0 <TIM_Base_SetConfig+0x11c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d013      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a2a      	ldr	r2, [pc, #168]	; (80044e4 <TIM_Base_SetConfig+0x120>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d00f      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a29      	ldr	r2, [pc, #164]	; (80044e8 <TIM_Base_SetConfig+0x124>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d00b      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a28      	ldr	r2, [pc, #160]	; (80044ec <TIM_Base_SetConfig+0x128>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d007      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a27      	ldr	r2, [pc, #156]	; (80044f0 <TIM_Base_SetConfig+0x12c>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d003      	beq.n	800445e <TIM_Base_SetConfig+0x9a>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a26      	ldr	r2, [pc, #152]	; (80044f4 <TIM_Base_SetConfig+0x130>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d108      	bne.n	8004470 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	4313      	orrs	r3, r2
 800446e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a10      	ldr	r2, [pc, #64]	; (80044d8 <TIM_Base_SetConfig+0x114>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d00f      	beq.n	80044bc <TIM_Base_SetConfig+0xf8>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a12      	ldr	r2, [pc, #72]	; (80044e8 <TIM_Base_SetConfig+0x124>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d00b      	beq.n	80044bc <TIM_Base_SetConfig+0xf8>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a11      	ldr	r2, [pc, #68]	; (80044ec <TIM_Base_SetConfig+0x128>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d007      	beq.n	80044bc <TIM_Base_SetConfig+0xf8>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a10      	ldr	r2, [pc, #64]	; (80044f0 <TIM_Base_SetConfig+0x12c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d003      	beq.n	80044bc <TIM_Base_SetConfig+0xf8>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a0f      	ldr	r2, [pc, #60]	; (80044f4 <TIM_Base_SetConfig+0x130>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d103      	bne.n	80044c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	615a      	str	r2, [r3, #20]
}
 80044ca:	bf00      	nop
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	40012c00 	.word	0x40012c00
 80044dc:	40000400 	.word	0x40000400
 80044e0:	40000800 	.word	0x40000800
 80044e4:	40000c00 	.word	0x40000c00
 80044e8:	40013400 	.word	0x40013400
 80044ec:	40014000 	.word	0x40014000
 80044f0:	40014400 	.word	0x40014400
 80044f4:	40014800 	.word	0x40014800

080044f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e040      	b.n	80045c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fc ffd2 	bl	8001500 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2224      	movs	r2, #36	; 0x24
 8004560:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0201 	bic.w	r2, r2, #1
 8004570:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 fb6a 	bl	8004c54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f8af 	bl	80046e4 <UART_SetConfig>
 8004586:	4603      	mov	r3, r0
 8004588:	2b01      	cmp	r3, #1
 800458a:	d101      	bne.n	8004590 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e01b      	b.n	80045c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800459e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0201 	orr.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 fbe9 	bl	8004d98 <UART_CheckIdleState>
 80045c6:	4603      	mov	r3, r0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b08a      	sub	sp, #40	; 0x28
 80045d4:	af02      	add	r7, sp, #8
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	603b      	str	r3, [r7, #0]
 80045dc:	4613      	mov	r3, r2
 80045de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d178      	bne.n	80046da <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <HAL_UART_Transmit+0x24>
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e071      	b.n	80046dc <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2221      	movs	r2, #33	; 0x21
 8004604:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004606:	f7fd f871 	bl	80016ec <HAL_GetTick>
 800460a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	88fa      	ldrh	r2, [r7, #6]
 8004610:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	88fa      	ldrh	r2, [r7, #6]
 8004618:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004624:	d108      	bne.n	8004638 <HAL_UART_Transmit+0x68>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d104      	bne.n	8004638 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800462e:	2300      	movs	r3, #0
 8004630:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	61bb      	str	r3, [r7, #24]
 8004636:	e003      	b.n	8004640 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800463c:	2300      	movs	r3, #0
 800463e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004640:	e030      	b.n	80046a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	9300      	str	r3, [sp, #0]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	2200      	movs	r2, #0
 800464a:	2180      	movs	r1, #128	; 0x80
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 fc4b 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d004      	beq.n	8004662 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2220      	movs	r2, #32
 800465c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e03c      	b.n	80046dc <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10b      	bne.n	8004680 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	881a      	ldrh	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004674:	b292      	uxth	r2, r2
 8004676:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	3302      	adds	r3, #2
 800467c:	61bb      	str	r3, [r7, #24]
 800467e:	e008      	b.n	8004692 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	781a      	ldrb	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	b292      	uxth	r2, r2
 800468a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	3301      	adds	r3, #1
 8004690:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1c8      	bne.n	8004642 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2200      	movs	r2, #0
 80046b8:	2140      	movs	r1, #64	; 0x40
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 fc14 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d004      	beq.n	80046d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2220      	movs	r2, #32
 80046ca:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e005      	b.n	80046dc <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2220      	movs	r2, #32
 80046d4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	e000      	b.n	80046dc <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
  }
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3720      	adds	r7, #32
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e8:	b08a      	sub	sp, #40	; 0x28
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046ee:	2300      	movs	r3, #0
 80046f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	431a      	orrs	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	431a      	orrs	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	4313      	orrs	r3, r2
 800470a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	4ba4      	ldr	r3, [pc, #656]	; (80049a4 <UART_SetConfig+0x2c0>)
 8004714:	4013      	ands	r3, r2
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	6812      	ldr	r2, [r2, #0]
 800471a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800471c:	430b      	orrs	r3, r1
 800471e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a99      	ldr	r2, [pc, #612]	; (80049a8 <UART_SetConfig+0x2c4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d004      	beq.n	8004750 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800474c:	4313      	orrs	r3, r2
 800474e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004760:	430a      	orrs	r2, r1
 8004762:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a90      	ldr	r2, [pc, #576]	; (80049ac <UART_SetConfig+0x2c8>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d126      	bne.n	80047bc <UART_SetConfig+0xd8>
 800476e:	4b90      	ldr	r3, [pc, #576]	; (80049b0 <UART_SetConfig+0x2cc>)
 8004770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004774:	f003 0303 	and.w	r3, r3, #3
 8004778:	2b03      	cmp	r3, #3
 800477a:	d81b      	bhi.n	80047b4 <UART_SetConfig+0xd0>
 800477c:	a201      	add	r2, pc, #4	; (adr r2, 8004784 <UART_SetConfig+0xa0>)
 800477e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004782:	bf00      	nop
 8004784:	08004795 	.word	0x08004795
 8004788:	080047a5 	.word	0x080047a5
 800478c:	0800479d 	.word	0x0800479d
 8004790:	080047ad 	.word	0x080047ad
 8004794:	2301      	movs	r3, #1
 8004796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800479a:	e116      	b.n	80049ca <UART_SetConfig+0x2e6>
 800479c:	2302      	movs	r3, #2
 800479e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047a2:	e112      	b.n	80049ca <UART_SetConfig+0x2e6>
 80047a4:	2304      	movs	r3, #4
 80047a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047aa:	e10e      	b.n	80049ca <UART_SetConfig+0x2e6>
 80047ac:	2308      	movs	r3, #8
 80047ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047b2:	e10a      	b.n	80049ca <UART_SetConfig+0x2e6>
 80047b4:	2310      	movs	r3, #16
 80047b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047ba:	e106      	b.n	80049ca <UART_SetConfig+0x2e6>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a7c      	ldr	r2, [pc, #496]	; (80049b4 <UART_SetConfig+0x2d0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d138      	bne.n	8004838 <UART_SetConfig+0x154>
 80047c6:	4b7a      	ldr	r3, [pc, #488]	; (80049b0 <UART_SetConfig+0x2cc>)
 80047c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047cc:	f003 030c 	and.w	r3, r3, #12
 80047d0:	2b0c      	cmp	r3, #12
 80047d2:	d82d      	bhi.n	8004830 <UART_SetConfig+0x14c>
 80047d4:	a201      	add	r2, pc, #4	; (adr r2, 80047dc <UART_SetConfig+0xf8>)
 80047d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047da:	bf00      	nop
 80047dc:	08004811 	.word	0x08004811
 80047e0:	08004831 	.word	0x08004831
 80047e4:	08004831 	.word	0x08004831
 80047e8:	08004831 	.word	0x08004831
 80047ec:	08004821 	.word	0x08004821
 80047f0:	08004831 	.word	0x08004831
 80047f4:	08004831 	.word	0x08004831
 80047f8:	08004831 	.word	0x08004831
 80047fc:	08004819 	.word	0x08004819
 8004800:	08004831 	.word	0x08004831
 8004804:	08004831 	.word	0x08004831
 8004808:	08004831 	.word	0x08004831
 800480c:	08004829 	.word	0x08004829
 8004810:	2300      	movs	r3, #0
 8004812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004816:	e0d8      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004818:	2302      	movs	r3, #2
 800481a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800481e:	e0d4      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004820:	2304      	movs	r3, #4
 8004822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004826:	e0d0      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004828:	2308      	movs	r3, #8
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800482e:	e0cc      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004830:	2310      	movs	r3, #16
 8004832:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004836:	e0c8      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a5e      	ldr	r2, [pc, #376]	; (80049b8 <UART_SetConfig+0x2d4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d125      	bne.n	800488e <UART_SetConfig+0x1aa>
 8004842:	4b5b      	ldr	r3, [pc, #364]	; (80049b0 <UART_SetConfig+0x2cc>)
 8004844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004848:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800484c:	2b30      	cmp	r3, #48	; 0x30
 800484e:	d016      	beq.n	800487e <UART_SetConfig+0x19a>
 8004850:	2b30      	cmp	r3, #48	; 0x30
 8004852:	d818      	bhi.n	8004886 <UART_SetConfig+0x1a2>
 8004854:	2b20      	cmp	r3, #32
 8004856:	d00a      	beq.n	800486e <UART_SetConfig+0x18a>
 8004858:	2b20      	cmp	r3, #32
 800485a:	d814      	bhi.n	8004886 <UART_SetConfig+0x1a2>
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <UART_SetConfig+0x182>
 8004860:	2b10      	cmp	r3, #16
 8004862:	d008      	beq.n	8004876 <UART_SetConfig+0x192>
 8004864:	e00f      	b.n	8004886 <UART_SetConfig+0x1a2>
 8004866:	2300      	movs	r3, #0
 8004868:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800486c:	e0ad      	b.n	80049ca <UART_SetConfig+0x2e6>
 800486e:	2302      	movs	r3, #2
 8004870:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004874:	e0a9      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004876:	2304      	movs	r3, #4
 8004878:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800487c:	e0a5      	b.n	80049ca <UART_SetConfig+0x2e6>
 800487e:	2308      	movs	r3, #8
 8004880:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004884:	e0a1      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004886:	2310      	movs	r3, #16
 8004888:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800488c:	e09d      	b.n	80049ca <UART_SetConfig+0x2e6>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a4a      	ldr	r2, [pc, #296]	; (80049bc <UART_SetConfig+0x2d8>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d125      	bne.n	80048e4 <UART_SetConfig+0x200>
 8004898:	4b45      	ldr	r3, [pc, #276]	; (80049b0 <UART_SetConfig+0x2cc>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80048a2:	2bc0      	cmp	r3, #192	; 0xc0
 80048a4:	d016      	beq.n	80048d4 <UART_SetConfig+0x1f0>
 80048a6:	2bc0      	cmp	r3, #192	; 0xc0
 80048a8:	d818      	bhi.n	80048dc <UART_SetConfig+0x1f8>
 80048aa:	2b80      	cmp	r3, #128	; 0x80
 80048ac:	d00a      	beq.n	80048c4 <UART_SetConfig+0x1e0>
 80048ae:	2b80      	cmp	r3, #128	; 0x80
 80048b0:	d814      	bhi.n	80048dc <UART_SetConfig+0x1f8>
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <UART_SetConfig+0x1d8>
 80048b6:	2b40      	cmp	r3, #64	; 0x40
 80048b8:	d008      	beq.n	80048cc <UART_SetConfig+0x1e8>
 80048ba:	e00f      	b.n	80048dc <UART_SetConfig+0x1f8>
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048c2:	e082      	b.n	80049ca <UART_SetConfig+0x2e6>
 80048c4:	2302      	movs	r3, #2
 80048c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ca:	e07e      	b.n	80049ca <UART_SetConfig+0x2e6>
 80048cc:	2304      	movs	r3, #4
 80048ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048d2:	e07a      	b.n	80049ca <UART_SetConfig+0x2e6>
 80048d4:	2308      	movs	r3, #8
 80048d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048da:	e076      	b.n	80049ca <UART_SetConfig+0x2e6>
 80048dc:	2310      	movs	r3, #16
 80048de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048e2:	e072      	b.n	80049ca <UART_SetConfig+0x2e6>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a35      	ldr	r2, [pc, #212]	; (80049c0 <UART_SetConfig+0x2dc>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d12a      	bne.n	8004944 <UART_SetConfig+0x260>
 80048ee:	4b30      	ldr	r3, [pc, #192]	; (80049b0 <UART_SetConfig+0x2cc>)
 80048f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048fc:	d01a      	beq.n	8004934 <UART_SetConfig+0x250>
 80048fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004902:	d81b      	bhi.n	800493c <UART_SetConfig+0x258>
 8004904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004908:	d00c      	beq.n	8004924 <UART_SetConfig+0x240>
 800490a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800490e:	d815      	bhi.n	800493c <UART_SetConfig+0x258>
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <UART_SetConfig+0x238>
 8004914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004918:	d008      	beq.n	800492c <UART_SetConfig+0x248>
 800491a:	e00f      	b.n	800493c <UART_SetConfig+0x258>
 800491c:	2300      	movs	r3, #0
 800491e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004922:	e052      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004924:	2302      	movs	r3, #2
 8004926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800492a:	e04e      	b.n	80049ca <UART_SetConfig+0x2e6>
 800492c:	2304      	movs	r3, #4
 800492e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004932:	e04a      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004934:	2308      	movs	r3, #8
 8004936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800493a:	e046      	b.n	80049ca <UART_SetConfig+0x2e6>
 800493c:	2310      	movs	r3, #16
 800493e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004942:	e042      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a17      	ldr	r2, [pc, #92]	; (80049a8 <UART_SetConfig+0x2c4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d13a      	bne.n	80049c4 <UART_SetConfig+0x2e0>
 800494e:	4b18      	ldr	r3, [pc, #96]	; (80049b0 <UART_SetConfig+0x2cc>)
 8004950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004954:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004958:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800495c:	d01a      	beq.n	8004994 <UART_SetConfig+0x2b0>
 800495e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004962:	d81b      	bhi.n	800499c <UART_SetConfig+0x2b8>
 8004964:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004968:	d00c      	beq.n	8004984 <UART_SetConfig+0x2a0>
 800496a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800496e:	d815      	bhi.n	800499c <UART_SetConfig+0x2b8>
 8004970:	2b00      	cmp	r3, #0
 8004972:	d003      	beq.n	800497c <UART_SetConfig+0x298>
 8004974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004978:	d008      	beq.n	800498c <UART_SetConfig+0x2a8>
 800497a:	e00f      	b.n	800499c <UART_SetConfig+0x2b8>
 800497c:	2300      	movs	r3, #0
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004982:	e022      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004984:	2302      	movs	r3, #2
 8004986:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800498a:	e01e      	b.n	80049ca <UART_SetConfig+0x2e6>
 800498c:	2304      	movs	r3, #4
 800498e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004992:	e01a      	b.n	80049ca <UART_SetConfig+0x2e6>
 8004994:	2308      	movs	r3, #8
 8004996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800499a:	e016      	b.n	80049ca <UART_SetConfig+0x2e6>
 800499c:	2310      	movs	r3, #16
 800499e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049a2:	e012      	b.n	80049ca <UART_SetConfig+0x2e6>
 80049a4:	efff69f3 	.word	0xefff69f3
 80049a8:	40008000 	.word	0x40008000
 80049ac:	40013800 	.word	0x40013800
 80049b0:	40021000 	.word	0x40021000
 80049b4:	40004400 	.word	0x40004400
 80049b8:	40004800 	.word	0x40004800
 80049bc:	40004c00 	.word	0x40004c00
 80049c0:	40005000 	.word	0x40005000
 80049c4:	2310      	movs	r3, #16
 80049c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a9f      	ldr	r2, [pc, #636]	; (8004c4c <UART_SetConfig+0x568>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d17a      	bne.n	8004aca <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d824      	bhi.n	8004a26 <UART_SetConfig+0x342>
 80049dc:	a201      	add	r2, pc, #4	; (adr r2, 80049e4 <UART_SetConfig+0x300>)
 80049de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e2:	bf00      	nop
 80049e4:	08004a09 	.word	0x08004a09
 80049e8:	08004a27 	.word	0x08004a27
 80049ec:	08004a11 	.word	0x08004a11
 80049f0:	08004a27 	.word	0x08004a27
 80049f4:	08004a17 	.word	0x08004a17
 80049f8:	08004a27 	.word	0x08004a27
 80049fc:	08004a27 	.word	0x08004a27
 8004a00:	08004a27 	.word	0x08004a27
 8004a04:	08004a1f 	.word	0x08004a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a08:	f7fe fda2 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 8004a0c:	61f8      	str	r0, [r7, #28]
        break;
 8004a0e:	e010      	b.n	8004a32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a10:	4b8f      	ldr	r3, [pc, #572]	; (8004c50 <UART_SetConfig+0x56c>)
 8004a12:	61fb      	str	r3, [r7, #28]
        break;
 8004a14:	e00d      	b.n	8004a32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a16:	f7fe fd03 	bl	8003420 <HAL_RCC_GetSysClockFreq>
 8004a1a:	61f8      	str	r0, [r7, #28]
        break;
 8004a1c:	e009      	b.n	8004a32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a22:	61fb      	str	r3, [r7, #28]
        break;
 8004a24:	e005      	b.n	8004a32 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004a26:	2300      	movs	r3, #0
 8004a28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004a30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 80fb 	beq.w	8004c30 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	4413      	add	r3, r2
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d305      	bcc.n	8004a56 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a50:	69fa      	ldr	r2, [r7, #28]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d903      	bls.n	8004a5e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a5c:	e0e8      	b.n	8004c30 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	2200      	movs	r2, #0
 8004a62:	461c      	mov	r4, r3
 8004a64:	4615      	mov	r5, r2
 8004a66:	f04f 0200 	mov.w	r2, #0
 8004a6a:	f04f 0300 	mov.w	r3, #0
 8004a6e:	022b      	lsls	r3, r5, #8
 8004a70:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004a74:	0222      	lsls	r2, r4, #8
 8004a76:	68f9      	ldr	r1, [r7, #12]
 8004a78:	6849      	ldr	r1, [r1, #4]
 8004a7a:	0849      	lsrs	r1, r1, #1
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	4688      	mov	r8, r1
 8004a80:	4681      	mov	r9, r0
 8004a82:	eb12 0a08 	adds.w	sl, r2, r8
 8004a86:	eb43 0b09 	adc.w	fp, r3, r9
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	603b      	str	r3, [r7, #0]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a98:	4650      	mov	r0, sl
 8004a9a:	4659      	mov	r1, fp
 8004a9c:	f7fb fbe8 	bl	8000270 <__aeabi_uldivmod>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aae:	d308      	bcc.n	8004ac2 <UART_SetConfig+0x3de>
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ab6:	d204      	bcs.n	8004ac2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	69ba      	ldr	r2, [r7, #24]
 8004abe:	60da      	str	r2, [r3, #12]
 8004ac0:	e0b6      	b.n	8004c30 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004ac8:	e0b2      	b.n	8004c30 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad2:	d15e      	bne.n	8004b92 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004ad4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	d828      	bhi.n	8004b2e <UART_SetConfig+0x44a>
 8004adc:	a201      	add	r2, pc, #4	; (adr r2, 8004ae4 <UART_SetConfig+0x400>)
 8004ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae2:	bf00      	nop
 8004ae4:	08004b09 	.word	0x08004b09
 8004ae8:	08004b11 	.word	0x08004b11
 8004aec:	08004b19 	.word	0x08004b19
 8004af0:	08004b2f 	.word	0x08004b2f
 8004af4:	08004b1f 	.word	0x08004b1f
 8004af8:	08004b2f 	.word	0x08004b2f
 8004afc:	08004b2f 	.word	0x08004b2f
 8004b00:	08004b2f 	.word	0x08004b2f
 8004b04:	08004b27 	.word	0x08004b27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b08:	f7fe fd22 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 8004b0c:	61f8      	str	r0, [r7, #28]
        break;
 8004b0e:	e014      	b.n	8004b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b10:	f7fe fd34 	bl	800357c <HAL_RCC_GetPCLK2Freq>
 8004b14:	61f8      	str	r0, [r7, #28]
        break;
 8004b16:	e010      	b.n	8004b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b18:	4b4d      	ldr	r3, [pc, #308]	; (8004c50 <UART_SetConfig+0x56c>)
 8004b1a:	61fb      	str	r3, [r7, #28]
        break;
 8004b1c:	e00d      	b.n	8004b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b1e:	f7fe fc7f 	bl	8003420 <HAL_RCC_GetSysClockFreq>
 8004b22:	61f8      	str	r0, [r7, #28]
        break;
 8004b24:	e009      	b.n	8004b3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b2a:	61fb      	str	r3, [r7, #28]
        break;
 8004b2c:	e005      	b.n	8004b3a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d077      	beq.n	8004c30 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	005a      	lsls	r2, r3, #1
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	085b      	lsrs	r3, r3, #1
 8004b4a:	441a      	add	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b54:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	2b0f      	cmp	r3, #15
 8004b5a:	d916      	bls.n	8004b8a <UART_SetConfig+0x4a6>
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b62:	d212      	bcs.n	8004b8a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	f023 030f 	bic.w	r3, r3, #15
 8004b6c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	085b      	lsrs	r3, r3, #1
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	8afb      	ldrh	r3, [r7, #22]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	8afa      	ldrh	r2, [r7, #22]
 8004b86:	60da      	str	r2, [r3, #12]
 8004b88:	e052      	b.n	8004c30 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004b90:	e04e      	b.n	8004c30 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b96:	2b08      	cmp	r3, #8
 8004b98:	d827      	bhi.n	8004bea <UART_SetConfig+0x506>
 8004b9a:	a201      	add	r2, pc, #4	; (adr r2, 8004ba0 <UART_SetConfig+0x4bc>)
 8004b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba0:	08004bc5 	.word	0x08004bc5
 8004ba4:	08004bcd 	.word	0x08004bcd
 8004ba8:	08004bd5 	.word	0x08004bd5
 8004bac:	08004beb 	.word	0x08004beb
 8004bb0:	08004bdb 	.word	0x08004bdb
 8004bb4:	08004beb 	.word	0x08004beb
 8004bb8:	08004beb 	.word	0x08004beb
 8004bbc:	08004beb 	.word	0x08004beb
 8004bc0:	08004be3 	.word	0x08004be3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bc4:	f7fe fcc4 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 8004bc8:	61f8      	str	r0, [r7, #28]
        break;
 8004bca:	e014      	b.n	8004bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bcc:	f7fe fcd6 	bl	800357c <HAL_RCC_GetPCLK2Freq>
 8004bd0:	61f8      	str	r0, [r7, #28]
        break;
 8004bd2:	e010      	b.n	8004bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bd4:	4b1e      	ldr	r3, [pc, #120]	; (8004c50 <UART_SetConfig+0x56c>)
 8004bd6:	61fb      	str	r3, [r7, #28]
        break;
 8004bd8:	e00d      	b.n	8004bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bda:	f7fe fc21 	bl	8003420 <HAL_RCC_GetSysClockFreq>
 8004bde:	61f8      	str	r0, [r7, #28]
        break;
 8004be0:	e009      	b.n	8004bf6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004be6:	61fb      	str	r3, [r7, #28]
        break;
 8004be8:	e005      	b.n	8004bf6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004bea:	2300      	movs	r3, #0
 8004bec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004bf4:	bf00      	nop
    }

    if (pclk != 0U)
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d019      	beq.n	8004c30 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	085a      	lsrs	r2, r3, #1
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	441a      	add	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c0e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	2b0f      	cmp	r3, #15
 8004c14:	d909      	bls.n	8004c2a <UART_SetConfig+0x546>
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c1c:	d205      	bcs.n	8004c2a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	60da      	str	r2, [r3, #12]
 8004c28:	e002      	b.n	8004c30 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004c3c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3728      	adds	r7, #40	; 0x28
 8004c44:	46bd      	mov	sp, r7
 8004c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c4a:	bf00      	nop
 8004c4c:	40008000 	.word	0x40008000
 8004c50:	00f42400 	.word	0x00f42400

08004c54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00a      	beq.n	8004c7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00a      	beq.n	8004cc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	f003 0304 	and.w	r3, r3, #4
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	f003 0310 	and.w	r3, r3, #16
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00a      	beq.n	8004d06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	f003 0320 	and.w	r3, r3, #32
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00a      	beq.n	8004d28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d01a      	beq.n	8004d6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d52:	d10a      	bne.n	8004d6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	605a      	str	r2, [r3, #4]
  }
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b098      	sub	sp, #96	; 0x60
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004da8:	f7fc fca0 	bl	80016ec <HAL_GetTick>
 8004dac:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d12e      	bne.n	8004e1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f88c 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d021      	beq.n	8004e1a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dde:	e853 3f00 	ldrex	r3, [r3]
 8004de2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dea:	653b      	str	r3, [r7, #80]	; 0x50
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	461a      	mov	r2, r3
 8004df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004df4:	647b      	str	r3, [r7, #68]	; 0x44
 8004df6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004dfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004dfc:	e841 2300 	strex	r3, r2, [r1]
 8004e00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1e6      	bne.n	8004dd6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e062      	b.n	8004ee0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0304 	and.w	r3, r3, #4
 8004e24:	2b04      	cmp	r3, #4
 8004e26:	d149      	bne.n	8004ebc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e30:	2200      	movs	r2, #0
 8004e32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f856 	bl	8004ee8 <UART_WaitOnFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d03c      	beq.n	8004ebc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	e853 3f00 	ldrex	r3, [r3]
 8004e4e:	623b      	str	r3, [r7, #32]
   return(result);
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e60:	633b      	str	r3, [r7, #48]	; 0x30
 8004e62:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e6      	bne.n	8004e42 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3308      	adds	r3, #8
 8004e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	e853 3f00 	ldrex	r3, [r3]
 8004e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0301 	bic.w	r3, r3, #1
 8004e8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3308      	adds	r3, #8
 8004e92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e94:	61fa      	str	r2, [r7, #28]
 8004e96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e98:	69b9      	ldr	r1, [r7, #24]
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	e841 2300 	strex	r3, r2, [r1]
 8004ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1e5      	bne.n	8004e74 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e011      	b.n	8004ee0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3758      	adds	r7, #88	; 0x58
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	603b      	str	r3, [r7, #0]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ef8:	e049      	b.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f00:	d045      	beq.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f02:	f7fc fbf3 	bl	80016ec <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d302      	bcc.n	8004f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e048      	b.n	8004fae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0304 	and.w	r3, r3, #4
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d031      	beq.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69db      	ldr	r3, [r3, #28]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d110      	bne.n	8004f5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f838 	bl	8004fb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2208      	movs	r2, #8
 8004f4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e029      	b.n	8004fae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f68:	d111      	bne.n	8004f8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 f81e 	bl	8004fb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e00f      	b.n	8004fae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69da      	ldr	r2, [r3, #28]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	4013      	ands	r3, r2
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	bf0c      	ite	eq
 8004f9e:	2301      	moveq	r3, #1
 8004fa0:	2300      	movne	r3, #0
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	79fb      	ldrb	r3, [r7, #7]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d0a6      	beq.n	8004efa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b095      	sub	sp, #84	; 0x54
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc6:	e853 3f00 	ldrex	r3, [r3]
 8004fca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fdc:	643b      	str	r3, [r7, #64]	; 0x40
 8004fde:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fe2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fe4:	e841 2300 	strex	r3, r2, [r1]
 8004fe8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1e6      	bne.n	8004fbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	e853 3f00 	ldrex	r3, [r3]
 8004ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	64bb      	str	r3, [r7, #72]	; 0x48
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3308      	adds	r3, #8
 800500e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005010:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005012:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005014:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005016:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005018:	e841 2300 	strex	r3, r2, [r1]
 800501c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800501e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1e5      	bne.n	8004ff0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005028:	2b01      	cmp	r3, #1
 800502a:	d118      	bne.n	800505e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	e853 3f00 	ldrex	r3, [r3]
 8005038:	60bb      	str	r3, [r7, #8]
   return(result);
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	f023 0310 	bic.w	r3, r3, #16
 8005040:	647b      	str	r3, [r7, #68]	; 0x44
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800504a:	61bb      	str	r3, [r7, #24]
 800504c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504e:	6979      	ldr	r1, [r7, #20]
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	e841 2300 	strex	r3, r2, [r1]
 8005056:	613b      	str	r3, [r7, #16]
   return(result);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1e6      	bne.n	800502c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005072:	bf00      	nop
 8005074:	3754      	adds	r7, #84	; 0x54
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
	...

08005080 <std>:
 8005080:	2300      	movs	r3, #0
 8005082:	b510      	push	{r4, lr}
 8005084:	4604      	mov	r4, r0
 8005086:	e9c0 3300 	strd	r3, r3, [r0]
 800508a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800508e:	6083      	str	r3, [r0, #8]
 8005090:	8181      	strh	r1, [r0, #12]
 8005092:	6643      	str	r3, [r0, #100]	; 0x64
 8005094:	81c2      	strh	r2, [r0, #14]
 8005096:	6183      	str	r3, [r0, #24]
 8005098:	4619      	mov	r1, r3
 800509a:	2208      	movs	r2, #8
 800509c:	305c      	adds	r0, #92	; 0x5c
 800509e:	f000 f9e5 	bl	800546c <memset>
 80050a2:	4b05      	ldr	r3, [pc, #20]	; (80050b8 <std+0x38>)
 80050a4:	6263      	str	r3, [r4, #36]	; 0x24
 80050a6:	4b05      	ldr	r3, [pc, #20]	; (80050bc <std+0x3c>)
 80050a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80050aa:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <std+0x40>)
 80050ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050ae:	4b05      	ldr	r3, [pc, #20]	; (80050c4 <std+0x44>)
 80050b0:	6224      	str	r4, [r4, #32]
 80050b2:	6323      	str	r3, [r4, #48]	; 0x30
 80050b4:	bd10      	pop	{r4, pc}
 80050b6:	bf00      	nop
 80050b8:	080052bd 	.word	0x080052bd
 80050bc:	080052df 	.word	0x080052df
 80050c0:	08005317 	.word	0x08005317
 80050c4:	0800533b 	.word	0x0800533b

080050c8 <stdio_exit_handler>:
 80050c8:	4a02      	ldr	r2, [pc, #8]	; (80050d4 <stdio_exit_handler+0xc>)
 80050ca:	4903      	ldr	r1, [pc, #12]	; (80050d8 <stdio_exit_handler+0x10>)
 80050cc:	4803      	ldr	r0, [pc, #12]	; (80050dc <stdio_exit_handler+0x14>)
 80050ce:	f000 b869 	b.w	80051a4 <_fwalk_sglue>
 80050d2:	bf00      	nop
 80050d4:	2000000c 	.word	0x2000000c
 80050d8:	08005e05 	.word	0x08005e05
 80050dc:	20000018 	.word	0x20000018

080050e0 <cleanup_stdio>:
 80050e0:	6841      	ldr	r1, [r0, #4]
 80050e2:	4b0c      	ldr	r3, [pc, #48]	; (8005114 <cleanup_stdio+0x34>)
 80050e4:	4299      	cmp	r1, r3
 80050e6:	b510      	push	{r4, lr}
 80050e8:	4604      	mov	r4, r0
 80050ea:	d001      	beq.n	80050f0 <cleanup_stdio+0x10>
 80050ec:	f000 fe8a 	bl	8005e04 <_fflush_r>
 80050f0:	68a1      	ldr	r1, [r4, #8]
 80050f2:	4b09      	ldr	r3, [pc, #36]	; (8005118 <cleanup_stdio+0x38>)
 80050f4:	4299      	cmp	r1, r3
 80050f6:	d002      	beq.n	80050fe <cleanup_stdio+0x1e>
 80050f8:	4620      	mov	r0, r4
 80050fa:	f000 fe83 	bl	8005e04 <_fflush_r>
 80050fe:	68e1      	ldr	r1, [r4, #12]
 8005100:	4b06      	ldr	r3, [pc, #24]	; (800511c <cleanup_stdio+0x3c>)
 8005102:	4299      	cmp	r1, r3
 8005104:	d004      	beq.n	8005110 <cleanup_stdio+0x30>
 8005106:	4620      	mov	r0, r4
 8005108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800510c:	f000 be7a 	b.w	8005e04 <_fflush_r>
 8005110:	bd10      	pop	{r4, pc}
 8005112:	bf00      	nop
 8005114:	200001c4 	.word	0x200001c4
 8005118:	2000022c 	.word	0x2000022c
 800511c:	20000294 	.word	0x20000294

08005120 <global_stdio_init.part.0>:
 8005120:	b510      	push	{r4, lr}
 8005122:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <global_stdio_init.part.0+0x30>)
 8005124:	4c0b      	ldr	r4, [pc, #44]	; (8005154 <global_stdio_init.part.0+0x34>)
 8005126:	4a0c      	ldr	r2, [pc, #48]	; (8005158 <global_stdio_init.part.0+0x38>)
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	4620      	mov	r0, r4
 800512c:	2200      	movs	r2, #0
 800512e:	2104      	movs	r1, #4
 8005130:	f7ff ffa6 	bl	8005080 <std>
 8005134:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005138:	2201      	movs	r2, #1
 800513a:	2109      	movs	r1, #9
 800513c:	f7ff ffa0 	bl	8005080 <std>
 8005140:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005144:	2202      	movs	r2, #2
 8005146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800514a:	2112      	movs	r1, #18
 800514c:	f7ff bf98 	b.w	8005080 <std>
 8005150:	200002fc 	.word	0x200002fc
 8005154:	200001c4 	.word	0x200001c4
 8005158:	080050c9 	.word	0x080050c9

0800515c <__sfp_lock_acquire>:
 800515c:	4801      	ldr	r0, [pc, #4]	; (8005164 <__sfp_lock_acquire+0x8>)
 800515e:	f000 b9fd 	b.w	800555c <__retarget_lock_acquire_recursive>
 8005162:	bf00      	nop
 8005164:	20000305 	.word	0x20000305

08005168 <__sfp_lock_release>:
 8005168:	4801      	ldr	r0, [pc, #4]	; (8005170 <__sfp_lock_release+0x8>)
 800516a:	f000 b9f8 	b.w	800555e <__retarget_lock_release_recursive>
 800516e:	bf00      	nop
 8005170:	20000305 	.word	0x20000305

08005174 <__sinit>:
 8005174:	b510      	push	{r4, lr}
 8005176:	4604      	mov	r4, r0
 8005178:	f7ff fff0 	bl	800515c <__sfp_lock_acquire>
 800517c:	6a23      	ldr	r3, [r4, #32]
 800517e:	b11b      	cbz	r3, 8005188 <__sinit+0x14>
 8005180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005184:	f7ff bff0 	b.w	8005168 <__sfp_lock_release>
 8005188:	4b04      	ldr	r3, [pc, #16]	; (800519c <__sinit+0x28>)
 800518a:	6223      	str	r3, [r4, #32]
 800518c:	4b04      	ldr	r3, [pc, #16]	; (80051a0 <__sinit+0x2c>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1f5      	bne.n	8005180 <__sinit+0xc>
 8005194:	f7ff ffc4 	bl	8005120 <global_stdio_init.part.0>
 8005198:	e7f2      	b.n	8005180 <__sinit+0xc>
 800519a:	bf00      	nop
 800519c:	080050e1 	.word	0x080050e1
 80051a0:	200002fc 	.word	0x200002fc

080051a4 <_fwalk_sglue>:
 80051a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051a8:	4607      	mov	r7, r0
 80051aa:	4688      	mov	r8, r1
 80051ac:	4614      	mov	r4, r2
 80051ae:	2600      	movs	r6, #0
 80051b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051b4:	f1b9 0901 	subs.w	r9, r9, #1
 80051b8:	d505      	bpl.n	80051c6 <_fwalk_sglue+0x22>
 80051ba:	6824      	ldr	r4, [r4, #0]
 80051bc:	2c00      	cmp	r4, #0
 80051be:	d1f7      	bne.n	80051b0 <_fwalk_sglue+0xc>
 80051c0:	4630      	mov	r0, r6
 80051c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051c6:	89ab      	ldrh	r3, [r5, #12]
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d907      	bls.n	80051dc <_fwalk_sglue+0x38>
 80051cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051d0:	3301      	adds	r3, #1
 80051d2:	d003      	beq.n	80051dc <_fwalk_sglue+0x38>
 80051d4:	4629      	mov	r1, r5
 80051d6:	4638      	mov	r0, r7
 80051d8:	47c0      	blx	r8
 80051da:	4306      	orrs	r6, r0
 80051dc:	3568      	adds	r5, #104	; 0x68
 80051de:	e7e9      	b.n	80051b4 <_fwalk_sglue+0x10>

080051e0 <iprintf>:
 80051e0:	b40f      	push	{r0, r1, r2, r3}
 80051e2:	b507      	push	{r0, r1, r2, lr}
 80051e4:	4906      	ldr	r1, [pc, #24]	; (8005200 <iprintf+0x20>)
 80051e6:	ab04      	add	r3, sp, #16
 80051e8:	6808      	ldr	r0, [r1, #0]
 80051ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ee:	6881      	ldr	r1, [r0, #8]
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	f000 fad7 	bl	80057a4 <_vfiprintf_r>
 80051f6:	b003      	add	sp, #12
 80051f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80051fc:	b004      	add	sp, #16
 80051fe:	4770      	bx	lr
 8005200:	20000064 	.word	0x20000064

08005204 <_puts_r>:
 8005204:	6a03      	ldr	r3, [r0, #32]
 8005206:	b570      	push	{r4, r5, r6, lr}
 8005208:	6884      	ldr	r4, [r0, #8]
 800520a:	4605      	mov	r5, r0
 800520c:	460e      	mov	r6, r1
 800520e:	b90b      	cbnz	r3, 8005214 <_puts_r+0x10>
 8005210:	f7ff ffb0 	bl	8005174 <__sinit>
 8005214:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005216:	07db      	lsls	r3, r3, #31
 8005218:	d405      	bmi.n	8005226 <_puts_r+0x22>
 800521a:	89a3      	ldrh	r3, [r4, #12]
 800521c:	0598      	lsls	r0, r3, #22
 800521e:	d402      	bmi.n	8005226 <_puts_r+0x22>
 8005220:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005222:	f000 f99b 	bl	800555c <__retarget_lock_acquire_recursive>
 8005226:	89a3      	ldrh	r3, [r4, #12]
 8005228:	0719      	lsls	r1, r3, #28
 800522a:	d513      	bpl.n	8005254 <_puts_r+0x50>
 800522c:	6923      	ldr	r3, [r4, #16]
 800522e:	b18b      	cbz	r3, 8005254 <_puts_r+0x50>
 8005230:	3e01      	subs	r6, #1
 8005232:	68a3      	ldr	r3, [r4, #8]
 8005234:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005238:	3b01      	subs	r3, #1
 800523a:	60a3      	str	r3, [r4, #8]
 800523c:	b9e9      	cbnz	r1, 800527a <_puts_r+0x76>
 800523e:	2b00      	cmp	r3, #0
 8005240:	da2e      	bge.n	80052a0 <_puts_r+0x9c>
 8005242:	4622      	mov	r2, r4
 8005244:	210a      	movs	r1, #10
 8005246:	4628      	mov	r0, r5
 8005248:	f000 f87b 	bl	8005342 <__swbuf_r>
 800524c:	3001      	adds	r0, #1
 800524e:	d007      	beq.n	8005260 <_puts_r+0x5c>
 8005250:	250a      	movs	r5, #10
 8005252:	e007      	b.n	8005264 <_puts_r+0x60>
 8005254:	4621      	mov	r1, r4
 8005256:	4628      	mov	r0, r5
 8005258:	f000 f8b0 	bl	80053bc <__swsetup_r>
 800525c:	2800      	cmp	r0, #0
 800525e:	d0e7      	beq.n	8005230 <_puts_r+0x2c>
 8005260:	f04f 35ff 	mov.w	r5, #4294967295
 8005264:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005266:	07da      	lsls	r2, r3, #31
 8005268:	d405      	bmi.n	8005276 <_puts_r+0x72>
 800526a:	89a3      	ldrh	r3, [r4, #12]
 800526c:	059b      	lsls	r3, r3, #22
 800526e:	d402      	bmi.n	8005276 <_puts_r+0x72>
 8005270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005272:	f000 f974 	bl	800555e <__retarget_lock_release_recursive>
 8005276:	4628      	mov	r0, r5
 8005278:	bd70      	pop	{r4, r5, r6, pc}
 800527a:	2b00      	cmp	r3, #0
 800527c:	da04      	bge.n	8005288 <_puts_r+0x84>
 800527e:	69a2      	ldr	r2, [r4, #24]
 8005280:	429a      	cmp	r2, r3
 8005282:	dc06      	bgt.n	8005292 <_puts_r+0x8e>
 8005284:	290a      	cmp	r1, #10
 8005286:	d004      	beq.n	8005292 <_puts_r+0x8e>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	6022      	str	r2, [r4, #0]
 800528e:	7019      	strb	r1, [r3, #0]
 8005290:	e7cf      	b.n	8005232 <_puts_r+0x2e>
 8005292:	4622      	mov	r2, r4
 8005294:	4628      	mov	r0, r5
 8005296:	f000 f854 	bl	8005342 <__swbuf_r>
 800529a:	3001      	adds	r0, #1
 800529c:	d1c9      	bne.n	8005232 <_puts_r+0x2e>
 800529e:	e7df      	b.n	8005260 <_puts_r+0x5c>
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	250a      	movs	r5, #10
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	6022      	str	r2, [r4, #0]
 80052a8:	701d      	strb	r5, [r3, #0]
 80052aa:	e7db      	b.n	8005264 <_puts_r+0x60>

080052ac <puts>:
 80052ac:	4b02      	ldr	r3, [pc, #8]	; (80052b8 <puts+0xc>)
 80052ae:	4601      	mov	r1, r0
 80052b0:	6818      	ldr	r0, [r3, #0]
 80052b2:	f7ff bfa7 	b.w	8005204 <_puts_r>
 80052b6:	bf00      	nop
 80052b8:	20000064 	.word	0x20000064

080052bc <__sread>:
 80052bc:	b510      	push	{r4, lr}
 80052be:	460c      	mov	r4, r1
 80052c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c4:	f000 f8fc 	bl	80054c0 <_read_r>
 80052c8:	2800      	cmp	r0, #0
 80052ca:	bfab      	itete	ge
 80052cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052ce:	89a3      	ldrhlt	r3, [r4, #12]
 80052d0:	181b      	addge	r3, r3, r0
 80052d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052d6:	bfac      	ite	ge
 80052d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80052da:	81a3      	strhlt	r3, [r4, #12]
 80052dc:	bd10      	pop	{r4, pc}

080052de <__swrite>:
 80052de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e2:	461f      	mov	r7, r3
 80052e4:	898b      	ldrh	r3, [r1, #12]
 80052e6:	05db      	lsls	r3, r3, #23
 80052e8:	4605      	mov	r5, r0
 80052ea:	460c      	mov	r4, r1
 80052ec:	4616      	mov	r6, r2
 80052ee:	d505      	bpl.n	80052fc <__swrite+0x1e>
 80052f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f4:	2302      	movs	r3, #2
 80052f6:	2200      	movs	r2, #0
 80052f8:	f000 f8d0 	bl	800549c <_lseek_r>
 80052fc:	89a3      	ldrh	r3, [r4, #12]
 80052fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005306:	81a3      	strh	r3, [r4, #12]
 8005308:	4632      	mov	r2, r6
 800530a:	463b      	mov	r3, r7
 800530c:	4628      	mov	r0, r5
 800530e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005312:	f000 b8e7 	b.w	80054e4 <_write_r>

08005316 <__sseek>:
 8005316:	b510      	push	{r4, lr}
 8005318:	460c      	mov	r4, r1
 800531a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800531e:	f000 f8bd 	bl	800549c <_lseek_r>
 8005322:	1c43      	adds	r3, r0, #1
 8005324:	89a3      	ldrh	r3, [r4, #12]
 8005326:	bf15      	itete	ne
 8005328:	6560      	strne	r0, [r4, #84]	; 0x54
 800532a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800532e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005332:	81a3      	strheq	r3, [r4, #12]
 8005334:	bf18      	it	ne
 8005336:	81a3      	strhne	r3, [r4, #12]
 8005338:	bd10      	pop	{r4, pc}

0800533a <__sclose>:
 800533a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800533e:	f000 b89d 	b.w	800547c <_close_r>

08005342 <__swbuf_r>:
 8005342:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005344:	460e      	mov	r6, r1
 8005346:	4614      	mov	r4, r2
 8005348:	4605      	mov	r5, r0
 800534a:	b118      	cbz	r0, 8005354 <__swbuf_r+0x12>
 800534c:	6a03      	ldr	r3, [r0, #32]
 800534e:	b90b      	cbnz	r3, 8005354 <__swbuf_r+0x12>
 8005350:	f7ff ff10 	bl	8005174 <__sinit>
 8005354:	69a3      	ldr	r3, [r4, #24]
 8005356:	60a3      	str	r3, [r4, #8]
 8005358:	89a3      	ldrh	r3, [r4, #12]
 800535a:	071a      	lsls	r2, r3, #28
 800535c:	d525      	bpl.n	80053aa <__swbuf_r+0x68>
 800535e:	6923      	ldr	r3, [r4, #16]
 8005360:	b31b      	cbz	r3, 80053aa <__swbuf_r+0x68>
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	6922      	ldr	r2, [r4, #16]
 8005366:	1a98      	subs	r0, r3, r2
 8005368:	6963      	ldr	r3, [r4, #20]
 800536a:	b2f6      	uxtb	r6, r6
 800536c:	4283      	cmp	r3, r0
 800536e:	4637      	mov	r7, r6
 8005370:	dc04      	bgt.n	800537c <__swbuf_r+0x3a>
 8005372:	4621      	mov	r1, r4
 8005374:	4628      	mov	r0, r5
 8005376:	f000 fd45 	bl	8005e04 <_fflush_r>
 800537a:	b9e0      	cbnz	r0, 80053b6 <__swbuf_r+0x74>
 800537c:	68a3      	ldr	r3, [r4, #8]
 800537e:	3b01      	subs	r3, #1
 8005380:	60a3      	str	r3, [r4, #8]
 8005382:	6823      	ldr	r3, [r4, #0]
 8005384:	1c5a      	adds	r2, r3, #1
 8005386:	6022      	str	r2, [r4, #0]
 8005388:	701e      	strb	r6, [r3, #0]
 800538a:	6962      	ldr	r2, [r4, #20]
 800538c:	1c43      	adds	r3, r0, #1
 800538e:	429a      	cmp	r2, r3
 8005390:	d004      	beq.n	800539c <__swbuf_r+0x5a>
 8005392:	89a3      	ldrh	r3, [r4, #12]
 8005394:	07db      	lsls	r3, r3, #31
 8005396:	d506      	bpl.n	80053a6 <__swbuf_r+0x64>
 8005398:	2e0a      	cmp	r6, #10
 800539a:	d104      	bne.n	80053a6 <__swbuf_r+0x64>
 800539c:	4621      	mov	r1, r4
 800539e:	4628      	mov	r0, r5
 80053a0:	f000 fd30 	bl	8005e04 <_fflush_r>
 80053a4:	b938      	cbnz	r0, 80053b6 <__swbuf_r+0x74>
 80053a6:	4638      	mov	r0, r7
 80053a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053aa:	4621      	mov	r1, r4
 80053ac:	4628      	mov	r0, r5
 80053ae:	f000 f805 	bl	80053bc <__swsetup_r>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d0d5      	beq.n	8005362 <__swbuf_r+0x20>
 80053b6:	f04f 37ff 	mov.w	r7, #4294967295
 80053ba:	e7f4      	b.n	80053a6 <__swbuf_r+0x64>

080053bc <__swsetup_r>:
 80053bc:	b538      	push	{r3, r4, r5, lr}
 80053be:	4b2a      	ldr	r3, [pc, #168]	; (8005468 <__swsetup_r+0xac>)
 80053c0:	4605      	mov	r5, r0
 80053c2:	6818      	ldr	r0, [r3, #0]
 80053c4:	460c      	mov	r4, r1
 80053c6:	b118      	cbz	r0, 80053d0 <__swsetup_r+0x14>
 80053c8:	6a03      	ldr	r3, [r0, #32]
 80053ca:	b90b      	cbnz	r3, 80053d0 <__swsetup_r+0x14>
 80053cc:	f7ff fed2 	bl	8005174 <__sinit>
 80053d0:	89a3      	ldrh	r3, [r4, #12]
 80053d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053d6:	0718      	lsls	r0, r3, #28
 80053d8:	d422      	bmi.n	8005420 <__swsetup_r+0x64>
 80053da:	06d9      	lsls	r1, r3, #27
 80053dc:	d407      	bmi.n	80053ee <__swsetup_r+0x32>
 80053de:	2309      	movs	r3, #9
 80053e0:	602b      	str	r3, [r5, #0]
 80053e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053e6:	81a3      	strh	r3, [r4, #12]
 80053e8:	f04f 30ff 	mov.w	r0, #4294967295
 80053ec:	e034      	b.n	8005458 <__swsetup_r+0x9c>
 80053ee:	0758      	lsls	r0, r3, #29
 80053f0:	d512      	bpl.n	8005418 <__swsetup_r+0x5c>
 80053f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053f4:	b141      	cbz	r1, 8005408 <__swsetup_r+0x4c>
 80053f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053fa:	4299      	cmp	r1, r3
 80053fc:	d002      	beq.n	8005404 <__swsetup_r+0x48>
 80053fe:	4628      	mov	r0, r5
 8005400:	f000 f8ae 	bl	8005560 <_free_r>
 8005404:	2300      	movs	r3, #0
 8005406:	6363      	str	r3, [r4, #52]	; 0x34
 8005408:	89a3      	ldrh	r3, [r4, #12]
 800540a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800540e:	81a3      	strh	r3, [r4, #12]
 8005410:	2300      	movs	r3, #0
 8005412:	6063      	str	r3, [r4, #4]
 8005414:	6923      	ldr	r3, [r4, #16]
 8005416:	6023      	str	r3, [r4, #0]
 8005418:	89a3      	ldrh	r3, [r4, #12]
 800541a:	f043 0308 	orr.w	r3, r3, #8
 800541e:	81a3      	strh	r3, [r4, #12]
 8005420:	6923      	ldr	r3, [r4, #16]
 8005422:	b94b      	cbnz	r3, 8005438 <__swsetup_r+0x7c>
 8005424:	89a3      	ldrh	r3, [r4, #12]
 8005426:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800542a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800542e:	d003      	beq.n	8005438 <__swsetup_r+0x7c>
 8005430:	4621      	mov	r1, r4
 8005432:	4628      	mov	r0, r5
 8005434:	f000 fd34 	bl	8005ea0 <__smakebuf_r>
 8005438:	89a0      	ldrh	r0, [r4, #12]
 800543a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800543e:	f010 0301 	ands.w	r3, r0, #1
 8005442:	d00a      	beq.n	800545a <__swsetup_r+0x9e>
 8005444:	2300      	movs	r3, #0
 8005446:	60a3      	str	r3, [r4, #8]
 8005448:	6963      	ldr	r3, [r4, #20]
 800544a:	425b      	negs	r3, r3
 800544c:	61a3      	str	r3, [r4, #24]
 800544e:	6923      	ldr	r3, [r4, #16]
 8005450:	b943      	cbnz	r3, 8005464 <__swsetup_r+0xa8>
 8005452:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005456:	d1c4      	bne.n	80053e2 <__swsetup_r+0x26>
 8005458:	bd38      	pop	{r3, r4, r5, pc}
 800545a:	0781      	lsls	r1, r0, #30
 800545c:	bf58      	it	pl
 800545e:	6963      	ldrpl	r3, [r4, #20]
 8005460:	60a3      	str	r3, [r4, #8]
 8005462:	e7f4      	b.n	800544e <__swsetup_r+0x92>
 8005464:	2000      	movs	r0, #0
 8005466:	e7f7      	b.n	8005458 <__swsetup_r+0x9c>
 8005468:	20000064 	.word	0x20000064

0800546c <memset>:
 800546c:	4402      	add	r2, r0
 800546e:	4603      	mov	r3, r0
 8005470:	4293      	cmp	r3, r2
 8005472:	d100      	bne.n	8005476 <memset+0xa>
 8005474:	4770      	bx	lr
 8005476:	f803 1b01 	strb.w	r1, [r3], #1
 800547a:	e7f9      	b.n	8005470 <memset+0x4>

0800547c <_close_r>:
 800547c:	b538      	push	{r3, r4, r5, lr}
 800547e:	4d06      	ldr	r5, [pc, #24]	; (8005498 <_close_r+0x1c>)
 8005480:	2300      	movs	r3, #0
 8005482:	4604      	mov	r4, r0
 8005484:	4608      	mov	r0, r1
 8005486:	602b      	str	r3, [r5, #0]
 8005488:	f7fb ff3f 	bl	800130a <_close>
 800548c:	1c43      	adds	r3, r0, #1
 800548e:	d102      	bne.n	8005496 <_close_r+0x1a>
 8005490:	682b      	ldr	r3, [r5, #0]
 8005492:	b103      	cbz	r3, 8005496 <_close_r+0x1a>
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	bd38      	pop	{r3, r4, r5, pc}
 8005498:	20000300 	.word	0x20000300

0800549c <_lseek_r>:
 800549c:	b538      	push	{r3, r4, r5, lr}
 800549e:	4d07      	ldr	r5, [pc, #28]	; (80054bc <_lseek_r+0x20>)
 80054a0:	4604      	mov	r4, r0
 80054a2:	4608      	mov	r0, r1
 80054a4:	4611      	mov	r1, r2
 80054a6:	2200      	movs	r2, #0
 80054a8:	602a      	str	r2, [r5, #0]
 80054aa:	461a      	mov	r2, r3
 80054ac:	f7fb ff54 	bl	8001358 <_lseek>
 80054b0:	1c43      	adds	r3, r0, #1
 80054b2:	d102      	bne.n	80054ba <_lseek_r+0x1e>
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	b103      	cbz	r3, 80054ba <_lseek_r+0x1e>
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	bd38      	pop	{r3, r4, r5, pc}
 80054bc:	20000300 	.word	0x20000300

080054c0 <_read_r>:
 80054c0:	b538      	push	{r3, r4, r5, lr}
 80054c2:	4d07      	ldr	r5, [pc, #28]	; (80054e0 <_read_r+0x20>)
 80054c4:	4604      	mov	r4, r0
 80054c6:	4608      	mov	r0, r1
 80054c8:	4611      	mov	r1, r2
 80054ca:	2200      	movs	r2, #0
 80054cc:	602a      	str	r2, [r5, #0]
 80054ce:	461a      	mov	r2, r3
 80054d0:	f7fb fee2 	bl	8001298 <_read>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d102      	bne.n	80054de <_read_r+0x1e>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	b103      	cbz	r3, 80054de <_read_r+0x1e>
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	bd38      	pop	{r3, r4, r5, pc}
 80054e0:	20000300 	.word	0x20000300

080054e4 <_write_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	4d07      	ldr	r5, [pc, #28]	; (8005504 <_write_r+0x20>)
 80054e8:	4604      	mov	r4, r0
 80054ea:	4608      	mov	r0, r1
 80054ec:	4611      	mov	r1, r2
 80054ee:	2200      	movs	r2, #0
 80054f0:	602a      	str	r2, [r5, #0]
 80054f2:	461a      	mov	r2, r3
 80054f4:	f7fb feed 	bl	80012d2 <_write>
 80054f8:	1c43      	adds	r3, r0, #1
 80054fa:	d102      	bne.n	8005502 <_write_r+0x1e>
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	b103      	cbz	r3, 8005502 <_write_r+0x1e>
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	bd38      	pop	{r3, r4, r5, pc}
 8005504:	20000300 	.word	0x20000300

08005508 <__errno>:
 8005508:	4b01      	ldr	r3, [pc, #4]	; (8005510 <__errno+0x8>)
 800550a:	6818      	ldr	r0, [r3, #0]
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	20000064 	.word	0x20000064

08005514 <__libc_init_array>:
 8005514:	b570      	push	{r4, r5, r6, lr}
 8005516:	4d0d      	ldr	r5, [pc, #52]	; (800554c <__libc_init_array+0x38>)
 8005518:	4c0d      	ldr	r4, [pc, #52]	; (8005550 <__libc_init_array+0x3c>)
 800551a:	1b64      	subs	r4, r4, r5
 800551c:	10a4      	asrs	r4, r4, #2
 800551e:	2600      	movs	r6, #0
 8005520:	42a6      	cmp	r6, r4
 8005522:	d109      	bne.n	8005538 <__libc_init_array+0x24>
 8005524:	4d0b      	ldr	r5, [pc, #44]	; (8005554 <__libc_init_array+0x40>)
 8005526:	4c0c      	ldr	r4, [pc, #48]	; (8005558 <__libc_init_array+0x44>)
 8005528:	f000 fd28 	bl	8005f7c <_init>
 800552c:	1b64      	subs	r4, r4, r5
 800552e:	10a4      	asrs	r4, r4, #2
 8005530:	2600      	movs	r6, #0
 8005532:	42a6      	cmp	r6, r4
 8005534:	d105      	bne.n	8005542 <__libc_init_array+0x2e>
 8005536:	bd70      	pop	{r4, r5, r6, pc}
 8005538:	f855 3b04 	ldr.w	r3, [r5], #4
 800553c:	4798      	blx	r3
 800553e:	3601      	adds	r6, #1
 8005540:	e7ee      	b.n	8005520 <__libc_init_array+0xc>
 8005542:	f855 3b04 	ldr.w	r3, [r5], #4
 8005546:	4798      	blx	r3
 8005548:	3601      	adds	r6, #1
 800554a:	e7f2      	b.n	8005532 <__libc_init_array+0x1e>
 800554c:	080060fc 	.word	0x080060fc
 8005550:	080060fc 	.word	0x080060fc
 8005554:	080060fc 	.word	0x080060fc
 8005558:	08006100 	.word	0x08006100

0800555c <__retarget_lock_acquire_recursive>:
 800555c:	4770      	bx	lr

0800555e <__retarget_lock_release_recursive>:
 800555e:	4770      	bx	lr

08005560 <_free_r>:
 8005560:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005562:	2900      	cmp	r1, #0
 8005564:	d044      	beq.n	80055f0 <_free_r+0x90>
 8005566:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800556a:	9001      	str	r0, [sp, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	f1a1 0404 	sub.w	r4, r1, #4
 8005572:	bfb8      	it	lt
 8005574:	18e4      	addlt	r4, r4, r3
 8005576:	f000 f8df 	bl	8005738 <__malloc_lock>
 800557a:	4a1e      	ldr	r2, [pc, #120]	; (80055f4 <_free_r+0x94>)
 800557c:	9801      	ldr	r0, [sp, #4]
 800557e:	6813      	ldr	r3, [r2, #0]
 8005580:	b933      	cbnz	r3, 8005590 <_free_r+0x30>
 8005582:	6063      	str	r3, [r4, #4]
 8005584:	6014      	str	r4, [r2, #0]
 8005586:	b003      	add	sp, #12
 8005588:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800558c:	f000 b8da 	b.w	8005744 <__malloc_unlock>
 8005590:	42a3      	cmp	r3, r4
 8005592:	d908      	bls.n	80055a6 <_free_r+0x46>
 8005594:	6825      	ldr	r5, [r4, #0]
 8005596:	1961      	adds	r1, r4, r5
 8005598:	428b      	cmp	r3, r1
 800559a:	bf01      	itttt	eq
 800559c:	6819      	ldreq	r1, [r3, #0]
 800559e:	685b      	ldreq	r3, [r3, #4]
 80055a0:	1949      	addeq	r1, r1, r5
 80055a2:	6021      	streq	r1, [r4, #0]
 80055a4:	e7ed      	b.n	8005582 <_free_r+0x22>
 80055a6:	461a      	mov	r2, r3
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	b10b      	cbz	r3, 80055b0 <_free_r+0x50>
 80055ac:	42a3      	cmp	r3, r4
 80055ae:	d9fa      	bls.n	80055a6 <_free_r+0x46>
 80055b0:	6811      	ldr	r1, [r2, #0]
 80055b2:	1855      	adds	r5, r2, r1
 80055b4:	42a5      	cmp	r5, r4
 80055b6:	d10b      	bne.n	80055d0 <_free_r+0x70>
 80055b8:	6824      	ldr	r4, [r4, #0]
 80055ba:	4421      	add	r1, r4
 80055bc:	1854      	adds	r4, r2, r1
 80055be:	42a3      	cmp	r3, r4
 80055c0:	6011      	str	r1, [r2, #0]
 80055c2:	d1e0      	bne.n	8005586 <_free_r+0x26>
 80055c4:	681c      	ldr	r4, [r3, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	6053      	str	r3, [r2, #4]
 80055ca:	440c      	add	r4, r1
 80055cc:	6014      	str	r4, [r2, #0]
 80055ce:	e7da      	b.n	8005586 <_free_r+0x26>
 80055d0:	d902      	bls.n	80055d8 <_free_r+0x78>
 80055d2:	230c      	movs	r3, #12
 80055d4:	6003      	str	r3, [r0, #0]
 80055d6:	e7d6      	b.n	8005586 <_free_r+0x26>
 80055d8:	6825      	ldr	r5, [r4, #0]
 80055da:	1961      	adds	r1, r4, r5
 80055dc:	428b      	cmp	r3, r1
 80055de:	bf04      	itt	eq
 80055e0:	6819      	ldreq	r1, [r3, #0]
 80055e2:	685b      	ldreq	r3, [r3, #4]
 80055e4:	6063      	str	r3, [r4, #4]
 80055e6:	bf04      	itt	eq
 80055e8:	1949      	addeq	r1, r1, r5
 80055ea:	6021      	streq	r1, [r4, #0]
 80055ec:	6054      	str	r4, [r2, #4]
 80055ee:	e7ca      	b.n	8005586 <_free_r+0x26>
 80055f0:	b003      	add	sp, #12
 80055f2:	bd30      	pop	{r4, r5, pc}
 80055f4:	20000308 	.word	0x20000308

080055f8 <sbrk_aligned>:
 80055f8:	b570      	push	{r4, r5, r6, lr}
 80055fa:	4e0e      	ldr	r6, [pc, #56]	; (8005634 <sbrk_aligned+0x3c>)
 80055fc:	460c      	mov	r4, r1
 80055fe:	6831      	ldr	r1, [r6, #0]
 8005600:	4605      	mov	r5, r0
 8005602:	b911      	cbnz	r1, 800560a <sbrk_aligned+0x12>
 8005604:	f000 fcaa 	bl	8005f5c <_sbrk_r>
 8005608:	6030      	str	r0, [r6, #0]
 800560a:	4621      	mov	r1, r4
 800560c:	4628      	mov	r0, r5
 800560e:	f000 fca5 	bl	8005f5c <_sbrk_r>
 8005612:	1c43      	adds	r3, r0, #1
 8005614:	d00a      	beq.n	800562c <sbrk_aligned+0x34>
 8005616:	1cc4      	adds	r4, r0, #3
 8005618:	f024 0403 	bic.w	r4, r4, #3
 800561c:	42a0      	cmp	r0, r4
 800561e:	d007      	beq.n	8005630 <sbrk_aligned+0x38>
 8005620:	1a21      	subs	r1, r4, r0
 8005622:	4628      	mov	r0, r5
 8005624:	f000 fc9a 	bl	8005f5c <_sbrk_r>
 8005628:	3001      	adds	r0, #1
 800562a:	d101      	bne.n	8005630 <sbrk_aligned+0x38>
 800562c:	f04f 34ff 	mov.w	r4, #4294967295
 8005630:	4620      	mov	r0, r4
 8005632:	bd70      	pop	{r4, r5, r6, pc}
 8005634:	2000030c 	.word	0x2000030c

08005638 <_malloc_r>:
 8005638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800563c:	1ccd      	adds	r5, r1, #3
 800563e:	f025 0503 	bic.w	r5, r5, #3
 8005642:	3508      	adds	r5, #8
 8005644:	2d0c      	cmp	r5, #12
 8005646:	bf38      	it	cc
 8005648:	250c      	movcc	r5, #12
 800564a:	2d00      	cmp	r5, #0
 800564c:	4607      	mov	r7, r0
 800564e:	db01      	blt.n	8005654 <_malloc_r+0x1c>
 8005650:	42a9      	cmp	r1, r5
 8005652:	d905      	bls.n	8005660 <_malloc_r+0x28>
 8005654:	230c      	movs	r3, #12
 8005656:	603b      	str	r3, [r7, #0]
 8005658:	2600      	movs	r6, #0
 800565a:	4630      	mov	r0, r6
 800565c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005660:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005734 <_malloc_r+0xfc>
 8005664:	f000 f868 	bl	8005738 <__malloc_lock>
 8005668:	f8d8 3000 	ldr.w	r3, [r8]
 800566c:	461c      	mov	r4, r3
 800566e:	bb5c      	cbnz	r4, 80056c8 <_malloc_r+0x90>
 8005670:	4629      	mov	r1, r5
 8005672:	4638      	mov	r0, r7
 8005674:	f7ff ffc0 	bl	80055f8 <sbrk_aligned>
 8005678:	1c43      	adds	r3, r0, #1
 800567a:	4604      	mov	r4, r0
 800567c:	d155      	bne.n	800572a <_malloc_r+0xf2>
 800567e:	f8d8 4000 	ldr.w	r4, [r8]
 8005682:	4626      	mov	r6, r4
 8005684:	2e00      	cmp	r6, #0
 8005686:	d145      	bne.n	8005714 <_malloc_r+0xdc>
 8005688:	2c00      	cmp	r4, #0
 800568a:	d048      	beq.n	800571e <_malloc_r+0xe6>
 800568c:	6823      	ldr	r3, [r4, #0]
 800568e:	4631      	mov	r1, r6
 8005690:	4638      	mov	r0, r7
 8005692:	eb04 0903 	add.w	r9, r4, r3
 8005696:	f000 fc61 	bl	8005f5c <_sbrk_r>
 800569a:	4581      	cmp	r9, r0
 800569c:	d13f      	bne.n	800571e <_malloc_r+0xe6>
 800569e:	6821      	ldr	r1, [r4, #0]
 80056a0:	1a6d      	subs	r5, r5, r1
 80056a2:	4629      	mov	r1, r5
 80056a4:	4638      	mov	r0, r7
 80056a6:	f7ff ffa7 	bl	80055f8 <sbrk_aligned>
 80056aa:	3001      	adds	r0, #1
 80056ac:	d037      	beq.n	800571e <_malloc_r+0xe6>
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	442b      	add	r3, r5
 80056b2:	6023      	str	r3, [r4, #0]
 80056b4:	f8d8 3000 	ldr.w	r3, [r8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d038      	beq.n	800572e <_malloc_r+0xf6>
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	42a2      	cmp	r2, r4
 80056c0:	d12b      	bne.n	800571a <_malloc_r+0xe2>
 80056c2:	2200      	movs	r2, #0
 80056c4:	605a      	str	r2, [r3, #4]
 80056c6:	e00f      	b.n	80056e8 <_malloc_r+0xb0>
 80056c8:	6822      	ldr	r2, [r4, #0]
 80056ca:	1b52      	subs	r2, r2, r5
 80056cc:	d41f      	bmi.n	800570e <_malloc_r+0xd6>
 80056ce:	2a0b      	cmp	r2, #11
 80056d0:	d917      	bls.n	8005702 <_malloc_r+0xca>
 80056d2:	1961      	adds	r1, r4, r5
 80056d4:	42a3      	cmp	r3, r4
 80056d6:	6025      	str	r5, [r4, #0]
 80056d8:	bf18      	it	ne
 80056da:	6059      	strne	r1, [r3, #4]
 80056dc:	6863      	ldr	r3, [r4, #4]
 80056de:	bf08      	it	eq
 80056e0:	f8c8 1000 	streq.w	r1, [r8]
 80056e4:	5162      	str	r2, [r4, r5]
 80056e6:	604b      	str	r3, [r1, #4]
 80056e8:	4638      	mov	r0, r7
 80056ea:	f104 060b 	add.w	r6, r4, #11
 80056ee:	f000 f829 	bl	8005744 <__malloc_unlock>
 80056f2:	f026 0607 	bic.w	r6, r6, #7
 80056f6:	1d23      	adds	r3, r4, #4
 80056f8:	1af2      	subs	r2, r6, r3
 80056fa:	d0ae      	beq.n	800565a <_malloc_r+0x22>
 80056fc:	1b9b      	subs	r3, r3, r6
 80056fe:	50a3      	str	r3, [r4, r2]
 8005700:	e7ab      	b.n	800565a <_malloc_r+0x22>
 8005702:	42a3      	cmp	r3, r4
 8005704:	6862      	ldr	r2, [r4, #4]
 8005706:	d1dd      	bne.n	80056c4 <_malloc_r+0x8c>
 8005708:	f8c8 2000 	str.w	r2, [r8]
 800570c:	e7ec      	b.n	80056e8 <_malloc_r+0xb0>
 800570e:	4623      	mov	r3, r4
 8005710:	6864      	ldr	r4, [r4, #4]
 8005712:	e7ac      	b.n	800566e <_malloc_r+0x36>
 8005714:	4634      	mov	r4, r6
 8005716:	6876      	ldr	r6, [r6, #4]
 8005718:	e7b4      	b.n	8005684 <_malloc_r+0x4c>
 800571a:	4613      	mov	r3, r2
 800571c:	e7cc      	b.n	80056b8 <_malloc_r+0x80>
 800571e:	230c      	movs	r3, #12
 8005720:	603b      	str	r3, [r7, #0]
 8005722:	4638      	mov	r0, r7
 8005724:	f000 f80e 	bl	8005744 <__malloc_unlock>
 8005728:	e797      	b.n	800565a <_malloc_r+0x22>
 800572a:	6025      	str	r5, [r4, #0]
 800572c:	e7dc      	b.n	80056e8 <_malloc_r+0xb0>
 800572e:	605b      	str	r3, [r3, #4]
 8005730:	deff      	udf	#255	; 0xff
 8005732:	bf00      	nop
 8005734:	20000308 	.word	0x20000308

08005738 <__malloc_lock>:
 8005738:	4801      	ldr	r0, [pc, #4]	; (8005740 <__malloc_lock+0x8>)
 800573a:	f7ff bf0f 	b.w	800555c <__retarget_lock_acquire_recursive>
 800573e:	bf00      	nop
 8005740:	20000304 	.word	0x20000304

08005744 <__malloc_unlock>:
 8005744:	4801      	ldr	r0, [pc, #4]	; (800574c <__malloc_unlock+0x8>)
 8005746:	f7ff bf0a 	b.w	800555e <__retarget_lock_release_recursive>
 800574a:	bf00      	nop
 800574c:	20000304 	.word	0x20000304

08005750 <__sfputc_r>:
 8005750:	6893      	ldr	r3, [r2, #8]
 8005752:	3b01      	subs	r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	b410      	push	{r4}
 8005758:	6093      	str	r3, [r2, #8]
 800575a:	da08      	bge.n	800576e <__sfputc_r+0x1e>
 800575c:	6994      	ldr	r4, [r2, #24]
 800575e:	42a3      	cmp	r3, r4
 8005760:	db01      	blt.n	8005766 <__sfputc_r+0x16>
 8005762:	290a      	cmp	r1, #10
 8005764:	d103      	bne.n	800576e <__sfputc_r+0x1e>
 8005766:	f85d 4b04 	ldr.w	r4, [sp], #4
 800576a:	f7ff bdea 	b.w	8005342 <__swbuf_r>
 800576e:	6813      	ldr	r3, [r2, #0]
 8005770:	1c58      	adds	r0, r3, #1
 8005772:	6010      	str	r0, [r2, #0]
 8005774:	7019      	strb	r1, [r3, #0]
 8005776:	4608      	mov	r0, r1
 8005778:	f85d 4b04 	ldr.w	r4, [sp], #4
 800577c:	4770      	bx	lr

0800577e <__sfputs_r>:
 800577e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005780:	4606      	mov	r6, r0
 8005782:	460f      	mov	r7, r1
 8005784:	4614      	mov	r4, r2
 8005786:	18d5      	adds	r5, r2, r3
 8005788:	42ac      	cmp	r4, r5
 800578a:	d101      	bne.n	8005790 <__sfputs_r+0x12>
 800578c:	2000      	movs	r0, #0
 800578e:	e007      	b.n	80057a0 <__sfputs_r+0x22>
 8005790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005794:	463a      	mov	r2, r7
 8005796:	4630      	mov	r0, r6
 8005798:	f7ff ffda 	bl	8005750 <__sfputc_r>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d1f3      	bne.n	8005788 <__sfputs_r+0xa>
 80057a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057a4 <_vfiprintf_r>:
 80057a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a8:	460d      	mov	r5, r1
 80057aa:	b09d      	sub	sp, #116	; 0x74
 80057ac:	4614      	mov	r4, r2
 80057ae:	4698      	mov	r8, r3
 80057b0:	4606      	mov	r6, r0
 80057b2:	b118      	cbz	r0, 80057bc <_vfiprintf_r+0x18>
 80057b4:	6a03      	ldr	r3, [r0, #32]
 80057b6:	b90b      	cbnz	r3, 80057bc <_vfiprintf_r+0x18>
 80057b8:	f7ff fcdc 	bl	8005174 <__sinit>
 80057bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057be:	07d9      	lsls	r1, r3, #31
 80057c0:	d405      	bmi.n	80057ce <_vfiprintf_r+0x2a>
 80057c2:	89ab      	ldrh	r3, [r5, #12]
 80057c4:	059a      	lsls	r2, r3, #22
 80057c6:	d402      	bmi.n	80057ce <_vfiprintf_r+0x2a>
 80057c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ca:	f7ff fec7 	bl	800555c <__retarget_lock_acquire_recursive>
 80057ce:	89ab      	ldrh	r3, [r5, #12]
 80057d0:	071b      	lsls	r3, r3, #28
 80057d2:	d501      	bpl.n	80057d8 <_vfiprintf_r+0x34>
 80057d4:	692b      	ldr	r3, [r5, #16]
 80057d6:	b99b      	cbnz	r3, 8005800 <_vfiprintf_r+0x5c>
 80057d8:	4629      	mov	r1, r5
 80057da:	4630      	mov	r0, r6
 80057dc:	f7ff fdee 	bl	80053bc <__swsetup_r>
 80057e0:	b170      	cbz	r0, 8005800 <_vfiprintf_r+0x5c>
 80057e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057e4:	07dc      	lsls	r4, r3, #31
 80057e6:	d504      	bpl.n	80057f2 <_vfiprintf_r+0x4e>
 80057e8:	f04f 30ff 	mov.w	r0, #4294967295
 80057ec:	b01d      	add	sp, #116	; 0x74
 80057ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057f2:	89ab      	ldrh	r3, [r5, #12]
 80057f4:	0598      	lsls	r0, r3, #22
 80057f6:	d4f7      	bmi.n	80057e8 <_vfiprintf_r+0x44>
 80057f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057fa:	f7ff feb0 	bl	800555e <__retarget_lock_release_recursive>
 80057fe:	e7f3      	b.n	80057e8 <_vfiprintf_r+0x44>
 8005800:	2300      	movs	r3, #0
 8005802:	9309      	str	r3, [sp, #36]	; 0x24
 8005804:	2320      	movs	r3, #32
 8005806:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800580a:	f8cd 800c 	str.w	r8, [sp, #12]
 800580e:	2330      	movs	r3, #48	; 0x30
 8005810:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80059c4 <_vfiprintf_r+0x220>
 8005814:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005818:	f04f 0901 	mov.w	r9, #1
 800581c:	4623      	mov	r3, r4
 800581e:	469a      	mov	sl, r3
 8005820:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005824:	b10a      	cbz	r2, 800582a <_vfiprintf_r+0x86>
 8005826:	2a25      	cmp	r2, #37	; 0x25
 8005828:	d1f9      	bne.n	800581e <_vfiprintf_r+0x7a>
 800582a:	ebba 0b04 	subs.w	fp, sl, r4
 800582e:	d00b      	beq.n	8005848 <_vfiprintf_r+0xa4>
 8005830:	465b      	mov	r3, fp
 8005832:	4622      	mov	r2, r4
 8005834:	4629      	mov	r1, r5
 8005836:	4630      	mov	r0, r6
 8005838:	f7ff ffa1 	bl	800577e <__sfputs_r>
 800583c:	3001      	adds	r0, #1
 800583e:	f000 80a9 	beq.w	8005994 <_vfiprintf_r+0x1f0>
 8005842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005844:	445a      	add	r2, fp
 8005846:	9209      	str	r2, [sp, #36]	; 0x24
 8005848:	f89a 3000 	ldrb.w	r3, [sl]
 800584c:	2b00      	cmp	r3, #0
 800584e:	f000 80a1 	beq.w	8005994 <_vfiprintf_r+0x1f0>
 8005852:	2300      	movs	r3, #0
 8005854:	f04f 32ff 	mov.w	r2, #4294967295
 8005858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800585c:	f10a 0a01 	add.w	sl, sl, #1
 8005860:	9304      	str	r3, [sp, #16]
 8005862:	9307      	str	r3, [sp, #28]
 8005864:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005868:	931a      	str	r3, [sp, #104]	; 0x68
 800586a:	4654      	mov	r4, sl
 800586c:	2205      	movs	r2, #5
 800586e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005872:	4854      	ldr	r0, [pc, #336]	; (80059c4 <_vfiprintf_r+0x220>)
 8005874:	f7fa fcac 	bl	80001d0 <memchr>
 8005878:	9a04      	ldr	r2, [sp, #16]
 800587a:	b9d8      	cbnz	r0, 80058b4 <_vfiprintf_r+0x110>
 800587c:	06d1      	lsls	r1, r2, #27
 800587e:	bf44      	itt	mi
 8005880:	2320      	movmi	r3, #32
 8005882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005886:	0713      	lsls	r3, r2, #28
 8005888:	bf44      	itt	mi
 800588a:	232b      	movmi	r3, #43	; 0x2b
 800588c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005890:	f89a 3000 	ldrb.w	r3, [sl]
 8005894:	2b2a      	cmp	r3, #42	; 0x2a
 8005896:	d015      	beq.n	80058c4 <_vfiprintf_r+0x120>
 8005898:	9a07      	ldr	r2, [sp, #28]
 800589a:	4654      	mov	r4, sl
 800589c:	2000      	movs	r0, #0
 800589e:	f04f 0c0a 	mov.w	ip, #10
 80058a2:	4621      	mov	r1, r4
 80058a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058a8:	3b30      	subs	r3, #48	; 0x30
 80058aa:	2b09      	cmp	r3, #9
 80058ac:	d94d      	bls.n	800594a <_vfiprintf_r+0x1a6>
 80058ae:	b1b0      	cbz	r0, 80058de <_vfiprintf_r+0x13a>
 80058b0:	9207      	str	r2, [sp, #28]
 80058b2:	e014      	b.n	80058de <_vfiprintf_r+0x13a>
 80058b4:	eba0 0308 	sub.w	r3, r0, r8
 80058b8:	fa09 f303 	lsl.w	r3, r9, r3
 80058bc:	4313      	orrs	r3, r2
 80058be:	9304      	str	r3, [sp, #16]
 80058c0:	46a2      	mov	sl, r4
 80058c2:	e7d2      	b.n	800586a <_vfiprintf_r+0xc6>
 80058c4:	9b03      	ldr	r3, [sp, #12]
 80058c6:	1d19      	adds	r1, r3, #4
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	9103      	str	r1, [sp, #12]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	bfbb      	ittet	lt
 80058d0:	425b      	neglt	r3, r3
 80058d2:	f042 0202 	orrlt.w	r2, r2, #2
 80058d6:	9307      	strge	r3, [sp, #28]
 80058d8:	9307      	strlt	r3, [sp, #28]
 80058da:	bfb8      	it	lt
 80058dc:	9204      	strlt	r2, [sp, #16]
 80058de:	7823      	ldrb	r3, [r4, #0]
 80058e0:	2b2e      	cmp	r3, #46	; 0x2e
 80058e2:	d10c      	bne.n	80058fe <_vfiprintf_r+0x15a>
 80058e4:	7863      	ldrb	r3, [r4, #1]
 80058e6:	2b2a      	cmp	r3, #42	; 0x2a
 80058e8:	d134      	bne.n	8005954 <_vfiprintf_r+0x1b0>
 80058ea:	9b03      	ldr	r3, [sp, #12]
 80058ec:	1d1a      	adds	r2, r3, #4
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	9203      	str	r2, [sp, #12]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	bfb8      	it	lt
 80058f6:	f04f 33ff 	movlt.w	r3, #4294967295
 80058fa:	3402      	adds	r4, #2
 80058fc:	9305      	str	r3, [sp, #20]
 80058fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80059d4 <_vfiprintf_r+0x230>
 8005902:	7821      	ldrb	r1, [r4, #0]
 8005904:	2203      	movs	r2, #3
 8005906:	4650      	mov	r0, sl
 8005908:	f7fa fc62 	bl	80001d0 <memchr>
 800590c:	b138      	cbz	r0, 800591e <_vfiprintf_r+0x17a>
 800590e:	9b04      	ldr	r3, [sp, #16]
 8005910:	eba0 000a 	sub.w	r0, r0, sl
 8005914:	2240      	movs	r2, #64	; 0x40
 8005916:	4082      	lsls	r2, r0
 8005918:	4313      	orrs	r3, r2
 800591a:	3401      	adds	r4, #1
 800591c:	9304      	str	r3, [sp, #16]
 800591e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005922:	4829      	ldr	r0, [pc, #164]	; (80059c8 <_vfiprintf_r+0x224>)
 8005924:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005928:	2206      	movs	r2, #6
 800592a:	f7fa fc51 	bl	80001d0 <memchr>
 800592e:	2800      	cmp	r0, #0
 8005930:	d03f      	beq.n	80059b2 <_vfiprintf_r+0x20e>
 8005932:	4b26      	ldr	r3, [pc, #152]	; (80059cc <_vfiprintf_r+0x228>)
 8005934:	bb1b      	cbnz	r3, 800597e <_vfiprintf_r+0x1da>
 8005936:	9b03      	ldr	r3, [sp, #12]
 8005938:	3307      	adds	r3, #7
 800593a:	f023 0307 	bic.w	r3, r3, #7
 800593e:	3308      	adds	r3, #8
 8005940:	9303      	str	r3, [sp, #12]
 8005942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005944:	443b      	add	r3, r7
 8005946:	9309      	str	r3, [sp, #36]	; 0x24
 8005948:	e768      	b.n	800581c <_vfiprintf_r+0x78>
 800594a:	fb0c 3202 	mla	r2, ip, r2, r3
 800594e:	460c      	mov	r4, r1
 8005950:	2001      	movs	r0, #1
 8005952:	e7a6      	b.n	80058a2 <_vfiprintf_r+0xfe>
 8005954:	2300      	movs	r3, #0
 8005956:	3401      	adds	r4, #1
 8005958:	9305      	str	r3, [sp, #20]
 800595a:	4619      	mov	r1, r3
 800595c:	f04f 0c0a 	mov.w	ip, #10
 8005960:	4620      	mov	r0, r4
 8005962:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005966:	3a30      	subs	r2, #48	; 0x30
 8005968:	2a09      	cmp	r2, #9
 800596a:	d903      	bls.n	8005974 <_vfiprintf_r+0x1d0>
 800596c:	2b00      	cmp	r3, #0
 800596e:	d0c6      	beq.n	80058fe <_vfiprintf_r+0x15a>
 8005970:	9105      	str	r1, [sp, #20]
 8005972:	e7c4      	b.n	80058fe <_vfiprintf_r+0x15a>
 8005974:	fb0c 2101 	mla	r1, ip, r1, r2
 8005978:	4604      	mov	r4, r0
 800597a:	2301      	movs	r3, #1
 800597c:	e7f0      	b.n	8005960 <_vfiprintf_r+0x1bc>
 800597e:	ab03      	add	r3, sp, #12
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	462a      	mov	r2, r5
 8005984:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <_vfiprintf_r+0x22c>)
 8005986:	a904      	add	r1, sp, #16
 8005988:	4630      	mov	r0, r6
 800598a:	f3af 8000 	nop.w
 800598e:	4607      	mov	r7, r0
 8005990:	1c78      	adds	r0, r7, #1
 8005992:	d1d6      	bne.n	8005942 <_vfiprintf_r+0x19e>
 8005994:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005996:	07d9      	lsls	r1, r3, #31
 8005998:	d405      	bmi.n	80059a6 <_vfiprintf_r+0x202>
 800599a:	89ab      	ldrh	r3, [r5, #12]
 800599c:	059a      	lsls	r2, r3, #22
 800599e:	d402      	bmi.n	80059a6 <_vfiprintf_r+0x202>
 80059a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059a2:	f7ff fddc 	bl	800555e <__retarget_lock_release_recursive>
 80059a6:	89ab      	ldrh	r3, [r5, #12]
 80059a8:	065b      	lsls	r3, r3, #25
 80059aa:	f53f af1d 	bmi.w	80057e8 <_vfiprintf_r+0x44>
 80059ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059b0:	e71c      	b.n	80057ec <_vfiprintf_r+0x48>
 80059b2:	ab03      	add	r3, sp, #12
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	462a      	mov	r2, r5
 80059b8:	4b05      	ldr	r3, [pc, #20]	; (80059d0 <_vfiprintf_r+0x22c>)
 80059ba:	a904      	add	r1, sp, #16
 80059bc:	4630      	mov	r0, r6
 80059be:	f000 f879 	bl	8005ab4 <_printf_i>
 80059c2:	e7e4      	b.n	800598e <_vfiprintf_r+0x1ea>
 80059c4:	080060c0 	.word	0x080060c0
 80059c8:	080060ca 	.word	0x080060ca
 80059cc:	00000000 	.word	0x00000000
 80059d0:	0800577f 	.word	0x0800577f
 80059d4:	080060c6 	.word	0x080060c6

080059d8 <_printf_common>:
 80059d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059dc:	4616      	mov	r6, r2
 80059de:	4699      	mov	r9, r3
 80059e0:	688a      	ldr	r2, [r1, #8]
 80059e2:	690b      	ldr	r3, [r1, #16]
 80059e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059e8:	4293      	cmp	r3, r2
 80059ea:	bfb8      	it	lt
 80059ec:	4613      	movlt	r3, r2
 80059ee:	6033      	str	r3, [r6, #0]
 80059f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059f4:	4607      	mov	r7, r0
 80059f6:	460c      	mov	r4, r1
 80059f8:	b10a      	cbz	r2, 80059fe <_printf_common+0x26>
 80059fa:	3301      	adds	r3, #1
 80059fc:	6033      	str	r3, [r6, #0]
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	0699      	lsls	r1, r3, #26
 8005a02:	bf42      	ittt	mi
 8005a04:	6833      	ldrmi	r3, [r6, #0]
 8005a06:	3302      	addmi	r3, #2
 8005a08:	6033      	strmi	r3, [r6, #0]
 8005a0a:	6825      	ldr	r5, [r4, #0]
 8005a0c:	f015 0506 	ands.w	r5, r5, #6
 8005a10:	d106      	bne.n	8005a20 <_printf_common+0x48>
 8005a12:	f104 0a19 	add.w	sl, r4, #25
 8005a16:	68e3      	ldr	r3, [r4, #12]
 8005a18:	6832      	ldr	r2, [r6, #0]
 8005a1a:	1a9b      	subs	r3, r3, r2
 8005a1c:	42ab      	cmp	r3, r5
 8005a1e:	dc26      	bgt.n	8005a6e <_printf_common+0x96>
 8005a20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a24:	1e13      	subs	r3, r2, #0
 8005a26:	6822      	ldr	r2, [r4, #0]
 8005a28:	bf18      	it	ne
 8005a2a:	2301      	movne	r3, #1
 8005a2c:	0692      	lsls	r2, r2, #26
 8005a2e:	d42b      	bmi.n	8005a88 <_printf_common+0xb0>
 8005a30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a34:	4649      	mov	r1, r9
 8005a36:	4638      	mov	r0, r7
 8005a38:	47c0      	blx	r8
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d01e      	beq.n	8005a7c <_printf_common+0xa4>
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	6922      	ldr	r2, [r4, #16]
 8005a42:	f003 0306 	and.w	r3, r3, #6
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	bf02      	ittt	eq
 8005a4a:	68e5      	ldreq	r5, [r4, #12]
 8005a4c:	6833      	ldreq	r3, [r6, #0]
 8005a4e:	1aed      	subeq	r5, r5, r3
 8005a50:	68a3      	ldr	r3, [r4, #8]
 8005a52:	bf0c      	ite	eq
 8005a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a58:	2500      	movne	r5, #0
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	bfc4      	itt	gt
 8005a5e:	1a9b      	subgt	r3, r3, r2
 8005a60:	18ed      	addgt	r5, r5, r3
 8005a62:	2600      	movs	r6, #0
 8005a64:	341a      	adds	r4, #26
 8005a66:	42b5      	cmp	r5, r6
 8005a68:	d11a      	bne.n	8005aa0 <_printf_common+0xc8>
 8005a6a:	2000      	movs	r0, #0
 8005a6c:	e008      	b.n	8005a80 <_printf_common+0xa8>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	4652      	mov	r2, sl
 8005a72:	4649      	mov	r1, r9
 8005a74:	4638      	mov	r0, r7
 8005a76:	47c0      	blx	r8
 8005a78:	3001      	adds	r0, #1
 8005a7a:	d103      	bne.n	8005a84 <_printf_common+0xac>
 8005a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a84:	3501      	adds	r5, #1
 8005a86:	e7c6      	b.n	8005a16 <_printf_common+0x3e>
 8005a88:	18e1      	adds	r1, r4, r3
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	2030      	movs	r0, #48	; 0x30
 8005a8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a92:	4422      	add	r2, r4
 8005a94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a9c:	3302      	adds	r3, #2
 8005a9e:	e7c7      	b.n	8005a30 <_printf_common+0x58>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	4622      	mov	r2, r4
 8005aa4:	4649      	mov	r1, r9
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	47c0      	blx	r8
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d0e6      	beq.n	8005a7c <_printf_common+0xa4>
 8005aae:	3601      	adds	r6, #1
 8005ab0:	e7d9      	b.n	8005a66 <_printf_common+0x8e>
	...

08005ab4 <_printf_i>:
 8005ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab8:	7e0f      	ldrb	r7, [r1, #24]
 8005aba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005abc:	2f78      	cmp	r7, #120	; 0x78
 8005abe:	4691      	mov	r9, r2
 8005ac0:	4680      	mov	r8, r0
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	469a      	mov	sl, r3
 8005ac6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005aca:	d807      	bhi.n	8005adc <_printf_i+0x28>
 8005acc:	2f62      	cmp	r7, #98	; 0x62
 8005ace:	d80a      	bhi.n	8005ae6 <_printf_i+0x32>
 8005ad0:	2f00      	cmp	r7, #0
 8005ad2:	f000 80d4 	beq.w	8005c7e <_printf_i+0x1ca>
 8005ad6:	2f58      	cmp	r7, #88	; 0x58
 8005ad8:	f000 80c0 	beq.w	8005c5c <_printf_i+0x1a8>
 8005adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ae0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ae4:	e03a      	b.n	8005b5c <_printf_i+0xa8>
 8005ae6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005aea:	2b15      	cmp	r3, #21
 8005aec:	d8f6      	bhi.n	8005adc <_printf_i+0x28>
 8005aee:	a101      	add	r1, pc, #4	; (adr r1, 8005af4 <_printf_i+0x40>)
 8005af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005af4:	08005b4d 	.word	0x08005b4d
 8005af8:	08005b61 	.word	0x08005b61
 8005afc:	08005add 	.word	0x08005add
 8005b00:	08005add 	.word	0x08005add
 8005b04:	08005add 	.word	0x08005add
 8005b08:	08005add 	.word	0x08005add
 8005b0c:	08005b61 	.word	0x08005b61
 8005b10:	08005add 	.word	0x08005add
 8005b14:	08005add 	.word	0x08005add
 8005b18:	08005add 	.word	0x08005add
 8005b1c:	08005add 	.word	0x08005add
 8005b20:	08005c65 	.word	0x08005c65
 8005b24:	08005b8d 	.word	0x08005b8d
 8005b28:	08005c1f 	.word	0x08005c1f
 8005b2c:	08005add 	.word	0x08005add
 8005b30:	08005add 	.word	0x08005add
 8005b34:	08005c87 	.word	0x08005c87
 8005b38:	08005add 	.word	0x08005add
 8005b3c:	08005b8d 	.word	0x08005b8d
 8005b40:	08005add 	.word	0x08005add
 8005b44:	08005add 	.word	0x08005add
 8005b48:	08005c27 	.word	0x08005c27
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	1d1a      	adds	r2, r3, #4
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	602a      	str	r2, [r5, #0]
 8005b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e09f      	b.n	8005ca0 <_printf_i+0x1ec>
 8005b60:	6820      	ldr	r0, [r4, #0]
 8005b62:	682b      	ldr	r3, [r5, #0]
 8005b64:	0607      	lsls	r7, r0, #24
 8005b66:	f103 0104 	add.w	r1, r3, #4
 8005b6a:	6029      	str	r1, [r5, #0]
 8005b6c:	d501      	bpl.n	8005b72 <_printf_i+0xbe>
 8005b6e:	681e      	ldr	r6, [r3, #0]
 8005b70:	e003      	b.n	8005b7a <_printf_i+0xc6>
 8005b72:	0646      	lsls	r6, r0, #25
 8005b74:	d5fb      	bpl.n	8005b6e <_printf_i+0xba>
 8005b76:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005b7a:	2e00      	cmp	r6, #0
 8005b7c:	da03      	bge.n	8005b86 <_printf_i+0xd2>
 8005b7e:	232d      	movs	r3, #45	; 0x2d
 8005b80:	4276      	negs	r6, r6
 8005b82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b86:	485a      	ldr	r0, [pc, #360]	; (8005cf0 <_printf_i+0x23c>)
 8005b88:	230a      	movs	r3, #10
 8005b8a:	e012      	b.n	8005bb2 <_printf_i+0xfe>
 8005b8c:	682b      	ldr	r3, [r5, #0]
 8005b8e:	6820      	ldr	r0, [r4, #0]
 8005b90:	1d19      	adds	r1, r3, #4
 8005b92:	6029      	str	r1, [r5, #0]
 8005b94:	0605      	lsls	r5, r0, #24
 8005b96:	d501      	bpl.n	8005b9c <_printf_i+0xe8>
 8005b98:	681e      	ldr	r6, [r3, #0]
 8005b9a:	e002      	b.n	8005ba2 <_printf_i+0xee>
 8005b9c:	0641      	lsls	r1, r0, #25
 8005b9e:	d5fb      	bpl.n	8005b98 <_printf_i+0xe4>
 8005ba0:	881e      	ldrh	r6, [r3, #0]
 8005ba2:	4853      	ldr	r0, [pc, #332]	; (8005cf0 <_printf_i+0x23c>)
 8005ba4:	2f6f      	cmp	r7, #111	; 0x6f
 8005ba6:	bf0c      	ite	eq
 8005ba8:	2308      	moveq	r3, #8
 8005baa:	230a      	movne	r3, #10
 8005bac:	2100      	movs	r1, #0
 8005bae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bb2:	6865      	ldr	r5, [r4, #4]
 8005bb4:	60a5      	str	r5, [r4, #8]
 8005bb6:	2d00      	cmp	r5, #0
 8005bb8:	bfa2      	ittt	ge
 8005bba:	6821      	ldrge	r1, [r4, #0]
 8005bbc:	f021 0104 	bicge.w	r1, r1, #4
 8005bc0:	6021      	strge	r1, [r4, #0]
 8005bc2:	b90e      	cbnz	r6, 8005bc8 <_printf_i+0x114>
 8005bc4:	2d00      	cmp	r5, #0
 8005bc6:	d04b      	beq.n	8005c60 <_printf_i+0x1ac>
 8005bc8:	4615      	mov	r5, r2
 8005bca:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bce:	fb03 6711 	mls	r7, r3, r1, r6
 8005bd2:	5dc7      	ldrb	r7, [r0, r7]
 8005bd4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bd8:	4637      	mov	r7, r6
 8005bda:	42bb      	cmp	r3, r7
 8005bdc:	460e      	mov	r6, r1
 8005bde:	d9f4      	bls.n	8005bca <_printf_i+0x116>
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d10b      	bne.n	8005bfc <_printf_i+0x148>
 8005be4:	6823      	ldr	r3, [r4, #0]
 8005be6:	07de      	lsls	r6, r3, #31
 8005be8:	d508      	bpl.n	8005bfc <_printf_i+0x148>
 8005bea:	6923      	ldr	r3, [r4, #16]
 8005bec:	6861      	ldr	r1, [r4, #4]
 8005bee:	4299      	cmp	r1, r3
 8005bf0:	bfde      	ittt	le
 8005bf2:	2330      	movle	r3, #48	; 0x30
 8005bf4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bf8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bfc:	1b52      	subs	r2, r2, r5
 8005bfe:	6122      	str	r2, [r4, #16]
 8005c00:	f8cd a000 	str.w	sl, [sp]
 8005c04:	464b      	mov	r3, r9
 8005c06:	aa03      	add	r2, sp, #12
 8005c08:	4621      	mov	r1, r4
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	f7ff fee4 	bl	80059d8 <_printf_common>
 8005c10:	3001      	adds	r0, #1
 8005c12:	d14a      	bne.n	8005caa <_printf_i+0x1f6>
 8005c14:	f04f 30ff 	mov.w	r0, #4294967295
 8005c18:	b004      	add	sp, #16
 8005c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	f043 0320 	orr.w	r3, r3, #32
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	4833      	ldr	r0, [pc, #204]	; (8005cf4 <_printf_i+0x240>)
 8005c28:	2778      	movs	r7, #120	; 0x78
 8005c2a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	6829      	ldr	r1, [r5, #0]
 8005c32:	061f      	lsls	r7, r3, #24
 8005c34:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c38:	d402      	bmi.n	8005c40 <_printf_i+0x18c>
 8005c3a:	065f      	lsls	r7, r3, #25
 8005c3c:	bf48      	it	mi
 8005c3e:	b2b6      	uxthmi	r6, r6
 8005c40:	07df      	lsls	r7, r3, #31
 8005c42:	bf48      	it	mi
 8005c44:	f043 0320 	orrmi.w	r3, r3, #32
 8005c48:	6029      	str	r1, [r5, #0]
 8005c4a:	bf48      	it	mi
 8005c4c:	6023      	strmi	r3, [r4, #0]
 8005c4e:	b91e      	cbnz	r6, 8005c58 <_printf_i+0x1a4>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	f023 0320 	bic.w	r3, r3, #32
 8005c56:	6023      	str	r3, [r4, #0]
 8005c58:	2310      	movs	r3, #16
 8005c5a:	e7a7      	b.n	8005bac <_printf_i+0xf8>
 8005c5c:	4824      	ldr	r0, [pc, #144]	; (8005cf0 <_printf_i+0x23c>)
 8005c5e:	e7e4      	b.n	8005c2a <_printf_i+0x176>
 8005c60:	4615      	mov	r5, r2
 8005c62:	e7bd      	b.n	8005be0 <_printf_i+0x12c>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	6826      	ldr	r6, [r4, #0]
 8005c68:	6961      	ldr	r1, [r4, #20]
 8005c6a:	1d18      	adds	r0, r3, #4
 8005c6c:	6028      	str	r0, [r5, #0]
 8005c6e:	0635      	lsls	r5, r6, #24
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	d501      	bpl.n	8005c78 <_printf_i+0x1c4>
 8005c74:	6019      	str	r1, [r3, #0]
 8005c76:	e002      	b.n	8005c7e <_printf_i+0x1ca>
 8005c78:	0670      	lsls	r0, r6, #25
 8005c7a:	d5fb      	bpl.n	8005c74 <_printf_i+0x1c0>
 8005c7c:	8019      	strh	r1, [r3, #0]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	6123      	str	r3, [r4, #16]
 8005c82:	4615      	mov	r5, r2
 8005c84:	e7bc      	b.n	8005c00 <_printf_i+0x14c>
 8005c86:	682b      	ldr	r3, [r5, #0]
 8005c88:	1d1a      	adds	r2, r3, #4
 8005c8a:	602a      	str	r2, [r5, #0]
 8005c8c:	681d      	ldr	r5, [r3, #0]
 8005c8e:	6862      	ldr	r2, [r4, #4]
 8005c90:	2100      	movs	r1, #0
 8005c92:	4628      	mov	r0, r5
 8005c94:	f7fa fa9c 	bl	80001d0 <memchr>
 8005c98:	b108      	cbz	r0, 8005c9e <_printf_i+0x1ea>
 8005c9a:	1b40      	subs	r0, r0, r5
 8005c9c:	6060      	str	r0, [r4, #4]
 8005c9e:	6863      	ldr	r3, [r4, #4]
 8005ca0:	6123      	str	r3, [r4, #16]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ca8:	e7aa      	b.n	8005c00 <_printf_i+0x14c>
 8005caa:	6923      	ldr	r3, [r4, #16]
 8005cac:	462a      	mov	r2, r5
 8005cae:	4649      	mov	r1, r9
 8005cb0:	4640      	mov	r0, r8
 8005cb2:	47d0      	blx	sl
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	d0ad      	beq.n	8005c14 <_printf_i+0x160>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	079b      	lsls	r3, r3, #30
 8005cbc:	d413      	bmi.n	8005ce6 <_printf_i+0x232>
 8005cbe:	68e0      	ldr	r0, [r4, #12]
 8005cc0:	9b03      	ldr	r3, [sp, #12]
 8005cc2:	4298      	cmp	r0, r3
 8005cc4:	bfb8      	it	lt
 8005cc6:	4618      	movlt	r0, r3
 8005cc8:	e7a6      	b.n	8005c18 <_printf_i+0x164>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	4632      	mov	r2, r6
 8005cce:	4649      	mov	r1, r9
 8005cd0:	4640      	mov	r0, r8
 8005cd2:	47d0      	blx	sl
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	d09d      	beq.n	8005c14 <_printf_i+0x160>
 8005cd8:	3501      	adds	r5, #1
 8005cda:	68e3      	ldr	r3, [r4, #12]
 8005cdc:	9903      	ldr	r1, [sp, #12]
 8005cde:	1a5b      	subs	r3, r3, r1
 8005ce0:	42ab      	cmp	r3, r5
 8005ce2:	dcf2      	bgt.n	8005cca <_printf_i+0x216>
 8005ce4:	e7eb      	b.n	8005cbe <_printf_i+0x20a>
 8005ce6:	2500      	movs	r5, #0
 8005ce8:	f104 0619 	add.w	r6, r4, #25
 8005cec:	e7f5      	b.n	8005cda <_printf_i+0x226>
 8005cee:	bf00      	nop
 8005cf0:	080060d1 	.word	0x080060d1
 8005cf4:	080060e2 	.word	0x080060e2

08005cf8 <__sflush_r>:
 8005cf8:	898a      	ldrh	r2, [r1, #12]
 8005cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cfe:	4605      	mov	r5, r0
 8005d00:	0710      	lsls	r0, r2, #28
 8005d02:	460c      	mov	r4, r1
 8005d04:	d458      	bmi.n	8005db8 <__sflush_r+0xc0>
 8005d06:	684b      	ldr	r3, [r1, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	dc05      	bgt.n	8005d18 <__sflush_r+0x20>
 8005d0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	dc02      	bgt.n	8005d18 <__sflush_r+0x20>
 8005d12:	2000      	movs	r0, #0
 8005d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d1a:	2e00      	cmp	r6, #0
 8005d1c:	d0f9      	beq.n	8005d12 <__sflush_r+0x1a>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d24:	682f      	ldr	r7, [r5, #0]
 8005d26:	6a21      	ldr	r1, [r4, #32]
 8005d28:	602b      	str	r3, [r5, #0]
 8005d2a:	d032      	beq.n	8005d92 <__sflush_r+0x9a>
 8005d2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d2e:	89a3      	ldrh	r3, [r4, #12]
 8005d30:	075a      	lsls	r2, r3, #29
 8005d32:	d505      	bpl.n	8005d40 <__sflush_r+0x48>
 8005d34:	6863      	ldr	r3, [r4, #4]
 8005d36:	1ac0      	subs	r0, r0, r3
 8005d38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d3a:	b10b      	cbz	r3, 8005d40 <__sflush_r+0x48>
 8005d3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d3e:	1ac0      	subs	r0, r0, r3
 8005d40:	2300      	movs	r3, #0
 8005d42:	4602      	mov	r2, r0
 8005d44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d46:	6a21      	ldr	r1, [r4, #32]
 8005d48:	4628      	mov	r0, r5
 8005d4a:	47b0      	blx	r6
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	89a3      	ldrh	r3, [r4, #12]
 8005d50:	d106      	bne.n	8005d60 <__sflush_r+0x68>
 8005d52:	6829      	ldr	r1, [r5, #0]
 8005d54:	291d      	cmp	r1, #29
 8005d56:	d82b      	bhi.n	8005db0 <__sflush_r+0xb8>
 8005d58:	4a29      	ldr	r2, [pc, #164]	; (8005e00 <__sflush_r+0x108>)
 8005d5a:	410a      	asrs	r2, r1
 8005d5c:	07d6      	lsls	r6, r2, #31
 8005d5e:	d427      	bmi.n	8005db0 <__sflush_r+0xb8>
 8005d60:	2200      	movs	r2, #0
 8005d62:	6062      	str	r2, [r4, #4]
 8005d64:	04d9      	lsls	r1, r3, #19
 8005d66:	6922      	ldr	r2, [r4, #16]
 8005d68:	6022      	str	r2, [r4, #0]
 8005d6a:	d504      	bpl.n	8005d76 <__sflush_r+0x7e>
 8005d6c:	1c42      	adds	r2, r0, #1
 8005d6e:	d101      	bne.n	8005d74 <__sflush_r+0x7c>
 8005d70:	682b      	ldr	r3, [r5, #0]
 8005d72:	b903      	cbnz	r3, 8005d76 <__sflush_r+0x7e>
 8005d74:	6560      	str	r0, [r4, #84]	; 0x54
 8005d76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d78:	602f      	str	r7, [r5, #0]
 8005d7a:	2900      	cmp	r1, #0
 8005d7c:	d0c9      	beq.n	8005d12 <__sflush_r+0x1a>
 8005d7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d82:	4299      	cmp	r1, r3
 8005d84:	d002      	beq.n	8005d8c <__sflush_r+0x94>
 8005d86:	4628      	mov	r0, r5
 8005d88:	f7ff fbea 	bl	8005560 <_free_r>
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	6360      	str	r0, [r4, #52]	; 0x34
 8005d90:	e7c0      	b.n	8005d14 <__sflush_r+0x1c>
 8005d92:	2301      	movs	r3, #1
 8005d94:	4628      	mov	r0, r5
 8005d96:	47b0      	blx	r6
 8005d98:	1c41      	adds	r1, r0, #1
 8005d9a:	d1c8      	bne.n	8005d2e <__sflush_r+0x36>
 8005d9c:	682b      	ldr	r3, [r5, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d0c5      	beq.n	8005d2e <__sflush_r+0x36>
 8005da2:	2b1d      	cmp	r3, #29
 8005da4:	d001      	beq.n	8005daa <__sflush_r+0xb2>
 8005da6:	2b16      	cmp	r3, #22
 8005da8:	d101      	bne.n	8005dae <__sflush_r+0xb6>
 8005daa:	602f      	str	r7, [r5, #0]
 8005dac:	e7b1      	b.n	8005d12 <__sflush_r+0x1a>
 8005dae:	89a3      	ldrh	r3, [r4, #12]
 8005db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005db4:	81a3      	strh	r3, [r4, #12]
 8005db6:	e7ad      	b.n	8005d14 <__sflush_r+0x1c>
 8005db8:	690f      	ldr	r7, [r1, #16]
 8005dba:	2f00      	cmp	r7, #0
 8005dbc:	d0a9      	beq.n	8005d12 <__sflush_r+0x1a>
 8005dbe:	0793      	lsls	r3, r2, #30
 8005dc0:	680e      	ldr	r6, [r1, #0]
 8005dc2:	bf08      	it	eq
 8005dc4:	694b      	ldreq	r3, [r1, #20]
 8005dc6:	600f      	str	r7, [r1, #0]
 8005dc8:	bf18      	it	ne
 8005dca:	2300      	movne	r3, #0
 8005dcc:	eba6 0807 	sub.w	r8, r6, r7
 8005dd0:	608b      	str	r3, [r1, #8]
 8005dd2:	f1b8 0f00 	cmp.w	r8, #0
 8005dd6:	dd9c      	ble.n	8005d12 <__sflush_r+0x1a>
 8005dd8:	6a21      	ldr	r1, [r4, #32]
 8005dda:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ddc:	4643      	mov	r3, r8
 8005dde:	463a      	mov	r2, r7
 8005de0:	4628      	mov	r0, r5
 8005de2:	47b0      	blx	r6
 8005de4:	2800      	cmp	r0, #0
 8005de6:	dc06      	bgt.n	8005df6 <__sflush_r+0xfe>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dee:	81a3      	strh	r3, [r4, #12]
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	e78e      	b.n	8005d14 <__sflush_r+0x1c>
 8005df6:	4407      	add	r7, r0
 8005df8:	eba8 0800 	sub.w	r8, r8, r0
 8005dfc:	e7e9      	b.n	8005dd2 <__sflush_r+0xda>
 8005dfe:	bf00      	nop
 8005e00:	dfbffffe 	.word	0xdfbffffe

08005e04 <_fflush_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	690b      	ldr	r3, [r1, #16]
 8005e08:	4605      	mov	r5, r0
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	b913      	cbnz	r3, 8005e14 <_fflush_r+0x10>
 8005e0e:	2500      	movs	r5, #0
 8005e10:	4628      	mov	r0, r5
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	b118      	cbz	r0, 8005e1e <_fflush_r+0x1a>
 8005e16:	6a03      	ldr	r3, [r0, #32]
 8005e18:	b90b      	cbnz	r3, 8005e1e <_fflush_r+0x1a>
 8005e1a:	f7ff f9ab 	bl	8005174 <__sinit>
 8005e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f3      	beq.n	8005e0e <_fflush_r+0xa>
 8005e26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e28:	07d0      	lsls	r0, r2, #31
 8005e2a:	d404      	bmi.n	8005e36 <_fflush_r+0x32>
 8005e2c:	0599      	lsls	r1, r3, #22
 8005e2e:	d402      	bmi.n	8005e36 <_fflush_r+0x32>
 8005e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e32:	f7ff fb93 	bl	800555c <__retarget_lock_acquire_recursive>
 8005e36:	4628      	mov	r0, r5
 8005e38:	4621      	mov	r1, r4
 8005e3a:	f7ff ff5d 	bl	8005cf8 <__sflush_r>
 8005e3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e40:	07da      	lsls	r2, r3, #31
 8005e42:	4605      	mov	r5, r0
 8005e44:	d4e4      	bmi.n	8005e10 <_fflush_r+0xc>
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	059b      	lsls	r3, r3, #22
 8005e4a:	d4e1      	bmi.n	8005e10 <_fflush_r+0xc>
 8005e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e4e:	f7ff fb86 	bl	800555e <__retarget_lock_release_recursive>
 8005e52:	e7dd      	b.n	8005e10 <_fflush_r+0xc>

08005e54 <__swhatbuf_r>:
 8005e54:	b570      	push	{r4, r5, r6, lr}
 8005e56:	460c      	mov	r4, r1
 8005e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e5c:	2900      	cmp	r1, #0
 8005e5e:	b096      	sub	sp, #88	; 0x58
 8005e60:	4615      	mov	r5, r2
 8005e62:	461e      	mov	r6, r3
 8005e64:	da0d      	bge.n	8005e82 <__swhatbuf_r+0x2e>
 8005e66:	89a3      	ldrh	r3, [r4, #12]
 8005e68:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005e6c:	f04f 0100 	mov.w	r1, #0
 8005e70:	bf0c      	ite	eq
 8005e72:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005e76:	2340      	movne	r3, #64	; 0x40
 8005e78:	2000      	movs	r0, #0
 8005e7a:	6031      	str	r1, [r6, #0]
 8005e7c:	602b      	str	r3, [r5, #0]
 8005e7e:	b016      	add	sp, #88	; 0x58
 8005e80:	bd70      	pop	{r4, r5, r6, pc}
 8005e82:	466a      	mov	r2, sp
 8005e84:	f000 f848 	bl	8005f18 <_fstat_r>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	dbec      	blt.n	8005e66 <__swhatbuf_r+0x12>
 8005e8c:	9901      	ldr	r1, [sp, #4]
 8005e8e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005e92:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005e96:	4259      	negs	r1, r3
 8005e98:	4159      	adcs	r1, r3
 8005e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e9e:	e7eb      	b.n	8005e78 <__swhatbuf_r+0x24>

08005ea0 <__smakebuf_r>:
 8005ea0:	898b      	ldrh	r3, [r1, #12]
 8005ea2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ea4:	079d      	lsls	r5, r3, #30
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	460c      	mov	r4, r1
 8005eaa:	d507      	bpl.n	8005ebc <__smakebuf_r+0x1c>
 8005eac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	6123      	str	r3, [r4, #16]
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	6163      	str	r3, [r4, #20]
 8005eb8:	b002      	add	sp, #8
 8005eba:	bd70      	pop	{r4, r5, r6, pc}
 8005ebc:	ab01      	add	r3, sp, #4
 8005ebe:	466a      	mov	r2, sp
 8005ec0:	f7ff ffc8 	bl	8005e54 <__swhatbuf_r>
 8005ec4:	9900      	ldr	r1, [sp, #0]
 8005ec6:	4605      	mov	r5, r0
 8005ec8:	4630      	mov	r0, r6
 8005eca:	f7ff fbb5 	bl	8005638 <_malloc_r>
 8005ece:	b948      	cbnz	r0, 8005ee4 <__smakebuf_r+0x44>
 8005ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed4:	059a      	lsls	r2, r3, #22
 8005ed6:	d4ef      	bmi.n	8005eb8 <__smakebuf_r+0x18>
 8005ed8:	f023 0303 	bic.w	r3, r3, #3
 8005edc:	f043 0302 	orr.w	r3, r3, #2
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	e7e3      	b.n	8005eac <__smakebuf_r+0xc>
 8005ee4:	89a3      	ldrh	r3, [r4, #12]
 8005ee6:	6020      	str	r0, [r4, #0]
 8005ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eec:	81a3      	strh	r3, [r4, #12]
 8005eee:	9b00      	ldr	r3, [sp, #0]
 8005ef0:	6163      	str	r3, [r4, #20]
 8005ef2:	9b01      	ldr	r3, [sp, #4]
 8005ef4:	6120      	str	r0, [r4, #16]
 8005ef6:	b15b      	cbz	r3, 8005f10 <__smakebuf_r+0x70>
 8005ef8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005efc:	4630      	mov	r0, r6
 8005efe:	f000 f81d 	bl	8005f3c <_isatty_r>
 8005f02:	b128      	cbz	r0, 8005f10 <__smakebuf_r+0x70>
 8005f04:	89a3      	ldrh	r3, [r4, #12]
 8005f06:	f023 0303 	bic.w	r3, r3, #3
 8005f0a:	f043 0301 	orr.w	r3, r3, #1
 8005f0e:	81a3      	strh	r3, [r4, #12]
 8005f10:	89a3      	ldrh	r3, [r4, #12]
 8005f12:	431d      	orrs	r5, r3
 8005f14:	81a5      	strh	r5, [r4, #12]
 8005f16:	e7cf      	b.n	8005eb8 <__smakebuf_r+0x18>

08005f18 <_fstat_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	4d07      	ldr	r5, [pc, #28]	; (8005f38 <_fstat_r+0x20>)
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	4604      	mov	r4, r0
 8005f20:	4608      	mov	r0, r1
 8005f22:	4611      	mov	r1, r2
 8005f24:	602b      	str	r3, [r5, #0]
 8005f26:	f7fb f9fc 	bl	8001322 <_fstat>
 8005f2a:	1c43      	adds	r3, r0, #1
 8005f2c:	d102      	bne.n	8005f34 <_fstat_r+0x1c>
 8005f2e:	682b      	ldr	r3, [r5, #0]
 8005f30:	b103      	cbz	r3, 8005f34 <_fstat_r+0x1c>
 8005f32:	6023      	str	r3, [r4, #0]
 8005f34:	bd38      	pop	{r3, r4, r5, pc}
 8005f36:	bf00      	nop
 8005f38:	20000300 	.word	0x20000300

08005f3c <_isatty_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4d06      	ldr	r5, [pc, #24]	; (8005f58 <_isatty_r+0x1c>)
 8005f40:	2300      	movs	r3, #0
 8005f42:	4604      	mov	r4, r0
 8005f44:	4608      	mov	r0, r1
 8005f46:	602b      	str	r3, [r5, #0]
 8005f48:	f7fb f9fb 	bl	8001342 <_isatty>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d102      	bne.n	8005f56 <_isatty_r+0x1a>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	b103      	cbz	r3, 8005f56 <_isatty_r+0x1a>
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	bd38      	pop	{r3, r4, r5, pc}
 8005f58:	20000300 	.word	0x20000300

08005f5c <_sbrk_r>:
 8005f5c:	b538      	push	{r3, r4, r5, lr}
 8005f5e:	4d06      	ldr	r5, [pc, #24]	; (8005f78 <_sbrk_r+0x1c>)
 8005f60:	2300      	movs	r3, #0
 8005f62:	4604      	mov	r4, r0
 8005f64:	4608      	mov	r0, r1
 8005f66:	602b      	str	r3, [r5, #0]
 8005f68:	f7fb fa04 	bl	8001374 <_sbrk>
 8005f6c:	1c43      	adds	r3, r0, #1
 8005f6e:	d102      	bne.n	8005f76 <_sbrk_r+0x1a>
 8005f70:	682b      	ldr	r3, [r5, #0]
 8005f72:	b103      	cbz	r3, 8005f76 <_sbrk_r+0x1a>
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	bd38      	pop	{r3, r4, r5, pc}
 8005f78:	20000300 	.word	0x20000300

08005f7c <_init>:
 8005f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7e:	bf00      	nop
 8005f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f82:	bc08      	pop	{r3}
 8005f84:	469e      	mov	lr, r3
 8005f86:	4770      	bx	lr

08005f88 <_fini>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	bf00      	nop
 8005f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f8e:	bc08      	pop	{r3}
 8005f90:	469e      	mov	lr, r3
 8005f92:	4770      	bx	lr
