<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>ADuCM350BBCZ Device Drivers API Reference Manual: cdefADuCM350.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ADuCM350BBCZ Device Drivers API Reference Manual
   &#160;<span id="projectnumber">Release 2.3.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cdef_a_du_c_m350_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cdefADuCM350.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">     Project      :   ADuCM350</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">     File         :   cdefADuCM350.h</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">     Description  :   C register and bitfield definitions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">     Date         :   11-07-2012</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">     Copyright (c) 2011-2013 Analog Devices, Inc.  All Rights Reserved.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">     This software is proprietary and confidential to Analog Devices, Inc. and</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">     its licensors.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">     This file was auto-generated. Do not make local changes to this file.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef _CDEF_ADuCM350_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CDEF_ADuCM350_H</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;defADuCM350.h&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef _MISRA_RULES</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(push)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(suppress:misra_rule_5_7:&quot;ADI header will re-use identifiers&quot;)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(suppress:misra_rule_6_3:&quot;ADI header allows use of basic types&quot;)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _MISRA_RULES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">       GPT0</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define pREG_GPT0_GPTLD                  ((volatile uint16_t *)REG_GPT0_GPTLD)                   </span><span class="comment">/* GPT0 16-bit load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTVAL                 ((volatile uint16_t *)REG_GPT0_GPTVAL)                  </span><span class="comment">/* GPT0 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTCON                 ((volatile uint16_t *)REG_GPT0_GPTCON)                  </span><span class="comment">/* GPT0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTCLRI                ((volatile uint16_t *)REG_GPT0_GPTCLRI)                 </span><span class="comment">/* GPT0 Clear Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTCAP                 ((volatile uint16_t *)REG_GPT0_GPTCAP)                  </span><span class="comment">/* GPT0 Capture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTALD                 ((volatile uint16_t *)REG_GPT0_GPTALD)                  </span><span class="comment">/* GPT0 16-bit load value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTAVAL                ((volatile uint16_t *)REG_GPT0_GPTAVAL)                 </span><span class="comment">/* GPT0 16-bit timer value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTSTA                 ((volatile uint16_t *)REG_GPT0_GPTSTA)                  </span><span class="comment">/* GPT0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTPCON                ((volatile uint16_t *)REG_GPT0_GPTPCON)                 </span><span class="comment">/* GPT0 PWM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT0_GPTPMAT                ((volatile uint16_t *)REG_GPT0_GPTPMAT)                 </span><span class="comment">/* GPT0 PWM Match Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">       GPT1</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define pREG_GPT1_GPTLD                  ((volatile uint16_t *)REG_GPT1_GPTLD)                   </span><span class="comment">/* GPT1 16-bit load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTVAL                 ((volatile uint16_t *)REG_GPT1_GPTVAL)                  </span><span class="comment">/* GPT1 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTCON                 ((volatile uint16_t *)REG_GPT1_GPTCON)                  </span><span class="comment">/* GPT1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTCLRI                ((volatile uint16_t *)REG_GPT1_GPTCLRI)                 </span><span class="comment">/* GPT1 Clear Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTCAP                 ((volatile uint16_t *)REG_GPT1_GPTCAP)                  </span><span class="comment">/* GPT1 Capture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTALD                 ((volatile uint16_t *)REG_GPT1_GPTALD)                  </span><span class="comment">/* GPT1 16-bit load value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTAVAL                ((volatile uint16_t *)REG_GPT1_GPTAVAL)                 </span><span class="comment">/* GPT1 16-bit timer value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTSTA                 ((volatile uint16_t *)REG_GPT1_GPTSTA)                  </span><span class="comment">/* GPT1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTPCON                ((volatile uint16_t *)REG_GPT1_GPTPCON)                 </span><span class="comment">/* GPT1 PWM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT1_GPTPMAT                ((volatile uint16_t *)REG_GPT1_GPTPMAT)                 </span><span class="comment">/* GPT1 PWM Match Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">       GPT2</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define pREG_GPT2_GPTLD                  ((volatile uint16_t *)REG_GPT2_GPTLD)                   </span><span class="comment">/* GPT2 16-bit load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTVAL                 ((volatile uint16_t *)REG_GPT2_GPTVAL)                  </span><span class="comment">/* GPT2 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTCON                 ((volatile uint16_t *)REG_GPT2_GPTCON)                  </span><span class="comment">/* GPT2 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTCLRI                ((volatile uint16_t *)REG_GPT2_GPTCLRI)                 </span><span class="comment">/* GPT2 Clear Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTCAP                 ((volatile uint16_t *)REG_GPT2_GPTCAP)                  </span><span class="comment">/* GPT2 Capture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTALD                 ((volatile uint16_t *)REG_GPT2_GPTALD)                  </span><span class="comment">/* GPT2 16-bit load value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTAVAL                ((volatile uint16_t *)REG_GPT2_GPTAVAL)                 </span><span class="comment">/* GPT2 16-bit timer value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTSTA                 ((volatile uint16_t *)REG_GPT2_GPTSTA)                  </span><span class="comment">/* GPT2 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTPCON                ((volatile uint16_t *)REG_GPT2_GPTPCON)                 </span><span class="comment">/* GPT2 PWM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPT2_GPTPMAT                ((volatile uint16_t *)REG_GPT2_GPTPMAT)                 </span><span class="comment">/* GPT2 PWM Match Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">       PWR</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define pREG_PWR_PWRMOD                  ((volatile uint16_t *)REG_PWR_PWRMOD)                   </span><span class="comment">/* PWR Power modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_PWRKEY                  ((volatile uint16_t *)REG_PWR_PWRKEY)                   </span><span class="comment">/* PWR Key protection for PWRMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_PSMCON                  ((volatile uint16_t *)REG_PWR_PSMCON)                   </span><span class="comment">/* PWR PSM Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_OSCKEY                  ((volatile uint16_t *)REG_PWR_OSCKEY)                   </span><span class="comment">/* PWR Key protection for OSCCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_OSCCTRL                 ((volatile uint16_t *)REG_PWR_OSCCTRL)                  </span><span class="comment">/* PWR Oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_EI0CFG                  ((volatile uint16_t *)REG_PWR_EI0CFG)                   </span><span class="comment">/* PWR External Interrupt configuration 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_EI1CFG                  ((volatile uint16_t *)REG_PWR_EI1CFG)                   </span><span class="comment">/* PWR External Interrupt configuration 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_EI2CFG                  ((volatile uint16_t *)REG_PWR_EI2CFG)                   </span><span class="comment">/* PWR External Interrupt configuration 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_EICLR                   ((volatile uint16_t *)REG_PWR_EICLR)                    </span><span class="comment">/* PWR External Interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_NMICLR                  ((volatile uint16_t *)REG_PWR_NMICLR)                   </span><span class="comment">/* PWR Non-maskable interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_USBWKSTAT               ((volatile uint16_t *)REG_PWR_USBWKSTAT)                </span><span class="comment">/* PWR USB Wakeup Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_RSTSTA                  ((volatile uint16_t *)REG_PWR_RSTSTA)                   </span><span class="comment">/* PWR Reset status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_VCCMCON                 ((volatile uint16_t *)REG_PWR_VCCMCON)                  </span><span class="comment">/* PWR VCCM Control and Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PWR_VBACKCON                ((volatile uint16_t *)REG_PWR_VBACKCON)                 </span><span class="comment">/* PWR VBACK control and status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">       WUT</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define pREG_WUT_T2VAL0                  ((volatile uint16_t *)REG_WUT_T2VAL0)                   </span><span class="comment">/* WUT Current count value - LS halfword. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2VAL1                  ((volatile uint16_t *)REG_WUT_T2VAL1)                   </span><span class="comment">/* WUT Current count value - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2CON                   ((volatile uint16_t *)REG_WUT_T2CON)                    </span><span class="comment">/* WUT Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2INC                   ((volatile uint16_t *)REG_WUT_T2INC)                    </span><span class="comment">/* WUT 12-bit interval for wakeup field A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFB0                 ((volatile uint16_t *)REG_WUT_T2WUFB0)                  </span><span class="comment">/* WUT Wakeup field B - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFB1                 ((volatile uint16_t *)REG_WUT_T2WUFB1)                  </span><span class="comment">/* WUT Wakeup field B - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFC0                 ((volatile uint16_t *)REG_WUT_T2WUFC0)                  </span><span class="comment">/* WUT Wakeup field C - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFC1                 ((volatile uint16_t *)REG_WUT_T2WUFC1)                  </span><span class="comment">/* WUT Wakeup field C - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFD0                 ((volatile uint16_t *)REG_WUT_T2WUFD0)                  </span><span class="comment">/* WUT Wakeup field D - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFD1                 ((volatile uint16_t *)REG_WUT_T2WUFD1)                  </span><span class="comment">/* WUT Wakeup field D - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2IEN                   ((volatile uint16_t *)REG_WUT_T2IEN)                    </span><span class="comment">/* WUT Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2STA                   ((volatile uint16_t *)REG_WUT_T2STA)                    </span><span class="comment">/* WUT Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2CLRI                  ((volatile uint16_t *)REG_WUT_T2CLRI)                   </span><span class="comment">/* WUT Clear interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_WUTVAL_LOW              ((volatile uint16_t *)REG_WUT_WUTVAL_LOW)               </span><span class="comment">/* WUT Unsynchronized lower 16 bits of WU Timer counter value. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_WUTVAL_HIGH             ((volatile uint16_t *)REG_WUT_WUTVAL_HIGH)              </span><span class="comment">/* WUT Unsynchronized upper 16 bits of WU Timer counter value. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFA0                 ((volatile uint16_t *)REG_WUT_T2WUFA0)                  </span><span class="comment">/* WUT Wakeup field A - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WUT_T2WUFA1                 ((volatile uint16_t *)REG_WUT_T2WUFA1)                  </span><span class="comment">/* WUT Wakeup field A - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">       WDT</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define pREG_WDT_T3LD                    ((volatile uint16_t *)REG_WDT_T3LD)                     </span><span class="comment">/* WDT Load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WDT_T3VAL                   ((volatile uint16_t *)REG_WDT_T3VAL)                    </span><span class="comment">/* WDT Current count value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WDT_T3CON                   ((volatile uint16_t *)REG_WDT_T3CON)                    </span><span class="comment">/* WDT Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WDT_T3CLRI                  ((volatile uint16_t *)REG_WDT_T3CLRI)                   </span><span class="comment">/* WDT Clear interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_WDT_T3STA                   ((volatile uint16_t *)REG_WDT_T3STA)                    </span><span class="comment">/* WDT Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">       RTC</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define pREG_RTC_RTCCR                   ((volatile uint32_t *)REG_RTC_RTCCR)                    </span><span class="comment">/* RTC RTC Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCSR0                  ((volatile uint16_t *)REG_RTC_RTCSR0)                   </span><span class="comment">/* RTC RTC Status 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCSR1                  ((volatile uint16_t *)REG_RTC_RTCSR1)                   </span><span class="comment">/* RTC RTC Status 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCCNT0                 ((volatile uint16_t *)REG_RTC_RTCCNT0)                  </span><span class="comment">/* RTC RTC Count 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCCNT1                 ((volatile uint16_t *)REG_RTC_RTCCNT1)                  </span><span class="comment">/* RTC RTC Count 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCALM0                 ((volatile uint16_t *)REG_RTC_RTCALM0)                  </span><span class="comment">/* RTC RTC Alarm 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCALM1                 ((volatile uint16_t *)REG_RTC_RTCALM1)                  </span><span class="comment">/* RTC RTC Alarm 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCTRM                  ((volatile uint16_t *)REG_RTC_RTCTRM)                   </span><span class="comment">/* RTC RTC Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RTC_RTCGWY                  ((volatile uint16_t *)REG_RTC_RTCGWY)                   </span><span class="comment">/* RTC RTC Gateway */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">       I2C</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define pREG_I2C_I2CMCON                 ((volatile uint16_t *)REG_I2C_I2CMCON)                  </span><span class="comment">/* I2C Master control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CMSTA                 ((volatile uint16_t *)REG_I2C_I2CMSTA)                  </span><span class="comment">/* I2C Master status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CMRX                  ((volatile uint16_t *)REG_I2C_I2CMRX)                   </span><span class="comment">/* I2C Master receive data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CMTX                  ((volatile uint16_t *)REG_I2C_I2CMTX)                   </span><span class="comment">/* I2C Master transmit data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CMRXCNT               ((volatile uint16_t *)REG_I2C_I2CMRXCNT)                </span><span class="comment">/* I2C Master receive data count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CMCRXCNT              ((volatile uint16_t *)REG_I2C_I2CMCRXCNT)               </span><span class="comment">/* I2C Master current receive data count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CADR1                 ((volatile uint16_t *)REG_I2C_I2CADR1)                  </span><span class="comment">/* I2C 1st master address byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CADR2                 ((volatile uint16_t *)REG_I2C_I2CADR2)                  </span><span class="comment">/* I2C 2nd master address byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CBYT                  ((volatile uint16_t *)REG_I2C_I2CBYT)                   </span><span class="comment">/* I2C Start byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CDIV                  ((volatile uint16_t *)REG_I2C_I2CDIV)                   </span><span class="comment">/* I2C Serial clock period divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CSCON                 ((volatile uint16_t *)REG_I2C_I2CSCON)                  </span><span class="comment">/* I2C Slave control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CSSTA                 ((volatile uint16_t *)REG_I2C_I2CSSTA)                  </span><span class="comment">/* I2C Slave I2C Status/Error/IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CSRX                  ((volatile uint16_t *)REG_I2C_I2CSRX)                   </span><span class="comment">/* I2C Slave receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CSTX                  ((volatile uint16_t *)REG_I2C_I2CSTX)                   </span><span class="comment">/* I2C Slave transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CALT                  ((volatile uint16_t *)REG_I2C_I2CALT)                   </span><span class="comment">/* I2C Hardware general call ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CID0                  ((volatile uint16_t *)REG_I2C_I2CID0)                   </span><span class="comment">/* I2C 1st slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CID1                  ((volatile uint16_t *)REG_I2C_I2CID1)                   </span><span class="comment">/* I2C 2nd slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CID2                  ((volatile uint16_t *)REG_I2C_I2CID2)                   </span><span class="comment">/* I2C 3rd slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CID3                  ((volatile uint16_t *)REG_I2C_I2CID3)                   </span><span class="comment">/* I2C 4th slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CFSTA                 ((volatile uint16_t *)REG_I2C_I2CFSTA)                  </span><span class="comment">/* I2C Master and slave FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CSHCON                ((volatile uint16_t *)REG_I2C_I2CSHCON)                 </span><span class="comment">/* I2C Shared control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2C_I2CTCTL                 ((volatile uint16_t *)REG_I2C_I2CTCTL)                  </span><span class="comment">/* I2C Timing Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">       SPI0</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define pREG_SPI0_SPISTA                 ((volatile uint16_t *)REG_SPI0_SPISTA)                  </span><span class="comment">/* SPI0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI0_SPIRX                  ((volatile uint16_t *)REG_SPI0_SPIRX)                   </span><span class="comment">/* SPI0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI0_SPITX                  ((volatile uint16_t *)REG_SPI0_SPITX)                   </span><span class="comment">/* SPI0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI0_SPIDIV                 ((volatile uint16_t *)REG_SPI0_SPIDIV)                  </span><span class="comment">/* SPI0 Baud rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI0_SPICON                 ((volatile uint16_t *)REG_SPI0_SPICON)                  </span><span class="comment">/* SPI0 SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI0_SPIDMA                 ((volatile uint16_t *)REG_SPI0_SPIDMA)                  </span><span class="comment">/* SPI0 SPI DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI0_SPICNT                 ((volatile uint16_t *)REG_SPI0_SPICNT)                  </span><span class="comment">/* SPI0 Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">       SPI1</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define pREG_SPI1_SPISTA                 ((volatile uint16_t *)REG_SPI1_SPISTA)                  </span><span class="comment">/* SPI1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI1_SPIRX                  ((volatile uint16_t *)REG_SPI1_SPIRX)                   </span><span class="comment">/* SPI1 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI1_SPITX                  ((volatile uint16_t *)REG_SPI1_SPITX)                   </span><span class="comment">/* SPI1 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI1_SPIDIV                 ((volatile uint16_t *)REG_SPI1_SPIDIV)                  </span><span class="comment">/* SPI1 Baud rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI1_SPICON                 ((volatile uint16_t *)REG_SPI1_SPICON)                  </span><span class="comment">/* SPI1 SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI1_SPIDMA                 ((volatile uint16_t *)REG_SPI1_SPIDMA)                  </span><span class="comment">/* SPI1 SPI DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPI1_SPICNT                 ((volatile uint16_t *)REG_SPI1_SPICNT)                  </span><span class="comment">/* SPI1 Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">       UART</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define pREG_UART_COMRX                  ((volatile uint16_t *)REG_UART_COMRX)                   </span><span class="comment">/* UART Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMTX                  ((volatile uint16_t *)REG_UART_COMTX)                   </span><span class="comment">/* UART Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMIEN                 ((volatile uint16_t *)REG_UART_COMIEN)                  </span><span class="comment">/* UART Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMIIR                 ((volatile uint16_t *)REG_UART_COMIIR)                  </span><span class="comment">/* UART Interrupt ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMLCR                 ((volatile uint16_t *)REG_UART_COMLCR)                  </span><span class="comment">/* UART Line Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMMCR                 ((volatile uint16_t *)REG_UART_COMMCR)                  </span><span class="comment">/* UART Modem Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMLSR                 ((volatile uint16_t *)REG_UART_COMLSR)                  </span><span class="comment">/* UART Line Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMMSR                 ((volatile uint16_t *)REG_UART_COMMSR)                  </span><span class="comment">/* UART Modem Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMSCR                 ((volatile uint16_t *)REG_UART_COMSCR)                  </span><span class="comment">/* UART Scratch buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMFBR                 ((volatile uint16_t *)REG_UART_COMFBR)                  </span><span class="comment">/* UART Fractional Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_UART_COMDIV                 ((volatile uint16_t *)REG_UART_COMDIV)                  </span><span class="comment">/* UART Baudrate divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">       I2S</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define pREG_I2S_I2S_OUT1L               ((volatile uint16_t *)REG_I2S_I2S_OUT1L)                </span><span class="comment">/* I2S Channel 1 LSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_OUT1H               ((volatile uint16_t *)REG_I2S_I2S_OUT1H)                </span><span class="comment">/* I2S Channel 1 MSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_OUT2L               ((volatile uint16_t *)REG_I2S_I2S_OUT2L)                </span><span class="comment">/* I2S Channel 2 LSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_OUT2H               ((volatile uint16_t *)REG_I2S_I2S_OUT2H)                </span><span class="comment">/* I2S Channel 2 MSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_MODE1               ((volatile uint16_t *)REG_I2S_I2S_MODE1)                </span><span class="comment">/* I2S I2S format modes 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_MODE2               ((volatile uint16_t *)REG_I2S_I2S_MODE2)                </span><span class="comment">/* I2S I2S format modes 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_CFG1                ((volatile uint16_t *)REG_I2S_I2S_CFG1)                 </span><span class="comment">/* I2S I2S configuration 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_CFG2                ((volatile uint16_t *)REG_I2S_I2S_CFG2)                 </span><span class="comment">/* I2S I2S configuration 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_I2S_I2S_STAT                ((volatile uint16_t *)REG_I2S_I2S_STAT)                 </span><span class="comment">/* I2S I2S status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">       BEEP</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define pREG_BEEP_BEEP_CFG               ((volatile uint16_t *)REG_BEEP_BEEP_CFG)                </span><span class="comment">/* BEEP Beeper configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BEEP_BEEP_STAT              ((volatile uint16_t *)REG_BEEP_BEEP_STAT)               </span><span class="comment">/* BEEP Beeper status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BEEP_BEEP_TONE_A            ((volatile uint16_t *)REG_BEEP_BEEP_TONE_A)             </span><span class="comment">/* BEEP Tone A Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BEEP_BEEP_TONE_B            ((volatile uint16_t *)REG_BEEP_BEEP_TONE_B)             </span><span class="comment">/* BEEP Tone B Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">       RNG</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define pREG_RNG_RNGCTL                  ((volatile uint16_t *)REG_RNG_RNGCTL)                   </span><span class="comment">/* RNG RNG Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RNG_RNGLEN                  ((volatile uint16_t *)REG_RNG_RNGLEN)                   </span><span class="comment">/* RNG RNG Sample Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RNG_RNGSTAT                 ((volatile uint16_t *)REG_RNG_RNGSTAT)                  </span><span class="comment">/* RNG RNG Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RNG_RNGDATA                 ((volatile uint16_t *)REG_RNG_RNGDATA)                  </span><span class="comment">/* RNG RNG Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RNG_RNGCNTL                 ((volatile uint16_t *)REG_RNG_RNGCNTL)                  </span><span class="comment">/* RNG Oscillator Count Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_RNG_RNGCNTH                 ((volatile uint16_t *)REG_RNG_RNGCNTH)                  </span><span class="comment">/* RNG Oscillator Count High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">       LCD</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define pREG_LCD_LCDCON                  ((volatile uint16_t *)REG_LCD_LCDCON)                   </span><span class="comment">/* LCD LCD Configuration  Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDSTAT                 ((volatile uint16_t *)REG_LCD_LCDSTAT)                  </span><span class="comment">/* LCD LCD Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDBLINK                ((volatile uint16_t *)REG_LCD_LCDBLINK)                 </span><span class="comment">/* LCD LCD Blink Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDCONTRAST             ((volatile uint16_t *)REG_LCD_LCDCONTRAST)              </span><span class="comment">/* LCD LCD Contrast Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA0_S0             ((volatile uint16_t *)REG_LCD_LCDDATA0_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA1_S0             ((volatile uint16_t *)REG_LCD_LCDDATA1_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA2_S0             ((volatile uint16_t *)REG_LCD_LCDDATA2_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA3_S0             ((volatile uint16_t *)REG_LCD_LCDDATA3_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA4_S0             ((volatile uint16_t *)REG_LCD_LCDDATA4_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA5_S0             ((volatile uint16_t *)REG_LCD_LCDDATA5_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA6_S0             ((volatile uint16_t *)REG_LCD_LCDDATA6_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA7_S0             ((volatile uint16_t *)REG_LCD_LCDDATA7_S0)              </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA0_S1             ((volatile uint16_t *)REG_LCD_LCDDATA0_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA1_S1             ((volatile uint16_t *)REG_LCD_LCDDATA1_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA2_S1             ((volatile uint16_t *)REG_LCD_LCDDATA2_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA3_S1             ((volatile uint16_t *)REG_LCD_LCDDATA3_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA4_S1             ((volatile uint16_t *)REG_LCD_LCDDATA4_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA5_S1             ((volatile uint16_t *)REG_LCD_LCDDATA5_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA6_S1             ((volatile uint16_t *)REG_LCD_LCDDATA6_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_LCD_LCDDATA7_S1             ((volatile uint16_t *)REG_LCD_LCDDATA7_S1)              </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">       DMA</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define pREG_DMA_DMASTA                  ((volatile uint32_t *)REG_DMA_DMASTA)                   </span><span class="comment">/* DMA DMA Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMACFG                  ((volatile uint32_t *)REG_DMA_DMACFG)                   </span><span class="comment">/* DMA DMA Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAPDBPTR               ((volatile uint32_t *)REG_DMA_DMAPDBPTR)                </span><span class="comment">/* DMA DMA channel primary control data base pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAADBPTR               ((volatile uint32_t *)REG_DMA_DMAADBPTR)                </span><span class="comment">/* DMA DMA channel alternate control data base pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMASWREQ                ((volatile uint32_t *)REG_DMA_DMASWREQ)                 </span><span class="comment">/* DMA DMA channel software request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMARMSKSET              ((volatile uint32_t *)REG_DMA_DMARMSKSET)               </span><span class="comment">/* DMA DMA channel request mask set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMARMSKCLR              ((volatile uint32_t *)REG_DMA_DMARMSKCLR)               </span><span class="comment">/* DMA DMA channel request mask clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAENSET                ((volatile uint32_t *)REG_DMA_DMAENSET)                 </span><span class="comment">/* DMA DMA channel enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAENCLR                ((volatile uint32_t *)REG_DMA_DMAENCLR)                 </span><span class="comment">/* DMA DMA channel enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAALTSET               ((volatile uint32_t *)REG_DMA_DMAALTSET)                </span><span class="comment">/* DMA DMA channel primary-alternate set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAALTCLR               ((volatile uint32_t *)REG_DMA_DMAALTCLR)                </span><span class="comment">/* DMA DMA channel primary-alternate clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAPRISET               ((volatile uint32_t *)REG_DMA_DMAPRISET)                </span><span class="comment">/* DMA DMA channel priority set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAPRICLR               ((volatile uint32_t *)REG_DMA_DMAPRICLR)                </span><span class="comment">/* DMA DMA channel priority clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAERRCHNLCLR           ((volatile uint32_t *)REG_DMA_DMAERRCHNLCLR)            </span><span class="comment">/* DMA DMA Per Channel Error Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAERRCLR               ((volatile uint32_t *)REG_DMA_DMAERRCLR)                </span><span class="comment">/* DMA DMA bus error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAINVALIDDESCCLR       ((volatile uint32_t *)REG_DMA_DMAINVALIDDESCCLR)        </span><span class="comment">/* DMA DMA Per Channel Invalid Descriptor Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMABSSET                ((volatile uint32_t *)REG_DMA_DMABSSET)                 </span><span class="comment">/* DMA DMA channel bytes swap enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMABSCLR                ((volatile uint32_t *)REG_DMA_DMABSCLR)                 </span><span class="comment">/* DMA DMA channel bytes swap enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMASRCADSSET            ((volatile uint32_t *)REG_DMA_DMASRCADSSET)             </span><span class="comment">/* DMA DMA channel source address decrement enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMASRCADCLR             ((volatile uint32_t *)REG_DMA_DMASRCADCLR)              </span><span class="comment">/* DMA DMA channel source address decrement enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMADSTADSET             ((volatile uint32_t *)REG_DMA_DMADSTADSET)              </span><span class="comment">/* DMA DMA channel destination address decrement enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMADSTADCLR             ((volatile uint32_t *)REG_DMA_DMADSTADCLR)              </span><span class="comment">/* DMA DMA channel destination address decrement enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_DMA_DMAREVID                ((volatile uint32_t *)REG_DMA_DMAREVID)                 </span><span class="comment">/* DMA DMA Controller Revision ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">       FEE0</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define pREG_FEE0_FEESTA                 ((volatile uint16_t *)REG_FEE0_FEESTA)                  </span><span class="comment">/* FEE0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEECON0                ((volatile uint16_t *)REG_FEE0_FEECON0)                 </span><span class="comment">/* FEE0 Command Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEECMD                 ((volatile uint16_t *)REG_FEE0_FEECMD)                  </span><span class="comment">/* FEE0 Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEADR0L               ((volatile uint16_t *)REG_FEE0_FEEADR0L)                </span><span class="comment">/* FEE0 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEADR0H               ((volatile uint16_t *)REG_FEE0_FEEADR0H)                </span><span class="comment">/* FEE0 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEADR1L               ((volatile uint16_t *)REG_FEE0_FEEADR1L)                </span><span class="comment">/* FEE0 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEADR1H               ((volatile uint16_t *)REG_FEE0_FEEADR1H)                </span><span class="comment">/* FEE0 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEKEY                 ((volatile uint16_t *)REG_FEE0_FEEKEY)                  </span><span class="comment">/* FEE0 Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEPROL                ((volatile uint16_t *)REG_FEE0_FEEPROL)                 </span><span class="comment">/* FEE0 Lower halfword of write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEPROH                ((volatile uint16_t *)REG_FEE0_FEEPROH)                 </span><span class="comment">/* FEE0 Upper halfword of write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEESIGL                ((volatile uint16_t *)REG_FEE0_FEESIGL)                 </span><span class="comment">/* FEE0 Lower halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEESIGH                ((volatile uint16_t *)REG_FEE0_FEESIGH)                 </span><span class="comment">/* FEE0 Upper halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEECON1                ((volatile uint16_t *)REG_FEE0_FEECON1)                 </span><span class="comment">/* FEE0 User Setup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEADRAL               ((volatile uint16_t *)REG_FEE0_FEEADRAL)                </span><span class="comment">/* FEE0 Lower halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEADRAH               ((volatile uint16_t *)REG_FEE0_FEEADRAH)                </span><span class="comment">/* FEE0 Upper halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEPARCTL              ((volatile uint16_t *)REG_FEE0_FEEPARCTL)               </span><span class="comment">/* FEE0 Parity Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEPARSTA              ((volatile uint16_t *)REG_FEE0_FEEPARSTA)               </span><span class="comment">/* FEE0 Parity Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEPARADRL             ((volatile uint16_t *)REG_FEE0_FEEPARADRL)              </span><span class="comment">/* FEE0 Parity Error Address Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEPARADRH             ((volatile uint16_t *)REG_FEE0_FEEPARADRH)              </span><span class="comment">/* FEE0 Parity Error Address High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEAEN0                ((volatile uint16_t *)REG_FEE0_FEEAEN0)                 </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 15 to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEAEN1                ((volatile uint16_t *)REG_FEE0_FEEAEN1)                 </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 31 to 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEAEN2                ((volatile uint16_t *)REG_FEE0_FEEAEN2)                 </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 47 to 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE0_FEEAEN3                ((volatile uint16_t *)REG_FEE0_FEEAEN3)                 </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">       FEE1</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define pREG_FEE1_FEESTA                 ((volatile uint16_t *)REG_FEE1_FEESTA)                  </span><span class="comment">/* FEE1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEECON0                ((volatile uint16_t *)REG_FEE1_FEECON0)                 </span><span class="comment">/* FEE1 Command Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEECMD                 ((volatile uint16_t *)REG_FEE1_FEECMD)                  </span><span class="comment">/* FEE1 Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEADR0L               ((volatile uint16_t *)REG_FEE1_FEEADR0L)                </span><span class="comment">/* FEE1 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEADR0H               ((volatile uint16_t *)REG_FEE1_FEEADR0H)                </span><span class="comment">/* FEE1 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEADR1L               ((volatile uint16_t *)REG_FEE1_FEEADR1L)                </span><span class="comment">/* FEE1 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEADR1H               ((volatile uint16_t *)REG_FEE1_FEEADR1H)                </span><span class="comment">/* FEE1 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEKEY                 ((volatile uint16_t *)REG_FEE1_FEEKEY)                  </span><span class="comment">/* FEE1 Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEPROL                ((volatile uint16_t *)REG_FEE1_FEEPROL)                 </span><span class="comment">/* FEE1 Lower halfword of write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEPROH                ((volatile uint16_t *)REG_FEE1_FEEPROH)                 </span><span class="comment">/* FEE1 Upper halfword of write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEESIGL                ((volatile uint16_t *)REG_FEE1_FEESIGL)                 </span><span class="comment">/* FEE1 Lower halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEESIGH                ((volatile uint16_t *)REG_FEE1_FEESIGH)                 </span><span class="comment">/* FEE1 Upper halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEECON1                ((volatile uint16_t *)REG_FEE1_FEECON1)                 </span><span class="comment">/* FEE1 User Setup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEADRAL               ((volatile uint16_t *)REG_FEE1_FEEADRAL)                </span><span class="comment">/* FEE1 Lower halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEADRAH               ((volatile uint16_t *)REG_FEE1_FEEADRAH)                </span><span class="comment">/* FEE1 Upper halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEPARCTL              ((volatile uint16_t *)REG_FEE1_FEEPARCTL)               </span><span class="comment">/* FEE1 Parity Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEPARSTA              ((volatile uint16_t *)REG_FEE1_FEEPARSTA)               </span><span class="comment">/* FEE1 Parity Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEPARADRL             ((volatile uint16_t *)REG_FEE1_FEEPARADRL)              </span><span class="comment">/* FEE1 Parity Error Address Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEPARADRH             ((volatile uint16_t *)REG_FEE1_FEEPARADRH)              </span><span class="comment">/* FEE1 Parity Error Address High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEAEN0                ((volatile uint16_t *)REG_FEE1_FEEAEN0)                 </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 15 to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEAEN1                ((volatile uint16_t *)REG_FEE1_FEEAEN1)                 </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 31 to 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEAEN2                ((volatile uint16_t *)REG_FEE1_FEEAEN2)                 </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 47 to 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_FEE1_FEEAEN3                ((volatile uint16_t *)REG_FEE1_FEEAEN3)                 </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">       GPF</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define pREG_GPF_GPFEESTA                ((volatile uint16_t *)REG_GPF_GPFEESTA)                 </span><span class="comment">/* GPF Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEECON0               ((volatile uint16_t *)REG_GPF_GPFEECON0)                </span><span class="comment">/* GPF Command Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEECMD                ((volatile uint16_t *)REG_GPF_GPFEECMD)                 </span><span class="comment">/* GPF Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEADR0L              ((volatile uint16_t *)REG_GPF_GPFEEADR0L)               </span><span class="comment">/* GPF Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEADR1L              ((volatile uint16_t *)REG_GPF_GPFEEADR1L)               </span><span class="comment">/* GPF Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEKEY                ((volatile uint16_t *)REG_GPF_GPFEEKEY)                 </span><span class="comment">/* GPF Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEESIGL               ((volatile uint16_t *)REG_GPF_GPFEESIGL)                </span><span class="comment">/* GPF Lower halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEESIGH               ((volatile uint16_t *)REG_GPF_GPFEESIGH)                </span><span class="comment">/* GPF Upper halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEADRAL              ((volatile uint16_t *)REG_GPF_GPFEEADRAL)               </span><span class="comment">/* GPF Lower halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEADRAH              ((volatile uint16_t *)REG_GPF_GPFEEADRAH)               </span><span class="comment">/* GPF Upper halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEAEN0               ((volatile uint16_t *)REG_GPF_GPFEEAEN0)                </span><span class="comment">/* GPF System IRQ abort enable for interrupts 15 to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEAEN1               ((volatile uint16_t *)REG_GPF_GPFEEAEN1)                </span><span class="comment">/* GPF System IRQ abort enable for interrupts 31 to 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEAEN2               ((volatile uint16_t *)REG_GPF_GPFEEAEN2)                </span><span class="comment">/* GPF System IRQ abort enable for interrupts 47 to 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPF_GPFEEAEN3               ((volatile uint16_t *)REG_GPF_GPFEEAEN3)                </span><span class="comment">/* GPF System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">       GPIO0</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define pREG_GPIO0_GPCON                 ((volatile uint32_t *)REG_GPIO0_GPCON)                  </span><span class="comment">/* GPIO0 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPOEN                 ((volatile uint16_t *)REG_GPIO0_GPOEN)                  </span><span class="comment">/* GPIO0 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPPE                  ((volatile uint16_t *)REG_GPIO0_GPPE)                   </span><span class="comment">/* GPIO0 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPIEN                 ((volatile uint16_t *)REG_GPIO0_GPIEN)                  </span><span class="comment">/* GPIO0 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPIN                  ((volatile uint16_t *)REG_GPIO0_GPIN)                   </span><span class="comment">/* GPIO0 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPOUT                 ((volatile uint16_t *)REG_GPIO0_GPOUT)                  </span><span class="comment">/* GPIO0 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPSET                 ((volatile uint16_t *)REG_GPIO0_GPSET)                  </span><span class="comment">/* GPIO0 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPCLR                 ((volatile uint16_t *)REG_GPIO0_GPCLR)                  </span><span class="comment">/* GPIO0 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPTGL                 ((volatile uint16_t *)REG_GPIO0_GPTGL)                  </span><span class="comment">/* GPIO0 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPPOL                 ((volatile uint16_t *)REG_GPIO0_GPPOL)                  </span><span class="comment">/* GPIO0 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPIENA                ((volatile uint16_t *)REG_GPIO0_GPIENA)                 </span><span class="comment">/* GPIO0 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPIENB                ((volatile uint16_t *)REG_GPIO0_GPIENB)                 </span><span class="comment">/* GPIO0 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO0_GPINT                 ((volatile uint16_t *)REG_GPIO0_GPINT)                  </span><span class="comment">/* GPIO0 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">       GPIO1</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define pREG_GPIO1_GPCON                 ((volatile uint32_t *)REG_GPIO1_GPCON)                  </span><span class="comment">/* GPIO1 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPOEN                 ((volatile uint16_t *)REG_GPIO1_GPOEN)                  </span><span class="comment">/* GPIO1 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPPE                  ((volatile uint16_t *)REG_GPIO1_GPPE)                   </span><span class="comment">/* GPIO1 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPIEN                 ((volatile uint16_t *)REG_GPIO1_GPIEN)                  </span><span class="comment">/* GPIO1 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPIN                  ((volatile uint16_t *)REG_GPIO1_GPIN)                   </span><span class="comment">/* GPIO1 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPOUT                 ((volatile uint16_t *)REG_GPIO1_GPOUT)                  </span><span class="comment">/* GPIO1 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPSET                 ((volatile uint16_t *)REG_GPIO1_GPSET)                  </span><span class="comment">/* GPIO1 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPCLR                 ((volatile uint16_t *)REG_GPIO1_GPCLR)                  </span><span class="comment">/* GPIO1 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPTGL                 ((volatile uint16_t *)REG_GPIO1_GPTGL)                  </span><span class="comment">/* GPIO1 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPPOL                 ((volatile uint16_t *)REG_GPIO1_GPPOL)                  </span><span class="comment">/* GPIO1 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPIENA                ((volatile uint16_t *)REG_GPIO1_GPIENA)                 </span><span class="comment">/* GPIO1 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPIENB                ((volatile uint16_t *)REG_GPIO1_GPIENB)                 </span><span class="comment">/* GPIO1 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO1_GPINT                 ((volatile uint16_t *)REG_GPIO1_GPINT)                  </span><span class="comment">/* GPIO1 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">       GPIO2</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define pREG_GPIO2_GPCON                 ((volatile uint32_t *)REG_GPIO2_GPCON)                  </span><span class="comment">/* GPIO2 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPOEN                 ((volatile uint16_t *)REG_GPIO2_GPOEN)                  </span><span class="comment">/* GPIO2 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPPE                  ((volatile uint16_t *)REG_GPIO2_GPPE)                   </span><span class="comment">/* GPIO2 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPIEN                 ((volatile uint16_t *)REG_GPIO2_GPIEN)                  </span><span class="comment">/* GPIO2 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPIN                  ((volatile uint16_t *)REG_GPIO2_GPIN)                   </span><span class="comment">/* GPIO2 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPOUT                 ((volatile uint16_t *)REG_GPIO2_GPOUT)                  </span><span class="comment">/* GPIO2 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPSET                 ((volatile uint16_t *)REG_GPIO2_GPSET)                  </span><span class="comment">/* GPIO2 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPCLR                 ((volatile uint16_t *)REG_GPIO2_GPCLR)                  </span><span class="comment">/* GPIO2 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPTGL                 ((volatile uint16_t *)REG_GPIO2_GPTGL)                  </span><span class="comment">/* GPIO2 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPPOL                 ((volatile uint16_t *)REG_GPIO2_GPPOL)                  </span><span class="comment">/* GPIO2 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPIENA                ((volatile uint16_t *)REG_GPIO2_GPIENA)                 </span><span class="comment">/* GPIO2 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPIENB                ((volatile uint16_t *)REG_GPIO2_GPIENB)                 </span><span class="comment">/* GPIO2 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO2_GPINT                 ((volatile uint16_t *)REG_GPIO2_GPINT)                  </span><span class="comment">/* GPIO2 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">       GPIO3</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define pREG_GPIO3_GPCON                 ((volatile uint32_t *)REG_GPIO3_GPCON)                  </span><span class="comment">/* GPIO3 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPOEN                 ((volatile uint16_t *)REG_GPIO3_GPOEN)                  </span><span class="comment">/* GPIO3 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPPE                  ((volatile uint16_t *)REG_GPIO3_GPPE)                   </span><span class="comment">/* GPIO3 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPIEN                 ((volatile uint16_t *)REG_GPIO3_GPIEN)                  </span><span class="comment">/* GPIO3 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPIN                  ((volatile uint16_t *)REG_GPIO3_GPIN)                   </span><span class="comment">/* GPIO3 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPOUT                 ((volatile uint16_t *)REG_GPIO3_GPOUT)                  </span><span class="comment">/* GPIO3 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPSET                 ((volatile uint16_t *)REG_GPIO3_GPSET)                  </span><span class="comment">/* GPIO3 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPCLR                 ((volatile uint16_t *)REG_GPIO3_GPCLR)                  </span><span class="comment">/* GPIO3 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPTGL                 ((volatile uint16_t *)REG_GPIO3_GPTGL)                  </span><span class="comment">/* GPIO3 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPPOL                 ((volatile uint16_t *)REG_GPIO3_GPPOL)                  </span><span class="comment">/* GPIO3 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPIENA                ((volatile uint16_t *)REG_GPIO3_GPIENA)                 </span><span class="comment">/* GPIO3 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPIENB                ((volatile uint16_t *)REG_GPIO3_GPIENB)                 </span><span class="comment">/* GPIO3 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO3_GPINT                 ((volatile uint16_t *)REG_GPIO3_GPINT)                  </span><span class="comment">/* GPIO3 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">       GPIO4</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define pREG_GPIO4_GPCON                 ((volatile uint32_t *)REG_GPIO4_GPCON)                  </span><span class="comment">/* GPIO4 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPOEN                 ((volatile uint16_t *)REG_GPIO4_GPOEN)                  </span><span class="comment">/* GPIO4 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPPE                  ((volatile uint16_t *)REG_GPIO4_GPPE)                   </span><span class="comment">/* GPIO4 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPIEN                 ((volatile uint16_t *)REG_GPIO4_GPIEN)                  </span><span class="comment">/* GPIO4 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPIN                  ((volatile uint16_t *)REG_GPIO4_GPIN)                   </span><span class="comment">/* GPIO4 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPOUT                 ((volatile uint16_t *)REG_GPIO4_GPOUT)                  </span><span class="comment">/* GPIO4 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPSET                 ((volatile uint16_t *)REG_GPIO4_GPSET)                  </span><span class="comment">/* GPIO4 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPCLR                 ((volatile uint16_t *)REG_GPIO4_GPCLR)                  </span><span class="comment">/* GPIO4 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPTGL                 ((volatile uint16_t *)REG_GPIO4_GPTGL)                  </span><span class="comment">/* GPIO4 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPPOL                 ((volatile uint16_t *)REG_GPIO4_GPPOL)                  </span><span class="comment">/* GPIO4 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPIENA                ((volatile uint16_t *)REG_GPIO4_GPIENA)                 </span><span class="comment">/* GPIO4 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPIENB                ((volatile uint16_t *)REG_GPIO4_GPIENB)                 </span><span class="comment">/* GPIO4 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_GPIO4_GPINT                 ((volatile uint16_t *)REG_GPIO4_GPINT)                  </span><span class="comment">/* GPIO4 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">       SPIH</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define pREG_SPIH_SPIH0STA               ((volatile uint16_t *)REG_SPIH_SPIH0STA)                </span><span class="comment">/* SPIH Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPIH_SPIH0RX                ((volatile uint16_t *)REG_SPIH_SPIH0RX)                 </span><span class="comment">/* SPIH Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPIH_SPIH0TX                ((volatile uint16_t *)REG_SPIH_SPIH0TX)                 </span><span class="comment">/* SPIH Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPIH_SPIH0DIV               ((volatile uint16_t *)REG_SPIH_SPIH0DIV)                </span><span class="comment">/* SPIH Baud rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPIH_SPIH0CON               ((volatile uint16_t *)REG_SPIH_SPIH0CON)                </span><span class="comment">/* SPIH SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPIH_SPIH0DMA               ((volatile uint16_t *)REG_SPIH_SPIH0DMA)                </span><span class="comment">/* SPIH SPI DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SPIH_SPIH0CNT               ((volatile uint16_t *)REG_SPIH_SPIH0CNT)                </span><span class="comment">/* SPIH Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">       SYSCLK</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define pREG_SYSCLK_CLKCON0              ((volatile uint16_t *)REG_SYSCLK_CLKCON0)               </span><span class="comment">/* SYSCLK Misc clock settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SYSCLK_CLKCON1              ((volatile uint16_t *)REG_SYSCLK_CLKCON1)               </span><span class="comment">/* SYSCLK Clock dividers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SYSCLK_CLKCON3              ((volatile uint16_t *)REG_SYSCLK_CLKCON3)               </span><span class="comment">/* SYSCLK System PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SYSCLK_CLKCON4              ((volatile uint16_t *)REG_SYSCLK_CLKCON4)               </span><span class="comment">/* SYSCLK USB PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SYSCLK_CLKCON5              ((volatile uint16_t *)REG_SYSCLK_CLKCON5)               </span><span class="comment">/* SYSCLK User clock gating control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_SYSCLK_CLKSTAT0             ((volatile uint16_t *)REG_SYSCLK_CLKSTAT0)              </span><span class="comment">/* SYSCLK Clocking status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">       BUSM</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define pREG_BUSM_BMARBIT0               ((volatile uint16_t *)REG_BUSM_BMARBIT0)                </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 0 (Flash) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BUSM_BMARBIT1               ((volatile uint16_t *)REG_BUSM_BMARBIT1)                </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 1 (SRAM0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BUSM_BMARBIT2               ((volatile uint16_t *)REG_BUSM_BMARBIT2)                </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 2 (SRAM1 + EEPROM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BUSM_BMARBIT3               ((volatile uint16_t *)REG_BUSM_BMARBIT3)                </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 3 (AFE) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BUSM_BMARBIT4               ((volatile uint16_t *)REG_BUSM_BMARBIT4)                </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 4 (32-bit APB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_BUSM_BMARBIT5               ((volatile uint16_t *)REG_BUSM_BMARBIT5)                </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 5 (16-bit APB with DMA access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">       CRC</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define pREG_CRC_CRC_CTL                 ((volatile uint32_t *)REG_CRC_CRC_CTL)                  </span><span class="comment">/* CRC CRC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CRC_CRC_IPDATA              ((volatile uint32_t *)REG_CRC_CRC_IPDATA)               </span><span class="comment">/* CRC Input Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CRC_CRC_RESULT              ((volatile uint32_t *)REG_CRC_CRC_RESULT)               </span><span class="comment">/* CRC CRC Result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">       PDI</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define pREG_PDI_PDI_CFG                 ((volatile uint32_t *)REG_PDI_PDI_CFG)                  </span><span class="comment">/* PDI PDI Configuration  Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_INT_SET             ((volatile uint32_t *)REG_PDI_PDI_INT_SET)              </span><span class="comment">/* PDI PDI Interrupt Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_INT_CLR             ((volatile uint32_t *)REG_PDI_PDI_INT_CLR)              </span><span class="comment">/* PDI PDI Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_STAT                ((volatile uint32_t *)REG_PDI_PDI_STAT)                 </span><span class="comment">/* PDI PDI Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_CMD                 ((volatile uint32_t *)REG_PDI_PDI_CMD)                  </span><span class="comment">/* PDI PDI Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_FRDATA_N            ((volatile uint32_t *)REG_PDI_PDI_FRDATA_N)             </span><span class="comment">/* PDI PDI Frame Data Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_FIFO                ((volatile uint32_t *)REG_PDI_PDI_FIFO)                 </span><span class="comment">/* PDI PDI Parameter FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_PDI_PDI_IF_TIMING           ((volatile uint32_t *)REG_PDI_PDI_IF_TIMING)            </span><span class="comment">/* PDI PDI Interface Timing Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">       AFE</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define pREG_AFE_AFE_CFG                 ((volatile uint32_t *)REG_AFE_AFE_CFG)                  </span><span class="comment">/* AFE AFE Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SEQ_CFG             ((volatile uint32_t *)REG_AFE_AFE_SEQ_CFG)              </span><span class="comment">/* AFE Sequencer Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_FIFO_CFG            ((volatile uint32_t *)REG_AFE_AFE_FIFO_CFG)             </span><span class="comment">/* AFE FIFOs Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SW_CFG              ((volatile uint32_t *)REG_AFE_AFE_SW_CFG)               </span><span class="comment">/* AFE Switch Matrix Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DAC_CFG             ((volatile uint32_t *)REG_AFE_AFE_DAC_CFG)              </span><span class="comment">/* AFE DAC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_CFG              ((volatile uint32_t *)REG_AFE_AFE_WG_CFG)               </span><span class="comment">/* AFE Waveform Generator Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_DCLEVEL_1        ((volatile uint32_t *)REG_AFE_AFE_WG_DCLEVEL_1)         </span><span class="comment">/* AFE Waveform Generator - Trapezoid DC Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_DCLEVEL_2        ((volatile uint32_t *)REG_AFE_AFE_WG_DCLEVEL_2)         </span><span class="comment">/* AFE Waveform Generator - Trapezoid DC Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_DELAY_1          ((volatile uint32_t *)REG_AFE_AFE_WG_DELAY_1)           </span><span class="comment">/* AFE Waveform Generator - Trapezoid Delay 1 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_SLOPE_1          ((volatile uint32_t *)REG_AFE_AFE_WG_SLOPE_1)           </span><span class="comment">/* AFE Waveform Generator - Trapezoid Slope 1 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_DELAY_2          ((volatile uint32_t *)REG_AFE_AFE_WG_DELAY_2)           </span><span class="comment">/* AFE Waveform Generator - Trapezoid Delay 2 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_SLOPE_2          ((volatile uint32_t *)REG_AFE_AFE_WG_SLOPE_2)           </span><span class="comment">/* AFE Waveform Generator - Trapezoid Slope 2 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_FCW              ((volatile uint32_t *)REG_AFE_AFE_WG_FCW)               </span><span class="comment">/* AFE Waveform Generator - Sinusoid Frequency Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_PHASE            ((volatile uint32_t *)REG_AFE_AFE_WG_PHASE)             </span><span class="comment">/* AFE Waveform Generator - Sinusoid Phase Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_OFFSET           ((volatile uint32_t *)REG_AFE_AFE_WG_OFFSET)            </span><span class="comment">/* AFE Waveform Generator - Sinusoid Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_AMPLITUDE        ((volatile uint32_t *)REG_AFE_AFE_WG_AMPLITUDE)         </span><span class="comment">/* AFE Waveform Generator - Sinusoid Amplitude */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_CFG             ((volatile uint32_t *)REG_AFE_AFE_ADC_CFG)              </span><span class="comment">/* AFE ADC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SUPPLY_LPF_CFG      ((volatile uint32_t *)REG_AFE_AFE_SUPPLY_LPF_CFG)       </span><span class="comment">/* AFE Supply Rejection Filter Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SW_FULL_CFG_MSB     ((volatile uint32_t *)REG_AFE_AFE_SW_FULL_CFG_MSB)      </span><span class="comment">/* AFE Switch Matrix Full Configuration (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SW_FULL_CFG_LSB     ((volatile uint32_t *)REG_AFE_AFE_SW_FULL_CFG_LSB)      </span><span class="comment">/* AFE Switch Matrix Full Configuration (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_WG_DAC_CODE         ((volatile uint32_t *)REG_AFE_AFE_WG_DAC_CODE)          </span><span class="comment">/* AFE Waveform Generator - DAC Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_STATUS              ((volatile uint32_t *)REG_AFE_AFE_STATUS)               </span><span class="comment">/* AFE AFE Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SEQ_CRC             ((volatile uint32_t *)REG_AFE_AFE_SEQ_CRC)              </span><span class="comment">/* AFE Sequencer CRC Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SEQ_COUNT           ((volatile uint32_t *)REG_AFE_AFE_SEQ_COUNT)            </span><span class="comment">/* AFE Sequencer Command Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SEQ_TIMEOUT         ((volatile uint32_t *)REG_AFE_AFE_SEQ_TIMEOUT)          </span><span class="comment">/* AFE Sequencer Timeout Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DATA_FIFO_READ      ((volatile uint32_t *)REG_AFE_AFE_DATA_FIFO_READ)       </span><span class="comment">/* AFE Data FIFO Read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_CMD_FIFO_WRITE      ((volatile uint32_t *)REG_AFE_AFE_CMD_FIFO_WRITE)       </span><span class="comment">/* AFE Command FIFO Write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_RESULT          ((volatile uint32_t *)REG_AFE_AFE_ADC_RESULT)           </span><span class="comment">/* AFE ADC Raw Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DFT_RESULT_REAL     ((volatile uint32_t *)REG_AFE_AFE_DFT_RESULT_REAL)      </span><span class="comment">/* AFE DFT Result, Real Part */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DFT_RESULT_IMAG     ((volatile uint32_t *)REG_AFE_AFE_DFT_RESULT_IMAG)      </span><span class="comment">/* AFE DFT Result, Imaginary Part */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SUPPLY_LPF_RESULT   ((volatile uint32_t *)REG_AFE_AFE_SUPPLY_LPF_RESULT)    </span><span class="comment">/* AFE Supply Rejection Filter Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_TEMP_SENSOR_RESULT  ((volatile uint32_t *)REG_AFE_AFE_TEMP_SENSOR_RESULT)   </span><span class="comment">/* AFE Temperature Sensor Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ANALOG_CAPTURE_IEN  ((volatile uint32_t *)REG_AFE_AFE_ANALOG_CAPTURE_IEN)   </span><span class="comment">/* AFE Analog Capture Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ANALOG_GEN_IEN      ((volatile uint32_t *)REG_AFE_AFE_ANALOG_GEN_IEN)       </span><span class="comment">/* AFE Analog Generation Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_CMD_FIFO_IEN        ((volatile uint32_t *)REG_AFE_AFE_CMD_FIFO_IEN)         </span><span class="comment">/* AFE Command FIFO Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DATA_FIFO_IEN       ((volatile uint32_t *)REG_AFE_AFE_DATA_FIFO_IEN)        </span><span class="comment">/* AFE Data FIFO Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ANALOG_CAPTURE_INT  ((volatile uint32_t *)REG_AFE_AFE_ANALOG_CAPTURE_INT)   </span><span class="comment">/* AFE Analog Capture Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ANALOG_GEN_INT      ((volatile uint32_t *)REG_AFE_AFE_ANALOG_GEN_INT)       </span><span class="comment">/* AFE Analog Generation Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_CMD_FIFO_INT        ((volatile uint32_t *)REG_AFE_AFE_CMD_FIFO_INT)         </span><span class="comment">/* AFE Command FIFO Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DATA_FIFO_INT       ((volatile uint32_t *)REG_AFE_AFE_DATA_FIFO_INT)        </span><span class="comment">/* AFE Data FIFO Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SW_STATUS_MSB       ((volatile uint32_t *)REG_AFE_AFE_SW_STATUS_MSB)        </span><span class="comment">/* AFE Switch Matrix Status (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_SW_STATUS_LSB       ((volatile uint32_t *)REG_AFE_AFE_SW_STATUS_LSB)        </span><span class="comment">/* AFE Switch Matrix Status (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADCMIN              ((volatile uint32_t *)REG_AFE_AFE_ADCMIN)               </span><span class="comment">/* AFE ADC Minimum Value Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADCMAX              ((volatile uint32_t *)REG_AFE_AFE_ADCMAX)               </span><span class="comment">/* AFE ADC Maximum Value Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADCDELTA            ((volatile uint32_t *)REG_AFE_AFE_ADCDELTA)             </span><span class="comment">/* AFE ADC Delta Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_CAL_DATA_LOCK       ((volatile uint32_t *)REG_AFE_AFE_CAL_DATA_LOCK)        </span><span class="comment">/* AFE Calibration Data Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_GAIN_TIA        ((volatile uint32_t *)REG_AFE_ADC_GAIN_TIA)             </span><span class="comment">/* AFE ADC Gain (TIA Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_OFFSET_TIA      ((volatile uint32_t *)REG_AFE_ADC_OFFSET_TIA)           </span><span class="comment">/* AFE ADC Offset (TIA Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_GAIN_TEMP_SENS  ((volatile uint32_t *)REG_AFE_AFE_ADC_GAIN_TEMP_SENS)   </span><span class="comment">/* AFE ADC Gain (Temperature Sensor Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_OFFSET_TEMP_SENS ((volatile uint32_t *)REG_AFE_AFE_ADC_OFFSET_TEMP_SENS)  </span><span class="comment">/* AFE ADC Offset (Temperature Sensor Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_GAIN_AUX        ((volatile uint32_t *)REG_AFE_AFE_ADC_GAIN_AUX)         </span><span class="comment">/* AFE ADC Gain (Aux Channel Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ADC_OFFSET_AUX      ((volatile uint32_t *)REG_AFE_AFE_ADC_OFFSET_AUX)       </span><span class="comment">/* AFE ADC Offset (Aux Channel Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DAC_OFFSET_UNITY    ((volatile uint32_t *)REG_AFE_AFE_DAC_OFFSET_UNITY)     </span><span class="comment">/* AFE DAC Offset With Attenuator Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DAC_OFFSET_ATTEN    ((volatile uint32_t *)REG_AFE_AFE_DAC_OFFSET_ATTEN)     </span><span class="comment">/* AFE DAC Offset With Attenuator Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DAC_GAIN            ((volatile uint32_t *)REG_AFE_AFE_DAC_GAIN)             </span><span class="comment">/* AFE DAC Gain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_REF_TRIM0           ((volatile uint32_t *)REG_AFE_AFE_REF_TRIM0)            </span><span class="comment">/* AFE Precision Reference Trim 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_REF_TRIM1           ((volatile uint32_t *)REG_AFE_AFE_REF_TRIM1)            </span><span class="comment">/* AFE Precision Reference Trim 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_ALDO_TRIM           ((volatile uint32_t *)REG_AFE_AFE_ALDO_TRIM)            </span><span class="comment">/* AFE Analog LDO Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_DAC_TRIM            ((volatile uint32_t *)REG_AFE_AFE_DAC_TRIM)             </span><span class="comment">/* AFE DAC Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_INAMP_TRIM          ((volatile uint32_t *)REG_AFE_AFE_INAMP_TRIM)           </span><span class="comment">/* AFE INAMP Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_EXBUF_TRIM          ((volatile uint32_t *)REG_AFE_AFE_EXBUF_TRIM)           </span><span class="comment">/* AFE Excitation Buffer Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_AFE_AFE_TEMP_SENS_TRIM      ((volatile uint32_t *)REG_AFE_AFE_TEMP_SENS_TRIM)       </span><span class="comment">/* AFE Temperature Sensor Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">       CT</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define pREG_CT_CT_CDC_PWR               ((volatile uint32_t *)REG_CT_CT_CDC_PWR)                </span><span class="comment">/* CT Power CDC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CFG1                  ((volatile uint32_t *)REG_CT_CT_CFG1)                   </span><span class="comment">/* CT CapTouch Control Configuration Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CFG2                  ((volatile uint32_t *)REG_CT_CT_CFG2)                   </span><span class="comment">/* CT CapTouch Control Configuration Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CFG3                  ((volatile uint32_t *)REG_CT_CT_CFG3)                   </span><span class="comment">/* CT AFE Control Configuration Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_MEAS_SEL              ((volatile uint32_t *)REG_CT_CT_MEAS_SEL)               </span><span class="comment">/* CT Capacitance measurement stage selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE_CTRL         ((volatile uint32_t *)REG_CT_CT_BASELINE_CTRL)          </span><span class="comment">/* CT Baseline control settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_AVG                   ((volatile uint32_t *)REG_CT_CT_AVG)                    </span><span class="comment">/* CT Setup of the rank-and-average filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CAL_EN                ((volatile uint32_t *)REG_CT_CT_CAL_EN)                 </span><span class="comment">/* CT Enable calibration for measurement stages */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_TOUCH_CFG1            ((volatile uint32_t *)REG_CT_CT_TOUCH_CFG1)             </span><span class="comment">/* CT Touch Detection Thresholds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_TOUCH_CFG2            ((volatile uint32_t *)REG_CT_CT_TOUCH_CFG2)             </span><span class="comment">/* CT Touch Detection time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_RELEASE_CFG1          ((volatile uint32_t *)REG_CT_CT_RELEASE_CFG1)           </span><span class="comment">/* CT Release Detection Thresholds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_RELEASE_CFG2          ((volatile uint32_t *)REG_CT_CT_RELEASE_CFG2)           </span><span class="comment">/* CT Release Detection time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_IEN                   ((volatile uint32_t *)REG_CT_CT_IEN)                    </span><span class="comment">/* CT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_INT                   ((volatile uint32_t *)REG_CT_CT_INT)                    </span><span class="comment">/* CT Primary Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_OFFS_HSTAT            ((volatile uint32_t *)REG_CT_CT_OFFS_HSTAT)             </span><span class="comment">/* CT Stage offset high interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_OFFS_LSTAT            ((volatile uint32_t *)REG_CT_CT_OFFS_LSTAT)             </span><span class="comment">/* CT Stage offset low interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PROX_STAT             ((volatile uint32_t *)REG_CT_CT_PROX_STAT)              </span><span class="comment">/* CT Stage proximity status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_FPROX_STAT            ((volatile uint32_t *)REG_CT_CT_FPROX_STAT)             </span><span class="comment">/* CT Stage fast proximity status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_TOUCH_STAT            ((volatile uint32_t *)REG_CT_CT_TOUCH_STAT)             </span><span class="comment">/* CT Stage touch/release status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE0_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE0_CFG)             </span><span class="comment">/* CT Stage 0 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE1_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE1_CFG)             </span><span class="comment">/* CT Stage 1 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE2_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE2_CFG)             </span><span class="comment">/* CT Stage 2 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE3_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE3_CFG)             </span><span class="comment">/* CT Stage 3 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE4_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE4_CFG)             </span><span class="comment">/* CT Stage 4 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE5_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE5_CFG)             </span><span class="comment">/* CT Stage 5 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE6_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE6_CFG)             </span><span class="comment">/* CT Stage 6 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE7_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE7_CFG)             </span><span class="comment">/* CT Stage 7 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE8_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE8_CFG)             </span><span class="comment">/* CT Stage 8 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE9_CFG            ((volatile uint32_t *)REG_CT_CT_STAGE9_CFG)             </span><span class="comment">/* CT Stage 9 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE10_CFG           ((volatile uint32_t *)REG_CT_CT_STAGE10_CFG)            </span><span class="comment">/* CT Stage 10 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE11_CFG           ((volatile uint32_t *)REG_CT_CT_STAGE11_CFG)            </span><span class="comment">/* CT Stage 11 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE12_CFG           ((volatile uint32_t *)REG_CT_CT_STAGE12_CFG)            </span><span class="comment">/* CT Stage 12 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE13_CFG           ((volatile uint32_t *)REG_CT_CT_STAGE13_CFG)            </span><span class="comment">/* CT Stage 13 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE14_CFG           ((volatile uint32_t *)REG_CT_CT_STAGE14_CFG)            </span><span class="comment">/* CT Stage 14 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_STAGE15_CFG           ((volatile uint32_t *)REG_CT_CT_STAGE15_CFG)            </span><span class="comment">/* CT Stage 15 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG0       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG0)        </span><span class="comment">/* CT Stage 0 and Stage 1 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG1       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG1)        </span><span class="comment">/* CT Stage 2 and Stage 3 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG2       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG2)        </span><span class="comment">/* CT Stage 4 and Stage 5 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG3       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG3)        </span><span class="comment">/* CT Stage 6 and Stage 7 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG4       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG4)        </span><span class="comment">/* CT Stage 8 and Stage 9 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG5       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG5)        </span><span class="comment">/* CT Stage 10 and Stage 11 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG6       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG6)        </span><span class="comment">/* CT Stage 12 and Stage 13 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_SENSOR_THR_CFG7       ((volatile uint32_t *)REG_CT_CT_SENSOR_THR_CFG7)        </span><span class="comment">/* CT Stage 14 and Stage 15 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES0              ((volatile uint32_t *)REG_CT_CT_CDC_RES0)               </span><span class="comment">/* CT Stage 0 and Stage 1 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES1              ((volatile uint32_t *)REG_CT_CT_CDC_RES1)               </span><span class="comment">/* CT Stage 2 and Stage 3 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES2              ((volatile uint32_t *)REG_CT_CT_CDC_RES2)               </span><span class="comment">/* CT Stage 4 and Stage 5 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES3              ((volatile uint32_t *)REG_CT_CT_CDC_RES3)               </span><span class="comment">/* CT Stage 6 and Stage 7 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES4              ((volatile uint32_t *)REG_CT_CT_CDC_RES4)               </span><span class="comment">/* CT Stage 8 and Stage 9 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES5              ((volatile uint32_t *)REG_CT_CT_CDC_RES5)               </span><span class="comment">/* CT Stage 10 and Stage 11 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES6              ((volatile uint32_t *)REG_CT_CT_CDC_RES6)               </span><span class="comment">/* CT Stage 12 and Stage 13 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_CDC_RES7              ((volatile uint32_t *)REG_CT_CT_CDC_RES7)               </span><span class="comment">/* CT Stage 14 and Stage 15 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE0             ((volatile uint32_t *)REG_CT_CT_BASELINE0)              </span><span class="comment">/* CT Stage 0 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE1             ((volatile uint32_t *)REG_CT_CT_BASELINE1)              </span><span class="comment">/* CT Stage 1 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE2             ((volatile uint32_t *)REG_CT_CT_BASELINE2)              </span><span class="comment">/* CT Stage 2 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE3             ((volatile uint32_t *)REG_CT_CT_BASELINE3)              </span><span class="comment">/* CT Stage 3 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE4             ((volatile uint32_t *)REG_CT_CT_BASELINE4)              </span><span class="comment">/* CT Stage 4 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE5             ((volatile uint32_t *)REG_CT_CT_BASELINE5)              </span><span class="comment">/* CT Stage 5 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE6             ((volatile uint32_t *)REG_CT_CT_BASELINE6)              </span><span class="comment">/* CT Stage 6 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE7             ((volatile uint32_t *)REG_CT_CT_BASELINE7)              </span><span class="comment">/* CT Stage 7 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE8             ((volatile uint32_t *)REG_CT_CT_BASELINE8)              </span><span class="comment">/* CT Stage 8 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE9             ((volatile uint32_t *)REG_CT_CT_BASELINE9)              </span><span class="comment">/* CT Stage 9 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE10            ((volatile uint32_t *)REG_CT_CT_BASELINE10)             </span><span class="comment">/* CT Stage 10 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE11            ((volatile uint32_t *)REG_CT_CT_BASELINE11)             </span><span class="comment">/* CT Stage 11 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE12            ((volatile uint32_t *)REG_CT_CT_BASELINE12)             </span><span class="comment">/* CT Stage 12 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE13            ((volatile uint32_t *)REG_CT_CT_BASELINE13)             </span><span class="comment">/* CT Stage 13 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE14            ((volatile uint32_t *)REG_CT_CT_BASELINE14)             </span><span class="comment">/* CT Stage 14 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_BASELINE15            ((volatile uint32_t *)REG_CT_CT_BASELINE15)             </span><span class="comment">/* CT Stage 15 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK0                ((volatile uint32_t *)REG_CT_CT_PK2PK0)                 </span><span class="comment">/* CT Stage 0 and Stage 1 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK1                ((volatile uint32_t *)REG_CT_CT_PK2PK1)                 </span><span class="comment">/* CT Stage 2 and Stage 3 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK2                ((volatile uint32_t *)REG_CT_CT_PK2PK2)                 </span><span class="comment">/* CT Stage 4 and Stage 5 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK3                ((volatile uint32_t *)REG_CT_CT_PK2PK3)                 </span><span class="comment">/* CT Stage 6 and Stage 7 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK4                ((volatile uint32_t *)REG_CT_CT_PK2PK4)                 </span><span class="comment">/* CT Stage 8 and Stage 9 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK5                ((volatile uint32_t *)REG_CT_CT_PK2PK5)                 </span><span class="comment">/* CT Stage 10 and Stage 11 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK6                ((volatile uint32_t *)REG_CT_CT_PK2PK6)                 </span><span class="comment">/* CT Stage 12 and Stage 13 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_CT_CT_PK2PK7                ((volatile uint32_t *)REG_CT_CT_PK2PK7)                 </span><span class="comment">/* CT Stage 14 and Stage 15 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">       USB0</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define pREG_USB0_FADDR                  ((volatile  uint8_t *)REG_USB0_FADDR)                   </span><span class="comment">/* USB0 Function Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_POWER                  ((volatile  uint8_t *)REG_USB0_POWER)                   </span><span class="comment">/* USB0 Power and Device Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_INTRTX                 ((volatile uint16_t *)REG_USB0_INTRTX)                  </span><span class="comment">/* USB0 Transmit Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_INTRRX                 ((volatile uint16_t *)REG_USB0_INTRRX)                  </span><span class="comment">/* USB0 Receive Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_INTRTXE                ((volatile uint16_t *)REG_USB0_INTRTXE)                 </span><span class="comment">/* USB0 Transmit Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_INTRRXE                ((volatile uint16_t *)REG_USB0_INTRRXE)                 </span><span class="comment">/* USB0 Receive Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_IRQ                    ((volatile  uint8_t *)REG_USB0_IRQ)                     </span><span class="comment">/* USB0 Common Interrupts Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_IEN                    ((volatile  uint8_t *)REG_USB0_IEN)                     </span><span class="comment">/* USB0 Common Interrupts Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FRAME                  ((volatile uint16_t *)REG_USB0_FRAME)                   </span><span class="comment">/* USB0 Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_INDEX                  ((volatile  uint8_t *)REG_USB0_INDEX)                   </span><span class="comment">/* USB0 Index Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_TESTMODE               ((volatile  uint8_t *)REG_USB0_TESTMODE)                </span><span class="comment">/* USB0 Testmode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_TXMAXP0            ((volatile uint16_t *)REG_USB0_EPI_TXMAXP0)             </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_TXCSR_H0           ((volatile uint16_t *)REG_USB0_EPI_TXCSR_H0)            </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0I_CSR0_P            ((volatile uint16_t *)REG_USB0_EP0I_CSR0_P)             </span><span class="comment">/* USB0 EP0 Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0I_CSR0_H            ((volatile uint16_t *)REG_USB0_EP0I_CSR0_H)             </span><span class="comment">/* USB0 EP0 Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_TXCSR_P0           ((volatile uint16_t *)REG_USB0_EPI_TXCSR_P0)            </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_RXMAXP0            ((volatile uint16_t *)REG_USB0_EPI_RXMAXP0)             </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_RXCSR_H0           ((volatile uint16_t *)REG_USB0_EPI_RXCSR_H0)            </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_RXCSR_P0           ((volatile uint16_t *)REG_USB0_EPI_RXCSR_P0)            </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0I_CNT0              ((volatile uint16_t *)REG_USB0_EP0I_CNT0)               </span><span class="comment">/* USB0 EP0 Number of Received Bytes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_RXCNT0             ((volatile uint16_t *)REG_USB0_EPI_RXCNT0)              </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0I_CFGDATA0          ((volatile  uint8_t *)REG_USB0_EP0I_CFGDATA0)           </span><span class="comment">/* USB0 EP0 Configuration Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPI_FIFOSIZE0          ((volatile  uint8_t *)REG_USB0_EPI_FIFOSIZE0)           </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFO0                  ((volatile uint32_t *)REG_USB0_FIFO0)                   </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFO1                  ((volatile uint32_t *)REG_USB0_FIFO1)                   </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFO2                  ((volatile uint32_t *)REG_USB0_FIFO2)                   </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFO3                  ((volatile uint32_t *)REG_USB0_FIFO3)                   </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOH0                 ((volatile uint16_t *)REG_USB0_FIFOH0)                  </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOH1                 ((volatile uint16_t *)REG_USB0_FIFOH1)                  </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOH2                 ((volatile uint16_t *)REG_USB0_FIFOH2)                  </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOH3                 ((volatile uint16_t *)REG_USB0_FIFOH3)                  </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOB0                 ((volatile  uint8_t *)REG_USB0_FIFOB0)                  </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOB1                 ((volatile  uint8_t *)REG_USB0_FIFOB1)                  </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOB2                 ((volatile  uint8_t *)REG_USB0_FIFOB2)                  </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FIFOB3                 ((volatile  uint8_t *)REG_USB0_FIFOB3)                  </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DEV_CTL                ((volatile  uint8_t *)REG_USB0_DEV_CTL)                 </span><span class="comment">/* USB0 Device Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_MISC                   ((volatile  uint8_t *)REG_USB0_MISC)                    </span><span class="comment">/* USB0 Miscellaneous Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EPINFO                 ((volatile  uint8_t *)REG_USB0_EPINFO)                  </span><span class="comment">/* USB0 Endpoint Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_RAMINFO                ((volatile  uint8_t *)REG_USB0_RAMINFO)                 </span><span class="comment">/* USB0 RAM Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_LINKINFO               ((volatile  uint8_t *)REG_USB0_LINKINFO)                </span><span class="comment">/* USB0 Link Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_FS_EOF1                ((volatile  uint8_t *)REG_USB0_FS_EOF1)                 </span><span class="comment">/* USB0 Full-Speed EOF 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_SOFT_RST               ((volatile  uint8_t *)REG_USB0_SOFT_RST)                </span><span class="comment">/* USB0 Software Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_TXMAXP             ((volatile uint16_t *)REG_USB0_EP0_TXMAXP)              </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_TXMAXP             ((volatile uint16_t *)REG_USB0_EP1_TXMAXP)              </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_TXMAXP             ((volatile uint16_t *)REG_USB0_EP2_TXMAXP)              </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_TXMAXP             ((volatile uint16_t *)REG_USB0_EP3_TXMAXP)              </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_TXCSR_P            ((volatile uint16_t *)REG_USB0_EP0_TXCSR_P)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_TXCSR_P            ((volatile uint16_t *)REG_USB0_EP1_TXCSR_P)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_TXCSR_P            ((volatile uint16_t *)REG_USB0_EP2_TXCSR_P)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_TXCSR_P            ((volatile uint16_t *)REG_USB0_EP3_TXCSR_P)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_CSR0_P             ((volatile uint16_t *)REG_USB0_EP0_CSR0_P)              </span><span class="comment">/* USB0 EP0 Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_CSR0_H             ((volatile uint16_t *)REG_USB0_EP0_CSR0_H)              </span><span class="comment">/* USB0 EP0 Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_TXCSR_H            ((volatile uint16_t *)REG_USB0_EP0_TXCSR_H)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_TXCSR_H            ((volatile uint16_t *)REG_USB0_EP1_TXCSR_H)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_TXCSR_H            ((volatile uint16_t *)REG_USB0_EP2_TXCSR_H)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_TXCSR_H            ((volatile uint16_t *)REG_USB0_EP3_TXCSR_H)             </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_RXMAXP             ((volatile uint16_t *)REG_USB0_EP0_RXMAXP)              </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_RXMAXP             ((volatile uint16_t *)REG_USB0_EP1_RXMAXP)              </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_RXMAXP             ((volatile uint16_t *)REG_USB0_EP2_RXMAXP)              </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_RXMAXP             ((volatile uint16_t *)REG_USB0_EP3_RXMAXP)              </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_RXCSR_P            ((volatile uint16_t *)REG_USB0_EP0_RXCSR_P)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_RXCSR_P            ((volatile uint16_t *)REG_USB0_EP1_RXCSR_P)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_RXCSR_P            ((volatile uint16_t *)REG_USB0_EP2_RXCSR_P)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_RXCSR_P            ((volatile uint16_t *)REG_USB0_EP3_RXCSR_P)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_RXCSR_H            ((volatile uint16_t *)REG_USB0_EP0_RXCSR_H)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_RXCSR_H            ((volatile uint16_t *)REG_USB0_EP1_RXCSR_H)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_RXCSR_H            ((volatile uint16_t *)REG_USB0_EP2_RXCSR_H)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_RXCSR_H            ((volatile uint16_t *)REG_USB0_EP3_RXCSR_H)             </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_CNT0               ((volatile uint16_t *)REG_USB0_EP0_CNT0)                </span><span class="comment">/* USB0 EP0 Number of Received Bytes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_RXCNT              ((volatile uint16_t *)REG_USB0_EP0_RXCNT)               </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_RXCNT              ((volatile uint16_t *)REG_USB0_EP1_RXCNT)               </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_RXCNT              ((volatile uint16_t *)REG_USB0_EP2_RXCNT)               </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_RXCNT              ((volatile uint16_t *)REG_USB0_EP3_RXCNT)               </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_FIFOSIZE           ((volatile  uint8_t *)REG_USB0_EP0_FIFOSIZE)            </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP1_FIFOSIZE           ((volatile  uint8_t *)REG_USB0_EP1_FIFOSIZE)            </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP2_FIFOSIZE           ((volatile  uint8_t *)REG_USB0_EP2_FIFOSIZE)            </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP3_FIFOSIZE           ((volatile  uint8_t *)REG_USB0_EP3_FIFOSIZE)            </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_EP0_CFGDATA0           ((volatile  uint8_t *)REG_USB0_EP0_CFGDATA0)            </span><span class="comment">/* USB0 EP0 Configuration Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA_IRQ                ((volatile  uint8_t *)REG_USB0_DMA_IRQ)                 </span><span class="comment">/* USB0 DMA Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA0_CTL               ((volatile uint16_t *)REG_USB0_DMA0_CTL)                </span><span class="comment">/* USB0 DMA Channel n Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA1_CTL               ((volatile uint16_t *)REG_USB0_DMA1_CTL)                </span><span class="comment">/* USB0 DMA Channel n Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA0_ADDR              ((void * volatile *)REG_USB0_DMA0_ADDR)                 </span><span class="comment">/* USB0 DMA Channel n Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA1_ADDR              ((void * volatile *)REG_USB0_DMA1_ADDR)                 </span><span class="comment">/* USB0 DMA Channel n Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA0_CNT               ((volatile uint32_t *)REG_USB0_DMA0_CNT)                </span><span class="comment">/* USB0 DMA Channel n Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_DMA1_CNT               ((volatile uint32_t *)REG_USB0_DMA1_CNT)                </span><span class="comment">/* USB0 DMA Channel n Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_RXDPKTBUFDIS           ((volatile uint16_t *)REG_USB0_RXDPKTBUFDIS)            </span><span class="comment">/* USB0 RX Double Packet Buffer Disable for Endpoints 1 to 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_TXDPKTBUFDIS           ((volatile uint16_t *)REG_USB0_TXDPKTBUFDIS)            </span><span class="comment">/* USB0 TX Double Packet Buffer Disable  for Endpoints 1 to 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_CT_UCH                 ((volatile uint16_t *)REG_USB0_CT_UCH)                  </span><span class="comment">/* USB0 Chirp Timeout Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_LPM_ATTR               ((volatile uint16_t *)REG_USB0_LPM_ATTR)                </span><span class="comment">/* USB0 LPM Attribute Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_LPM_CTL                ((volatile  uint8_t *)REG_USB0_LPM_CTL)                 </span><span class="comment">/* USB0 LPM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_LPM_IEN                ((volatile  uint8_t *)REG_USB0_LPM_IEN)                 </span><span class="comment">/* USB0 LPM Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_LPM_IRQ                ((volatile  uint8_t *)REG_USB0_LPM_IRQ)                 </span><span class="comment">/* USB0 LPM Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_PHY_CTL                ((volatile uint16_t *)REG_USB0_PHY_CTL)                 </span><span class="comment">/* USB0 FS PHY Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_PHY_STAT               ((volatile uint16_t *)REG_USB0_PHY_STAT)                </span><span class="comment">/* USB0 FS PHY Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_RAM_ADDR               ((volatile uint32_t *)REG_USB0_RAM_ADDR)                </span><span class="comment">/* USB0 RAM Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_USB0_RAM_DATA               ((volatile uint32_t *)REG_USB0_RAM_DATA)                </span><span class="comment">/* USB0 RAM Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* =========================================================================</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">       NVIC</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">   ========================================================================= */</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define pREG_NVIC_INTNUM                 ((volatile uint32_t *)REG_NVIC_INTNUM)                  </span><span class="comment">/* NVIC Interrupt Control Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_STKSTA                 ((volatile uint32_t *)REG_NVIC_STKSTA)                  </span><span class="comment">/* NVIC Systick Control and Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_STKLD                  ((volatile uint32_t *)REG_NVIC_STKLD)                   </span><span class="comment">/* NVIC Systick Reload Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_STKVAL                 ((volatile uint32_t *)REG_NVIC_STKVAL)                  </span><span class="comment">/* NVIC Systick Current Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_STKCAL                 ((volatile uint32_t *)REG_NVIC_STKCAL)                  </span><span class="comment">/* NVIC Systick Calibration Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSETE0               ((volatile uint32_t *)REG_NVIC_INTSETE0)                </span><span class="comment">/* NVIC IRQ0..31 Set_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSETE1               ((volatile uint32_t *)REG_NVIC_INTSETE1)                </span><span class="comment">/* NVIC IRQ32..63 Set_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCLRE0               ((volatile uint32_t *)REG_NVIC_INTCLRE0)                </span><span class="comment">/* NVIC IRQ0..31 Clear_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCLRE1               ((volatile uint32_t *)REG_NVIC_INTCLRE1)                </span><span class="comment">/* NVIC IRQ32..63 Clear_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSETP0               ((volatile uint32_t *)REG_NVIC_INTSETP0)                </span><span class="comment">/* NVIC IRQ0..31 Set_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSETP1               ((volatile uint32_t *)REG_NVIC_INTSETP1)                </span><span class="comment">/* NVIC IRQ32..63 Set_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCLRP0               ((volatile uint32_t *)REG_NVIC_INTCLRP0)                </span><span class="comment">/* NVIC IRQ0..31 Clear_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCLRP1               ((volatile uint32_t *)REG_NVIC_INTCLRP1)                </span><span class="comment">/* NVIC IRQ32..63 Clear_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTACT0                ((volatile uint32_t *)REG_NVIC_INTACT0)                 </span><span class="comment">/* NVIC IRQ0..31 Active Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTACT1                ((volatile uint32_t *)REG_NVIC_INTACT1)                 </span><span class="comment">/* NVIC IRQ32..63 Active Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI0                ((volatile uint32_t *)REG_NVIC_INTPRI0)                 </span><span class="comment">/* NVIC IRQ0..3 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI1                ((volatile uint32_t *)REG_NVIC_INTPRI1)                 </span><span class="comment">/* NVIC IRQ4..7 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI2                ((volatile uint32_t *)REG_NVIC_INTPRI2)                 </span><span class="comment">/* NVIC IRQ8..11 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI3                ((volatile uint32_t *)REG_NVIC_INTPRI3)                 </span><span class="comment">/* NVIC IRQ12..15 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI4                ((volatile uint32_t *)REG_NVIC_INTPRI4)                 </span><span class="comment">/* NVIC IRQ16..19 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI5                ((volatile uint32_t *)REG_NVIC_INTPRI5)                 </span><span class="comment">/* NVIC IRQ20..23 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI6                ((volatile uint32_t *)REG_NVIC_INTPRI6)                 </span><span class="comment">/* NVIC IRQ24..27 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI7                ((volatile uint32_t *)REG_NVIC_INTPRI7)                 </span><span class="comment">/* NVIC IRQ28..31 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI8                ((volatile uint32_t *)REG_NVIC_INTPRI8)                 </span><span class="comment">/* NVIC IRQ32..35 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI9                ((volatile uint32_t *)REG_NVIC_INTPRI9)                 </span><span class="comment">/* NVIC IRQ36..39 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPRI10               ((volatile uint32_t *)REG_NVIC_INTPRI10)                </span><span class="comment">/* NVIC IRQ40..43 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCPID                ((volatile uint32_t *)REG_NVIC_INTCPID)                 </span><span class="comment">/* NVIC CPUID Base */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSTA                 ((volatile uint32_t *)REG_NVIC_INTSTA)                  </span><span class="comment">/* NVIC Interrupt Control State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTVEC                 ((volatile uint32_t *)REG_NVIC_INTVEC)                  </span><span class="comment">/* NVIC Vector Table Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTAIRC                ((volatile uint32_t *)REG_NVIC_INTAIRC)                 </span><span class="comment">/* NVIC Application Interrupt/Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCON0                ((volatile uint16_t *)REG_NVIC_INTCON0)                 </span><span class="comment">/* NVIC System Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCON1                ((volatile uint32_t *)REG_NVIC_INTCON1)                 </span><span class="comment">/* NVIC Configuration Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSHPRIO0             ((volatile uint32_t *)REG_NVIC_INTSHPRIO0)              </span><span class="comment">/* NVIC System Handlers 4-7 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSHPRIO1             ((volatile uint32_t *)REG_NVIC_INTSHPRIO1)              </span><span class="comment">/* NVIC System Handlers 8-11 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSHPRIO3             ((volatile uint32_t *)REG_NVIC_INTSHPRIO3)              </span><span class="comment">/* NVIC System Handlers 12-15 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTSHCSR               ((volatile uint32_t *)REG_NVIC_INTSHCSR)                </span><span class="comment">/* NVIC System Handler Control and State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCFSR                ((volatile uint32_t *)REG_NVIC_INTCFSR)                 </span><span class="comment">/* NVIC Configurable Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTHFSR                ((volatile uint32_t *)REG_NVIC_INTHFSR)                 </span><span class="comment">/* NVIC Hard Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTDFSR                ((volatile uint32_t *)REG_NVIC_INTDFSR)                 </span><span class="comment">/* NVIC Debug Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTMMAR                ((volatile uint32_t *)REG_NVIC_INTMMAR)                 </span><span class="comment">/* NVIC Mem Manage Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTBFAR                ((volatile uint32_t *)REG_NVIC_INTBFAR)                 </span><span class="comment">/* NVIC Bus Fault Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTAFSR                ((volatile uint32_t *)REG_NVIC_INTAFSR)                 </span><span class="comment">/* NVIC Auxiliary Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPFR0                ((volatile uint32_t *)REG_NVIC_INTPFR0)                 </span><span class="comment">/* NVIC Processor Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPFR1                ((volatile uint32_t *)REG_NVIC_INTPFR1)                 </span><span class="comment">/* NVIC Processor Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTDFR0                ((volatile uint32_t *)REG_NVIC_INTDFR0)                 </span><span class="comment">/* NVIC Debug Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTAFR0                ((volatile uint32_t *)REG_NVIC_INTAFR0)                 </span><span class="comment">/* NVIC Auxiliary Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTMMFR0               ((volatile uint32_t *)REG_NVIC_INTMMFR0)                </span><span class="comment">/* NVIC Memory Model Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTMMFR1               ((volatile uint32_t *)REG_NVIC_INTMMFR1)                </span><span class="comment">/* NVIC Memory Model Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTMMFR2               ((volatile uint32_t *)REG_NVIC_INTMMFR2)                </span><span class="comment">/* NVIC Memory Model Feature Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTMMFR3               ((volatile uint32_t *)REG_NVIC_INTMMFR3)                </span><span class="comment">/* NVIC Memory Model Feature Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTISAR0               ((volatile uint32_t *)REG_NVIC_INTISAR0)                </span><span class="comment">/* NVIC ISA Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTISAR1               ((volatile uint32_t *)REG_NVIC_INTISAR1)                </span><span class="comment">/* NVIC ISA Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTISAR2               ((volatile uint32_t *)REG_NVIC_INTISAR2)                </span><span class="comment">/* NVIC ISA Feature Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTISAR3               ((volatile uint32_t *)REG_NVIC_INTISAR3)                </span><span class="comment">/* NVIC ISA Feature Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTISAR4               ((volatile uint32_t *)REG_NVIC_INTISAR4)                </span><span class="comment">/* NVIC ISA Feature Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTTRGI                ((volatile uint32_t *)REG_NVIC_INTTRGI)                 </span><span class="comment">/* NVIC Software Trigger Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID4                ((volatile uint32_t *)REG_NVIC_INTPID4)                 </span><span class="comment">/* NVIC Peripheral Identification Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID5                ((volatile uint32_t *)REG_NVIC_INTPID5)                 </span><span class="comment">/* NVIC Peripheral Identification Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID6                ((volatile uint32_t *)REG_NVIC_INTPID6)                 </span><span class="comment">/* NVIC Peripheral Identification Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID7                ((volatile uint32_t *)REG_NVIC_INTPID7)                 </span><span class="comment">/* NVIC Peripheral Identification Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID0                ((volatile uint32_t *)REG_NVIC_INTPID0)                 </span><span class="comment">/* NVIC Peripheral Identification Bits7:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID1                ((volatile uint32_t *)REG_NVIC_INTPID1)                 </span><span class="comment">/* NVIC Peripheral Identification Bits15:8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID2                ((volatile uint32_t *)REG_NVIC_INTPID2)                 </span><span class="comment">/* NVIC Peripheral Identification Bits16:23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTPID3                ((volatile uint32_t *)REG_NVIC_INTPID3)                 </span><span class="comment">/* NVIC Peripheral Identification Bits24:31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCID0                ((volatile uint32_t *)REG_NVIC_INTCID0)                 </span><span class="comment">/* NVIC Component Identification Bits7:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCID1                ((volatile uint32_t *)REG_NVIC_INTCID1)                 </span><span class="comment">/* NVIC Component Identification Bits15:8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCID2                ((volatile uint32_t *)REG_NVIC_INTCID2)                 </span><span class="comment">/* NVIC Component Identification Bits16:23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define pREG_NVIC_INTCID3                ((volatile uint32_t *)REG_NVIC_INTCID3)                 </span><span class="comment">/* NVIC Component Identification Bits24:31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#ifdef _MISRA_RULES</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(pop)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _MISRA_RULES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef _CDEF_ADuCM350_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><b>cdefADuCM350.h</b></li>
    <li class="footer">Generated on Mon Jan 11 2016 12:48:20 for ADuCM350BBCZ Device Drivers API Reference Manual by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.3.1 </li>
  </ul>
</div>
</body>
</html>
