===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3694 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2456 ( 13.8%)    0.2456 ( 17.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1945 ( 10.9%)    0.1945 ( 14.2%)    Parse modules
    0.0470 (  2.6%)    0.0470 (  3.4%)    Verify circuit
    1.2182 ( 68.4%)    0.8067 ( 58.9%)  'firrtl.circuit' Pipeline
    0.1270 (  7.1%)    0.0690 (  5.0%)    'firrtl.module' Pipeline
    0.1161 (  6.5%)    0.0630 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0109 (  0.6%)    0.0060 (  0.4%)      LowerCHIRRTLPass
    0.0141 (  0.8%)    0.0141 (  1.0%)    InferWidths
    0.0643 (  3.6%)    0.0643 (  4.7%)    InferResets
    0.0051 (  0.3%)    0.0051 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.6%)    0.0113 (  0.8%)    WireDFT
    0.0112 (  0.6%)    0.0112 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0647 (  3.6%)    0.0647 (  4.7%)    LowerFIRRTLTypes
    0.7246 ( 40.7%)    0.3712 ( 27.1%)    'firrtl.module' Pipeline
    0.0820 (  4.6%)    0.0461 (  3.4%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.6070 ( 34.1%)    0.3066 ( 22.4%)      Canonicalizer
    0.0343 (  1.9%)    0.0177 (  1.3%)      InferReadWrite
    0.0222 (  1.2%)    0.0222 (  1.6%)    Inliner
    0.0249 (  1.4%)    0.0249 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1188 (  6.7%)    0.1188 (  8.7%)    'firrtl.module' Pipeline
    0.1188 (  6.7%)    0.1188 (  8.7%)      Canonicalizer
    0.0106 (  0.6%)    0.0106 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0101 (  0.6%)    0.0101 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1117 (  6.3%)    0.1117 (  8.2%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0969 (  5.4%)    0.0969 (  7.1%)  'hw.module' Pipeline
    0.0241 (  1.4%)    0.0241 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0624 (  3.5%)    0.0624 (  4.6%)    Canonicalizer
    0.0104 (  0.6%)    0.0104 (  0.8%)    HWCleanup
    0.0155 (  0.9%)    0.0155 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0146 (  0.8%)    0.0146 (  1.1%)    PrettifyVerilog
    0.0879 (  4.9%)    0.0879 (  6.4%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.7809 (100.0%)    1.3694 (100.0%)  Total

{
  totalTime: 1.378,
  maxMemory: 73564160
}
