<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:260:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16384 has been inferred" BundleName="A" VarName="A_DRAM" LoopLoc="top.cpp:260:23" LoopName="VITIS_LOOP_260_2" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" Length="16384" Direction="read" AccessID="A_DRAM129seq" OrigID="isList for.body9.load.164 for.body9.load.190 for.body9.load.216 for.body9.load.242 for.body9.load.268 for.body9.load.294 for.body9.load.320 for.body9.load.346 for.body9.load.372 for.body9.load.398 ..." OrigAccess-DebugLoc="top.cpp:270:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:295:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16384 has been inferred" BundleName="C" VarName="C_DRAM" LoopLoc="top.cpp:295:17" LoopName="Store_Rows" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" Length="16384" Direction="write" AccessID="C_DRAM130seq" OrigID="isList for.body66.store.126 for.body66.store.181 for.body66.store.236 for.body66.store.291 for.body66.store.346 for.body66.store.401 for.body66.store.456 for.body66.store.511 for.body66.store.566 for.body66.store.621 ..." OrigAccess-DebugLoc="top.cpp:299:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="top.cpp:296:21" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="C" VarName="C_DRAM" LoopLoc="top.cpp:296:21" LoopName="Store_Cols" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" OrigID="C_DRAM130seq" OrigAccess-DebugLoc="top.cpp:295:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="top.cpp:267:19" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="A" VarName="A_DRAM" LoopLoc="top.cpp:267:19" LoopName="Row_Read" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" OrigID="A_DRAM129seq" OrigAccess-DebugLoc="top.cpp:260:23" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:260:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_260_2' has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A" LoopLoc="top.cpp:260:23" LoopName="VITIS_LOOP_260_2" Length="16384" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:295:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16384 and bit width 32 in loop 'Store_Rows' has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="C" LoopLoc="top.cpp:295:17" LoopName="Store_Rows" Length="16384" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

