 
****************************************
Report : resources
Design : vbw_adder_nco
Version: K-2015.06-SP4
Date   : Wed Apr 26 19:37:56 2017
****************************************


No implementations to report

No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_6
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_6
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_6
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_5
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_5
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_5
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_4
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_4
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_4
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_3
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_3
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_3
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_2
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_2
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_2
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_1
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_1
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_1
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_0
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_0
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_0
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : adder_nco_WIDTH8_7
****************************************

No implementations to report
 
****************************************
Design : MFA_nco_7
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
| add_x_3        | DW01_add       | width=2    | add_20 (vbw_rca.v:20)      |
|                |                |            | add_20_2 (vbw_rca.v:20)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : adder_WIDTH7_7
****************************************

Resource Report for this hierarchy in file
        /home/ecelrc/students/cluo1/ws/var_bw_mul/syn/../rtl/vbw_rca.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_5J1_122_5555              |            |                            |
|                | DP_OP_5J1_122_5555 |        |                            |
=============================================================================

Datapath Report for DP_OP_5J1_122_5555
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_5J1_122_5555   | add_66 (vbw_rca.v:66) add_66_2 (vbw_rca.v:66)       |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 7     |                                          |
| I2    | PI   | Unsigned | 7     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| O1    | PO   | Unsigned | 8     | I1 + I2 + I3 (vbw_rca.v:66)              |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_5J1_122_5555 | DP_OP_5J1_122_5555 | str (area)       |                |
===============================================================================

1
