
---------- Begin Simulation Statistics ----------
final_tick                                12158550500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86650                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   135340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   346.22                       # Real time elapsed on the host
host_tick_rate                               35117809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12158550500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  26423765                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25599318                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.810570                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.810570                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2448574                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1695361                       # number of floating regfile writes
system.cpu.idleCycles                          131557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               201436                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3713606                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.162507                       # Inst execution rate
system.cpu.iew.exec_refs                     13699541                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4300810                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1817424                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10211952                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                947                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2479                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4395219                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            56609071                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9398731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            420139                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              52585913                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10013                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2289733                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 179571                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2303373                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            693                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       106042                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          95394                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  69561045                       # num instructions consuming a value
system.cpu.iew.wb_count                      52243581                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560419                       # average fanout of values written-back
system.cpu.iew.wb_producers                  38983308                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.148430                       # insts written-back per cycle
system.cpu.iew.wb_sent                       52384228                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 88122314                       # number of integer regfile reads
system.cpu.int_regfile_writes                42107809                       # number of integer regfile writes
system.cpu.ipc                               1.233700                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.233700                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            674721      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              36943214     69.70%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   97      0.00%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43419      0.08%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              479356      0.90%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1414      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9105      0.02%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                49804      0.09%     72.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20584      0.04%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              949166      1.79%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6741      0.01%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           18812      0.04%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           9602      0.02%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9419429     17.77%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3791589      7.15%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           59274      0.11%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         529720      1.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53006053                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2371900                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4627837                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2223751                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2460396                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      829947                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015658                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  342297     41.24%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    192      0.02%     41.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1029      0.12%     41.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114846     13.84%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   37      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 361401     43.55%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8471      1.02%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               638      0.08%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1035      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               50789379                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          126435703                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     50019830                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          63900815                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   56607651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53006053                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1420                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9751475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             35943                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            217                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     16730074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24185545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.191642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.230775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8337832     34.47%     34.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3157369     13.05%     47.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3258886     13.47%     61.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3155362     13.05%     74.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1794609      7.42%     81.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1737204      7.18%     88.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1732746      7.16%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              488402      2.02%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              523135      2.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24185545                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.179785                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            849473                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           294981                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10211952                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4395219                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21546783                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         24317102                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        67730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       136482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            884                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 5503781                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3934458                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            178423                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2787925                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2785777                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.922953                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  677784                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           26617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              14444                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12173                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1465                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9745079                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            178128                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     22878621                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.048093                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.459434                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8193154     35.81%     35.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4404056     19.25%     55.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3707144     16.20%     71.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2213159      9.67%     80.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          440104      1.92%     82.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1225096      5.35%     88.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          400288      1.75%     89.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          252867      1.11%     91.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2042753      8.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     22878621                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2042753                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10357412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10357412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10357412                       # number of overall hits
system.cpu.dcache.overall_hits::total        10357412                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118030                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118030                       # number of overall misses
system.cpu.dcache.overall_misses::total        118030                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5932355993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5932355993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5932355993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5932355993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10475442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10475442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10475442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10475442                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50261.425002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50261.425002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50261.425002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50261.425002                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29108                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.317949                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49604                       # number of writebacks
system.cpu.dcache.writebacks::total             49604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51871                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51871                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3604768493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3604768493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3604768493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3604768493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54486.441648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54486.441648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54486.441648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54486.441648                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6294690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6294690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3218654000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3218654000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6375017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6375017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40069.391363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40069.391363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    929284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    929284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32640.832455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32640.832455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2713701993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2713701993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71975.757712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71975.757712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2675483993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2675483993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70988.457985                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70988.457985                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.541332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10423571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.553334                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.541332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21017043                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21017043                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3241034                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12600859                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   5947949                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2216132                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 179571                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2654462                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1397                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               59292821                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6799                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9397298                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4300822                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3119                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16756                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3501292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       37647251                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     5503781                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3478005                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20494534                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  361816                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1100                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7613                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3339566                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31972                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           24185545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.523522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.378275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14274828     59.02%     59.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   413167      1.71%     60.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   904505      3.74%     64.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   594351      2.46%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   562133      2.32%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   681296      2.82%     72.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1170662      4.84%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   328294      1.36%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5256309     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             24185545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226334                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.548180                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3335977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3335977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3335977                       # number of overall hits
system.cpu.icache.overall_hits::total         3335977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3588                       # number of overall misses
system.cpu.icache.overall_misses::total          3588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208587499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208587499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208587499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208587499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3339565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3339565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3339565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3339565                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58134.754459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58134.754459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58134.754459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58134.754459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          482                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2083                       # number of writebacks
system.cpu.icache.writebacks::total              2083                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          995                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          995                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          995                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          995                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160329499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160329499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160329499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160329499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61831.661782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61831.661782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61831.661782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61831.661782                       # average overall mshr miss latency
system.cpu.icache.replacements                   2083                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3335977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3335977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208587499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208587499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3339565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3339565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58134.754459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58134.754459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          995                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          995                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160329499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160329499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61831.661782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61831.661782                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.395836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3338570                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1287.531816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.395836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6681723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6681723                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3340899                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1665                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3020490                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1578458                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                31790                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 693                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 294797                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  12158550500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 179571                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4164157                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4392768                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13043                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   7198223                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8237783                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               58294872                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13748                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2225361                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2799330                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3315470                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              45                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            76609615                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   158762727                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 98311915                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2595795                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12978017                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     764                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11171292                       # count of insts added to the skid buffer
system.cpu.rob.reads                         77425953                       # The number of ROB reads
system.cpu.rob.writes                       114515726                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20546                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21023                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 477                       # number of overall hits
system.l2.overall_hits::.cpu.data               20546                       # number of overall hits
system.l2.overall_hits::total                   21023                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45613                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47726                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2113                       # number of overall misses
system.l2.overall_misses::.cpu.data             45613                       # number of overall misses
system.l2.overall_misses::total                 47726                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3285382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3436647000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3285382000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3436647000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                68749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               68749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.815830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.689445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.694206                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.815830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.689445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.694206                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71587.789872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72027.316774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72007.857352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71587.789872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72027.316774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72007.857352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28931                       # number of writebacks
system.l2.writebacks::total                     28931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2818916750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2948573250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2818916750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2948573250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.815444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.689445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694192                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.815444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.689445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.694192                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61390.388258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61800.731151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61782.572027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61390.388258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61800.731151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61782.572027                       # average overall mshr miss latency
system.l2.replacements                          39976                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2077                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2077                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2077                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2077                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1221                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36469                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2605338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2605338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71439.811895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71439.811895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2232148750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2232148750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61206.744084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61206.744084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.815830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71587.789872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71587.789872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.815444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61390.388258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61390.388258                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    680043500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    680043500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.321191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.321191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74370.461505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74370.461505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586768000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.321191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.321191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64169.728784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64169.728784                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7953.511193                       # Cycle average of tags in use
system.l2.tags.total_refs                      136456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.832918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      62.546669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       177.302734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7713.661790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.941609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1139832                       # Number of tag accesses
system.l2.tags.data_accesses                  1139832                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001477253750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27172                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28931                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47725                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28931                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.643216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.155849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.541010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1784     99.61%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.540450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1668     93.13%     93.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.22%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103      5.75%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3054400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    251.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12147353500                       # Total gap between requests
system.mem_ctrls.avgGap                     158465.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2918912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1850496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 11117114.659350223839                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 240070722.246044039726                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 152197089.611956626177                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2112                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45613                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28931                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59958000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1313735750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 272198144250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28389.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28801.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9408528.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2919232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3054400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2112                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45613                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47725                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     11117115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    240097041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        251214156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     11117115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11117115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    152286574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       152286574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    152286574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     11117115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    240097041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       403500730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47720                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28914                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               478943750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1373693750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10036.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28786.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40087                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26224                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   475.111499                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   266.958493                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.381396                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3318     32.14%     32.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1534     14.86%     47.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          672      6.51%     53.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          457      4.43%     57.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          365      3.54%     61.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          227      2.20%     63.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          404      3.91%     67.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          228      2.21%     69.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3118     30.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3054080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1850496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              251.187837                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              152.197090                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40619460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21589755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178914120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77537880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2270412600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2756957280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6305484135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.604922                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7127319250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4625371250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33086760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17586030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161806680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73393200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1681017780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3253289760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6179633250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.254109                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8428846000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3323844500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10162                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36469                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134543                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134543                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134543                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4905984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4905984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4905984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47725                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50635500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59656250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             31062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78535                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2083                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37690                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7266                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       197965                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                205231                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7408832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7707904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39979                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           108728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091002                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 107820     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    908      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             108728                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12158550500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          119928000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3890997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99238500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
