Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 31 11:50:17 2024
| Host         : cadlab-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |             151 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             219 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                Enable Signal                |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clkExtPort_IBUF_BUFG |                                             |                                 |                1 |              1 |         1.00 |
|  clkGen/clkPort       | transmitter/toOout/E[0]                     | transmitter/toOout/Q[0]         |                1 |              1 |         1.00 |
|  clkGen/clkPort       | toNum/intData[13]_i_2_n_0                   | toNum/intData[10]               |                2 |              4 |         2.00 |
|  clkGen/clkPort       | toAns/intData[13]_i_2__0_n_0                | toAns/intData[13]               |                2 |              4 |         2.00 |
|  clkGen/clkPort       | toAns/intData[13]_i_2__0_n_0                |                                 |                3 |              4 |         1.33 |
|  clkGen/clkPort       | rec/writeNumReg                             | rec/resetReg                    |                2 |              4 |         2.00 |
|  clkGen/clkPort       | rec/shiftEn                                 | rec/bitClr                      |                2 |              4 |         2.00 |
|  clkGen/clkPort       | toNum/intData[13]_i_2_n_0                   |                                 |                2 |              4 |         2.00 |
|  clkGen/clkPort       | controller/FSM_sequential_cs[4]_i_1_n_0     |                                 |                2 |              5 |         2.50 |
|  clkGen/clkPort       | path/E[0]                                   |                                 |                3 |              5 |         1.67 |
|  clkGen/clkPort       | transmitter/tr/bitCtr[4]_i_1_n_0            | transmitter/toOout/Q[0]         |                1 |              5 |         5.00 |
|  clkGen/clkPort       | toNum/intReg[3][5]_i_2_n_0                  | toNum/intReg[3][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[6][5]_i_2_n_0                  | toNum/intReg[6][5]_i_1__1_n_0   |                1 |              6 |         6.00 |
|  clkGen/clkPort       | toNum/intReg[7][5]_i_2_n_0                  | toNum/intReg[7][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[5][5]_i_2_n_0                  | toNum/intReg[5][5]_i_1_n_0      |                1 |              6 |         6.00 |
|  clkGen/clkPort       | transmitter/toOout/FSM_onehot_cs[8]_i_1_n_0 |                                 |                1 |              6 |         6.00 |
|  clkGen/clkPort       | toNum/intReg[4][5]_i_2_n_0                  | toNum/intReg[4][5]_i_1__1_n_0   |                2 |              6 |         3.00 |
|  clkGen/clkPort       | rec/convert                                 | rec/resetReg                    |                2 |              6 |         3.00 |
|  clkExtPort_IBUF_BUFG |                                             | clkGen/clkDividerCtr[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[0][5]_i_2_n_0                  | toNum/intReg[0][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[1][5]_i_2_n_0                  | toNum/intReg[1][5]_i_1_n_0      |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[2][5]_i_2_n_0                  | toNum/intReg[2][5]_i_1__1_n_0   |                1 |              6 |         6.00 |
|  clkGen/clkPort       | transmitter/toOout/read                     |                                 |                5 |              7 |         1.40 |
|  clkGen/clkPort       | toAns/intAddr[7]_i_2__0_n_0                 | toAns/intAddr0_in[5]            |                3 |              7 |         2.33 |
|  clkGen/clkPort       | transmitter/toOout/E[0]                     |                                 |                1 |              8 |         8.00 |
|  clkGen/clkPort       | toNum/intAddr[7]_i_2_n_0                    | toNum/intAddr                   |                2 |              8 |         4.00 |
|  clkGen/clkPort       | controller/CEA2                             | path/A[14]_i_1_n_0              |                3 |              8 |         2.67 |
|  clkGen/clkPort       | rec/numReg[7]_7                             | rec/resetReg                    |                1 |              8 |         8.00 |
|  clkGen/clkPort       | rec/ns                                      |                                 |                3 |              8 |         2.67 |
|  clkGen/clkPort       | rec/numReg[9]_0                             | rec/resetReg                    |                4 |              8 |         2.00 |
|  clkGen/clkPort       | rec/numReg[6]_4                             | rec/resetReg                    |                4 |              8 |         2.00 |
|  clkGen/clkPort       | rec/numReg[1]_2                             | rec/resetReg                    |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[3]_8                             | rec/resetReg                    |                1 |              8 |         8.00 |
|  clkGen/clkPort       | rec/numReg[2][7]_i_1_n_0                    | rec/resetReg                    |                1 |              8 |         8.00 |
|  clkGen/clkPort       | rec/number[7]_i_1_n_0                       |                                 |                3 |              8 |         2.67 |
|  clkGen/clkPort       | rec/numReg[8]_1                             | rec/resetReg                    |                1 |              8 |         8.00 |
|  clkGen/clkPort       | rec/numReg[0][7]_i_1_n_0                    | rec/resetReg                    |                2 |              8 |         4.00 |
|  clkGen/clkPort       | controller/FSM_sequential_cs_reg[2]_3       | path/B[14]_i_1_n_0              |                3 |              8 |         2.67 |
|  clkGen/clkPort       | rec/numReg[5]_6                             | rec/resetReg                    |                4 |              8 |         2.00 |
|  clkGen/clkPort       | rec/numReg[4]_5                             | rec/resetReg                    |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[10]_3                            | rec/resetReg                    |                2 |              8 |         4.00 |
|  clkGen/clkPort       | transmitter/toOout/read                     | transmitter/toOout/clr          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | toNum/FSM_onehot_cs[3]_i_1_n_0              |                                 |                1 |              8 |         8.00 |
|  clkGen/clkPort       | rec/intData0                                |                                 |                1 |              8 |         8.00 |
|  clkGen/clkPort       | toAns/FSM_onehot_cs[10]_i_1_n_0             |                                 |                5 |             11 |         2.20 |
|  clkGen/clkPort       | toNum/FSM_onehot_cs[11]_i_1_n_0             |                                 |                7 |             12 |         1.71 |
|  clkGen/clkPort       |                                             | transmitter/toOout/E[0]         |                4 |             14 |         3.50 |
|  clkGen/clkPort       |                                             | rec/baudClr                     |                4 |             14 |         3.50 |
|  clkGen/clkPort       | controller/E[0]                             | controller/SR[0]                |                5 |             16 |         3.20 |
|  clkGen/clkPort       | transmitter/toOout/intMaxAddr_0             |                                 |               17 |             57 |         3.35 |
|  clkGen/clkPort       |                                             |                                 |               52 |             98 |         1.88 |
+-----------------------+---------------------------------------------+---------------------------------+------------------+----------------+--------------+


