/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[43];
  assign celloutsig_0_6z = ~in_data[49];
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_1_11z = ~in_data[159];
  assign celloutsig_1_14z = ~celloutsig_1_0z;
  assign celloutsig_1_16z = ~celloutsig_1_7z;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[21]) & celloutsig_0_0z);
  assign celloutsig_1_4z = ~((in_data[181] | celloutsig_1_0z) & in_data[170]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | in_data[176]) & celloutsig_1_6z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_6z) & celloutsig_1_11z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_1z | in_data[155]));
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[46:28], celloutsig_0_1z, celloutsig_0_0z } >= { in_data[86:68], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[150:139] >= in_data[191:180];
  assign celloutsig_1_6z = { in_data[111:109], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } >= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_3z = ! in_data[29:16];
  assign celloutsig_0_7z = ! { celloutsig_0_3z, celloutsig_0_6z, _00_, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_1z = ! { in_data[117:116], celloutsig_1_0z };
  assign celloutsig_1_5z = ! { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = ! { in_data[140:138], celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
