<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="dav1465210368714" xml:lang="en-us">
  
  
  <title class="- topic/title " id="TitleArchitecturalFeatureAccessControlRegister_EL1">CPACR_EL1,
    Architectural Feature Access Control Register, EL1</title>
  <shortdesc class="- topic/shortdesc ">The CPACR_EL1 controls access to trace functionality and access to
    registers associated with Advanced SIMD and floating-point execution.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">CPACR_EL1 is a 32-bit register, and is part of the Other system control
        registers functional group.</p>
      <fig class="- topic/fig " id="fig_usr_hjy_gv">
        <title class="- topic/title ">CPACR_EL1 bit assignments</title>
        <image class="- topic/image " href="dav1465210565281.svg" placement="inline">
          <alt class="- topic/alt ">CPACR_EL1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:29]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <term class="- topic/term " outputclass="archterm">RES0</term>
                </dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TTA, [28]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Traps EL0 and EL1 System register accesses to all implemented trace
              registers to EL1, from both Execution states. This bit is <term class="- topic/term " outputclass="archterm">RES0</term>. The <term keyref="core">core</term> does not provide System Register access to <term keyref="etm">ETM</term>
              control.</p>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">Bit fields and details that are not provided in this description
              are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
          </dd>
        </dlentry>
      </dl>
    </section>
  </refbody>
</reference>
