|Register_file
clk => BUS_sync2~reg0.CLK
clk => BUS_sync2~en.CLK
clk => BUS_data[0]~reg0.CLK
clk => BUS_data[0]~en.CLK
clk => BUS_data[1]~reg0.CLK
clk => BUS_data[1]~en.CLK
clk => BUS_data[2]~reg0.CLK
clk => BUS_data[2]~en.CLK
clk => BUS_data[3]~reg0.CLK
clk => BUS_data[3]~en.CLK
clk => BUS_data[4]~reg0.CLK
clk => BUS_data[4]~en.CLK
clk => BUS_data[5]~reg0.CLK
clk => BUS_data[5]~en.CLK
clk => BUS_data[6]~reg0.CLK
clk => BUS_data[6]~en.CLK
clk => BUS_data[7]~reg0.CLK
clk => BUS_data[7]~en.CLK
clk => BUS_data[8]~reg0.CLK
clk => BUS_data[8]~en.CLK
clk => BUS_data[9]~reg0.CLK
clk => BUS_data[9]~en.CLK
clk => BUS_data[10]~reg0.CLK
clk => BUS_data[10]~en.CLK
clk => BUS_data[11]~reg0.CLK
clk => BUS_data[11]~en.CLK
clk => BUS_data[12]~reg0.CLK
clk => BUS_data[12]~en.CLK
clk => BUS_data[13]~reg0.CLK
clk => BUS_data[13]~en.CLK
clk => BUS_data[14]~reg0.CLK
clk => BUS_data[14]~en.CLK
clk => BUS_data[15]~reg0.CLK
clk => BUS_data[15]~en.CLK
clk => BUS_sync1~reg0.CLK
clk => BUS_sync1~en.CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => outB[0]~reg0.CLK
clk => outB[1]~reg0.CLK
clk => outB[2]~reg0.CLK
clk => outB[3]~reg0.CLK
clk => outB[4]~reg0.CLK
clk => outB[5]~reg0.CLK
clk => outB[6]~reg0.CLK
clk => outB[7]~reg0.CLK
clk => outB[8]~reg0.CLK
clk => outB[9]~reg0.CLK
clk => outB[10]~reg0.CLK
clk => outB[11]~reg0.CLK
clk => outB[12]~reg0.CLK
clk => outB[13]~reg0.CLK
clk => outB[14]~reg0.CLK
clk => outB[15]~reg0.CLK
clk => outA[0]~reg0.CLK
clk => outA[1]~reg0.CLK
clk => outA[2]~reg0.CLK
clk => outA[3]~reg0.CLK
clk => outA[4]~reg0.CLK
clk => outA[5]~reg0.CLK
clk => outA[6]~reg0.CLK
clk => outA[7]~reg0.CLK
clk => outA[8]~reg0.CLK
clk => outA[9]~reg0.CLK
clk => outA[10]~reg0.CLK
clk => outA[11]~reg0.CLK
clk => outA[12]~reg0.CLK
clk => outA[13]~reg0.CLK
clk => outA[14]~reg0.CLK
clk => outA[15]~reg0.CLK
BUS_data[0] <> BUS_data[0]
BUS_data[1] <> BUS_data[1]
BUS_data[2] <> BUS_data[2]
BUS_data[3] <> BUS_data[3]
BUS_data[4] <> BUS_data[4]
BUS_data[5] <> BUS_data[5]
BUS_data[6] <> BUS_data[6]
BUS_data[7] <> BUS_data[7]
BUS_data[8] <> BUS_data[8]
BUS_data[9] <> BUS_data[9]
BUS_data[10] <> BUS_data[10]
BUS_data[11] <> BUS_data[11]
BUS_data[12] <> BUS_data[12]
BUS_data[13] <> BUS_data[13]
BUS_data[14] <> BUS_data[14]
BUS_data[15] <> BUS_data[15]
BUS_addr1[0] => Decoder0.IN2
BUS_addr1[0] => Mux32.IN2
BUS_addr1[0] => Mux33.IN2
BUS_addr1[0] => Mux34.IN2
BUS_addr1[0] => Mux35.IN2
BUS_addr1[0] => Mux36.IN2
BUS_addr1[0] => Mux37.IN2
BUS_addr1[0] => Mux38.IN2
BUS_addr1[0] => Mux39.IN2
BUS_addr1[0] => Mux40.IN2
BUS_addr1[0] => Mux41.IN2
BUS_addr1[0] => Mux42.IN2
BUS_addr1[0] => Mux43.IN2
BUS_addr1[0] => Mux44.IN2
BUS_addr1[0] => Mux45.IN2
BUS_addr1[0] => Mux46.IN2
BUS_addr1[0] => Mux47.IN2
BUS_addr1[1] => Decoder0.IN1
BUS_addr1[1] => Mux32.IN1
BUS_addr1[1] => Mux33.IN1
BUS_addr1[1] => Mux34.IN1
BUS_addr1[1] => Mux35.IN1
BUS_addr1[1] => Mux36.IN1
BUS_addr1[1] => Mux37.IN1
BUS_addr1[1] => Mux38.IN1
BUS_addr1[1] => Mux39.IN1
BUS_addr1[1] => Mux40.IN1
BUS_addr1[1] => Mux41.IN1
BUS_addr1[1] => Mux42.IN1
BUS_addr1[1] => Mux43.IN1
BUS_addr1[1] => Mux44.IN1
BUS_addr1[1] => Mux45.IN1
BUS_addr1[1] => Mux46.IN1
BUS_addr1[1] => Mux47.IN1
BUS_addr1[2] => Decoder0.IN0
BUS_addr1[2] => Mux32.IN0
BUS_addr1[2] => Mux33.IN0
BUS_addr1[2] => Mux34.IN0
BUS_addr1[2] => Mux35.IN0
BUS_addr1[2] => Mux36.IN0
BUS_addr1[2] => Mux37.IN0
BUS_addr1[2] => Mux38.IN0
BUS_addr1[2] => Mux39.IN0
BUS_addr1[2] => Mux40.IN0
BUS_addr1[2] => Mux41.IN0
BUS_addr1[2] => Mux42.IN0
BUS_addr1[2] => Mux43.IN0
BUS_addr1[2] => Mux44.IN0
BUS_addr1[2] => Mux45.IN0
BUS_addr1[2] => Mux46.IN0
BUS_addr1[2] => Mux47.IN0
BUS_addr1[3] => ~NO_FANOUT~
BUS_addr1[4] => ~NO_FANOUT~
BUS_addr1[5] => ~NO_FANOUT~
BUS_addr1[6] => ~NO_FANOUT~
BUS_addr1[7] => ~NO_FANOUT~
BUS_addr1[8] => Equal0.IN0
BUS_addr1[9] => Equal0.IN1
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => regs.OUTPUTSELECT
BUS_addr1[10] => BUS_data[15].DATAB
BUS_addr2[0] => ~NO_FANOUT~
BUS_addr2[1] => ~NO_FANOUT~
BUS_addr2[2] => ~NO_FANOUT~
BUS_addr2[3] => ~NO_FANOUT~
BUS_addr2[4] => ~NO_FANOUT~
BUS_addr2[5] => ~NO_FANOUT~
BUS_addr2[6] => ~NO_FANOUT~
BUS_addr2[7] => ~NO_FANOUT~
BUS_addr2[8] => Equal1.IN0
BUS_addr2[9] => Equal1.IN1
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => regs.OUTPUTSELECT
BUS_addr2[10] => BUS_data[15].IN1
regA[0] => Mux0.IN2
regA[0] => Mux1.IN2
regA[0] => Mux2.IN2
regA[0] => Mux3.IN2
regA[0] => Mux4.IN2
regA[0] => Mux5.IN2
regA[0] => Mux6.IN2
regA[0] => Mux7.IN2
regA[0] => Mux8.IN2
regA[0] => Mux9.IN2
regA[0] => Mux10.IN2
regA[0] => Mux11.IN2
regA[0] => Mux12.IN2
regA[0] => Mux13.IN2
regA[0] => Mux14.IN2
regA[0] => Mux15.IN2
regA[1] => Mux0.IN1
regA[1] => Mux1.IN1
regA[1] => Mux2.IN1
regA[1] => Mux3.IN1
regA[1] => Mux4.IN1
regA[1] => Mux5.IN1
regA[1] => Mux6.IN1
regA[1] => Mux7.IN1
regA[1] => Mux8.IN1
regA[1] => Mux9.IN1
regA[1] => Mux10.IN1
regA[1] => Mux11.IN1
regA[1] => Mux12.IN1
regA[1] => Mux13.IN1
regA[1] => Mux14.IN1
regA[1] => Mux15.IN1
regA[2] => Mux0.IN0
regA[2] => Mux1.IN0
regA[2] => Mux2.IN0
regA[2] => Mux3.IN0
regA[2] => Mux4.IN0
regA[2] => Mux5.IN0
regA[2] => Mux6.IN0
regA[2] => Mux7.IN0
regA[2] => Mux8.IN0
regA[2] => Mux9.IN0
regA[2] => Mux10.IN0
regA[2] => Mux11.IN0
regA[2] => Mux12.IN0
regA[2] => Mux13.IN0
regA[2] => Mux14.IN0
regA[2] => Mux15.IN0
regB[0] => Mux16.IN2
regB[0] => Mux17.IN2
regB[0] => Mux18.IN2
regB[0] => Mux19.IN2
regB[0] => Mux20.IN2
regB[0] => Mux21.IN2
regB[0] => Mux22.IN2
regB[0] => Mux23.IN2
regB[0] => Mux24.IN2
regB[0] => Mux25.IN2
regB[0] => Mux26.IN2
regB[0] => Mux27.IN2
regB[0] => Mux28.IN2
regB[0] => Mux29.IN2
regB[0] => Mux30.IN2
regB[0] => Mux31.IN2
regB[1] => Mux16.IN1
regB[1] => Mux17.IN1
regB[1] => Mux18.IN1
regB[1] => Mux19.IN1
regB[1] => Mux20.IN1
regB[1] => Mux21.IN1
regB[1] => Mux22.IN1
regB[1] => Mux23.IN1
regB[1] => Mux24.IN1
regB[1] => Mux25.IN1
regB[1] => Mux26.IN1
regB[1] => Mux27.IN1
regB[1] => Mux28.IN1
regB[1] => Mux29.IN1
regB[1] => Mux30.IN1
regB[1] => Mux31.IN1
regB[2] => Mux16.IN0
regB[2] => Mux17.IN0
regB[2] => Mux18.IN0
regB[2] => Mux19.IN0
regB[2] => Mux20.IN0
regB[2] => Mux21.IN0
regB[2] => Mux22.IN0
regB[2] => Mux23.IN0
regB[2] => Mux24.IN0
regB[2] => Mux25.IN0
regB[2] => Mux26.IN0
regB[2] => Mux27.IN0
regB[2] => Mux28.IN0
regB[2] => Mux29.IN0
regB[2] => Mux30.IN0
regB[2] => Mux31.IN0
outA[0] <= outA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[1] <= outA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[2] <= outA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[3] <= outA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[4] <= outA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[5] <= outA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[6] <= outA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[7] <= outA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[8] <= outA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[9] <= outA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[10] <= outA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[11] <= outA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[12] <= outA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[13] <= outA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[14] <= outA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[15] <= outA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[0] <= outB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[1] <= outB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[2] <= outB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[3] <= outB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[4] <= outB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[5] <= outB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[6] <= outB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[7] <= outB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[8] <= outB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[9] <= outB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[10] <= outB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[11] <= outB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[12] <= outB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[13] <= outB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[14] <= outB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[15] <= outB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_sync1 <= BUS_sync1.DB_MAX_OUTPUT_PORT_TYPE
BUS_sync2 <= BUS_sync2.DB_MAX_OUTPUT_PORT_TYPE


