{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444138517847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444138517847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 09:35:17 2015 " "Processing started: Tue Oct 06 09:35:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444138517847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444138517847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444138517847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444138518128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part5.v 3 3 " "Using design file part5.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444138525273 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2bit_3to1 " "Found entity 2: mux_2bit_3to1" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444138525273 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444138525273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(23) " "Verilog HDL error at part5.v(23): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(23) " "Verilog HDL error at part5.v(23): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(24) " "Verilog HDL error at part5.v(24): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(24) " "Verilog HDL error at part5.v(24): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(25) " "Verilog HDL error at part5.v(25): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(25) " "Verilog HDL error at part5.v(25): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(26) " "Verilog HDL error at part5.v(26): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(26) " "Verilog HDL error at part5.v(26): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(27) " "Verilog HDL error at part5.v(27): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(27) " "Verilog HDL error at part5.v(27): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(28) " "Verilog HDL error at part5.v(28): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(28) " "Verilog HDL error at part5.v(28): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(29) " "Verilog HDL error at part5.v(29): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(29) " "Verilog HDL error at part5.v(29): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(31) " "Verilog HDL error at part5.v(31): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(31) " "Verilog HDL error at part5.v(31): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(32) " "Verilog HDL error at part5.v(32): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 part5.v(32) " "Verilog HDL error at part5.v(32): object \"c0\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c1 part5.v(33) " "Verilog HDL error at part5.v(33): object \"c1\" is not declared" {  } { { "part5.v" "" { Text "W:/Quartus II/exercise3/part5/part5.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444138525273 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444138525413 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 06 09:35:25 2015 " "Processing ended: Tue Oct 06 09:35:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444138525413 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444138525413 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444138525413 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444138525413 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444138526084 ""}
