

================================================================
== Vitis HLS Report for 'buffer_r'
================================================================
* Date:           Fri Dec  9 11:05:02 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       20|     1588|  0.100 us|  7.940 us|   20|  1588|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%actp_reg_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %actp_reg_3"   --->   Operation 18 'read' 'actp_reg_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctrl1_reg_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl1_reg_3"   --->   Operation 19 'read' 'ctrl1_reg_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [12/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 20 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 21 [11/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 21 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 22 [10/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 22 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 23 [9/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 23 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 24 [8/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 24 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 25 [7/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 25 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 26 [6/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 26 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 27 [5/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 27 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 28 [4/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 28 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.14>
ST_10 : Operation 29 [3/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 29 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.14>
ST_11 : Operation 30 [2/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 30 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.14>
ST_12 : Operation 31 [1/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 31 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.90>
ST_13 : Operation 32 [1/1] (0.00ns)   --->   "%div_cast28 = zext i8 %div"   --->   Operation 32 'zext' 'div_cast28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 33 [1/1] (0.90ns)   --->   "%add_ln304 = add i9 %div_cast28, i9 1" [src/fft.cpp:304]   --->   Operation 33 'add' 'add_ln304' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln304, i32 1, i32 8" [src/fft.cpp:304]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.17>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%div_cast29 = zext i8 %div"   --->   Operation 35 'zext' 'div_cast29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp" [src/fft.cpp:304]   --->   Operation 36 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (2.17ns)   --->   "%bound = mul i39 %div_cast29, i39 %tmp_cast" [src/fft.cpp:304]   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 38 [1/1] (0.00ns)   --->   "%ctrl2_reg_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl2_reg_0"   --->   Operation 38 'read' 'ctrl2_reg_0_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 39 [1/1] (0.00ns)   --->   "%ctrl2_reg_0_cast = zext i8 %ctrl2_reg_0_read"   --->   Operation 39 'zext' 'ctrl2_reg_0_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 40 [1/1] (0.00ns)   --->   "%bound_cast = zext i39 %bound" [src/fft.cpp:304]   --->   Operation 40 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 41 [1/1] (2.91ns)   --->   "%bound4 = mul i47 %ctrl2_reg_0_cast, i47 %bound_cast" [src/fft.cpp:304]   --->   Operation 41 'mul' 'bound4' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.85>
ST_16 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_ne  i8 %div, i8 0"   --->   Operation 42 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln304 = call void @buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3, i47 %bound4, i16 %buffer1_0, i16 %buffer1_1, i39 %bound, i8 %div, i8 %div, i1 %icmp_ln1027, i64 %out_st" [src/fft.cpp:304]   --->   Operation 44 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln304 = call void @buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3, i47 %bound4, i16 %buffer1_0, i16 %buffer1_1, i39 %bound, i8 %div, i8 %div, i1 %icmp_ln1027, i64 %out_st" [src/fft.cpp:304]   --->   Operation 46 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16 <undef>, i8 %ctrl1_reg_3_read" [src/fft.cpp:322]   --->   Operation 47 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %actp_reg_3_read" [src/fft.cpp:322]   --->   Operation 48 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln322 = ret i16 %mrv_1" [src/fft.cpp:322]   --->   Operation 49 'ret' 'ret_ln322' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	wire read operation ('actp_reg_3_read') on port 'actp_reg_3' [8]  (0 ns)
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 2>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 4>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 7>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 8>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 9>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 10>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 11>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 12>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [11]  (2.14 ns)

 <State 13>: 0.907ns
The critical path consists of the following:
	'add' operation ('add_ln304', src/fft.cpp:304) [13]  (0.907 ns)

 <State 14>: 2.17ns
The critical path consists of the following:
	'mul' operation ('bound', src/fft.cpp:304) [17]  (2.17 ns)

 <State 15>: 2.91ns
The critical path consists of the following:
	wire read operation ('ctrl2_reg_0_read') on port 'ctrl2_reg_0' [9]  (0 ns)
	'mul' operation ('bound4', src/fft.cpp:304) [20]  (2.91 ns)

 <State 16>: 0.856ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1027') [21]  (0.856 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
