
*** Running vivado
    with args -log Lab_05.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_05.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab_05.tcl -notrace
Command: synth_design -top Lab_05 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 356.848 ; gain = 99.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_05' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Vivado Projects/Lab_03/Lab_03.srcs/sources_1/new/mux2.sv:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (1#1) [D:/Vivado Projects/Lab_03/Lab_03.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Ripple_Carry_Adder' [D:/Vivado Projects/Lab_02/Lab_02.srcs/sources_1/new/Ripple_Carry_Adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Lab_02_Full_Adder' [D:/Vivado Projects/Lab_02/Lab_02.srcs/sources_1/new/Lab_02_Full_Adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Lab_02_Full_Adder' (2#1) [D:/Vivado Projects/Lab_02/Lab_02.srcs/sources_1/new/Lab_02_Full_Adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Ripple_Carry_Adder' (3#1) [D:/Vivado Projects/Lab_02/Lab_02.srcs/sources_1/new/Ripple_Carry_Adder.sv:23]
WARNING: [Synth 8-350] instance 'rca_01' of module 'Ripple_Carry_Adder' requires 5 connections, but only 4 given [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:47]
WARNING: [Synth 8-350] instance 'rca_02' of module 'Ripple_Carry_Adder' requires 5 connections, but only 4 given [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:55]
INFO: [Synth 8-6157] synthesizing module 'v_chk' [D:/Vivado Projects/Lab_04/Lab_04.srcs/sources_1/new/v_chk.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'v_chk' (4#1) [D:/Vivado Projects/Lab_04/Lab_04.srcs/sources_1/new/v_chk.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/dff.sv:11]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/dff.sv:11]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/dff.sv:11]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (5#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/dff.sv:11]
INFO: [Synth 8-6157] synthesizing module 'eight_seg' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:56]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:249]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (6#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:249]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:347]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (7#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:347]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:232]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (8#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:232]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:103]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:119]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:131]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:143]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:155]
INFO: [Synth 8-226] default block is never used [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'eight_seg' (9#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/eight_seg.sv:56]
WARNING: [Synth 8-350] instance 'eight_seg_01' of module 'eight_seg' requires 10 connections, but only 6 given [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'Lab_05' (10#1) [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 411.438 ; gain = 154.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[6] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[5] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[4] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[3] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[2] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[1] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:cnt2[0] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:dp_en to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:dp_sel[1] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:dp_sel[0] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:mod_sel[1] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
WARNING: [Synth 8-3295] tying undriven pin eight_seg_01:mod_sel[0] to constant 0 [D:/Vivado Projects/Lab_05/Lab_05.srcs/sources_1/new/Lab_05.sv:111]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 411.438 ; gain = 154.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 411.438 ; gain = 154.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc]
WARNING: [Vivado 12-584] No ports matched 'RC'. [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RC'. [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Projects/Lab_05/Lab_05.srcs/constrs_1/new/cnst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_05_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_05_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 739.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Lab_02_Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cnt_convert_14b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
Module cnt_convert_7b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 7     
Module eight_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 739.754 ; gain = 482.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     8|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     7|
|8     |LUT6   |     7|
|9     |FDRE   |    22|
|10    |IBUF   |    12|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |    80|
|2     |  dff_cnt      |dff__parameterized0 |    20|
|3     |  dff_sign     |dff                 |     2|
|4     |  dff_valid    |dff_0               |     4|
|5     |  eight_seg_01 |eight_seg           |    29|
|6     |    CLK_DIV    |clk_divder          |    19|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 748.266 ; gain = 163.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 748.266 ; gain = 491.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 18 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 756.066 ; gain = 512.094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Lab_05/Lab_05.runs/synth_1/Lab_05.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_05_utilization_synth.rpt -pb Lab_05_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 756.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 20:20:11 2019...
