Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 25 11:42:16 2023
| Host         : DESKTOP-4FV4FV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MercuryII_Vera_timing_summary_routed.rpt -pb MercuryII_Vera_timing_summary_routed.pb -rpx MercuryII_Vera_timing_summary_routed.rpx -warn_on_violation
| Design       : MercuryII_Vera
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           33          
DPIR-1     Warning           Asynchronous driver check                             108         
HPDR-1     Warning           Port pin direction inconsistency                      1           
LUTAR-1    Warning           LUT drives async reset alert                          1           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-18  Warning           Missing input or output delay                         16          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCB-2     Warning           Clock defined on multiple objects                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (28)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[8] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rw (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.152        0.000                      0                 5862        0.057        0.000                      0                 5862        1.500        0.000                       0                  1896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  hdmiClk_clk_wiz_0   {0.000 2.000}        4.000           250.000         
rdclk                 {0.000 62.500}       125.000         8.000           
wrclk                 {0.000 62.500}       125.000         8.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk25_clk_wiz_0          24.196        0.000                      0                 4471        0.057        0.000                      0                 4471       18.750        0.000                       0                  1845  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  hdmiClk_clk_wiz_0         1.820        0.000                      0                   39        0.229        0.000                      0                   39        1.500        0.000                       0                    37  
rdclk                                                                                                                                                                  62.000        0.000                       0                     5  
wrclk                                                                                                                                                                  62.000        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_clk_wiz_0    hdmiClk_clk_wiz_0        1.152        0.000                      0                   30        0.112        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk25_clk_wiz_0    clk25_clk_wiz_0         28.886        0.000                      0                 1352        0.406        0.000                      0                 1352  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           rdclk            clk25_clk_wiz_0  
(none)           wrclk            clk25_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk25_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              hdmiClk_clk_wiz_0                       
(none)                                  clk25_clk_wiz_0     
(none)                                  rdclk               
(none)                                  wrclk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.196ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.364ns  (logic 7.355ns (47.872%)  route 8.009ns (52.128%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.926     5.277    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.150     5.427 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High_i_2/O
                         net (fo=1, routed)           0.421     5.848    vera0/video_composite/modulator/video_modulator_mult_yg_yr/video_rgb_g[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[4])
                                                      3.858     9.706 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High/P[4]
                         net (fo=3, routed)           1.037    10.743    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_G_times_g_16[4]
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.124    10.867 f  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11/O
                         net (fo=3, routed)           0.516    11.383    vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.507 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_3/O
                         net (fo=2, routed)           0.484    11.990    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_5[1]
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.124    12.114 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.114    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_54
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.664 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.664    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.886 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__1/O[0]
                         net (fo=1, routed)           0.763    13.649    vera0/video_composite/modulator/video_modulator_mult_yg_yr/O[0]
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.325    13.974 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s[8]_i_1/O
                         net (fo=1, routed)           0.484    14.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_22
    SLICE_X53Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.437    38.501    vera0/video_composite/modulator/clk25
    SLICE_X53Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[8]/C
                         clock pessimism              0.561    39.062    
                         clock uncertainty           -0.123    38.939    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)       -0.285    38.654    vera0/video_composite/modulator/y_s_reg[8]
  -------------------------------------------------------------------
                         required time                         38.654    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                 24.196    

Slack (MET) :             24.495ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.080ns  (logic 6.854ns (45.451%)  route 8.226ns (54.549%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         2.146     5.497    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.621 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.566     6.188    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.844 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.053    10.897    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.021 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_1/O
                         net (fo=2, routed)           0.821    11.842    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DI[1]
    SLICE_X53Y60         LUT4 (Prop_lut4_I0_O)        0.124    11.966 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.966    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_48
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.367 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry/CO[3]
                         net (fo=1, routed)           0.000    12.367    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.589 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/O[0]
                         net (fo=1, routed)           0.738    13.326    vera0/video_composite/modulator/y_s0[4]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.325    13.651 r  vera0/video_composite/modulator/y_s[4]_i_1/O
                         net (fo=1, routed)           0.523    14.174    vera0/video_composite/modulator/y_s[4]_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.436    38.500    vera0/video_composite/modulator/clk25
    SLICE_X49Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[4]/C
                         clock pessimism              0.561    39.061    
                         clock uncertainty           -0.123    38.938    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.269    38.669    vera0/video_composite/modulator/y_s_reg[4]
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                 24.495    

Slack (MET) :             24.870ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.049ns  (logic 7.473ns (49.656%)  route 7.576ns (50.344%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.926     5.277    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.150     5.427 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High_i_2/O
                         net (fo=1, routed)           0.421     5.848    vera0/video_composite/modulator/video_modulator_mult_yg_yr/video_rgb_g[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[4])
                                                      3.858     9.706 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High/P[4]
                         net (fo=3, routed)           1.037    10.743    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_G_times_g_16[4]
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.124    10.867 f  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11/O
                         net (fo=3, routed)           0.516    11.383    vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.507 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_3/O
                         net (fo=2, routed)           0.484    11.990    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_5[1]
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.124    12.114 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.114    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_54
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.664 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.664    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.998 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__1/O[1]
                         net (fo=1, routed)           0.814    13.813    vera0/video_composite/modulator/video_modulator_mult_yg_yr/O[1]
    SLICE_X53Y64         LUT3 (Prop_lut3_I2_O)        0.331    14.144 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s[9]_i_1/O
                         net (fo=1, routed)           0.000    14.144    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_18
    SLICE_X53Y64         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.437    38.501    vera0/video_composite/modulator/clk25
    SLICE_X53Y64         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[9]/C
                         clock pessimism              0.561    39.062    
                         clock uncertainty           -0.123    38.939    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.075    39.014    vera0/video_composite/modulator/y_s_reg[9]
  -------------------------------------------------------------------
                         required time                         39.014    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 24.870    

Slack (MET) :             25.073ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111106]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.891ns  (logic 7.057ns (47.391%)  route 7.834ns (52.609%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         2.146     5.497    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.621 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.566     6.188    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656     9.844 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[7]
                         net (fo=7, routed)           1.244    11.088    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[7]
    SLICE_X52Y61         LUT3 (Prop_lut3_I2_O)        0.153    11.241 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.949    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_1[3]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.331    12.280 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.280    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_10
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.656 r  vera0/video_composite/modulator/q_s0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.656    vera0/video_composite/modulator/q_s0__0_carry__0_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.875 r  vera0/video_composite/modulator/q_s0__0_carry__1/O[0]
                         net (fo=1, routed)           0.790    13.665    vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s_reg[-1111111104][0]
    SLICE_X54Y62         LUT2 (Prop_lut2_I0_O)        0.320    13.985 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s[-1111111106]_i_1/O
                         net (fo=1, routed)           0.000    13.985    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_19
    SLICE_X54Y62         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.438    38.502    vera0/video_composite/modulator/clk25
    SLICE_X54Y62         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111106]/C
                         clock pessimism              0.561    39.063    
                         clock uncertainty           -0.123    38.940    
    SLICE_X54Y62         FDSE (Setup_fdse_C_D)        0.118    39.058    vera0/video_composite/modulator/chroma_s_reg[-1111111106]
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                 25.073    

Slack (MET) :             25.121ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.755ns  (logic 7.349ns (49.807%)  route 7.406ns (50.193%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.926     5.277    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.150     5.427 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High_i_2/O
                         net (fo=1, routed)           0.421     5.848    vera0/video_composite/modulator/video_modulator_mult_yg_yr/video_rgb_g[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[4])
                                                      3.858     9.706 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High/P[4]
                         net (fo=3, routed)           1.037    10.743    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_G_times_g_16[4]
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.124    10.867 f  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11/O
                         net (fo=3, routed)           0.516    11.383    vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.507 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_3/O
                         net (fo=2, routed)           0.484    11.990    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_5[1]
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.124    12.114 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.114    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_54
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.664 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.664    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.903 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__1/O[2]
                         net (fo=1, routed)           0.644    13.547    vera0/video_composite/modulator/video_modulator_mult_yg_yr/O[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.302    13.849 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s[10]_i_1/O
                         net (fo=1, routed)           0.000    13.849    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_23
    SLICE_X53Y64         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.437    38.501    vera0/video_composite/modulator/clk25
    SLICE_X53Y64         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[10]/C
                         clock pessimism              0.561    39.062    
                         clock uncertainty           -0.123    38.939    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.031    38.970    vera0/video_composite/modulator/y_s_reg[10]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 25.121    

Slack (MET) :             25.164ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111105]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.758ns  (logic 7.147ns (48.429%)  route 7.611ns (51.571%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         2.146     5.497    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.621 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.566     6.188    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656     9.844 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[7]
                         net (fo=7, routed)           1.244    11.088    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[7]
    SLICE_X52Y61         LUT3 (Prop_lut3_I2_O)        0.153    11.241 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.949    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_1[3]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.331    12.280 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.280    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_10
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.656 r  vera0/video_composite/modulator/q_s0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.656    vera0/video_composite/modulator/q_s0__0_carry__0_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.979 r  vera0/video_composite/modulator/q_s0__0_carry__1/O[1]
                         net (fo=1, routed)           0.567    13.546    vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s_reg[-1111111104][1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.306    13.852 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s[-1111111105]_i_1/O
                         net (fo=1, routed)           0.000    13.852    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_20
    SLICE_X54Y63         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.437    38.501    vera0/video_composite/modulator/clk25
    SLICE_X54Y63         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111105]/C
                         clock pessimism              0.561    39.062    
                         clock uncertainty           -0.123    38.939    
    SLICE_X54Y63         FDSE (Setup_fdse_C_D)        0.077    39.016    vera0/video_composite/modulator/chroma_s_reg[-1111111105]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                 25.164    

Slack (MET) :             25.233ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111104]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 7.058ns (48.040%)  route 7.634ns (51.960%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         2.146     5.497    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.621 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.566     6.188    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656     9.844 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[7]
                         net (fo=7, routed)           1.244    11.088    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[7]
    SLICE_X52Y61         LUT3 (Prop_lut3_I2_O)        0.153    11.241 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.949    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_1[3]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.331    12.280 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.280    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_10
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.656 r  vera0/video_composite/modulator/q_s0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.656    vera0/video_composite/modulator/q_s0__0_carry__0_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.895 r  vera0/video_composite/modulator/q_s0__0_carry__1/O[2]
                         net (fo=1, routed)           0.590    13.485    vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s_reg[-1111111104][2]
    SLICE_X54Y62         LUT2 (Prop_lut2_I0_O)        0.301    13.786 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s[-1111111104]_i_2/O
                         net (fo=1, routed)           0.000    13.786    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_21
    SLICE_X54Y62         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.438    38.502    vera0/video_composite/modulator/clk25
    SLICE_X54Y62         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]/C
                         clock pessimism              0.561    39.063    
                         clock uncertainty           -0.123    38.940    
    SLICE_X54Y62         FDSE (Setup_fdse_C_D)        0.079    39.019    vera0/video_composite/modulator/chroma_s_reg[-1111111104]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                 25.233    

Slack (MET) :             25.353ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.567ns  (logic 7.166ns (49.193%)  route 7.401ns (50.807%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.926     5.277    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.150     5.427 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High_i_2/O
                         net (fo=1, routed)           0.421     5.848    vera0/video_composite/modulator/video_modulator_mult_yg_yr/video_rgb_g[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[4])
                                                      3.858     9.706 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8High/P[4]
                         net (fo=3, routed)           1.037    10.743    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_G_times_g_16[4]
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.124    10.867 f  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11/O
                         net (fo=3, routed)           0.516    11.383    vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_11_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.507 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_3/O
                         net (fo=2, routed)           0.484    11.990    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_5[1]
    SLICE_X53Y61         LUT5 (Prop_lut5_I0_O)        0.124    12.114 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.114    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_54
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/O[2]
                         net (fo=1, routed)           0.639    13.333    vera0/video_composite/modulator/y_s0[6]
    SLICE_X53Y63         LUT2 (Prop_lut2_I0_O)        0.328    13.661 r  vera0/video_composite/modulator/y_s[6]_i_1/O
                         net (fo=1, routed)           0.000    13.661    vera0/video_composite/modulator/y_s[6]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.437    38.501    vera0/video_composite/modulator/clk25
    SLICE_X53Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[6]/C
                         clock pessimism              0.561    39.062    
                         clock uncertainty           -0.123    38.939    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.075    39.014    vera0/video_composite/modulator/y_s_reg[6]
  -------------------------------------------------------------------
                         required time                         39.014    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                 25.353    

Slack (MET) :             25.367ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.506ns  (logic 6.944ns (47.869%)  route 7.562ns (52.131%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         2.146     5.497    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.621 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.566     6.188    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.844 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.053    10.897    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X53Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.021 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_1/O
                         net (fo=2, routed)           0.821    11.842    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DI[1]
    SLICE_X53Y60         LUT4 (Prop_lut4_I0_O)        0.124    11.966 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.966    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_48
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.367 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry/CO[3]
                         net (fo=1, routed)           0.000    12.367    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.701 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/O[1]
                         net (fo=1, routed)           0.597    13.297    vera0/video_composite/modulator/y_s0[5]
    SLICE_X53Y63         LUT3 (Prop_lut3_I2_O)        0.303    13.600 r  vera0/video_composite/modulator/y_s[5]_i_1/O
                         net (fo=1, routed)           0.000    13.600    vera0/video_composite/modulator/y_s[5]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.437    38.501    vera0/video_composite/modulator/clk25
    SLICE_X53Y63         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[5]/C
                         clock pessimism              0.561    39.062    
                         clock uncertainty           -0.123    38.939    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.029    38.968    vera0/video_composite/modulator/y_s_reg[5]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                 25.367    

Slack (MET) :             25.392ns  (required time - arrival time)
  Source:                 vera0/video_composite/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111107]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.214ns  (logic 6.397ns (45.006%)  route 7.817ns (54.994%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.547    -0.906    vera0/video_composite/clk25
    SLICE_X47Y66         FDCE                                         r  vera0/video_composite/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.419    -0.487 r  vera0/video_composite/vcnt_reg[3]/Q
                         net (fo=29, routed)          1.546     1.059    vera0/video_composite/modulator/Q[3]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  vera0/video_composite/modulator/chroma_s[-1111111104]_i_18/O
                         net (fo=1, routed)           0.000     1.358    vera0/video_composite/modulator/chroma_s[-1111111104]_i_18_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.908 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.908    vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_7_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.065 r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]_i_3/CO[1]
                         net (fo=2, routed)           0.423     2.488    vera0/video_composite/modulator/v_active1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.329     2.817 r  vera0/video_composite/modulator/y_s[11]_i_2/O
                         net (fo=1, routed)           0.410     3.227    vera0/video_composite/modulator/y_s[11]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.351 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         2.146     5.497    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.621 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.566     6.188    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656     9.844 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[7]
                         net (fo=7, routed)           1.244    11.088    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[7]
    SLICE_X52Y61         LUT3 (Prop_lut3_I2_O)        0.153    11.241 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.949    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_1[3]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.331    12.280 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.280    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_10
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.535 r  vera0/video_composite/modulator/q_s0__0_carry__0/O[3]
                         net (fo=1, routed)           0.773    13.308    vera0/video_composite/modulator/q_s0[8]
    SLICE_X56Y62         FDRE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.439    38.503    vera0/video_composite/modulator/clk25
    SLICE_X56Y62         FDRE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111107]/C
                         clock pessimism              0.561    39.064    
                         clock uncertainty           -0.123    38.941    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.241    38.700    vera0/video_composite/modulator/chroma_s_reg[-1111111107]
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                 25.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vera0/addr_data/fetch_ahead_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_addr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.753%)  route 0.230ns (55.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.564    -0.560    vera0/addr_data/clk25
    SLICE_X40Y49         FDCE                                         r  vera0/addr_data/fetch_ahead_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  vera0/addr_data/fetch_ahead_r_reg/Q
                         net (fo=19, routed)          0.230    -0.189    vera0/addr_data/fetch_ahead_r
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.144 r  vera0/addr_data/ib_addr_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    vera0/addr_data/ib_addr_next[2]
    SLICE_X41Y50         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X41Y50         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[2]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.091    -0.201    vera0/addr_data/ib_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vera0/l0_renderer/linebuf_wrdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_line_buffer/linebuf_b/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.567    -0.557    vera0/l0_renderer/clk25
    SLICE_X56Y42         FDCE                                         r  vera0/l0_renderer/linebuf_wrdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  vera0/l0_renderer/linebuf_wrdata_reg[1]/Q
                         net (fo=3, routed)           0.118    -0.275    vera0/l0_line_buffer/linebuf_b/mem_reg_0[1]
    RAMB18_X2Y17         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_b/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.879    -0.751    vera0/l0_line_buffer/linebuf_b/clk25
    RAMB18_X2Y17         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_b/mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.497    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.342    vera0/l0_line_buffer/linebuf_b/mem_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vera0/l0_renderer/linebuf_wridx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_line_buffer/linebuf_c/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.566    -0.558    vera0/l0_renderer/clk25
    SLICE_X56Y39         FDCE                                         r  vera0/l0_renderer/linebuf_wridx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  vera0/l0_renderer/linebuf_wridx_reg[4]/Q
                         net (fo=3, routed)           0.148    -0.245    vera0/l0_line_buffer/linebuf_c/ADDRARDADDR[4]
    RAMB18_X2Y15         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_c/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.877    -0.753    vera0/l0_line_buffer/linebuf_c/clk25
    RAMB18_X2Y15         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_c/mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.499    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.316    vera0/l0_line_buffer/linebuf_c/mem_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[1]/Q
                         net (fo=32, routed)          0.254    -0.168    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y56         RAMS32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMS32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X38Y56         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.241    vera0/audio/psg/working_data_ram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y9      vera0/audio/pcm/audio_fifo/mem_r_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y16     vera0/l0_line_buffer/linebuf_a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y17     vera0/l0_line_buffer/linebuf_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y15     vera0/l0_line_buffer/linebuf_c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y13     vera0/l1_line_buffer/linebuf_a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y12     vera0/l1_line_buffer/linebuf_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y14     vera0/l1_line_buffer/linebuf_c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y10     vera0/sprite_line_buffer/linebuf_1a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y11     vera0/sprite_line_buffer/linebuf_1b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y10     vera0/sprite_line_buffer/linebuf_1c/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y57     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y57     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y55     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y57     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y57     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    mmcm0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmiClk_clk_wiz_0
  To Clock:  hdmiClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.695     0.239    enc/TMDS_mod10[2]
    SLICE_X49Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.363 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.398     0.761    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
                         clock pessimism              0.597     3.087    
                         clock uncertainty           -0.077     3.010    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429     2.581    enc/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.695     0.239    enc/TMDS_mod10[2]
    SLICE_X49Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.363 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.398     0.761    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[1]/C
                         clock pessimism              0.597     3.087    
                         clock uncertainty           -0.077     3.010    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429     2.581    enc/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.695     0.239    enc/TMDS_mod10[2]
    SLICE_X49Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.363 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.398     0.761    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
                         clock pessimism              0.597     3.087    
                         clock uncertainty           -0.077     3.010    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429     2.581    enc/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.695     0.239    enc/TMDS_mod10[2]
    SLICE_X49Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.363 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.398     0.761    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[3]/C
                         clock pessimism              0.597     3.087    
                         clock uncertainty           -0.077     3.010    
    SLICE_X49Y73         FDRE (Setup_fdre_C_R)       -0.429     2.581    enc/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.580ns (31.369%)  route 1.269ns (68.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.269     0.812    enc/TMDS_shift_load
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     0.936 r  enc/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.936    enc/TMDS_shift_green[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.561     3.050    
                         clock uncertainty           -0.077     2.973    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029     3.002    enc/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.002    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.608ns (32.393%)  route 1.269ns (67.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.269     0.812    enc/TMDS_shift_load
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.152     0.964 r  enc/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.964    enc/TMDS_shift_green[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.561     3.050    
                         clock uncertainty           -0.077     2.973    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.075     3.048    enc/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.254%)  route 1.276ns (68.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.276     0.819    enc/TMDS_shift_load
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.124     0.943 r  enc/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.943    enc/TMDS_shift_green[5]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.561     3.050    
                         clock uncertainty           -0.077     2.973    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.079     3.052    enc/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.052    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.609ns (32.311%)  route 1.276ns (67.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.276     0.819    enc/TMDS_shift_load
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.153     0.972 r  enc/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.972    enc/TMDS_shift_green[6]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.561     3.050    
                         clock uncertainty           -0.077     2.973    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.118     3.091    enc/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.580ns (34.858%)  route 1.084ns (65.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.695     0.239    enc/TMDS_mod10[2]
    SLICE_X49Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.363 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.388     0.751    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/C
                         clock pessimism              0.575     3.065    
                         clock uncertainty           -0.077     2.988    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)       -0.081     2.907    enc/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.132%)  route 1.171ns (66.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.171     0.714    enc/TMDS_shift_load
    SLICE_X42Y71         LUT3 (Prop_lut3_I1_O)        0.124     0.838 r  enc/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.838    enc/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.561     3.050    
                         clock uncertainty           -0.077     2.973    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.079     3.052    enc/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.052    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  2.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  enc/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.261    enc/TMDS_shift_green_reg_n_0_[5]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.048    -0.213 r  enc/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    enc/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.131    -0.442    enc/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.631%)  route 0.158ns (45.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.270    enc/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I2_O)        0.049    -0.221 r  enc/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    enc/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.107    -0.462    enc/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.315%)  route 0.159ns (45.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.159    -0.269    enc/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X48Y70         LUT3 (Prop_lut3_I2_O)        0.048    -0.221 r  enc/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    enc/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.107    -0.462    enc/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 enc/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.572    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  enc/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169    -0.262    enc/TMDS_mod10[0]
    SLICE_X49Y73         LUT4 (Prop_lut4_I1_O)        0.043    -0.219 r  enc/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.219    enc/TMDS_mod10[3]_i_2_n_0
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[3]/C
                         clock pessimism              0.240    -0.572    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.107    -0.465    enc/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enc/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.572    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  enc/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169    -0.262    enc/TMDS_mod10[0]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.045    -0.217 r  enc/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    enc/TMDS_mod10[2]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X49Y73         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
                         clock pessimism              0.240    -0.572    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.092    -0.480    enc/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.210ns (53.822%)  route 0.180ns (46.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  enc/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.229    enc/TMDS_shift_green_reg_n_0_[2]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.046    -0.183 r  enc/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    enc/TMDS_shift_green[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.107    -0.452    enc/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.211ns (51.416%)  route 0.199ns (48.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  enc/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.199    -0.209    enc/TMDS_shift_red_reg_n_0_[5]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.047    -0.162 r  enc/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    enc/TMDS_shift_red[4]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.131    -0.442    enc/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.213ns (51.777%)  route 0.198ns (48.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  enc/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.198    -0.210    enc/TMDS_shift_green_reg_n_0_[7]
    SLICE_X42Y71         LUT3 (Prop_lut3_I2_O)        0.049    -0.161 r  enc/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    enc/TMDS_shift_green[6]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.131    -0.442    enc/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.213ns (51.777%)  route 0.198ns (48.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  enc/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.198    -0.210    enc/TMDS_shift_red_reg_n_0_[7]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.049    -0.161 r  enc/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    enc/TMDS_shift_red[6]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.131    -0.442    enc/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.309%)  route 0.155ns (40.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  enc/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.155    -0.286    enc/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X48Y70         LUT3 (Prop_lut3_I2_O)        0.098    -0.188 r  enc/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    enc/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.092    -0.477    enc/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmiClk_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    mmcm0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X49Y73     enc/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X49Y73     enc/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X49Y73     enc/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X49Y73     enc/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X48Y71     enc/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X48Y71     enc/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X48Y70     enc/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X48Y70     enc/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X48Y71     enc/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X48Y71     enc/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y73     enc/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X48Y71     enc/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X48Y71     enc/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rdclk
  To Clock:  rdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rdclk
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { vera0/rdaddr_r_reg[0]/C vera0/rdaddr_r_reg[1]/C vera0/rdaddr_r_reg[2]/C vera0/rdaddr_r_reg[3]/C vera0/rdaddr_r_reg[4]/C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y47  vera0/rdaddr_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y47  vera0/rdaddr_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y47  vera0/rdaddr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y47  vera0/rdaddr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y47  vera0/rdaddr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y47  vera0/rdaddr_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  wrclk
  To Clock:  wrclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrclk
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { vera0/wraddr_r_reg[0]/C vera0/wraddr_r_reg[1]/C vera0/wraddr_r_reg[2]/C vera0/wraddr_r_reg[3]/C vera0/wraddr_r_reg[4]/C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X39Y46  vera0/wraddr_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X44Y47  vera0/wraddr_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y46  vera0/wraddr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X38Y46  vera0/wraddr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X39Y47  vera0/wraddr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y46  vera0/wraddr_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y46  vera0/wraddr_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y47  vera0/wraddr_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y47  vera0/wraddr_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y47  vera0/wraddr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y47  vera0/wraddr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y46  vera0/wraddr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y46  vera0/wraddr_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y47  vera0/wraddr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y47  vera0/wraddr_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X38Y46  vera0/wraddr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y47  vera0/wraddr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X39Y47  vera0/wraddr_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  hdmiClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.606ns (24.016%)  route 1.917ns (75.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.540    -0.913    enc/encode_G/clk25
    SLICE_X43Y71         FDSE                                         r  enc/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  enc/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.917     1.461    enc/encode_G_n_4
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.611 r  enc/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.611    enc/TMDS_shift_green[8]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.399     2.888    
                         clock uncertainty           -0.243     2.644    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.118     2.762    enc/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.762    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.608ns (24.587%)  route 1.865ns (75.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.540    -0.913    enc/encode_G/clk25
    SLICE_X43Y71         FDSE                                         r  enc/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  enc/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.865     1.408    enc/encode_G_n_6
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.152     1.560 r  enc/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.560    enc/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.399     2.888    
                         clock uncertainty           -0.243     2.644    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.118     2.762    enc/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.762    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 enc/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.745ns (30.946%)  route 1.662ns (69.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2.494 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.546    -0.907    enc/encode_B/clk25
    SLICE_X48Y69         FDRE                                         r  enc/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  enc/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.662     1.175    enc/encode_B_n_2
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.326     1.501 r  enc/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.501    enc/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.430     2.494    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.399     2.893    
                         clock uncertainty           -0.243     2.649    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)        0.075     2.724    enc/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.606ns (25.519%)  route 1.769ns (74.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.541    -0.912    enc/encode_R/clk25
    SLICE_X51Y73         FDRE                                         r  enc/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  enc/encode_R/TMDS_reg[1]/Q
                         net (fo=2, routed)           1.769     1.313    enc/TMDS[1]
    SLICE_X48Y73         LUT3 (Prop_lut3_I0_O)        0.150     1.463 r  enc/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.463    enc/TMDS_shift_red[1]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.399     2.889    
                         clock uncertainty           -0.243     2.645    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)        0.075     2.720    enc/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.720    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.668ns (27.768%)  route 1.738ns (72.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.539    -0.914    enc/encode_R/clk25
    SLICE_X50Y75         FDSE                                         r  enc/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDSE (Prop_fdse_C_Q)         0.518    -0.396 r  enc/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.738     1.342    enc/TMDS[8]
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.150     1.492 r  enc/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.492    enc/TMDS_shift_red[8]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.399     2.888    
                         clock uncertainty           -0.243     2.644    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.118     2.762    enc/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.762    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.668ns (27.906%)  route 1.726ns (72.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.541    -0.912    enc/encode_R/clk25
    SLICE_X50Y73         FDSE                                         r  enc/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDSE (Prop_fdse_C_Q)         0.518    -0.394 r  enc/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.726     1.332    enc/TMDS[4]
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.150     1.482 r  enc/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.482    enc/TMDS_shift_red[4]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.399     2.888    
                         clock uncertainty           -0.243     2.644    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.118     2.762    enc/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.762    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.718ns (31.596%)  route 1.554ns (68.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.538    -0.915    enc/encode_R/clk25
    SLICE_X48Y74         FDRE                                         r  enc/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  enc/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.554     1.059    enc/TMDS[0]
    SLICE_X48Y73         LUT3 (Prop_lut3_I0_O)        0.299     1.358 r  enc/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.358    enc/TMDS_shift_red[0]_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.426     2.490    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.399     2.889    
                         clock uncertainty           -0.243     2.645    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)        0.029     2.674    enc/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.674    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.580ns (25.188%)  route 1.723ns (74.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.540    -0.913    enc/encode_G/clk25
    SLICE_X43Y71         FDRE                                         r  enc/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.723     1.266    enc/encode_G_n_1
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.124     1.390 r  enc/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.390    enc/TMDS_shift_green[5]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.399     2.888    
                         clock uncertainty           -0.243     2.644    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.079     2.723    enc/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.723    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.580ns (25.771%)  route 1.671ns (74.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.489 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.541    -0.912    enc/encode_G/clk25
    SLICE_X44Y71         FDRE                                         r  enc/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  enc/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.671     1.215    enc/encode_G_n_3
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.124     1.339 r  enc/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.339    enc/TMDS_shift_green[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.425     2.489    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.399     2.888    
                         clock uncertainty           -0.243     2.644    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029     2.673    enc/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.673    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 enc/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.743ns (32.565%)  route 1.539ns (67.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2.494 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.546    -0.907    enc/encode_B/clk25
    SLICE_X48Y69         FDRE                                         r  enc/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  enc/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.539     1.051    enc/encode_B_n_0
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.324     1.375 r  enc/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.375    enc/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.430     2.494    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.399     2.893    
                         clock uncertainty           -0.243     2.649    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)        0.075     2.724    enc/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.406%)  route 0.576ns (75.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.556    -0.568    enc/encode_B/clk25
    SLICE_X48Y69         FDRE                                         r  enc/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  enc/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.576     0.149    enc/encode_B_n_1
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.194 r  enc/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.194    enc/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.243    -0.010    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.092     0.082    enc/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.437%)  route 0.562ns (69.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.552    -0.572    enc/encode_R/clk25
    SLICE_X50Y73         FDRE                                         r  enc/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  enc/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.562     0.139    enc/TMDS[7]
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.098     0.237 r  enc/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.237    enc/TMDS_shift_red[7]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.121     0.107    enc/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.800%)  route 0.601ns (74.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.552    -0.572    enc/encode_R/clk25
    SLICE_X50Y73         FDRE                                         r  enc/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  enc/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.601     0.193    enc/TMDS[5]
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.045     0.238 r  enc/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.238    enc/TMDS_shift_red[5]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.121     0.107    enc/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.562%)  route 0.603ns (76.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.556    -0.568    enc/encode_B/clk25
    SLICE_X48Y69         FDRE                                         r  enc/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  enc/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.603     0.177    enc/encode_B_n_5
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.222 r  enc/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.222    enc/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.243    -0.010    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.092     0.082    enc/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.189ns (22.701%)  route 0.644ns (77.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.552    -0.572    enc/encode_G/clk25
    SLICE_X44Y71         FDSE                                         r  enc/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  enc/encode_G/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.644     0.213    enc/encode_G_n_7
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.048     0.261 r  enc/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.261    enc/TMDS_shift_green[9]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.131     0.117    enc/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.260%)  route 0.614ns (76.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.555    -0.569    enc/encode_B/clk25
    SLICE_X49Y70         FDRE                                         r  enc/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.614     0.186    enc/encode_B_n_6
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.231 r  enc/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.231    enc/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.243    -0.010    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.091     0.081    enc/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.422%)  route 0.644ns (77.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.552    -0.572    enc/encode_G/clk25
    SLICE_X44Y71         FDSE                                         r  enc/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDSE (Prop_fdse_C_Q)         0.141    -0.431 r  enc/encode_G/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.644     0.213    enc/encode_G_n_7
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.258 r  enc/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.258    enc/TMDS_shift_green[2]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X42Y71         FDRE                                         r  enc/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.120     0.106    enc/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.281%)  route 0.613ns (72.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.551    -0.573    enc/encode_R/clk25
    SLICE_X49Y74         FDSE                                         r  enc/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDSE (Prop_fdse_C_Q)         0.128    -0.445 r  enc/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.613     0.168    enc/TMDS[2]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.102     0.270 r  enc/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.270    enc/TMDS_shift_red[9]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.818    -0.812    enc/hdmiClk
    SLICE_X50Y74         FDRE                                         r  enc/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.131     0.117    enc/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.187ns (22.837%)  route 0.632ns (77.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.555    -0.569    enc/encode_B/clk25
    SLICE_X49Y70         FDRE                                         r  enc/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/encode_B/TMDS_reg[1]/Q
                         net (fo=2, routed)           0.632     0.204    enc/encode_B_n_7
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.046     0.250 r  enc/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.250    enc/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X48Y71         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.243    -0.011    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.107     0.096    enc/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.187ns (22.665%)  route 0.638ns (77.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.555    -0.569    enc/encode_B/clk25
    SLICE_X49Y70         FDRE                                         r  enc/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/encode_B/TMDS_reg[1]/Q
                         net (fo=2, routed)           0.638     0.210    enc/encode_B_n_7
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.046     0.256 r  enc/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    enc/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.808    enc/hdmiClk
    SLICE_X48Y70         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.243    -0.010    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.107     0.097    enc/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_renderer/state_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.518ns (4.941%)  route 9.966ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.966     9.583    vera0/l0_renderer/reset
    SLICE_X51Y40         FDCE                                         f  vera0/l0_renderer/state_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.450    38.514    vera0/l0_renderer/clk25
    SLICE_X51Y40         FDCE                                         r  vera0/l0_renderer/state_r_reg[0]/C
                         clock pessimism              0.483    38.998    
                         clock uncertainty           -0.123    38.874    
    SLICE_X51Y40         FDCE (Recov_fdce_C_CLR)     -0.405    38.469    vera0/l0_renderer/state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_renderer/word_cnt_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.518ns (4.941%)  route 9.966ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.966     9.583    vera0/l0_renderer/reset
    SLICE_X51Y40         FDCE                                         f  vera0/l0_renderer/word_cnt_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.450    38.514    vera0/l0_renderer/clk25
    SLICE_X51Y40         FDCE                                         r  vera0/l0_renderer/word_cnt_r_reg[0]/C
                         clock pessimism              0.483    38.998    
                         clock uncertainty           -0.123    38.874    
    SLICE_X51Y40         FDCE (Recov_fdce_C_CLR)     -0.405    38.469    vera0/l0_renderer/word_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_renderer/word_cnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.518ns (4.941%)  route 9.966ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.966     9.583    vera0/l0_renderer/reset
    SLICE_X51Y40         FDCE                                         f  vera0/l0_renderer/word_cnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.450    38.514    vera0/l0_renderer/clk25
    SLICE_X51Y40         FDCE                                         r  vera0/l0_renderer/word_cnt_r_reg[1]/C
                         clock pessimism              0.483    38.998    
                         clock uncertainty           -0.123    38.874    
    SLICE_X51Y40         FDCE (Recov_fdce_C_CLR)     -0.405    38.469    vera0/l0_renderer/word_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.930ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_renderer/state_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.518ns (4.941%)  route 9.966ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.966     9.583    vera0/l0_renderer/reset
    SLICE_X50Y40         FDCE                                         f  vera0/l0_renderer/state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.450    38.514    vera0/l0_renderer/clk25
    SLICE_X50Y40         FDCE                                         r  vera0/l0_renderer/state_r_reg[2]/C
                         clock pessimism              0.483    38.998    
                         clock uncertainty           -0.123    38.874    
    SLICE_X50Y40         FDCE (Recov_fdce_C_CLR)     -0.361    38.513    vera0/l0_renderer/state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 28.930    

Slack (MET) :             28.941ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 0.518ns (4.965%)  route 9.914ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.914     9.531    vera0/reset
    SLICE_X55Y49         FDCE                                         f  vera0/dc_active_hstop_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/clk25
    SLICE_X55Y49         FDCE                                         r  vera0/dc_active_hstop_r_reg[2]/C
                         clock pessimism              0.483    39.001    
                         clock uncertainty           -0.123    38.877    
    SLICE_X55Y49         FDCE (Recov_fdce_C_CLR)     -0.405    38.472    vera0/dc_active_hstop_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 28.941    

Slack (MET) :             28.941ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 0.518ns (4.965%)  route 9.914ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.914     9.531    vera0/reset
    SLICE_X55Y49         FDCE                                         f  vera0/dc_active_hstop_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/clk25
    SLICE_X55Y49         FDCE                                         r  vera0/dc_active_hstop_r_reg[3]/C
                         clock pessimism              0.483    39.001    
                         clock uncertainty           -0.123    38.877    
    SLICE_X55Y49         FDCE (Recov_fdce_C_CLR)     -0.405    38.472    vera0/dc_active_hstop_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 28.941    

Slack (MET) :             28.941ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 0.518ns (4.965%)  route 9.914ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.914     9.531    vera0/reset
    SLICE_X55Y49         FDCE                                         f  vera0/dc_active_hstop_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/clk25
    SLICE_X55Y49         FDCE                                         r  vera0/dc_active_hstop_r_reg[6]/C
                         clock pessimism              0.483    39.001    
                         clock uncertainty           -0.123    38.877    
    SLICE_X55Y49         FDCE (Recov_fdce_C_CLR)     -0.405    38.472    vera0/dc_active_hstop_r_reg[6]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 28.941    

Slack (MET) :             28.972ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_renderer/bus_strobe_r_reg/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.518ns (4.941%)  route 9.966ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.966     9.583    vera0/l0_renderer/reset
    SLICE_X50Y40         FDCE                                         f  vera0/l0_renderer/bus_strobe_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.450    38.514    vera0/l0_renderer/clk25
    SLICE_X50Y40         FDCE                                         r  vera0/l0_renderer/bus_strobe_r_reg/C
                         clock pessimism              0.483    38.998    
                         clock uncertainty           -0.123    38.874    
    SLICE_X50Y40         FDCE (Recov_fdce_C_CLR)     -0.319    38.555    vera0/l0_renderer/bus_strobe_r_reg
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 28.972    

Slack (MET) :             28.972ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_renderer/state_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.518ns (4.941%)  route 9.966ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.966     9.583    vera0/l0_renderer/reset
    SLICE_X50Y40         FDCE                                         f  vera0/l0_renderer/state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.450    38.514    vera0/l0_renderer/clk25
    SLICE_X50Y40         FDCE                                         r  vera0/l0_renderer/state_r_reg[1]/C
                         clock pessimism              0.483    38.998    
                         clock uncertainty           -0.123    38.874    
    SLICE_X50Y40         FDCE (Recov_fdce_C_CLR)     -0.319    38.555    vera0/l0_renderer/state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 28.972    

Slack (MET) :             28.987ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[9]/PRE
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 0.518ns (4.965%)  route 9.914ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.552    -0.901    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.518    -0.383 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        9.914     9.531    vera0/reset
    SLICE_X55Y49         FDPE                                         f  vera0/dc_active_hstop_r_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/clk25
    SLICE_X55Y49         FDPE                                         r  vera0/dc_active_hstop_r_reg[9]/C
                         clock pessimism              0.483    39.001    
                         clock uncertainty           -0.123    38.877    
    SLICE_X55Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    38.518    vera0/dc_active_hstop_r_reg[9]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 28.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/cur_channel_byte_r_reg[0]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.125%)  route 0.192ns (53.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.192    -0.209    vera0/audio/psg/reset
    SLICE_X42Y59         FDCE                                         f  vera0/audio/psg/cur_channel_byte_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/audio/psg/clk25
    SLICE_X42Y59         FDCE                                         r  vera0/audio/psg/cur_channel_byte_r_reg[0]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X42Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    vera0/audio/psg/cur_channel_byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_wridx_r_reg[1]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.562%)  route 0.204ns (55.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.204    -0.197    vera0/audio/psg/reset
    SLICE_X39Y56         FDCE                                         f  vera0/audio/psg/working_data_wridx_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.801    vera0/audio/psg/clk25
    SLICE_X39Y56         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[1]/C
                         clock pessimism              0.273    -0.528    
    SLICE_X39Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    vera0/audio/psg/working_data_wridx_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/lfsr_r_reg[5]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.405%)  route 0.242ns (59.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.242    -0.159    vera0/audio/psg/reset
    SLICE_X39Y60         FDCE                                         f  vera0/audio/psg/lfsr_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.827    -0.803    vera0/audio/psg/clk25
    SLICE_X39Y60         FDCE                                         r  vera0/audio/psg/lfsr_r_reg[5]/C
                         clock pessimism              0.273    -0.530    
    SLICE_X39Y60         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    vera0/audio/psg/lfsr_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/lfsr_r_reg[7]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.053%)  route 0.235ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.235    -0.165    vera0/audio/psg/reset
    SLICE_X41Y61         FDCE                                         f  vera0/audio/psg/lfsr_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/clk25
    SLICE_X41Y61         FDCE                                         r  vera0/audio/psg/lfsr_r_reg[7]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X41Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    vera0/audio/psg/lfsr_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/lfsr_r_reg[8]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.053%)  route 0.235ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.235    -0.165    vera0/audio/psg/reset
    SLICE_X41Y61         FDCE                                         f  vera0/audio/psg/lfsr_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/clk25
    SLICE_X41Y61         FDCE                                         r  vera0/audio/psg/lfsr_r_reg[8]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X41Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    vera0/audio/psg/lfsr_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/cur_channel_attr_r_reg[16]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.432%)  route 0.263ns (61.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.263    -0.138    vera0/audio/psg/reset
    SLICE_X42Y58         FDCE                                         f  vera0/audio/psg/cur_channel_attr_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/audio/psg/clk25
    SLICE_X42Y58         FDCE                                         r  vera0/audio/psg/cur_channel_attr_r_reg[16]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X42Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    vera0/audio/psg/cur_channel_attr_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/cur_channel_attr_r_reg[18]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.432%)  route 0.263ns (61.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.263    -0.138    vera0/audio/psg/reset
    SLICE_X42Y58         FDCE                                         f  vera0/audio/psg/cur_channel_attr_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/audio/psg/clk25
    SLICE_X42Y58         FDCE                                         r  vera0/audio/psg/cur_channel_attr_r_reg[18]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X42Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    vera0/audio/psg/cur_channel_attr_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/cur_channel_attr_r_reg[19]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.432%)  route 0.263ns (61.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.263    -0.138    vera0/audio/psg/reset
    SLICE_X42Y58         FDCE                                         f  vera0/audio/psg/cur_channel_attr_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/audio/psg/clk25
    SLICE_X42Y58         FDCE                                         r  vera0/audio/psg/cur_channel_attr_r_reg[19]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X42Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    vera0/audio/psg/cur_channel_attr_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/cur_channel_attr_r_reg[21]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.432%)  route 0.263ns (61.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.263    -0.138    vera0/audio/psg/reset
    SLICE_X42Y58         FDCE                                         f  vera0/audio/psg/cur_channel_attr_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/audio/psg/clk25
    SLICE_X42Y58         FDCE                                         r  vera0/audio/psg/cur_channel_attr_r_reg[21]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X42Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    vera0/audio/psg/cur_channel_attr_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/cur_channel_attr_r_reg[10]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.432%)  route 0.263ns (61.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/reset_sync_clk25/clk25
    SLICE_X42Y60         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.401 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.263    -0.138    vera0/audio/psg/reset
    SLICE_X43Y58         FDCE                                         f  vera0/audio/psg/cur_channel_attr_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/audio/psg/clk25
    SLICE_X43Y58         FDCE                                         r  vera0/audio/psg/cur_channel_attr_r_reg[10]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X43Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    vera0/audio/psg/cur_channel_attr_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.502    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rdclk
  To Clock:  clk25_clk_wiz_0

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.330ns  (logic 3.185ns (30.831%)  route 7.145ns (69.169%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.766     1.284    vera0/addr_data/Q[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.408 r  vera0/addr_data/vram_addr_select_r_i_3/O
                         net (fo=24, routed)          0.678     2.086    vera0/addr_data/access_addr[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_4/O
                         net (fo=11, routed)          0.743     2.953    vera0/addr_data/vram_addr_nib_incr_0_r_i_4_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.118     3.071 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_3/O
                         net (fo=7, routed)           0.920     3.991    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_3_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.352     4.343 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.823     5.166    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.328     5.494 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=46, routed)          1.591     7.084    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.202 r  vera0/addr_data/vram_addr_1_r[15]_i_27/O
                         net (fo=1, routed)           0.819     8.022    vera0/addr_data/vram_addr_1_r[15]_i_27_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  vera0/addr_data/vram_addr_1_r[15]_i_19/O
                         net (fo=1, routed)           0.000     8.348    vera0/addr_data/vram_addr_1_r[15]_i_19_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.880 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.880    vera0/addr_data/vram_addr_1_r_reg[15]_i_4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.102 r  vera0/addr_data/vram_addr_1_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.364     9.465    vera0/addr_data/data1[16]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299     9.764 r  vera0/addr_data/vram_addr_1_r[16]_i_2/O
                         net (fo=1, routed)           0.442    10.206    vera0/addr_data/vram_addr_1_r[16]_i_2_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.330 r  vera0/addr_data/vram_addr_1_r[16]_i_1/O
                         net (fo=1, routed)           0.000    10.330    vera0/addr_data/vram_addr_1_r[16]_i_1_n_0
    SLICE_X35Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    vera0/addr_data/clk25
    SLICE_X35Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 2.295ns (23.517%)  route 7.464ns (76.483%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.295    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     7.419 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     7.895    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.510 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.943     9.453    vera0/addr_data/data1[7]
    SLICE_X35Y54         LUT6 (Prop_lut6_I4_O)        0.306     9.759 r  vera0/addr_data/vram_addr_1_r[7]_i_2/O
                         net (fo=1, routed)           0.000     9.759    vera0/addr_data/vram_addr_1_next[7]
    SLICE_X35Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    vera0/addr_data/clk25
    SLICE_X35Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.707ns  (logic 2.772ns (28.558%)  route 6.935ns (71.442%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.276    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     7.429 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     7.911    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.242 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.242    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.643 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.643    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.427     9.404    vera0/addr_data/data1[13]
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.303     9.707 r  vera0/addr_data/vram_addr_1_r[13]_i_1/O
                         net (fo=1, routed)           0.000     9.707    vera0/addr_data/vram_addr_1_next[13]
    SLICE_X36Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 2.537ns (26.213%)  route 7.141ns (73.787%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.295    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     7.419 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     7.895    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.421 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.421    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.755 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.620     9.375    vera0/addr_data/data1[9]
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.303     9.678 r  vera0/addr_data/vram_addr_1_r[9]_i_1/O
                         net (fo=1, routed)           0.000     9.678    vera0/addr_data/vram_addr_1_next[9]
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.628ns  (logic 2.857ns (29.674%)  route 6.771ns (70.326%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.766     1.284    vera0/addr_data/Q[2]
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.408 r  vera0/addr_data/vram_addr_select_r_i_3/O
                         net (fo=24, routed)          0.678     2.086    vera0/addr_data/access_addr[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_4/O
                         net (fo=11, routed)          0.743     2.953    vera0/addr_data/vram_addr_nib_incr_0_r_i_4_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.118     3.071 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_3/O
                         net (fo=7, routed)           0.920     3.991    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_3_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.352     4.343 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.823     5.166    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.328     5.494 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=46, routed)          1.591     7.084    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.202 r  vera0/addr_data/vram_addr_1_r[15]_i_27/O
                         net (fo=1, routed)           0.819     8.022    vera0/addr_data/vram_addr_1_r[15]_i_27_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  vera0/addr_data/vram_addr_1_r[15]_i_19/O
                         net (fo=1, routed)           0.000     8.348    vera0/addr_data/vram_addr_1_r[15]_i_19_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.895 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.432     9.326    vera0/addr_data/data1[14]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.302     9.628 r  vera0/addr_data/vram_addr_1_r[14]_i_1/O
                         net (fo=1, routed)           0.000     9.628    vera0/addr_data/vram_addr_1_next[14]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.568ns  (logic 2.754ns (28.783%)  route 6.814ns (71.217%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.276    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     7.429 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     7.911    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.242 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.242    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.643 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.643    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.956 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.307     9.262    vera0/addr_data/data1[15]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.306     9.568 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000     9.568    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.484ns  (logic 2.441ns (25.737%)  route 7.043ns (74.263%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.295    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     7.419 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     7.895    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.421 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.421    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.660 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.522     9.182    vera0/addr_data/data1[10]
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.302     9.484 r  vera0/addr_data/vram_addr_1_r[10]_i_1/O
                         net (fo=1, routed)           0.000     9.484    vera0/addr_data/vram_addr_1_next[10]
    SLICE_X38Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.473ns  (logic 2.656ns (28.036%)  route 6.817ns (71.964%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.276    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     7.429 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     7.911    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.242 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.242    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.643 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.643    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.865 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.310     9.174    vera0/addr_data/data1[12]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.299     9.473 r  vera0/addr_data/vram_addr_1_r[12]_i_1/O
                         net (fo=1, routed)           0.000     9.473    vera0/addr_data/vram_addr_1_next[12]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.338ns  (logic 2.519ns (26.976%)  route 6.819ns (73.024%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.295    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     7.419 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     7.895    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.421 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.421    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.734 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.298     9.032    vera0/addr_data/data1[11]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.306     9.338 r  vera0/addr_data/vram_addr_1_r[11]_i_1/O
                         net (fo=1, routed)           0.000     9.338    vera0/addr_data/vram_addr_1_next[11]
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.237ns  (logic 2.421ns (26.209%)  route 6.816ns (73.791%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.707     1.225    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     1.349 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     2.910    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.062 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.070    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     4.402 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     5.402    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.526 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.295    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     7.419 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     7.895    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.421 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.421    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.643 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.295     8.938    vera0/addr_data/data1[8]
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.237 r  vera0/addr_data/vram_addr_1_r[8]_i_1/O
                         net (fo=1, routed)           0.000     9.237    vera0/addr_data/vram_addr_1_next[8]
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/ib_write_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.299ns (37.314%)  route 0.502ns (62.686%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.106     0.270    vera0/addr_data/Q[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.315 r  vera0/addr_data/ib_addr_r[16]_i_2/O
                         net (fo=43, routed)          0.238     0.553    vera0/addr_data/ib_addr_r[16]_i_2_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.598 r  vera0/addr_data/vram_addr_0_r[15]_i_3/O
                         net (fo=23, routed)          0.158     0.756    vera0/addr_data/vram_addr_0_r[15]_i_3_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.801 r  vera0/addr_data/ib_write_r_i_1/O
                         net (fo=1, routed)           0.000     0.801    vera0/addr_data/ib_write_r_i_1_n_0
    SLICE_X36Y47         FDCE                                         r  vera0/addr_data/ib_write_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/addr_data/clk25
    SLICE_X36Y47         FDCE                                         r  vera0/addr_data/ib_write_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/fx_reset_accum_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.291ns (34.626%)  route 0.549ns (65.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  vera0/rdaddr_r_reg[4]/Q
                         net (fo=7, routed)           0.340     0.488    vera0/addr_data/Q[4]
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.098     0.586 f  vera0/addr_data/fx_reset_accum_r_i_4/O
                         net (fo=3, routed)           0.209     0.795    vera0/addr_data/fx_reset_accum_r_i_4_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.840 r  vera0/addr_data/fx_reset_accum_r_i_1/O
                         net (fo=1, routed)           0.000     0.840    vera0/addr_data/fx_reset_accum_next
    SLICE_X33Y51         FDCE                                         r  vera0/addr_data/fx_reset_accum_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.800    vera0/addr_data/clk25
    SLICE_X33Y51         FDCE                                         r  vera0/addr_data/fx_reset_accum_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l0_tile_baseaddr_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.712%)  route 0.601ns (70.288%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.187     0.351    vera0/rdaddr_r[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.396 r  vera0/dc_active_vstop_r[8]_i_2/O
                         net (fo=5, routed)           0.291     0.688    vera0/dc_active_vstop_r[8]_i_2_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.045     0.733 r  vera0/l0_tile_width_r_i_1/O
                         net (fo=8, routed)           0.122     0.855    vera0/l0_tile_height_r0
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.797    vera0/clk25
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l0_tile_baseaddr_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.254ns (29.712%)  route 0.601ns (70.288%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.187     0.351    vera0/rdaddr_r[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.396 r  vera0/dc_active_vstop_r[8]_i_2/O
                         net (fo=5, routed)           0.291     0.688    vera0/dc_active_vstop_r[8]_i_2_n_0
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.045     0.733 r  vera0/l0_tile_width_r_i_1/O
                         net (fo=8, routed)           0.122     0.855    vera0/l0_tile_height_r0
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.797    vera0/clk25
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_0_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.249%)  route 0.614ns (70.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.181     0.345    vera0/addr_data/Q[3]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.390 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_4/O
                         net (fo=11, routed)          0.320     0.710    vera0/addr_data/vram_addr_nib_incr_0_r_i_4_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.755 r  vera0/addr_data/vram_addr_0_r[7]_i_1/O
                         net (fo=8, routed)           0.114     0.868    vera0/addr_data/vram_addr_0_r[7]_i_1_n_0
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_0_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.249%)  route 0.614ns (70.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.181     0.345    vera0/addr_data/Q[3]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.390 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_4/O
                         net (fo=11, routed)          0.320     0.710    vera0/addr_data/vram_addr_nib_incr_0_r_i_4_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.755 r  vera0/addr_data/vram_addr_0_r[7]_i_1/O
                         net (fo=8, routed)           0.114     0.868    vera0/addr_data/vram_addr_0_r[7]_i_1_n_0
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_0_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.249%)  route 0.614ns (70.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.181     0.345    vera0/addr_data/Q[3]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.390 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_4/O
                         net (fo=11, routed)          0.320     0.710    vera0/addr_data/vram_addr_nib_incr_0_r_i_4_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.755 r  vera0/addr_data/vram_addr_0_r[7]_i_1/O
                         net (fo=8, routed)           0.114     0.868    vera0/addr_data/vram_addr_0_r[7]_i_1_n_0
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_0_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.249%)  route 0.614ns (70.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.181     0.345    vera0/addr_data/Q[3]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.390 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_4/O
                         net (fo=11, routed)          0.320     0.710    vera0/addr_data/vram_addr_nib_incr_0_r_i_4_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.755 r  vera0/addr_data/vram_addr_0_r[7]_i_1/O
                         net (fo=8, routed)           0.114     0.868    vera0/addr_data/vram_addr_0_r[7]_i_1_n_0
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X40Y51         FDCE                                         r  vera0/addr_data/vram_addr_0_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_select_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.254ns (28.115%)  route 0.649ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.231     0.395    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.440 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          0.202     0.643    vera0/access_addr[1]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.688 r  vera0/vram_addr_select_r_i_1/O
                         net (fo=7, routed)           0.216     0.903    vera0/vram_addr_select_r0
    SLICE_X37Y47         FDCE                                         r  vera0/dc_select_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/clk25
    SLICE_X37Y47         FDCE                                         r  vera0/dc_select_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_select_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.254ns (28.115%)  route 0.649ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vera0/rdaddr_r_reg[1]/Q
                         net (fo=2, routed)           0.231     0.395    vera0/addr_data/Q[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.440 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          0.202     0.643    vera0/access_addr[1]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.688 r  vera0/vram_addr_select_r_i_1/O
                         net (fo=7, routed)           0.216     0.903    vera0/vram_addr_select_r0
    SLICE_X37Y47         FDCE                                         r  vera0/dc_select_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/clk25
    SLICE_X37Y47         FDCE                                         r  vera0/dc_select_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wrclk
  To Clock:  clk25_clk_wiz_0

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.910ns  (logic 2.832ns (25.958%)  route 8.078ns (74.042%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.979    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     8.132 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     8.613    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.944 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.944    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.345 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.345    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.459    vera0/addr_data/vram_addr_1_r_reg[15]_i_4_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.681 r  vera0/addr_data/vram_addr_1_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.364    10.045    vera0/addr_data/data1[16]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    10.344 r  vera0/addr_data/vram_addr_1_r[16]_i_2/O
                         net (fo=1, routed)           0.442    10.786    vera0/addr_data/vram_addr_1_r[16]_i_2_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.910 r  vera0/addr_data/vram_addr_1_r[16]_i_1/O
                         net (fo=1, routed)           0.000    10.910    vera0/addr_data/vram_addr_1_r[16]_i_1_n_0
    SLICE_X35Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    vera0/addr_data/clk25
    SLICE_X35Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.461ns  (logic 2.233ns (21.345%)  route 8.228ns (78.655%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.998    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.122 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     8.598    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.213 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.943    10.155    vera0/addr_data/data1[7]
    SLICE_X35Y54         LUT6 (Prop_lut6_I4_O)        0.306    10.461 r  vera0/addr_data/vram_addr_1_r[7]_i_2/O
                         net (fo=1, routed)           0.000    10.461    vera0/addr_data/vram_addr_1_next[7]
    SLICE_X35Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    vera0/addr_data/clk25
    SLICE_X35Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.409ns  (logic 2.710ns (26.035%)  route 7.699ns (73.965%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.979    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     8.132 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     8.613    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.944 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.944    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.345 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.345    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.679 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.427    10.106    vera0/addr_data/data1[13]
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.303    10.409 r  vera0/addr_data/vram_addr_1_r[13]_i_1/O
                         net (fo=1, routed)           0.000    10.409    vera0/addr_data/vram_addr_1_next[13]
    SLICE_X36Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y54         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.381ns  (logic 2.475ns (23.842%)  route 7.906ns (76.158%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.998    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.122 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     8.598    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.124 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.124    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.458 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.620    10.078    vera0/addr_data/data1[9]
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.303    10.381 r  vera0/addr_data/vram_addr_1_r[9]_i_1/O
                         net (fo=1, routed)           0.000    10.381    vera0/addr_data/vram_addr_1_next[9]
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.318ns  (logic 2.614ns (25.335%)  route 7.704ns (74.665%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.979    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     8.132 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     8.613    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.944 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.944    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.345 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.345    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.584 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.432    10.016    vera0/addr_data/data1[14]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.302    10.318 r  vera0/addr_data/vram_addr_1_r[14]_i_1/O
                         net (fo=1, routed)           0.000    10.318    vera0/addr_data/vram_addr_1_next[14]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.271ns  (logic 2.692ns (26.211%)  route 7.579ns (73.789%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.979    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     8.132 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     8.613    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.944 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.944    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.345 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.345    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.658 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.307     9.965    vera0/addr_data/data1[15]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.306    10.271 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000    10.271    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.187ns  (logic 2.379ns (23.354%)  route 7.808ns (76.646%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.998    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.122 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     8.598    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.124 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.124    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.363 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.522     9.885    vera0/addr_data/data1[10]
    SLICE_X38Y53         LUT5 (Prop_lut5_I3_O)        0.302    10.187 r  vera0/addr_data/vram_addr_1_r[10]_i_1/O
                         net (fo=1, routed)           0.000    10.187    vera0/addr_data/vram_addr_1_next[10]
    SLICE_X38Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.176ns  (logic 2.594ns (25.492%)  route 7.582ns (74.508%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.750     7.979    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I1_O)        0.153     8.132 r  vera0/addr_data/vram_addr_1_r[15]_i_26/O
                         net (fo=4, routed)           0.482     8.613    vera0/addr_data/vram_addr_1_r[15]_i_26_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.331     8.944 r  vera0/addr_data/vram_addr_1_r[11]_i_9/O
                         net (fo=1, routed)           0.000     8.944    vera0/addr_data/vram_addr_1_r[11]_i_9_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.345 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.345    vera0/addr_data/vram_addr_1_r_reg[11]_i_2_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.567 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.310     9.877    vera0/addr_data/data1[12]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.299    10.176 r  vera0/addr_data/vram_addr_1_r[12]_i_1/O
                         net (fo=1, routed)           0.000    10.176    vera0/addr_data/vram_addr_1_next[12]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.040ns  (logic 2.457ns (24.471%)  route 7.583ns (75.529%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.998    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.122 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     8.598    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.124 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.124    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.437 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.298     9.734    vera0/addr_data/data1[11]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.306    10.040 r  vera0/addr_data/vram_addr_1_r[11]_i_1/O
                         net (fo=1, routed)           0.000    10.040    vera0/addr_data/vram_addr_1_next[11]
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.940ns  (logic 2.359ns (23.733%)  route 7.581ns (76.267%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          1.472     1.928    vera0/addr_data/fx_reset_accum_r_reg_0[1]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.052 f  vera0/addr_data/fx_reset_accum_r_i_3/O
                         net (fo=27, routed)          1.560     3.612    vera0/addr_data/access_addr[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152     3.764 r  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=8, routed)           1.009     4.772    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.332     5.104 r  vera0/addr_data/fx_increment_on_overflow_r_i_2/O
                         net (fo=5, routed)           1.000     6.104    vera0/addr_data/fx_increment_on_overflow_r_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.228 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=43, routed)          1.769     7.998    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.122 r  vera0/addr_data/vram_addr_1_r[7]_i_14/O
                         net (fo=1, routed)           0.476     8.598    vera0/addr_data/vram_addr_1_r[7]_i_14_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.124 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.124    vera0/addr_data/vram_addr_1_r_reg[7]_i_6_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.346 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.295     9.641    vera0/addr_data/data1[8]
    SLICE_X36Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.940 r  vera0/addr_data/vram_addr_1_r[8]_i_1/O
                         net (fo=1, routed)           0.000     9.940    vera0/addr_data/vram_addr_1_next[8]
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X36Y53         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wraddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/fx_reset_accum_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.046%)  route 0.346ns (59.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[4]/Q
                         net (fo=7, routed)           0.137     0.278    vera0/addr_data/fx_reset_accum_r_reg_0[4]
    SLICE_X38Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.323 f  vera0/addr_data/fx_reset_accum_r_i_4/O
                         net (fo=3, routed)           0.209     0.532    vera0/addr_data/fx_reset_accum_r_i_4_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.577 r  vera0/addr_data/fx_reset_accum_r_i_1/O
                         net (fo=1, routed)           0.000     0.577    vera0/addr_data/fx_reset_accum_next
    SLICE_X33Y51         FDCE                                         r  vera0/addr_data/fx_reset_accum_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.800    vera0/addr_data/clk25
    SLICE_X33Y51         FDCE                                         r  vera0/addr_data/fx_reset_accum_r_reg/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/sprites_enabled_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.151%)  route 0.411ns (68.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          0.343     0.484    vera0/wraddr_r[1]
    SLICE_X52Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.529 r  vera0/video_output_mode_r[1]_i_1/O
                         net (fo=7, routed)           0.068     0.597    vera0/sprites_enabled_r0
    SLICE_X52Y47         FDCE                                         r  vera0/sprites_enabled_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.838    -0.793    vera0/clk25
    SLICE_X52Y47         FDCE                                         r  vera0/sprites_enabled_r_reg/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l0_tile_baseaddr_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.104%)  route 0.453ns (70.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.331     0.472    vera0/wraddr_r[0]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.517 r  vera0/l0_tile_width_r_i_1/O
                         net (fo=8, routed)           0.122     0.639    vera0/l0_tile_height_r0
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.797    vera0/clk25
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l0_tile_baseaddr_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.104%)  route 0.453ns (70.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.331     0.472    vera0/wraddr_r[0]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.517 r  vera0/l0_tile_width_r_i_1/O
                         net (fo=8, routed)           0.122     0.639    vera0/l0_tile_height_r0
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.797    vera0/clk25
    SLICE_X47Y45         FDCE                                         r  vera0/l0_tile_baseaddr_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.183ns (28.019%)  route 0.470ns (71.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.331     0.472    vera0/wraddr_r[0]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.042     0.514 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.139     0.653    vera0/l1_map_baseaddr_r0
    SLICE_X44Y44         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.797    vera0/clk25
    SLICE_X44Y44         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.183ns (28.019%)  route 0.470ns (71.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.331     0.472    vera0/wraddr_r[0]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.042     0.514 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.139     0.653    vera0/l1_map_baseaddr_r0
    SLICE_X44Y44         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.797    vera0/clk25
    SLICE_X44Y44         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_attr_mode_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.187ns (28.499%)  route 0.469ns (71.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.286     0.427    vera0/wraddr_r[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.046     0.473 r  vera0/l1_color_depth_r[1]_i_1/O
                         net (fo=8, routed)           0.183     0.656    vera0/l1_color_depth_r0
    SLICE_X40Y44         FDCE                                         r  vera0/l1_attr_mode_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/clk25
    SLICE_X40Y44         FDCE                                         r  vera0/l1_attr_mode_r_reg/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_color_depth_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.187ns (28.499%)  route 0.469ns (71.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.286     0.427    vera0/wraddr_r[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.046     0.473 r  vera0/l1_color_depth_r[1]_i_1/O
                         net (fo=8, routed)           0.183     0.656    vera0/l1_color_depth_r0
    SLICE_X40Y44         FDCE                                         r  vera0/l1_color_depth_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/clk25
    SLICE_X40Y44         FDCE                                         r  vera0/l1_color_depth_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_height_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.187ns (28.461%)  route 0.470ns (71.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.286     0.427    vera0/wraddr_r[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.046     0.473 r  vera0/l1_color_depth_r[1]_i_1/O
                         net (fo=8, routed)           0.184     0.657    vera0/l1_color_depth_r0
    SLICE_X43Y45         FDCE                                         r  vera0/l1_map_height_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/clk25
    SLICE_X43Y45         FDCE                                         r  vera0/l1_map_height_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_height_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.187ns (28.461%)  route 0.470ns (71.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.286     0.427    vera0/wraddr_r[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.046     0.473 r  vera0/l1_color_depth_r[1]_i_1/O
                         net (fo=8, routed)           0.184     0.657    vera0/l1_color_depth_r0
    SLICE_X43Y45         FDCE                                         r  vera0/l1_map_height_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.833    -0.798    vera0/clk25
    SLICE_X43Y45         FDCE                                         r  vera0/l1_map_height_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.132ns  (logic 5.384ns (33.372%)  route 10.749ns (66.628%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.680     7.169    vera0/adrBus_IBUF[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.293 r  vera0/datBus_IOBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.192     8.485    vera0/datBus_IOBUF[5]_inst_i_7_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.609 r  vera0/datBus_IOBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.021     9.630    vera0/addr_data/wrdata_r_reg[5]_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.754 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.856    12.610    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       3.523    16.132 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.132    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.124ns  (logic 5.682ns (35.241%)  route 10.442ns (64.759%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          6.189     7.678    vera0/adrBus_IBUF[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.802 r  vera0/datBus_IOBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.802    vera0/datBus_IOBUF[3]_inst_i_8_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.019 r  vera0/datBus_IOBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.001     9.020    vera0/spictrl/wrdata_r_reg[3]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.299     9.319 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.252    12.571    datBus_IOBUF[3]_inst/I
    D1                   OBUFT (Prop_obuft_I_O)       3.553    16.124 r  datBus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.124    datBus[3]
    D1                                                                r  datBus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.920ns  (logic 5.775ns (36.276%)  route 10.145ns (63.724%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.697     7.186    vera0/adrBus_IBUF[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.310 r  vera0/datBus_IOBUF[7]_inst_i_20/O
                         net (fo=1, routed)           1.009     8.319    vera0/datBus_IOBUF[7]_inst_i_20_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  vera0/datBus_IOBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.923     9.366    vera0/spictrl/datBus_IOBUF[7]_inst_i_1
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.490 r  vera0/spictrl/datBus_IOBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.490    vera0/composer/wrdata_r_reg[7]
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     9.707 r  vera0/composer/datBus_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.516    12.223    datBus_IOBUF[7]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.697    15.920 r  datBus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.920    datBus[7]
    H1                                                                r  datBus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.861ns  (logic 5.673ns (35.766%)  route 10.188ns (64.234%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.879     7.368    vera0/adrBus_IBUF[0]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.492 r  vera0/datBus_IOBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.492    vera0/datBus_IOBUF[2]_inst_i_9_n_0
    SLICE_X46Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     7.706 r  vera0/datBus_IOBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.562    vera0/spictrl/wrdata_r_reg[2]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.297     8.859 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.453    12.312    datBus_IOBUF[2]_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       3.549    15.861 r  datBus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.861    datBus[2]
    C1                                                                r  datBus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.625ns  (logic 5.397ns (34.542%)  route 10.228ns (65.458%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.538     7.027    vera0/addr_data/adrBus_IBUF[0]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.151 r  vera0/addr_data/datBus_IOBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.171     8.322    vera0/addr_data/datBus_IOBUF[1]_inst_i_14_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I2_O)        0.124     8.446 r  vera0/addr_data/datBus_IOBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.816     9.261    vera0/spictrl/wrdata_r_reg[1]_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.385 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.703    12.089    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       3.536    15.625 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.625    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.288ns  (logic 5.399ns (35.317%)  route 9.889ns (64.683%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.367     6.856    vera0/addr_data/adrBus_IBUF[0]
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.980 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_12/O
                         net (fo=1, routed)           1.040     8.020    vera0/addr_data/datBus_IOBUF[0]_inst_i_12_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.144 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.972     9.116    vera0/addr_data/datBus_IOBUF[0]_inst_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.240 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.510    11.750    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       3.538    15.288 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.288    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.049ns  (logic 5.402ns (35.896%)  route 9.647ns (64.104%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.408     6.897    vera0/addr_data/adrBus_IBUF[0]
    SLICE_X43Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.021 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.764     7.785    vera0/addr_data/datBus_IOBUF[6]_inst_i_14_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.909 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.802     8.712    vera0/addr_data/datBus_IOBUF[6]_inst_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.836 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.672    11.508    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       3.541    15.049 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.049    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.794ns  (logic 5.392ns (36.449%)  route 9.402ns (63.551%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.239     6.728    vera0/adrBus_IBUF[0]
    SLICE_X47Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.852 r  vera0/datBus_IOBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.407     7.259    vera0/spictrl/datBus_IOBUF[4]_inst_i_1
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  vera0/spictrl/datBus_IOBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.330     8.713    vera0/addr_data/wrdata_r_reg[4]
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.837 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.426    11.262    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.531    14.794 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.794    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.059ns (67.787%)  route 1.929ns (32.213%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE                         0.000     0.000 r  POR_reg/C
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  POR_reg/Q
                         net (fo=6, routed)           1.929     2.447    rst_IOBUF_inst/T
    G1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.541     5.988 r  rst_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.988    rst
    G1                                                                r  rst (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datBus[6]
                            (input port)
  Destination:            vera0/wrdata_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 1.486ns (45.301%)  route 1.795ns (54.699%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  datBus[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    datBus_IOBUF[6]_inst/IO
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  datBus_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           1.795     3.281    vera0/extbus_d[6]
    SLICE_X58Y58         FDRE                                         r  vera0/wrdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PORcnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  PORcnt_reg[11]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    PORcnt_reg[11]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  PORcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    PORcnt_reg[8]_i_1_n_4
    SLICE_X65Y67         FDRE                                         r  PORcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  PORcnt_reg[15]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    PORcnt_reg[15]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  PORcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    PORcnt_reg[12]_i_1_n_4
    SLICE_X65Y68         FDRE                                         r  PORcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE                         0.000     0.000 r  PORcnt_reg[23]/C
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    PORcnt_reg[23]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  PORcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    PORcnt_reg[20]_i_1_n_4
    SLICE_X65Y70         FDRE                                         r  PORcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE                         0.000     0.000 r  PORcnt_reg[3]/C
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    PORcnt_reg[3]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  PORcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    PORcnt_reg[0]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  PORcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE                         0.000     0.000 r  PORcnt_reg[7]/C
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    PORcnt_reg[7]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  PORcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    PORcnt_reg[4]_i_1_n_4
    SLICE_X65Y66         FDRE                                         r  PORcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE                         0.000     0.000 r  PORcnt_reg[19]/C
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    PORcnt_reg[19]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  PORcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    PORcnt_reg[16]_i_1_n_4
    SLICE_X65Y69         FDRE                                         r  PORcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE                         0.000     0.000 r  PORcnt_reg[20]/C
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[20]/Q
                         net (fo=2, routed)           0.116     0.257    PORcnt_reg[20]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  PORcnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[20]_i_1_n_7
    SLICE_X65Y70         FDRE                                         r  PORcnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE                         0.000     0.000 r  PORcnt_reg[4]/C
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    PORcnt_reg[4]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  PORcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[4]_i_1_n_7
    SLICE_X65Y66         FDRE                                         r  PORcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  PORcnt_reg[14]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    PORcnt_reg[14]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  PORcnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[12]_i_1_n_5
    SLICE_X65Y68         FDRE                                         r  PORcnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE                         0.000     0.000 r  PORcnt_reg[22]/C
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[22]/Q
                         net (fo=2, routed)           0.120     0.261    PORcnt_reg[22]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  PORcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[20]_i_1_n_5
    SLICE_X65Y70         FDRE                                         r  PORcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 1.971ns (30.009%)  route 4.596ns (69.991%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517    21.517 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.750    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    15.785 f  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    17.451    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.547 f  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        2.930    20.477    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_OB)    1.875    22.352 r  enc/OBUFDS_clock/OB
                         net (fo=0)                   0.000    22.352    TMDSn_clock
    B5                                                                r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 1.970ns (29.999%)  route 4.596ns (70.001%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517    21.517 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.750    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    15.785 f  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    17.451    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.547 f  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        2.930    20.477    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_O)     1.874    22.351 f  enc/OBUFDS_clock/O
                         net (fo=0)                   0.000    22.351    TMDSp_clock
    B6                                                                f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.081ns  (logic 5.700ns (37.798%)  route 9.381ns (62.202%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.755 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/O[1]
                         net (fo=2, routed)           1.612     3.368    vera0/fx_fill_length_high[3]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.306     3.674 r  vera0/datBus_IOBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.952     4.626    vera0/rddata__1[3]
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.750 r  vera0/datBus_IOBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.642     5.392    vera0/datBus_IOBUF[3]_inst_i_15_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.516 r  vera0/datBus_IOBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.571     6.088    vera0/composer/datBus_IOBUF[3]_inst_i_1
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.212 r  vera0/composer/datBus_IOBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.040     7.252    vera0/spictrl/wrdata_r_reg[3]_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.252    10.628    datBus_IOBUF[3]_inst/I
    D1                   OBUFT (Prop_obuft_I_O)       3.553    14.181 r  datBus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.181    datBus[3]
    D1                                                                r  datBus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.026ns  (logic 5.672ns (37.747%)  route 9.354ns (62.253%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.549    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.768 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[0]
                         net (fo=8, routed)           1.833     3.602    vera0/addr_data/fx_fill_length_high[5]
    SLICE_X46Y48         LUT5 (Prop_lut5_I2_O)        0.295     3.897 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_18/O
                         net (fo=1, routed)           1.099     4.996    vera0/addr_data/datBus_IOBUF[5]_inst_i_18_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.124     5.120 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.403     5.523    vera0/addr_data/data11[5]
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.647 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.890     6.537    vera0/addr_data/datBus_IOBUF[5]_inst_i_9_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.661 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.962     7.623    vera0/addr_data/datBus_IOBUF[5]_inst_i_4_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.747 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.856    10.603    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       3.523    14.126 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.126    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.958ns  (logic 5.805ns (38.810%)  route 9.153ns (61.190%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.549    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.872 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.565     3.437    vera0/addr_data/fx_fill_length_high[6]
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.306     3.743 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.058     4.801    vera0/addr_data/datBus_IOBUF[6]_inst_i_21_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.925 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.747     5.672    vera0/addr_data/data11[6]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.796 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.821     6.617    vera0/addr_data/datBus_IOBUF[6]_inst_i_9_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.979     7.721    vera0/addr_data/datBus_IOBUF[6]_inst_i_4_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.845 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.672    10.517    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       3.541    14.058 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.058    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.575ns  (logic 5.813ns (39.883%)  route 8.762ns (60.117%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.549    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.872 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.274     3.146    vera0/fx_fill_length_high[7]
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.306     3.452 r  vera0/datBus_IOBUF[2]_inst_i_20/O
                         net (fo=1, routed)           1.063     4.515    vera0/datBus_IOBUF[2]_inst_i_20_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I4_O)        0.124     4.639 r  vera0/datBus_IOBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.151     4.790    vera0/data11[2]
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  vera0/datBus_IOBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.451     5.365    vera0/composer/datBus_IOBUF[2]_inst_i_1_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I2_O)        0.124     5.489 r  vera0/composer/datBus_IOBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.060     6.549    vera0/spictrl/wrdata_r_reg[2]_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.673 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.453    10.126    datBus_IOBUF[2]_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       3.549    13.675 r  datBus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.675    datBus[2]
    C1                                                                r  datBus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.500ns  (logic 5.685ns (39.209%)  route 8.815ns (60.791%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.549    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.768 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[0]
                         net (fo=8, routed)           1.524     3.293    vera0/fx_fill_length_high[6]
    SLICE_X45Y50         LUT5 (Prop_lut5_I2_O)        0.295     3.588 r  vera0/datBus_IOBUF[1]_inst_i_20/O
                         net (fo=1, routed)           1.176     4.764    vera0/datBus_IOBUF[1]_inst_i_20_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.888 r  vera0/datBus_IOBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.433     5.321    vera0/data11[1]
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.445 r  vera0/datBus_IOBUF[1]_inst_i_11/O
                         net (fo=1, routed)           1.019     6.464    vera0/composer/datBus_IOBUF[1]_inst_i_1_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.124     6.588 r  vera0/composer/datBus_IOBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.649     7.236    vera0/spictrl/wrdata_r_reg[1]_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.703    10.064    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       3.536    13.600 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.600    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.231ns  (logic 6.049ns (42.508%)  route 8.182ns (57.492%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.549    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.872 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           2.069     3.942    vera0/fx_fill_length_high[7]
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.306     4.248 r  vera0/datBus_IOBUF[7]_inst_i_21/O
                         net (fo=1, routed)           0.808     5.056    vera0/rddata__1[7]
    SLICE_X49Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.180 r  vera0/datBus_IOBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.670     5.850    vera0/datBus_IOBUF[7]_inst_i_14_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.124     5.974 r  vera0/datBus_IOBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.808     6.782    vera0/composer/datBus_IOBUF[7]_inst_i_1_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.906 r  vera0/composer/datBus_IOBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.906    vera0/composer/datBus_IOBUF[7]_inst_i_3_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     7.118 r  vera0/composer/datBus_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.516     9.634    datBus_IOBUF[7]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.697    13.331 r  datBus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.331    datBus[7]
    H1                                                                r  datBus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.877ns  (logic 5.680ns (40.934%)  route 8.196ns (59.066%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.900    vera0/addr_data/clk25
    SLICE_X30Y54         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.382 r  vera0/addr_data/fx_pixel_pos_y_r_reg[11]/Q
                         net (fo=6, routed)           1.310     0.928    vera0/addr_data/fx_pixel_position_in_map_y[2]
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.052 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.052    vera0/addr_data/datBus_IOBUF[4]_inst_i_22_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.432 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.432    vera0/addr_data/datBus_IOBUF[4]_inst_i_20_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.549    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.768 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[0]
                         net (fo=8, routed)           1.245     3.013    vera0/addr_data/fx_fill_length_high[5]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.295     3.308 f  vera0/addr_data/datBus_IOBUF[4]_inst_i_19/O
                         net (fo=1, routed)           0.701     4.009    vera0/addr_data/datBus_IOBUF[4]_inst_i_19_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.133 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.466     4.599    vera0/addr_data/rddata__0[4]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.723 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_9/O
                         net (fo=1, routed)           1.024     5.747    vera0/addr_data/datBus_IOBUF[4]_inst_i_9_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.124     5.871 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.025     6.896    vera0/addr_data/datBus_IOBUF[4]_inst_i_4_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.020 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.426     9.446    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.531    12.977 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.977    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_addr1_mode_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.996ns  (logic 5.120ns (39.399%)  route 7.876ns (60.601%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    vera0/addr_data/clk25
    SLICE_X32Y49         FDCE                                         r  vera0/addr_data/fx_addr1_mode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.430 f  vera0/addr_data/fx_addr1_mode_r_reg[0]/Q
                         net (fo=29, routed)          1.443     1.013    vera0/addr_data/fx_addr1_mode[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I0_O)        0.124     1.137 f  vera0/addr_data/fx_cache_byte_index_r[0]_i_3/O
                         net (fo=2, routed)           0.665     1.801    vera0/addr_data/fx_cache_byte_index_r[0]_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.124     1.925 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_19/O
                         net (fo=1, routed)           1.236     3.161    vera0/addr_data/datBus_IOBUF[0]_inst_i_19_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     3.285 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.747     4.032    vera0/addr_data/data11[0]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.156 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.472     4.628    vera0/addr_data/datBus_IOBUF[0]_inst_i_15_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.752 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000     4.752    vera0/addr_data/datBus_IOBUF[0]_inst_i_10_n_0
    SLICE_X52Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     4.961 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.804     5.765    vera0/addr_data/datBus_IOBUF[0]_inst_i_4_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.297     6.062 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.510     8.572    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       3.538    12.110 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.110    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 0.848ns (40.675%)  route 1.237ns (59.325%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.748    -0.375    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_O)     0.822     0.447 r  enc/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.447    TMDSp_clock
    B6                                                                r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 0.849ns (40.704%)  route 1.237ns (59.296%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.748    -0.375    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_OB)    0.823     0.448 r  enc/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.448    TMDSn_clock
    B5                                                                r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spictrl/tx_shift_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.360ns (68.018%)  route 0.640ns (31.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.564    -0.560    vera0/spictrl/clk25
    SLICE_X48Y53         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  vera0/spictrl/tx_shift_r_reg[7]/Q
                         net (fo=1, routed)           0.640     0.221    spi_mosi_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.441 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.441    spi_mosi
    K2                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spictrl/clk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.370ns (64.784%)  route 0.745ns (35.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/spictrl/clk25
    SLICE_X47Y54         FDCE                                         r  vera0/spictrl/clk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  vera0/spictrl/clk_r_reg/Q
                         net (fo=4, routed)           0.745     0.324    spi_sck_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.554 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     1.554    spi_sck
    J1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/dac_csn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.378ns (60.136%)  route 0.913ns (39.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    MDAC0/clk25
    SLICE_X37Y61         FDRE                                         r  MDAC0/dac_csn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MDAC0/dac_csn_reg/Q
                         net (fo=1, routed)           0.913     0.490    dac_csn_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.237     1.727 r  dac_csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.727    dac_csn
    K16                                                               r  dac_csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/mdac_shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.348ns (57.551%)  route 0.994ns (42.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.560    -0.564    MDAC0/clk25
    SLICE_X41Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MDAC0/mdac_shiftreg_reg[15]/Q
                         net (fo=1, routed)           0.994     0.571    dac_sdi_OBUF
    K12                  OBUF (Prop_obuf_I_O)         1.207     1.778 r  dac_sdi_OBUF_inst/O
                         net (fo=0)                   0.000     1.778    dac_sdi
    K12                                                               r  dac_sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spi_select_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.462ns (60.184%)  route 0.967ns (39.816%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.563    -0.561    vera0/clk25
    SLICE_X45Y51         FDCE                                         r  vera0/spi_select_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.433 f  vera0/spi_select_r_reg/Q
                         net (fo=3, routed)           0.170    -0.262    vera0/spi_select_r
    SLICE_X45Y51         LUT1 (Prop_lut1_I0_O)        0.099    -0.163 r  vera0/spi_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.797     0.633    spi_cs_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.868 r  spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.868    spi_cs
    K1                                                                r  spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/l1_vscroll_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.473ns (58.775%)  route 1.033ns (41.225%))
  Logic Levels:           3  (LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.565    -0.559    vera0/clk25
    SLICE_X44Y48         FDCE                                         r  vera0/l1_vscroll_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  vera0/l1_vscroll_r_reg[6]/Q
                         net (fo=2, routed)           0.116    -0.302    vera0/spictrl/datBus_IOBUF[7]_inst_i_4_0[0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  vera0/spictrl/datBus_IOBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.054    -0.203    vera0/addr_data/wrdata_r_reg[6]
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.863     0.705    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       1.242     1.947 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.947    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/dac_sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.413ns (55.614%)  route 1.127ns (44.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    MDAC0/clk25
    SLICE_X36Y61         FDRE                                         r  MDAC0/dac_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MDAC0/dac_sck_reg/Q
                         net (fo=1, routed)           1.127     0.704    dac_sck_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.272     1.975 r  dac_sck_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    dac_sck
    N13                                                               r  dac_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/irq_enable_sprite_collision_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            irq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.010ns (38.788%)  route 1.594ns (61.212%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.563    -0.561    vera0/clk25
    SLICE_X44Y50         FDCE                                         r  vera0/irq_enable_sprite_collision_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  vera0/irq_enable_sprite_collision_r_reg/Q
                         net (fo=3, routed)           0.144    -0.275    vera0/audio/pcm/audio_fifo/irq_enable[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  vera0/audio/pcm/audio_fifo/irq_OBUFT_inst_i_4/O
                         net (fo=1, routed)           1.449     1.219    irq_TRI
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.043 r  irq_OBUFT_inst/O
                         net (fo=0)                   0.000     2.043    irq
    E2                                                                r  irq (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    mmcm0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.370 f  mmcm0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    mmcm0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mmcm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    mmcm0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mmcm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hdmiClk_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 2.366ns (39.818%)  route 3.576ns (60.182%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.909    enc/hdmiClk
    SLICE_X48Y71         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.576     3.124    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_OB)    1.910     5.034 r  enc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.034    TMDSn[0]
    A10                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 2.365ns (39.808%)  route 3.576ns (60.192%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.909    enc/hdmiClk
    SLICE_X48Y71         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.576     3.124    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_O)     1.909     5.033 r  enc/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.033    TMDSp[0]
    B9                                                                r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 2.377ns (41.878%)  route 3.299ns (58.122%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.299     2.842    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_OB)    1.921     4.763 r  enc/OBUFDS_green/OB
                         net (fo=0)                   0.000     4.763    TMDSn[1]
    A9                                                                r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 2.376ns (41.868%)  route 3.299ns (58.132%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.299     2.842    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_O)     1.920     4.762 r  enc/OBUFDS_green/O
                         net (fo=0)                   0.000     4.762    TMDSp[1]
    A8                                                                r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.539ns  (logic 2.367ns (42.736%)  route 3.172ns (57.264%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.172     2.715    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_OB)    1.911     4.626 r  enc/OBUFDS_red/OB
                         net (fo=0)                   0.000     4.626    TMDSn[2]
    C12                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.538ns  (logic 2.366ns (42.725%)  route 3.172ns (57.275%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.540    -0.913    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.172     2.715    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_O)     1.910     4.625 r  enc/OBUFDS_red/O
                         net (fo=0)                   0.000     4.625    TMDSp[2]
    C11                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.000ns (48.206%)  route 1.074ns (51.794%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.572    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.074     0.643    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_O)     0.859     1.502 r  enc/OBUFDS_red/O
                         net (fo=0)                   0.000     1.502    TMDSp[2]
    C11                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.001ns (48.231%)  route 1.074ns (51.769%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.552    -0.572    enc/hdmiClk
    SLICE_X48Y73         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.074     0.643    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_OB)    0.860     1.503 r  enc/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.503    TMDSn[2]
    C12                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.009ns (48.495%)  route 1.072ns (51.505%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.072     0.640    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_O)     0.868     1.508 r  enc/OBUFDS_green/O
                         net (fo=0)                   0.000     1.508    TMDSp[1]
    A8                                                                r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.010ns (48.520%)  route 1.072ns (51.480%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.551    -0.573    enc/hdmiClk
    SLICE_X41Y71         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.072     0.640    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_OB)    0.869     1.509 r  enc/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.509    TMDSn[1]
    A9                                                                r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 0.999ns (44.882%)  route 1.226ns (55.118%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.570    enc/hdmiClk
    SLICE_X48Y71         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.226     0.798    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_O)     0.858     1.655 r  enc/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.655    TMDSp[0]
    B9                                                                r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.000ns (44.907%)  route 1.226ns (55.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.570    enc/hdmiClk
    SLICE_X48Y71         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.226     0.798    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_OB)    0.859     1.656 r  enc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.656    TMDSn[0]
    A10                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           483 Endpoints
Min Delay           483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[10]
                            (input port)
  Destination:            vera0/bus_write_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.901ns (23.163%)  route 6.306ns (76.837%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  adrBus[10] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[10]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  adrBus_IBUF[10]_inst/O
                         net (fo=2, routed)           3.090     4.619    vera0/adrBus_IBUF[10]
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.743 f  vera0/bus_write_r[0]_i_3/O
                         net (fo=1, routed)           1.082     5.825    vera0/bus_write_r[0]_i_3_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124     5.949 f  vera0/bus_write_r[0]_i_2/O
                         net (fo=2, routed)           0.647     6.595    vera0/bus_write_r[0]_i_2_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I0_O)        0.124     6.719 r  vera0/bus_write_r[0]_i_1/O
                         net (fo=14, routed)          1.488     8.207    vera0/bus_write_r[0]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  vera0/bus_write_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.445    -1.491    vera0/clk25
    SLICE_X35Y47         FDRE                                         r  vera0/bus_write_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[10]
                            (input port)
  Destination:            vera0/bus_read_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 1.901ns (24.964%)  route 5.714ns (75.036%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  adrBus[10] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[10]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  adrBus_IBUF[10]_inst/O
                         net (fo=2, routed)           3.090     4.619    vera0/adrBus_IBUF[10]
    SLICE_X12Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.743 f  vera0/bus_write_r[0]_i_3/O
                         net (fo=1, routed)           1.082     5.825    vera0/bus_write_r[0]_i_3_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124     5.949 f  vera0/bus_write_r[0]_i_2/O
                         net (fo=2, routed)           0.647     6.595    vera0/bus_write_r[0]_i_2_n_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.124     6.719 r  vera0/rdaddr_r[4]_i_1/O
                         net (fo=6, routed)           0.896     7.615    vera0/rdaddr_r[4]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  vera0/bus_read_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.446    -1.490    vera0/clk25
    SLICE_X36Y48         FDRE                                         r  vera0/bus_read_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 2.073ns (29.182%)  route 5.030ns (70.818%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          1.018     4.872    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I1_O)        0.152     5.024 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.753     6.777    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326     7.103 r  MDAC0/mdac_shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000     7.103    MDAC0/mdac_shiftreg[11]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.440    -1.496    MDAC0/clk25
    SLICE_X52Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 1.843ns (26.338%)  route 5.154ns (73.662%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.859     4.713    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I1_O)        0.124     4.837 r  MDAC0/mdac_shiftreg[11]_i_4/O
                         net (fo=11, routed)          2.036     6.873    MDAC0/mdac_shiftreg[11]_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124     6.997 r  MDAC0/mdac_shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.997    MDAC0/mdac_shiftreg[10]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.440    -1.496    MDAC0/clk25
    SLICE_X52Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.843ns (26.340%)  route 5.154ns (73.660%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          1.020     4.874    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.998 r  MDAC0/mdac_shiftreg_right[11]_i_1/O
                         net (fo=24, routed)          1.874     6.872    MDAC0/mdac_shiftreg_right[11]_i_1_n_0
    SLICE_X51Y57         LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  MDAC0/mdac_shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.996    MDAC0/mdac_shiftreg[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  MDAC0/mdac_shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.441    -1.495    MDAC0/clk25
    SLICE_X51Y57         FDRE                                         r  MDAC0/mdac_shiftreg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 2.073ns (29.848%)  route 4.872ns (70.152%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          1.018     4.872    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I1_O)        0.152     5.024 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.595     6.619    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.326     6.945 r  MDAC0/mdac_shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.945    MDAC0/mdac_shiftreg[6]_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  MDAC0/mdac_shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.441    -1.495    MDAC0/clk25
    SLICE_X52Y58         FDRE                                         r  MDAC0/mdac_shiftreg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.891ns  (logic 2.073ns (30.080%)  route 4.818ns (69.920%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          1.018     4.872    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I1_O)        0.152     5.024 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.541     6.565    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.326     6.891 r  MDAC0/mdac_shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.891    MDAC0/mdac_shiftreg[9]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.440    -1.496    MDAC0/clk25
    SLICE_X52Y59         FDRE                                         r  MDAC0/mdac_shiftreg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 1.843ns (27.137%)  route 4.948ns (72.863%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          1.020     4.874    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.998 r  MDAC0/mdac_shiftreg_right[11]_i_1/O
                         net (fo=24, routed)          1.669     6.667    MDAC0/mdac_shiftreg_right[11]_i_1_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  MDAC0/mdac_shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.791    MDAC0/mdac_shiftreg[1]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  MDAC0/mdac_shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.441    -1.495    MDAC0/clk25
    SLICE_X51Y57         FDRE                                         r  MDAC0/mdac_shiftreg_reg[1]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.760ns  (logic 0.707ns (10.458%)  route 6.053ns (89.542%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[7]/C
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[7]/Q
                         net (fo=55, routed)          5.246     5.705    vera0/addr_data/fx_map_base_address_r_reg[5]_0[7]
    SLICE_X32Y55         LUT4 (Prop_lut4_I1_O)        0.124     5.829 r  vera0/addr_data/vram_addr_1_r[15]_i_8/O
                         net (fo=1, routed)           0.807     6.636    vera0/addr_data/vram_addr_1_r[15]_i_8_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.760 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000     6.760    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/addr_data/clk25
    SLICE_X38Y55         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.735ns  (logic 2.073ns (30.776%)  route 4.662ns (69.224%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           2.259     3.730    MDAC0/rst_IBUF
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.854 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          1.018     4.872    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I1_O)        0.152     5.024 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.386     6.409    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.326     6.735 r  MDAC0/mdac_shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.735    MDAC0/mdac_shiftreg[5]_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  MDAC0/mdac_shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.441    -1.495    MDAC0/clk25
    SLICE_X52Y58         FDRE                                         r  MDAC0/mdac_shiftreg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wrdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/audio_mode_stereo_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.146ns (38.784%)  route 0.230ns (61.216%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[4]/C
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[4]/Q
                         net (fo=47, routed)          0.230     0.376    vera0/wrdata_r[4]
    SLICE_X56Y53         FDCE                                         r  vera0/audio_mode_stereo_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.834    -0.796    vera0/clk25
    SLICE_X56Y53         FDCE                                         r  vera0/audio_mode_stereo_r_reg/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/audio_fifo_wrdata_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.146ns (33.228%)  route 0.293ns (66.772%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[1]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[1]/Q
                         net (fo=57, routed)          0.293     0.439    vera0/wrdata_r[1]
    SLICE_X58Y46         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.864    -0.767    vera0/clk25
    SLICE_X58Y46         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/audio_fifo_wrdata_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.167ns (36.141%)  route 0.295ns (63.859%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=52, routed)          0.295     0.462    vera0/wrdata_r[3]
    SLICE_X58Y48         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.865    -0.766    vera0/clk25
    SLICE_X58Y48         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/audio_fifo_wrdata_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.167ns (35.286%)  route 0.306ns (64.714%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[5]/C
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[5]/Q
                         net (fo=47, routed)          0.306     0.473    vera0/wrdata_r[5]
    SLICE_X58Y48         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.865    -0.766    vera0/clk25
    SLICE_X58Y48         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/audio_fifo_wrdata_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.167ns (31.879%)  route 0.357ns (68.121%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[0]/C
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[0]/Q
                         net (fo=55, routed)          0.357     0.524    vera0/wrdata_r[0]
    SLICE_X58Y46         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.864    -0.767    vera0/clk25
    SLICE_X58Y46         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_hscale_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.146ns (26.841%)  route 0.398ns (73.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[1]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[1]/Q
                         net (fo=57, routed)          0.398     0.544    vera0/wrdata_r[1]
    SLICE_X54Y48         FDCE                                         r  vera0/dc_hscale_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.838    -0.793    vera0/clk25
    SLICE_X54Y48         FDCE                                         r  vera0/dc_hscale_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.167ns (30.577%)  route 0.379ns (69.423%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[0]/C
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[0]/Q
                         net (fo=55, routed)          0.379     0.546    vera0/wrdata_r[0]
    SLICE_X55Y45         FDCE                                         r  vera0/dc_border_color_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.837    -0.794    vera0/clk25
    SLICE_X55Y45         FDCE                                         r  vera0/dc_border_color_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_vscale_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.146ns (26.091%)  route 0.414ns (73.909%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[7]/C
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[7]/Q
                         net (fo=55, routed)          0.414     0.560    vera0/wrdata_r[7]
    SLICE_X54Y47         FDPE                                         r  vera0/dc_vscale_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.838    -0.793    vera0/clk25
    SLICE_X54Y47         FDPE                                         r  vera0/dc_vscale_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstop_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.167ns (28.949%)  route 0.410ns (71.051%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=52, routed)          0.410     0.577    vera0/wrdata_r[3]
    SLICE_X55Y50         FDCE                                         r  vera0/dc_active_hstop_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.835    -0.795    vera0/clk25
    SLICE_X55Y50         FDCE                                         r  vera0/dc_active_hstop_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstart_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.146ns (25.295%)  route 0.431ns (74.705%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[4]/C
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[4]/Q
                         net (fo=47, routed)          0.431     0.577    vera0/wrdata_r[4]
    SLICE_X53Y50         FDCE                                         r  vera0/dc_active_hstart_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.835    -0.795    vera0/clk25
    SLICE_X53Y50         FDCE                                         r  vera0/dc_active_hstart_r_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rdclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.489ns (24.883%)  route 4.495ns (75.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          4.495     5.984    vera0/adrBus_IBUF[0]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.450ns  (logic 1.502ns (27.563%)  route 3.948ns (72.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          3.948     5.450    vera0/adrBus_IBUF[2]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.222ns  (logic 1.492ns (28.574%)  route 3.730ns (71.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          3.730     5.222    vera0/adrBus_IBUF[3]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.871ns  (logic 1.493ns (30.657%)  route 3.378ns (69.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          3.378     4.871    vera0/adrBus_IBUF[4]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.708ns  (logic 1.479ns (31.417%)  route 3.229ns (68.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          3.229     4.708    vera0/adrBus_IBUF[1]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.247ns (14.739%)  route 1.429ns (85.261%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          1.429     1.676    vera0/adrBus_IBUF[1]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.261ns (14.894%)  route 1.492ns (85.106%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          1.492     1.753    vera0/adrBus_IBUF[4]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.260ns (13.508%)  route 1.664ns (86.492%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          1.664     1.924    vera0/adrBus_IBUF[3]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.270ns (13.286%)  route 1.761ns (86.714%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          1.761     2.030    vera0/adrBus_IBUF[2]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.257ns (11.250%)  route 2.025ns (88.750%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          2.025     2.281    vera0/adrBus_IBUF[0]
    SLICE_X38Y47         FDRE                                         r  vera0/rdaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X38Y47         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wrclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/wraddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.528ns  (logic 1.489ns (22.809%)  route 5.039ns (77.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.039     6.528    vera0/adrBus_IBUF[0]
    SLICE_X39Y46         FDRE                                         r  vera0/wraddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/wraddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.740ns  (logic 1.502ns (26.167%)  route 4.238ns (73.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          4.238     5.740    vera0/adrBus_IBUF[2]
    SLICE_X38Y46         FDRE                                         r  vera0/wraddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X38Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/wraddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.492ns (28.671%)  route 3.712ns (71.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          3.712     5.204    vera0/adrBus_IBUF[3]
    SLICE_X38Y46         FDRE                                         r  vera0/wraddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X38Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/wraddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.061ns  (logic 1.493ns (29.510%)  route 3.567ns (70.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          3.567     5.061    vera0/adrBus_IBUF[4]
    SLICE_X39Y47         FDRE                                         r  vera0/wraddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/wraddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 1.479ns (36.581%)  route 2.564ns (63.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          2.564     4.044    vera0/adrBus_IBUF[1]
    SLICE_X44Y47         FDRE                                         r  vera0/wraddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/wraddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.247ns (17.727%)  route 1.146ns (82.273%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          1.146     1.393    vera0/adrBus_IBUF[1]
    SLICE_X44Y47         FDRE                                         r  vera0/wraddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/wraddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.261ns (14.399%)  route 1.552ns (85.601%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          1.552     1.813    vera0/adrBus_IBUF[4]
    SLICE_X39Y47         FDRE                                         r  vera0/wraddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y47         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/wraddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.260ns (13.519%)  route 1.662ns (86.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          1.662     1.922    vera0/adrBus_IBUF[3]
    SLICE_X38Y46         FDRE                                         r  vera0/wraddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X38Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/wraddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.270ns (12.593%)  route 1.872ns (87.407%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          1.872     2.142    vera0/adrBus_IBUF[2]
    SLICE_X38Y46         FDRE                                         r  vera0/wraddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X38Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/wraddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.586ns  (logic 0.257ns (9.923%)  route 2.330ns (90.077%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          2.330     2.586    vera0/adrBus_IBUF[0]
    SLICE_X39Y46         FDRE                                         r  vera0/wraddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X39Y46         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C





