// Seed: 3397273246
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3
);
  tri1 id_5 = 1 == id_1;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output logic id_3,
    output wand  id_4
);
  assign id_3 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always #(id_6) begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    output wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5
);
  logic id_7;
endmodule
