/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*152 cases */, 127|128,76/*9855*/, TARGET_VAL(ISD::ADD),// ->9860
/*5*/         OPC_Scope, 71, /*->78*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 55|128,2/*311*/, /*->4201*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 84|128,1/*212*/, /*->4200*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3993*/          OPC_MoveChild, 0,
/*3995*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3998*/          OPC_Scope, 99, /*->4099*/ // 2 children in Scope
/*4000*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4003*/            OPC_RecordChild1, // #1 = $Vn
/*4004*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4036
/*4007*/              OPC_CheckChild1Type, MVT::v8i8,
/*4009*/              OPC_RecordChild2, // #2 = $Vm
/*4010*/              OPC_CheckChild2Type, MVT::v8i8,
/*4012*/              OPC_MoveParent,
/*4013*/              OPC_MoveParent,
/*4014*/              OPC_CheckType, MVT::v8i16,
/*4016*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4018*/              OPC_EmitInteger, MVT::i32, 14, 
/*4021*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4036*/            /*SwitchType*/ 29, MVT::v4i16,// ->4067
/*4038*/              OPC_CheckChild1Type, MVT::v4i16,
/*4040*/              OPC_RecordChild2, // #2 = $Vm
/*4041*/              OPC_CheckChild2Type, MVT::v4i16,
/*4043*/              OPC_MoveParent,
/*4044*/              OPC_MoveParent,
/*4045*/              OPC_CheckType, MVT::v4i32,
/*4047*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4049*/              OPC_EmitInteger, MVT::i32, 14, 
/*4052*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4067*/            /*SwitchType*/ 29, MVT::v2i32,// ->4098
/*4069*/              OPC_CheckChild1Type, MVT::v2i32,
/*4071*/              OPC_RecordChild2, // #2 = $Vm
/*4072*/              OPC_CheckChild2Type, MVT::v2i32,
/*4074*/              OPC_MoveParent,
/*4075*/              OPC_MoveParent,
/*4076*/              OPC_CheckType, MVT::v2i64,
/*4078*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4080*/              OPC_EmitInteger, MVT::i32, 14, 
/*4083*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4086*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4098*/            0, // EndSwitchType
/*4099*/          /*Scope*/ 99, /*->4199*/
/*4100*/            OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*4103*/            OPC_RecordChild1, // #1 = $Vn
/*4104*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4136
/*4107*/              OPC_CheckChild1Type, MVT::v8i8,
/*4109*/              OPC_RecordChild2, // #2 = $Vm
/*4110*/              OPC_CheckChild2Type, MVT::v8i8,
/*4112*/              OPC_MoveParent,
/*4113*/              OPC_MoveParent,
/*4114*/              OPC_CheckType, MVT::v8i16,
/*4116*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4118*/              OPC_EmitInteger, MVT::i32, 14, 
/*4121*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4124*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4136*/            /*SwitchType*/ 29, MVT::v4i16,// ->4167
/*4138*/              OPC_CheckChild1Type, MVT::v4i16,
/*4140*/              OPC_RecordChild2, // #2 = $Vm
/*4141*/              OPC_CheckChild2Type, MVT::v4i16,
/*4143*/              OPC_MoveParent,
/*4144*/              OPC_MoveParent,
/*4145*/              OPC_CheckType, MVT::v4i32,
/*4147*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4149*/              OPC_EmitInteger, MVT::i32, 14, 
/*4152*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4155*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4167*/            /*SwitchType*/ 29, MVT::v2i32,// ->4198
/*4169*/              OPC_CheckChild1Type, MVT::v2i32,
/*4171*/              OPC_RecordChild2, // #2 = $Vm
/*4172*/              OPC_CheckChild2Type, MVT::v2i32,
/*4174*/              OPC_MoveParent,
/*4175*/              OPC_MoveParent,
/*4176*/              OPC_CheckType, MVT::v2i64,
/*4178*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4180*/              OPC_EmitInteger, MVT::i32, 14, 
/*4183*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4186*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4198*/            0, // EndSwitchType
/*4199*/          0, /*End of Scope*/
/*4200*/        0, /*End of Scope*/
/*4201*/      /*Scope*/ 90|128,1/*218*/, /*->4421*/
/*4203*/        OPC_MoveChild, 0,
/*4205*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4208*/        OPC_MoveChild, 0,
/*4210*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4213*/        OPC_Scope, 102, /*->4317*/ // 2 children in Scope
/*4215*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*4218*/          OPC_RecordChild1, // #0 = $Vn
/*4219*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4252
/*4222*/            OPC_CheckChild1Type, MVT::v8i8,
/*4224*/            OPC_RecordChild2, // #1 = $Vm
/*4225*/            OPC_CheckChild2Type, MVT::v8i8,
/*4227*/            OPC_MoveParent,
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_RecordChild1, // #2 = $src1
/*4230*/            OPC_CheckType, MVT::v8i16,
/*4232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4234*/            OPC_EmitInteger, MVT::i32, 14, 
/*4237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4252*/          /*SwitchType*/ 30, MVT::v4i16,// ->4284
/*4254*/            OPC_CheckChild1Type, MVT::v4i16,
/*4256*/            OPC_RecordChild2, // #1 = $Vm
/*4257*/            OPC_CheckChild2Type, MVT::v4i16,
/*4259*/            OPC_MoveParent,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_RecordChild1, // #2 = $src1
/*4262*/            OPC_CheckType, MVT::v4i32,
/*4264*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4266*/            OPC_EmitInteger, MVT::i32, 14, 
/*4269*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4272*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4284*/          /*SwitchType*/ 30, MVT::v2i32,// ->4316
/*4286*/            OPC_CheckChild1Type, MVT::v2i32,
/*4288*/            OPC_RecordChild2, // #1 = $Vm
/*4289*/            OPC_CheckChild2Type, MVT::v2i32,
/*4291*/            OPC_MoveParent,
/*4292*/            OPC_MoveParent,
/*4293*/            OPC_RecordChild1, // #2 = $src1
/*4294*/            OPC_CheckType, MVT::v2i64,
/*4296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4298*/            OPC_EmitInteger, MVT::i32, 14, 
/*4301*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4304*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4316*/          0, // EndSwitchType
/*4317*/        /*Scope*/ 102, /*->4420*/
/*4318*/          OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*4321*/          OPC_RecordChild1, // #0 = $Vn
/*4322*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4355
/*4325*/            OPC_CheckChild1Type, MVT::v8i8,
/*4327*/            OPC_RecordChild2, // #1 = $Vm
/*4328*/            OPC_CheckChild2Type, MVT::v8i8,
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_RecordChild1, // #2 = $src1
/*4333*/            OPC_CheckType, MVT::v8i16,
/*4335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4337*/            OPC_EmitInteger, MVT::i32, 14, 
/*4340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4355*/          /*SwitchType*/ 30, MVT::v4i16,// ->4387
/*4357*/            OPC_CheckChild1Type, MVT::v4i16,
/*4359*/            OPC_RecordChild2, // #1 = $Vm
/*4360*/            OPC_CheckChild2Type, MVT::v4i16,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveParent,
/*4364*/            OPC_RecordChild1, // #2 = $src1
/*4365*/            OPC_CheckType, MVT::v4i32,
/*4367*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4369*/            OPC_EmitInteger, MVT::i32, 14, 
/*4372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4387*/          /*SwitchType*/ 30, MVT::v2i32,// ->4419
/*4389*/            OPC_CheckChild1Type, MVT::v2i32,
/*4391*/            OPC_RecordChild2, // #1 = $Vm
/*4392*/            OPC_CheckChild2Type, MVT::v2i32,
/*4394*/            OPC_MoveParent,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_RecordChild1, // #2 = $src1
/*4397*/            OPC_CheckType, MVT::v2i64,
/*4399*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4401*/            OPC_EmitInteger, MVT::i32, 14, 
/*4404*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4419*/          0, // EndSwitchType
/*4420*/        0, /*End of Scope*/
/*4421*/      /*Scope*/ 2|128,3/*386*/, /*->4809*/
/*4423*/        OPC_RecordChild0, // #0 = $src1
/*4424*/        OPC_MoveChild, 1,
/*4426*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4616
/*4431*/          OPC_Scope, 9|128,1/*137*/, /*->4571*/ // 2 children in Scope
/*4434*/            OPC_RecordChild0, // #1 = $Vn
/*4435*/            OPC_MoveChild, 1,
/*4437*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4440*/            OPC_RecordChild0, // #2 = $Vm
/*4441*/            OPC_Scope, 63, /*->4506*/ // 2 children in Scope
/*4443*/              OPC_CheckChild0Type, MVT::v4i16,
/*4445*/              OPC_RecordChild1, // #3 = $lane
/*4446*/              OPC_MoveChild, 1,
/*4448*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4451*/              OPC_MoveParent,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4480
/*4457*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4459*/                OPC_EmitConvertToTarget, 3,
/*4461*/                OPC_EmitInteger, MVT::i32, 14, 
/*4464*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4467*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4480*/              /*SwitchType*/ 23, MVT::v8i16,// ->4505
/*4482*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4484*/                OPC_EmitConvertToTarget, 3,
/*4486*/                OPC_EmitInteger, MVT::i32, 14, 
/*4489*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4492*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4505*/              0, // EndSwitchType
/*4506*/            /*Scope*/ 63, /*->4570*/
/*4507*/              OPC_CheckChild0Type, MVT::v2i32,
/*4509*/              OPC_RecordChild1, // #3 = $lane
/*4510*/              OPC_MoveChild, 1,
/*4512*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4515*/              OPC_MoveParent,
/*4516*/              OPC_MoveParent,
/*4517*/              OPC_MoveParent,
/*4518*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4544
/*4521*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4523*/                OPC_EmitConvertToTarget, 3,
/*4525*/                OPC_EmitInteger, MVT::i32, 14, 
/*4528*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4531*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4544*/              /*SwitchType*/ 23, MVT::v4i32,// ->4569
/*4546*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4548*/                OPC_EmitConvertToTarget, 3,
/*4550*/                OPC_EmitInteger, MVT::i32, 14, 
/*4553*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4556*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4569*/              0, // EndSwitchType
/*4570*/            0, /*End of Scope*/
/*4571*/          /*Scope*/ 43, /*->4615*/
/*4572*/            OPC_MoveChild, 0,
/*4574*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4577*/            OPC_RecordChild0, // #1 = $Vm
/*4578*/            OPC_CheckChild0Type, MVT::v4i16,
/*4580*/            OPC_RecordChild1, // #2 = $lane
/*4581*/            OPC_MoveChild, 1,
/*4583*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveParent,
/*4588*/            OPC_RecordChild1, // #3 = $Vn
/*4589*/            OPC_MoveParent,
/*4590*/            OPC_CheckType, MVT::v4i16,
/*4592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4594*/            OPC_EmitConvertToTarget, 2,
/*4596*/            OPC_EmitInteger, MVT::i32, 14, 
/*4599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4602*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4615*/          0, /*End of Scope*/
/*4616*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4712
/*4619*/          OPC_RecordChild0, // #1 = $Vn
/*4620*/          OPC_Scope, 44, /*->4666*/ // 2 children in Scope
/*4622*/            OPC_CheckChild0Type, MVT::v4i16,
/*4624*/            OPC_MoveChild, 1,
/*4626*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4629*/            OPC_RecordChild0, // #2 = $Vm
/*4630*/            OPC_CheckChild0Type, MVT::v4i16,
/*4632*/            OPC_RecordChild1, // #3 = $lane
/*4633*/            OPC_MoveChild, 1,
/*4635*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4638*/            OPC_MoveParent,
/*4639*/            OPC_MoveParent,
/*4640*/            OPC_MoveParent,
/*4641*/            OPC_CheckType, MVT::v4i32,
/*4643*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4645*/            OPC_EmitConvertToTarget, 3,
/*4647*/            OPC_EmitInteger, MVT::i32, 14, 
/*4650*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4653*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4666*/          /*Scope*/ 44, /*->4711*/
/*4667*/            OPC_CheckChild0Type, MVT::v2i32,
/*4669*/            OPC_MoveChild, 1,
/*4671*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4674*/            OPC_RecordChild0, // #2 = $Vm
/*4675*/            OPC_CheckChild0Type, MVT::v2i32,
/*4677*/            OPC_RecordChild1, // #3 = $lane
/*4678*/            OPC_MoveChild, 1,
/*4680*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveParent,
/*4685*/            OPC_MoveParent,
/*4686*/            OPC_CheckType, MVT::v2i64,
/*4688*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4690*/            OPC_EmitConvertToTarget, 3,
/*4692*/            OPC_EmitInteger, MVT::i32, 14, 
/*4695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4711*/          0, /*End of Scope*/
/*4712*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4808
/*4715*/          OPC_RecordChild0, // #1 = $Vn
/*4716*/          OPC_Scope, 44, /*->4762*/ // 2 children in Scope
/*4718*/            OPC_CheckChild0Type, MVT::v4i16,
/*4720*/            OPC_MoveChild, 1,
/*4722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4725*/            OPC_RecordChild0, // #2 = $Vm
/*4726*/            OPC_CheckChild0Type, MVT::v4i16,
/*4728*/            OPC_RecordChild1, // #3 = $lane
/*4729*/            OPC_MoveChild, 1,
/*4731*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4734*/            OPC_MoveParent,
/*4735*/            OPC_MoveParent,
/*4736*/            OPC_MoveParent,
/*4737*/            OPC_CheckType, MVT::v4i32,
/*4739*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4741*/            OPC_EmitConvertToTarget, 3,
/*4743*/            OPC_EmitInteger, MVT::i32, 14, 
/*4746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4749*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4762*/          /*Scope*/ 44, /*->4807*/
/*4763*/            OPC_CheckChild0Type, MVT::v2i32,
/*4765*/            OPC_MoveChild, 1,
/*4767*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4770*/            OPC_RecordChild0, // #2 = $Vm
/*4771*/            OPC_CheckChild0Type, MVT::v2i32,
/*4773*/            OPC_RecordChild1, // #3 = $lane
/*4774*/            OPC_MoveChild, 1,
/*4776*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4779*/            OPC_MoveParent,
/*4780*/            OPC_MoveParent,
/*4781*/            OPC_MoveParent,
/*4782*/            OPC_CheckType, MVT::v2i64,
/*4784*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4786*/            OPC_EmitConvertToTarget, 3,
/*4788*/            OPC_EmitInteger, MVT::i32, 14, 
/*4791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4807*/          0, /*End of Scope*/
/*4808*/        0, // EndSwitchOpcode
/*4809*/      /*Scope*/ 97, /*->4907*/
/*4810*/        OPC_MoveChild, 0,
/*4812*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4815*/        OPC_Scope, 44, /*->4861*/ // 2 children in Scope
/*4817*/          OPC_RecordChild0, // #0 = $Vn
/*4818*/          OPC_MoveChild, 1,
/*4820*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4823*/          OPC_RecordChild0, // #1 = $Vm
/*4824*/          OPC_CheckChild0Type, MVT::v4i16,
/*4826*/          OPC_RecordChild1, // #2 = $lane
/*4827*/          OPC_MoveChild, 1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v4i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4861*/        /*Scope*/ 44, /*->4906*/
/*4862*/          OPC_MoveChild, 0,
/*4864*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4867*/          OPC_RecordChild0, // #0 = $Vm
/*4868*/          OPC_CheckChild0Type, MVT::v4i16,
/*4870*/          OPC_RecordChild1, // #1 = $lane
/*4871*/          OPC_MoveChild, 1,
/*4873*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_MoveParent,
/*4878*/          OPC_RecordChild1, // #2 = $Vn
/*4879*/          OPC_MoveParent,
/*4880*/          OPC_RecordChild1, // #3 = $src1
/*4881*/          OPC_CheckType, MVT::v4i16,
/*4883*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4885*/          OPC_EmitConvertToTarget, 1,
/*4887*/          OPC_EmitInteger, MVT::i32, 14, 
/*4890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4906*/        0, /*End of Scope*/
/*4907*/      /*Scope*/ 49, /*->4957*/
/*4908*/        OPC_RecordChild0, // #0 = $src1
/*4909*/        OPC_MoveChild, 1,
/*4911*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4914*/        OPC_MoveChild, 0,
/*4916*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4919*/        OPC_RecordChild0, // #1 = $Vm
/*4920*/        OPC_CheckChild0Type, MVT::v2i32,
/*4922*/        OPC_RecordChild1, // #2 = $lane
/*4923*/        OPC_MoveChild, 1,
/*4925*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4928*/        OPC_MoveParent,
/*4929*/        OPC_MoveParent,
/*4930*/        OPC_RecordChild1, // #3 = $Vn
/*4931*/        OPC_MoveParent,
/*4932*/        OPC_CheckType, MVT::v2i32,
/*4934*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4936*/        OPC_EmitConvertToTarget, 2,
/*4938*/        OPC_EmitInteger, MVT::i32, 14, 
/*4941*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4957*/      /*Scope*/ 97, /*->5055*/
/*4958*/        OPC_MoveChild, 0,
/*4960*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4963*/        OPC_Scope, 44, /*->5009*/ // 2 children in Scope
/*4965*/          OPC_RecordChild0, // #0 = $Vn
/*4966*/          OPC_MoveChild, 1,
/*4968*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4971*/          OPC_RecordChild0, // #1 = $Vm
/*4972*/          OPC_CheckChild0Type, MVT::v2i32,
/*4974*/          OPC_RecordChild1, // #2 = $lane
/*4975*/          OPC_MoveChild, 1,
/*4977*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4980*/          OPC_MoveParent,
/*4981*/          OPC_MoveParent,
/*4982*/          OPC_MoveParent,
/*4983*/          OPC_RecordChild1, // #3 = $src1
/*4984*/          OPC_CheckType, MVT::v2i32,
/*4986*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4988*/          OPC_EmitConvertToTarget, 2,
/*4990*/          OPC_EmitInteger, MVT::i32, 14, 
/*4993*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4996*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5009*/        /*Scope*/ 44, /*->5054*/
/*5010*/          OPC_MoveChild, 0,
/*5012*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5015*/          OPC_RecordChild0, // #0 = $Vm
/*5016*/          OPC_CheckChild0Type, MVT::v2i32,
/*5018*/          OPC_RecordChild1, // #1 = $lane
/*5019*/          OPC_MoveChild, 1,
/*5021*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5024*/          OPC_MoveParent,
/*5025*/          OPC_MoveParent,
/*5026*/          OPC_RecordChild1, // #2 = $Vn
/*5027*/          OPC_MoveParent,
/*5028*/          OPC_RecordChild1, // #3 = $src1
/*5029*/          OPC_CheckType, MVT::v2i32,
/*5031*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5033*/          OPC_EmitConvertToTarget, 1,
/*5035*/          OPC_EmitInteger, MVT::i32, 14, 
/*5038*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5041*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5054*/        0, /*End of Scope*/
/*5055*/      /*Scope*/ 49, /*->5105*/
/*5056*/        OPC_RecordChild0, // #0 = $src1
/*5057*/        OPC_MoveChild, 1,
/*5059*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5062*/        OPC_MoveChild, 0,
/*5064*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5067*/        OPC_RecordChild0, // #1 = $Vm
/*5068*/        OPC_CheckChild0Type, MVT::v4i16,
/*5070*/        OPC_RecordChild1, // #2 = $lane
/*5071*/        OPC_MoveChild, 1,
/*5073*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5076*/        OPC_MoveParent,
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild1, // #3 = $Vn
/*5079*/        OPC_MoveParent,
/*5080*/        OPC_CheckType, MVT::v8i16,
/*5082*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5084*/        OPC_EmitConvertToTarget, 2,
/*5086*/        OPC_EmitInteger, MVT::i32, 14, 
/*5089*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5105*/      /*Scope*/ 97, /*->5203*/
/*5106*/        OPC_MoveChild, 0,
/*5108*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5111*/        OPC_Scope, 44, /*->5157*/ // 2 children in Scope
/*5113*/          OPC_RecordChild0, // #0 = $Vn
/*5114*/          OPC_MoveChild, 1,
/*5116*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5119*/          OPC_RecordChild0, // #1 = $Vm
/*5120*/          OPC_CheckChild0Type, MVT::v4i16,
/*5122*/          OPC_RecordChild1, // #2 = $lane
/*5123*/          OPC_MoveChild, 1,
/*5125*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5128*/          OPC_MoveParent,
/*5129*/          OPC_MoveParent,
/*5130*/          OPC_MoveParent,
/*5131*/          OPC_RecordChild1, // #3 = $src1
/*5132*/          OPC_CheckType, MVT::v8i16,
/*5134*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5136*/          OPC_EmitConvertToTarget, 2,
/*5138*/          OPC_EmitInteger, MVT::i32, 14, 
/*5141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5157*/        /*Scope*/ 44, /*->5202*/
/*5158*/          OPC_MoveChild, 0,
/*5160*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5163*/          OPC_RecordChild0, // #0 = $Vm
/*5164*/          OPC_CheckChild0Type, MVT::v4i16,
/*5166*/          OPC_RecordChild1, // #1 = $lane
/*5167*/          OPC_MoveChild, 1,
/*5169*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5172*/          OPC_MoveParent,
/*5173*/          OPC_MoveParent,
/*5174*/          OPC_RecordChild1, // #2 = $Vn
/*5175*/          OPC_MoveParent,
/*5176*/          OPC_RecordChild1, // #3 = $src1
/*5177*/          OPC_CheckType, MVT::v8i16,
/*5179*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5181*/          OPC_EmitConvertToTarget, 1,
/*5183*/          OPC_EmitInteger, MVT::i32, 14, 
/*5186*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5189*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5202*/        0, /*End of Scope*/
/*5203*/      /*Scope*/ 49, /*->5253*/
/*5204*/        OPC_RecordChild0, // #0 = $src1
/*5205*/        OPC_MoveChild, 1,
/*5207*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5210*/        OPC_MoveChild, 0,
/*5212*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5215*/        OPC_RecordChild0, // #1 = $Vm
/*5216*/        OPC_CheckChild0Type, MVT::v2i32,
/*5218*/        OPC_RecordChild1, // #2 = $lane
/*5219*/        OPC_MoveChild, 1,
/*5221*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/        OPC_MoveParent,
/*5225*/        OPC_MoveParent,
/*5226*/        OPC_RecordChild1, // #3 = $Vn
/*5227*/        OPC_MoveParent,
/*5228*/        OPC_CheckType, MVT::v4i32,
/*5230*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5232*/        OPC_EmitConvertToTarget, 2,
/*5234*/        OPC_EmitInteger, MVT::i32, 14, 
/*5237*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5240*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5253*/      /*Scope*/ 39|128,2/*295*/, /*->5550*/
/*5255*/        OPC_MoveChild, 0,
/*5257*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->5353
/*5261*/          OPC_Scope, 44, /*->5307*/ // 2 children in Scope
/*5263*/            OPC_RecordChild0, // #0 = $Vn
/*5264*/            OPC_MoveChild, 1,
/*5266*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5269*/            OPC_RecordChild0, // #1 = $Vm
/*5270*/            OPC_CheckChild0Type, MVT::v2i32,
/*5272*/            OPC_RecordChild1, // #2 = $lane
/*5273*/            OPC_MoveChild, 1,
/*5275*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_MoveParent,
/*5281*/            OPC_RecordChild1, // #3 = $src1
/*5282*/            OPC_CheckType, MVT::v4i32,
/*5284*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5286*/            OPC_EmitConvertToTarget, 2,
/*5288*/            OPC_EmitInteger, MVT::i32, 14, 
/*5291*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5294*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5307*/          /*Scope*/ 44, /*->5352*/
/*5308*/            OPC_MoveChild, 0,
/*5310*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5313*/            OPC_RecordChild0, // #0 = $Vm
/*5314*/            OPC_CheckChild0Type, MVT::v2i32,
/*5316*/            OPC_RecordChild1, // #1 = $lane
/*5317*/            OPC_MoveChild, 1,
/*5319*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_RecordChild1, // #2 = $Vn
/*5325*/            OPC_MoveParent,
/*5326*/            OPC_RecordChild1, // #3 = $src1
/*5327*/            OPC_CheckType, MVT::v4i32,
/*5329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5331*/            OPC_EmitConvertToTarget, 1,
/*5333*/            OPC_EmitInteger, MVT::i32, 14, 
/*5336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5352*/          0, /*End of Scope*/
/*5353*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5451
/*5356*/          OPC_RecordChild0, // #0 = $Vn
/*5357*/          OPC_Scope, 45, /*->5404*/ // 2 children in Scope
/*5359*/            OPC_CheckChild0Type, MVT::v4i16,
/*5361*/            OPC_MoveChild, 1,
/*5363*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5366*/            OPC_RecordChild0, // #1 = $Vm
/*5367*/            OPC_CheckChild0Type, MVT::v4i16,
/*5369*/            OPC_RecordChild1, // #2 = $lane
/*5370*/            OPC_MoveChild, 1,
/*5372*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_RecordChild1, // #3 = $src1
/*5379*/            OPC_CheckType, MVT::v4i32,
/*5381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5383*/            OPC_EmitConvertToTarget, 2,
/*5385*/            OPC_EmitInteger, MVT::i32, 14, 
/*5388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5404*/          /*Scope*/ 45, /*->5450*/
/*5405*/            OPC_CheckChild0Type, MVT::v2i32,
/*5407*/            OPC_MoveChild, 1,
/*5409*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5412*/            OPC_RecordChild0, // #1 = $Vm
/*5413*/            OPC_CheckChild0Type, MVT::v2i32,
/*5415*/            OPC_RecordChild1, // #2 = $lane
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5421*/            OPC_MoveParent,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_RecordChild1, // #3 = $src1
/*5425*/            OPC_CheckType, MVT::v2i64,
/*5427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5429*/            OPC_EmitConvertToTarget, 2,
/*5431*/            OPC_EmitInteger, MVT::i32, 14, 
/*5434*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5437*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5450*/          0, /*End of Scope*/
/*5451*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5549
/*5454*/          OPC_RecordChild0, // #0 = $Vn
/*5455*/          OPC_Scope, 45, /*->5502*/ // 2 children in Scope
/*5457*/            OPC_CheckChild0Type, MVT::v4i16,
/*5459*/            OPC_MoveChild, 1,
/*5461*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5464*/            OPC_RecordChild0, // #1 = $Vm
/*5465*/            OPC_CheckChild0Type, MVT::v4i16,
/*5467*/            OPC_RecordChild1, // #2 = $lane
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/            OPC_MoveParent,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_RecordChild1, // #3 = $src1
/*5477*/            OPC_CheckType, MVT::v4i32,
/*5479*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5481*/            OPC_EmitConvertToTarget, 2,
/*5483*/            OPC_EmitInteger, MVT::i32, 14, 
/*5486*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5489*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5502*/          /*Scope*/ 45, /*->5548*/
/*5503*/            OPC_CheckChild0Type, MVT::v2i32,
/*5505*/            OPC_MoveChild, 1,
/*5507*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5510*/            OPC_RecordChild0, // #1 = $Vm
/*5511*/            OPC_CheckChild0Type, MVT::v2i32,
/*5513*/            OPC_RecordChild1, // #2 = $lane
/*5514*/            OPC_MoveChild, 1,
/*5516*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5519*/            OPC_MoveParent,
/*5520*/            OPC_MoveParent,
/*5521*/            OPC_MoveParent,
/*5522*/            OPC_RecordChild1, // #3 = $src1
/*5523*/            OPC_CheckType, MVT::v2i64,
/*5525*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5527*/            OPC_EmitConvertToTarget, 2,
/*5529*/            OPC_EmitInteger, MVT::i32, 14, 
/*5532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5535*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5548*/          0, /*End of Scope*/
/*5549*/        0, // EndSwitchOpcode
/*5550*/      /*Scope*/ 53|128,1/*181*/, /*->5733*/
/*5552*/        OPC_RecordChild0, // #0 = $src1
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5558*/        OPC_Scope, 113, /*->5673*/ // 2 children in Scope
/*5560*/          OPC_RecordChild0, // #1 = $src2
/*5561*/          OPC_MoveChild, 1,
/*5563*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/          OPC_RecordChild0, // #2 = $src3
/*5567*/          OPC_Scope, 51, /*->5620*/ // 2 children in Scope
/*5569*/            OPC_CheckChild0Type, MVT::v8i16,
/*5571*/            OPC_RecordChild1, // #3 = $lane
/*5572*/            OPC_MoveChild, 1,
/*5574*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5577*/            OPC_MoveParent,
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_MoveParent,
/*5580*/            OPC_CheckType, MVT::v8i16,
/*5582*/            OPC_EmitConvertToTarget, 3,
/*5584*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 3,
/*5598*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5620*/          /*Scope*/ 51, /*->5672*/
/*5621*/            OPC_CheckChild0Type, MVT::v4i32,
/*5623*/            OPC_RecordChild1, // #3 = $lane
/*5624*/            OPC_MoveChild, 1,
/*5626*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveParent,
/*5632*/            OPC_CheckType, MVT::v4i32,
/*5634*/            OPC_EmitConvertToTarget, 3,
/*5636*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5639*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5648*/            OPC_EmitConvertToTarget, 3,
/*5650*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5653*/            OPC_EmitInteger, MVT::i32, 14, 
/*5656*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5659*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5672*/          0, /*End of Scope*/
/*5673*/        /*Scope*/ 58, /*->5732*/
/*5674*/          OPC_MoveChild, 0,
/*5676*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5679*/          OPC_RecordChild0, // #1 = $src3
/*5680*/          OPC_CheckChild0Type, MVT::v8i16,
/*5682*/          OPC_RecordChild1, // #2 = $lane
/*5683*/          OPC_MoveChild, 1,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_MoveParent,
/*5690*/          OPC_RecordChild1, // #3 = $src2
/*5691*/          OPC_MoveParent,
/*5692*/          OPC_CheckType, MVT::v8i16,
/*5694*/          OPC_EmitConvertToTarget, 2,
/*5696*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5699*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5708*/          OPC_EmitConvertToTarget, 2,
/*5710*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5713*/          OPC_EmitInteger, MVT::i32, 14, 
/*5716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5719*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5732*/        0, /*End of Scope*/
/*5733*/      /*Scope*/ 127, /*->5861*/
/*5734*/        OPC_MoveChild, 0,
/*5736*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5739*/        OPC_Scope, 59, /*->5800*/ // 2 children in Scope
/*5741*/          OPC_RecordChild0, // #0 = $src2
/*5742*/          OPC_MoveChild, 1,
/*5744*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5747*/          OPC_RecordChild0, // #1 = $src3
/*5748*/          OPC_CheckChild0Type, MVT::v8i16,
/*5750*/          OPC_RecordChild1, // #2 = $lane
/*5751*/          OPC_MoveChild, 1,
/*5753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_RecordChild1, // #3 = $src1
/*5760*/          OPC_CheckType, MVT::v8i16,
/*5762*/          OPC_EmitConvertToTarget, 2,
/*5764*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5767*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5776*/          OPC_EmitConvertToTarget, 2,
/*5778*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5781*/          OPC_EmitInteger, MVT::i32, 14, 
/*5784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5800*/        /*Scope*/ 59, /*->5860*/
/*5801*/          OPC_MoveChild, 0,
/*5803*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5806*/          OPC_RecordChild0, // #0 = $src3
/*5807*/          OPC_CheckChild0Type, MVT::v8i16,
/*5809*/          OPC_RecordChild1, // #1 = $lane
/*5810*/          OPC_MoveChild, 1,
/*5812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5815*/          OPC_MoveParent,
/*5816*/          OPC_MoveParent,
/*5817*/          OPC_RecordChild1, // #2 = $src2
/*5818*/          OPC_MoveParent,
/*5819*/          OPC_RecordChild1, // #3 = $src1
/*5820*/          OPC_CheckType, MVT::v8i16,
/*5822*/          OPC_EmitConvertToTarget, 1,
/*5824*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5827*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5836*/          OPC_EmitConvertToTarget, 1,
/*5838*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5841*/          OPC_EmitInteger, MVT::i32, 14, 
/*5844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5860*/        0, /*End of Scope*/
/*5861*/      /*Scope*/ 64, /*->5926*/
/*5862*/        OPC_RecordChild0, // #0 = $src1
/*5863*/        OPC_MoveChild, 1,
/*5865*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5868*/        OPC_MoveChild, 0,
/*5870*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5873*/        OPC_RecordChild0, // #1 = $src3
/*5874*/        OPC_CheckChild0Type, MVT::v4i32,
/*5876*/        OPC_RecordChild1, // #2 = $lane
/*5877*/        OPC_MoveChild, 1,
/*5879*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5882*/        OPC_MoveParent,
/*5883*/        OPC_MoveParent,
/*5884*/        OPC_RecordChild1, // #3 = $src2
/*5885*/        OPC_MoveParent,
/*5886*/        OPC_CheckType, MVT::v4i32,
/*5888*/        OPC_EmitConvertToTarget, 2,
/*5890*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5893*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5902*/        OPC_EmitConvertToTarget, 2,
/*5904*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5907*/        OPC_EmitInteger, MVT::i32, 14, 
/*5910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5913*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5926*/      /*Scope*/ 127, /*->6054*/
/*5927*/        OPC_MoveChild, 0,
/*5929*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5932*/        OPC_Scope, 59, /*->5993*/ // 2 children in Scope
/*5934*/          OPC_RecordChild0, // #0 = $src2
/*5935*/          OPC_MoveChild, 1,
/*5937*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5940*/          OPC_RecordChild0, // #1 = $src3
/*5941*/          OPC_CheckChild0Type, MVT::v4i32,
/*5943*/          OPC_RecordChild1, // #2 = $lane
/*5944*/          OPC_MoveChild, 1,
/*5946*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5949*/          OPC_MoveParent,
/*5950*/          OPC_MoveParent,
/*5951*/          OPC_MoveParent,
/*5952*/          OPC_RecordChild1, // #3 = $src1
/*5953*/          OPC_CheckType, MVT::v4i32,
/*5955*/          OPC_EmitConvertToTarget, 2,
/*5957*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5960*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5969*/          OPC_EmitConvertToTarget, 2,
/*5971*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5974*/          OPC_EmitInteger, MVT::i32, 14, 
/*5977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5993*/        /*Scope*/ 59, /*->6053*/
/*5994*/          OPC_MoveChild, 0,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5999*/          OPC_RecordChild0, // #0 = $src3
/*6000*/          OPC_CheckChild0Type, MVT::v4i32,
/*6002*/          OPC_RecordChild1, // #1 = $lane
/*6003*/          OPC_MoveChild, 1,
/*6005*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6008*/          OPC_MoveParent,
/*6009*/          OPC_MoveParent,
/*6010*/          OPC_RecordChild1, // #2 = $src2
/*6011*/          OPC_MoveParent,
/*6012*/          OPC_RecordChild1, // #3 = $src1
/*6013*/          OPC_CheckType, MVT::v4i32,
/*6015*/          OPC_EmitConvertToTarget, 1,
/*6017*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6020*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*6029*/          OPC_EmitConvertToTarget, 1,
/*6031*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6034*/          OPC_EmitInteger, MVT::i32, 14, 
/*6037*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6040*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6053*/        0, /*End of Scope*/
/*6054*/      /*Scope*/ 116|128,2/*372*/, /*->6428*/
/*6056*/        OPC_RecordChild0, // #0 = $src1
/*6057*/        OPC_MoveChild, 1,
/*6059*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6062*/        OPC_Scope, 52|128,1/*180*/, /*->6245*/ // 2 children in Scope
/*6065*/          OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6068*/          OPC_RecordChild1, // #1 = $Vn
/*6069*/          OPC_Scope, 28, /*->6099*/ // 6 children in Scope
/*6071*/            OPC_CheckChild1Type, MVT::v8i8,
/*6073*/            OPC_RecordChild2, // #2 = $Vm
/*6074*/            OPC_CheckChild2Type, MVT::v8i8,
/*6076*/            OPC_MoveParent,
/*6077*/            OPC_CheckType, MVT::v8i8,
/*6079*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6081*/            OPC_EmitInteger, MVT::i32, 14, 
/*6084*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6087*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6099*/          /*Scope*/ 28, /*->6128*/
/*6100*/            OPC_CheckChild1Type, MVT::v4i16,
/*6102*/            OPC_RecordChild2, // #2 = $Vm
/*6103*/            OPC_CheckChild2Type, MVT::v4i16,
/*6105*/            OPC_MoveParent,
/*6106*/            OPC_CheckType, MVT::v4i16,
/*6108*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6110*/            OPC_EmitInteger, MVT::i32, 14, 
/*6113*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6116*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6128*/          /*Scope*/ 28, /*->6157*/
/*6129*/            OPC_CheckChild1Type, MVT::v2i32,
/*6131*/            OPC_RecordChild2, // #2 = $Vm
/*6132*/            OPC_CheckChild2Type, MVT::v2i32,
/*6134*/            OPC_MoveParent,
/*6135*/            OPC_CheckType, MVT::v2i32,
/*6137*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6139*/            OPC_EmitInteger, MVT::i32, 14, 
/*6142*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6145*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6157*/          /*Scope*/ 28, /*->6186*/
/*6158*/            OPC_CheckChild1Type, MVT::v16i8,
/*6160*/            OPC_RecordChild2, // #2 = $Vm
/*6161*/            OPC_CheckChild2Type, MVT::v16i8,
/*6163*/            OPC_MoveParent,
/*6164*/            OPC_CheckType, MVT::v16i8,
/*6166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6168*/            OPC_EmitInteger, MVT::i32, 14, 
/*6171*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6174*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6186*/          /*Scope*/ 28, /*->6215*/
/*6187*/            OPC_CheckChild1Type, MVT::v8i16,
/*6189*/            OPC_RecordChild2, // #2 = $Vm
/*6190*/            OPC_CheckChild2Type, MVT::v8i16,
/*6192*/            OPC_MoveParent,
/*6193*/            OPC_CheckType, MVT::v8i16,
/*6195*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6197*/            OPC_EmitInteger, MVT::i32, 14, 
/*6200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6215*/          /*Scope*/ 28, /*->6244*/
/*6216*/            OPC_CheckChild1Type, MVT::v4i32,
/*6218*/            OPC_RecordChild2, // #2 = $Vm
/*6219*/            OPC_CheckChild2Type, MVT::v4i32,
/*6221*/            OPC_MoveParent,
/*6222*/            OPC_CheckType, MVT::v4i32,
/*6224*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6226*/            OPC_EmitInteger, MVT::i32, 14, 
/*6229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6244*/          0, /*End of Scope*/
/*6245*/        /*Scope*/ 52|128,1/*180*/, /*->6427*/
/*6247*/          OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*6250*/          OPC_RecordChild1, // #1 = $Vn
/*6251*/          OPC_Scope, 28, /*->6281*/ // 6 children in Scope
/*6253*/            OPC_CheckChild1Type, MVT::v8i8,
/*6255*/            OPC_RecordChild2, // #2 = $Vm
/*6256*/            OPC_CheckChild2Type, MVT::v8i8,
/*6258*/            OPC_MoveParent,
/*6259*/            OPC_CheckType, MVT::v8i8,
/*6261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6263*/            OPC_EmitInteger, MVT::i32, 14, 
/*6266*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6269*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6281*/          /*Scope*/ 28, /*->6310*/
/*6282*/            OPC_CheckChild1Type, MVT::v4i16,
/*6284*/            OPC_RecordChild2, // #2 = $Vm
/*6285*/            OPC_CheckChild2Type, MVT::v4i16,
/*6287*/            OPC_MoveParent,
/*6288*/            OPC_CheckType, MVT::v4i16,
/*6290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6292*/            OPC_EmitInteger, MVT::i32, 14, 
/*6295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6310*/          /*Scope*/ 28, /*->6339*/
/*6311*/            OPC_CheckChild1Type, MVT::v2i32,
/*6313*/            OPC_RecordChild2, // #2 = $Vm
/*6314*/            OPC_CheckChild2Type, MVT::v2i32,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_CheckType, MVT::v2i32,
/*6319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6339*/          /*Scope*/ 28, /*->6368*/
/*6340*/            OPC_CheckChild1Type, MVT::v16i8,
/*6342*/            OPC_RecordChild2, // #2 = $Vm
/*6343*/            OPC_CheckChild2Type, MVT::v16i8,
/*6345*/            OPC_MoveParent,
/*6346*/            OPC_CheckType, MVT::v16i8,
/*6348*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6350*/            OPC_EmitInteger, MVT::i32, 14, 
/*6353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6356*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6368*/          /*Scope*/ 28, /*->6397*/
/*6369*/            OPC_CheckChild1Type, MVT::v8i16,
/*6371*/            OPC_RecordChild2, // #2 = $Vm
/*6372*/            OPC_CheckChild2Type, MVT::v8i16,
/*6374*/            OPC_MoveParent,
/*6375*/            OPC_CheckType, MVT::v8i16,
/*6377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6379*/            OPC_EmitInteger, MVT::i32, 14, 
/*6382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6385*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6397*/          /*Scope*/ 28, /*->6426*/
/*6398*/            OPC_CheckChild1Type, MVT::v4i32,
/*6400*/            OPC_RecordChild2, // #2 = $Vm
/*6401*/            OPC_CheckChild2Type, MVT::v4i32,
/*6403*/            OPC_MoveParent,
/*6404*/            OPC_CheckType, MVT::v4i32,
/*6406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6408*/            OPC_EmitInteger, MVT::i32, 14, 
/*6411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6414*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6426*/          0, /*End of Scope*/
/*6427*/        0, /*End of Scope*/
/*6428*/      /*Scope*/ 90|128,4/*602*/, /*->7032*/
/*6430*/        OPC_MoveChild, 0,
/*6432*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6815
/*6437*/          OPC_Scope, 58|128,1/*186*/, /*->6626*/ // 2 children in Scope
/*6440*/            OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*6443*/            OPC_RecordChild1, // #0 = $Vn
/*6444*/            OPC_Scope, 29, /*->6475*/ // 6 children in Scope
/*6446*/              OPC_CheckChild1Type, MVT::v8i8,
/*6448*/              OPC_RecordChild2, // #1 = $Vm
/*6449*/              OPC_CheckChild2Type, MVT::v8i8,
/*6451*/              OPC_MoveParent,
/*6452*/              OPC_RecordChild1, // #2 = $src1
/*6453*/              OPC_CheckType, MVT::v8i8,
/*6455*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/              OPC_EmitInteger, MVT::i32, 14, 
/*6460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6463*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6475*/            /*Scope*/ 29, /*->6505*/
/*6476*/              OPC_CheckChild1Type, MVT::v4i16,
/*6478*/              OPC_RecordChild2, // #1 = $Vm
/*6479*/              OPC_CheckChild2Type, MVT::v4i16,
/*6481*/              OPC_MoveParent,
/*6482*/              OPC_RecordChild1, // #2 = $src1
/*6483*/              OPC_CheckType, MVT::v4i16,
/*6485*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6487*/              OPC_EmitInteger, MVT::i32, 14, 
/*6490*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6493*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6505*/            /*Scope*/ 29, /*->6535*/
/*6506*/              OPC_CheckChild1Type, MVT::v2i32,
/*6508*/              OPC_RecordChild2, // #1 = $Vm
/*6509*/              OPC_CheckChild2Type, MVT::v2i32,
/*6511*/              OPC_MoveParent,
/*6512*/              OPC_RecordChild1, // #2 = $src1
/*6513*/              OPC_CheckType, MVT::v2i32,
/*6515*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6517*/              OPC_EmitInteger, MVT::i32, 14, 
/*6520*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6535*/            /*Scope*/ 29, /*->6565*/
/*6536*/              OPC_CheckChild1Type, MVT::v16i8,
/*6538*/              OPC_RecordChild2, // #1 = $Vm
/*6539*/              OPC_CheckChild2Type, MVT::v16i8,
/*6541*/              OPC_MoveParent,
/*6542*/              OPC_RecordChild1, // #2 = $src1
/*6543*/              OPC_CheckType, MVT::v16i8,
/*6545*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6547*/              OPC_EmitInteger, MVT::i32, 14, 
/*6550*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6565*/            /*Scope*/ 29, /*->6595*/
/*6566*/              OPC_CheckChild1Type, MVT::v8i16,
/*6568*/              OPC_RecordChild2, // #1 = $Vm
/*6569*/              OPC_CheckChild2Type, MVT::v8i16,
/*6571*/              OPC_MoveParent,
/*6572*/              OPC_RecordChild1, // #2 = $src1
/*6573*/              OPC_CheckType, MVT::v8i16,
/*6575*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6577*/              OPC_EmitInteger, MVT::i32, 14, 
/*6580*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6595*/            /*Scope*/ 29, /*->6625*/
/*6596*/              OPC_CheckChild1Type, MVT::v4i32,
/*6598*/              OPC_RecordChild2, // #1 = $Vm
/*6599*/              OPC_CheckChild2Type, MVT::v4i32,
/*6601*/              OPC_MoveParent,
/*6602*/              OPC_RecordChild1, // #2 = $src1
/*6603*/              OPC_CheckType, MVT::v4i32,
/*6605*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6607*/              OPC_EmitInteger, MVT::i32, 14, 
/*6610*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6625*/            0, /*End of Scope*/
/*6626*/          /*Scope*/ 58|128,1/*186*/, /*->6814*/
/*6628*/            OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*6631*/            OPC_RecordChild1, // #0 = $Vn
/*6632*/            OPC_Scope, 29, /*->6663*/ // 6 children in Scope
/*6634*/              OPC_CheckChild1Type, MVT::v8i8,
/*6636*/              OPC_RecordChild2, // #1 = $Vm
/*6637*/              OPC_CheckChild2Type, MVT::v8i8,
/*6639*/              OPC_MoveParent,
/*6640*/              OPC_RecordChild1, // #2 = $src1
/*6641*/              OPC_CheckType, MVT::v8i8,
/*6643*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6645*/              OPC_EmitInteger, MVT::i32, 14, 
/*6648*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6651*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6663*/            /*Scope*/ 29, /*->6693*/
/*6664*/              OPC_CheckChild1Type, MVT::v4i16,
/*6666*/              OPC_RecordChild2, // #1 = $Vm
/*6667*/              OPC_CheckChild2Type, MVT::v4i16,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_RecordChild1, // #2 = $src1
/*6671*/              OPC_CheckType, MVT::v4i16,
/*6673*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6675*/              OPC_EmitInteger, MVT::i32, 14, 
/*6678*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6693*/            /*Scope*/ 29, /*->6723*/
/*6694*/              OPC_CheckChild1Type, MVT::v2i32,
/*6696*/              OPC_RecordChild2, // #1 = $Vm
/*6697*/              OPC_CheckChild2Type, MVT::v2i32,
/*6699*/              OPC_MoveParent,
/*6700*/              OPC_RecordChild1, // #2 = $src1
/*6701*/              OPC_CheckType, MVT::v2i32,
/*6703*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6705*/              OPC_EmitInteger, MVT::i32, 14, 
/*6708*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6711*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6723*/            /*Scope*/ 29, /*->6753*/
/*6724*/              OPC_CheckChild1Type, MVT::v16i8,
/*6726*/              OPC_RecordChild2, // #1 = $Vm
/*6727*/              OPC_CheckChild2Type, MVT::v16i8,
/*6729*/              OPC_MoveParent,
/*6730*/              OPC_RecordChild1, // #2 = $src1
/*6731*/              OPC_CheckType, MVT::v16i8,
/*6733*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6735*/              OPC_EmitInteger, MVT::i32, 14, 
/*6738*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6753*/            /*Scope*/ 29, /*->6783*/
/*6754*/              OPC_CheckChild1Type, MVT::v8i16,
/*6756*/              OPC_RecordChild2, // #1 = $Vm
/*6757*/              OPC_CheckChild2Type, MVT::v8i16,
/*6759*/              OPC_MoveParent,
/*6760*/              OPC_RecordChild1, // #2 = $src1
/*6761*/              OPC_CheckType, MVT::v8i16,
/*6763*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6765*/              OPC_EmitInteger, MVT::i32, 14, 
/*6768*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6771*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6783*/            /*Scope*/ 29, /*->6813*/
/*6784*/              OPC_CheckChild1Type, MVT::v4i32,
/*6786*/              OPC_RecordChild2, // #1 = $Vm
/*6787*/              OPC_CheckChild2Type, MVT::v4i32,
/*6789*/              OPC_MoveParent,
/*6790*/              OPC_RecordChild1, // #2 = $src1
/*6791*/              OPC_CheckType, MVT::v4i32,
/*6793*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6795*/              OPC_EmitInteger, MVT::i32, 14, 
/*6798*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6801*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6813*/            0, /*End of Scope*/
/*6814*/          0, /*End of Scope*/
/*6815*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->6923
/*6818*/          OPC_RecordChild0, // #0 = $Vn
/*6819*/          OPC_Scope, 33, /*->6854*/ // 3 children in Scope
/*6821*/            OPC_CheckChild0Type, MVT::v8i8,
/*6823*/            OPC_MoveParent,
/*6824*/            OPC_MoveChild, 1,
/*6826*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6829*/            OPC_RecordChild0, // #1 = $Vm
/*6830*/            OPC_CheckChild0Type, MVT::v8i8,
/*6832*/            OPC_MoveParent,
/*6833*/            OPC_CheckType, MVT::v8i16,
/*6835*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6837*/            OPC_EmitInteger, MVT::i32, 14, 
/*6840*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6854*/          /*Scope*/ 33, /*->6888*/
/*6855*/            OPC_CheckChild0Type, MVT::v4i16,
/*6857*/            OPC_MoveParent,
/*6858*/            OPC_MoveChild, 1,
/*6860*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6863*/            OPC_RecordChild0, // #1 = $Vm
/*6864*/            OPC_CheckChild0Type, MVT::v4i16,
/*6866*/            OPC_MoveParent,
/*6867*/            OPC_CheckType, MVT::v4i32,
/*6869*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6871*/            OPC_EmitInteger, MVT::i32, 14, 
/*6874*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6888*/          /*Scope*/ 33, /*->6922*/
/*6889*/            OPC_CheckChild0Type, MVT::v2i32,
/*6891*/            OPC_MoveParent,
/*6892*/            OPC_MoveChild, 1,
/*6894*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6897*/            OPC_RecordChild0, // #1 = $Vm
/*6898*/            OPC_CheckChild0Type, MVT::v2i32,
/*6900*/            OPC_MoveParent,
/*6901*/            OPC_CheckType, MVT::v2i64,
/*6903*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/            OPC_EmitInteger, MVT::i32, 14, 
/*6908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6922*/          0, /*End of Scope*/
/*6923*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->7031
/*6926*/          OPC_RecordChild0, // #0 = $Vn
/*6927*/          OPC_Scope, 33, /*->6962*/ // 3 children in Scope
/*6929*/            OPC_CheckChild0Type, MVT::v8i8,
/*6931*/            OPC_MoveParent,
/*6932*/            OPC_MoveChild, 1,
/*6934*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6937*/            OPC_RecordChild0, // #1 = $Vm
/*6938*/            OPC_CheckChild0Type, MVT::v8i8,
/*6940*/            OPC_MoveParent,
/*6941*/            OPC_CheckType, MVT::v8i16,
/*6943*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6945*/            OPC_EmitInteger, MVT::i32, 14, 
/*6948*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6951*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6962*/          /*Scope*/ 33, /*->6996*/
/*6963*/            OPC_CheckChild0Type, MVT::v4i16,
/*6965*/            OPC_MoveParent,
/*6966*/            OPC_MoveChild, 1,
/*6968*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6971*/            OPC_RecordChild0, // #1 = $Vm
/*6972*/            OPC_CheckChild0Type, MVT::v4i16,
/*6974*/            OPC_MoveParent,
/*6975*/            OPC_CheckType, MVT::v4i32,
/*6977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6979*/            OPC_EmitInteger, MVT::i32, 14, 
/*6982*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6985*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6996*/          /*Scope*/ 33, /*->7030*/
/*6997*/            OPC_CheckChild0Type, MVT::v2i32,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7005*/            OPC_RecordChild0, // #1 = $Vm
/*7006*/            OPC_CheckChild0Type, MVT::v2i32,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_CheckType, MVT::v2i64,
/*7011*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7013*/            OPC_EmitInteger, MVT::i32, 14, 
/*7016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7030*/          0, /*End of Scope*/
/*7031*/        0, // EndSwitchOpcode
/*7032*/      /*Scope*/ 65|128,6/*833*/, /*->7867*/
/*7034*/        OPC_RecordChild0, // #0 = $src1
/*7035*/        OPC_MoveChild, 1,
/*7037*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->7245
/*7042*/          OPC_RecordChild0, // #1 = $Vm
/*7043*/          OPC_RecordChild1, // #2 = $SIMM
/*7044*/          OPC_MoveChild, 1,
/*7046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7049*/          OPC_MoveParent,
/*7050*/          OPC_MoveParent,
/*7051*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7076
/*7054*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7056*/            OPC_EmitConvertToTarget, 2,
/*7058*/            OPC_EmitInteger, MVT::i32, 14, 
/*7061*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7064*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7076*/          /*SwitchType*/ 22, MVT::v4i16,// ->7100
/*7078*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7080*/            OPC_EmitConvertToTarget, 2,
/*7082*/            OPC_EmitInteger, MVT::i32, 14, 
/*7085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7100*/          /*SwitchType*/ 22, MVT::v2i32,// ->7124
/*7102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7104*/            OPC_EmitConvertToTarget, 2,
/*7106*/            OPC_EmitInteger, MVT::i32, 14, 
/*7109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7112*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7124*/          /*SwitchType*/ 22, MVT::v1i64,// ->7148
/*7126*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7128*/            OPC_EmitConvertToTarget, 2,
/*7130*/            OPC_EmitInteger, MVT::i32, 14, 
/*7133*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7136*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7148*/          /*SwitchType*/ 22, MVT::v16i8,// ->7172
/*7150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7152*/            OPC_EmitConvertToTarget, 2,
/*7154*/            OPC_EmitInteger, MVT::i32, 14, 
/*7157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7172*/          /*SwitchType*/ 22, MVT::v8i16,// ->7196
/*7174*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7176*/            OPC_EmitConvertToTarget, 2,
/*7178*/            OPC_EmitInteger, MVT::i32, 14, 
/*7181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7184*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7196*/          /*SwitchType*/ 22, MVT::v4i32,// ->7220
/*7198*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7200*/            OPC_EmitConvertToTarget, 2,
/*7202*/            OPC_EmitInteger, MVT::i32, 14, 
/*7205*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7208*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7220*/          /*SwitchType*/ 22, MVT::v2i64,// ->7244
/*7222*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7224*/            OPC_EmitConvertToTarget, 2,
/*7226*/            OPC_EmitInteger, MVT::i32, 14, 
/*7229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7244*/          0, // EndSwitchType
/*7245*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->7452
/*7249*/          OPC_RecordChild0, // #1 = $Vm
/*7250*/          OPC_RecordChild1, // #2 = $SIMM
/*7251*/          OPC_MoveChild, 1,
/*7253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7256*/          OPC_MoveParent,
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7283
/*7261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7263*/            OPC_EmitConvertToTarget, 2,
/*7265*/            OPC_EmitInteger, MVT::i32, 14, 
/*7268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7271*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7283*/          /*SwitchType*/ 22, MVT::v4i16,// ->7307
/*7285*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7287*/            OPC_EmitConvertToTarget, 2,
/*7289*/            OPC_EmitInteger, MVT::i32, 14, 
/*7292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7307*/          /*SwitchType*/ 22, MVT::v2i32,// ->7331
/*7309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7311*/            OPC_EmitConvertToTarget, 2,
/*7313*/            OPC_EmitInteger, MVT::i32, 14, 
/*7316*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7319*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7331*/          /*SwitchType*/ 22, MVT::v1i64,// ->7355
/*7333*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7335*/            OPC_EmitConvertToTarget, 2,
/*7337*/            OPC_EmitInteger, MVT::i32, 14, 
/*7340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7355*/          /*SwitchType*/ 22, MVT::v16i8,// ->7379
/*7357*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7359*/            OPC_EmitConvertToTarget, 2,
/*7361*/            OPC_EmitInteger, MVT::i32, 14, 
/*7364*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7367*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7379*/          /*SwitchType*/ 22, MVT::v8i16,// ->7403
/*7381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7383*/            OPC_EmitConvertToTarget, 2,
/*7385*/            OPC_EmitInteger, MVT::i32, 14, 
/*7388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7403*/          /*SwitchType*/ 22, MVT::v4i32,// ->7427
/*7405*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7407*/            OPC_EmitConvertToTarget, 2,
/*7409*/            OPC_EmitInteger, MVT::i32, 14, 
/*7412*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7427*/          /*SwitchType*/ 22, MVT::v2i64,// ->7451
/*7429*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7431*/            OPC_EmitConvertToTarget, 2,
/*7433*/            OPC_EmitInteger, MVT::i32, 14, 
/*7436*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7439*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7451*/          0, // EndSwitchType
/*7452*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->7659
/*7456*/          OPC_RecordChild0, // #1 = $Vm
/*7457*/          OPC_RecordChild1, // #2 = $SIMM
/*7458*/          OPC_MoveChild, 1,
/*7460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7463*/          OPC_MoveParent,
/*7464*/          OPC_MoveParent,
/*7465*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7490
/*7468*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7470*/            OPC_EmitConvertToTarget, 2,
/*7472*/            OPC_EmitInteger, MVT::i32, 14, 
/*7475*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7478*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7490*/          /*SwitchType*/ 22, MVT::v4i16,// ->7514
/*7492*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7494*/            OPC_EmitConvertToTarget, 2,
/*7496*/            OPC_EmitInteger, MVT::i32, 14, 
/*7499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7514*/          /*SwitchType*/ 22, MVT::v2i32,// ->7538
/*7516*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7518*/            OPC_EmitConvertToTarget, 2,
/*7520*/            OPC_EmitInteger, MVT::i32, 14, 
/*7523*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7526*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7538*/          /*SwitchType*/ 22, MVT::v1i64,// ->7562
/*7540*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7542*/            OPC_EmitConvertToTarget, 2,
/*7544*/            OPC_EmitInteger, MVT::i32, 14, 
/*7547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7562*/          /*SwitchType*/ 22, MVT::v16i8,// ->7586
/*7564*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7566*/            OPC_EmitConvertToTarget, 2,
/*7568*/            OPC_EmitInteger, MVT::i32, 14, 
/*7571*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7574*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7586*/          /*SwitchType*/ 22, MVT::v8i16,// ->7610
/*7588*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7590*/            OPC_EmitConvertToTarget, 2,
/*7592*/            OPC_EmitInteger, MVT::i32, 14, 
/*7595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7598*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7610*/          /*SwitchType*/ 22, MVT::v4i32,// ->7634
/*7612*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7614*/            OPC_EmitConvertToTarget, 2,
/*7616*/            OPC_EmitInteger, MVT::i32, 14, 
/*7619*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7622*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7634*/          /*SwitchType*/ 22, MVT::v2i64,// ->7658
/*7636*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7638*/            OPC_EmitConvertToTarget, 2,
/*7640*/            OPC_EmitInteger, MVT::i32, 14, 
/*7643*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7646*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7658*/          0, // EndSwitchType
/*7659*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->7866
/*7663*/          OPC_RecordChild0, // #1 = $Vm
/*7664*/          OPC_RecordChild1, // #2 = $SIMM
/*7665*/          OPC_MoveChild, 1,
/*7667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7670*/          OPC_MoveParent,
/*7671*/          OPC_MoveParent,
/*7672*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7697
/*7675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7677*/            OPC_EmitConvertToTarget, 2,
/*7679*/            OPC_EmitInteger, MVT::i32, 14, 
/*7682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 22, MVT::v4i16,// ->7721
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 2,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7721*/          /*SwitchType*/ 22, MVT::v2i32,// ->7745
/*7723*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7725*/            OPC_EmitConvertToTarget, 2,
/*7727*/            OPC_EmitInteger, MVT::i32, 14, 
/*7730*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7733*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7745*/          /*SwitchType*/ 22, MVT::v1i64,// ->7769
/*7747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7749*/            OPC_EmitConvertToTarget, 2,
/*7751*/            OPC_EmitInteger, MVT::i32, 14, 
/*7754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7769*/          /*SwitchType*/ 22, MVT::v16i8,// ->7793
/*7771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7773*/            OPC_EmitConvertToTarget, 2,
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7793*/          /*SwitchType*/ 22, MVT::v8i16,// ->7817
/*7795*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7797*/            OPC_EmitConvertToTarget, 2,
/*7799*/            OPC_EmitInteger, MVT::i32, 14, 
/*7802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7817*/          /*SwitchType*/ 22, MVT::v4i32,// ->7841
/*7819*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7821*/            OPC_EmitConvertToTarget, 2,
/*7823*/            OPC_EmitInteger, MVT::i32, 14, 
/*7826*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7829*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7841*/          /*SwitchType*/ 22, MVT::v2i64,// ->7865
/*7843*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7845*/            OPC_EmitConvertToTarget, 2,
/*7847*/            OPC_EmitInteger, MVT::i32, 14, 
/*7850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7865*/          0, // EndSwitchType
/*7866*/        0, // EndSwitchOpcode
/*7867*/      /*Scope*/ 68|128,6/*836*/, /*->8705*/
/*7869*/        OPC_MoveChild, 0,
/*7871*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->8080
/*7876*/          OPC_RecordChild0, // #0 = $Vm
/*7877*/          OPC_RecordChild1, // #1 = $SIMM
/*7878*/          OPC_MoveChild, 1,
/*7880*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7883*/          OPC_MoveParent,
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild1, // #2 = $src1
/*7886*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7911
/*7889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7891*/            OPC_EmitConvertToTarget, 1,
/*7893*/            OPC_EmitInteger, MVT::i32, 14, 
/*7896*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7899*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7911*/          /*SwitchType*/ 22, MVT::v4i16,// ->7935
/*7913*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/            OPC_EmitConvertToTarget, 1,
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7935*/          /*SwitchType*/ 22, MVT::v2i32,// ->7959
/*7937*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7939*/            OPC_EmitConvertToTarget, 1,
/*7941*/            OPC_EmitInteger, MVT::i32, 14, 
/*7944*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7947*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7959*/          /*SwitchType*/ 22, MVT::v1i64,// ->7983
/*7961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7963*/            OPC_EmitConvertToTarget, 1,
/*7965*/            OPC_EmitInteger, MVT::i32, 14, 
/*7968*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7971*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7983*/          /*SwitchType*/ 22, MVT::v16i8,// ->8007
/*7985*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7987*/            OPC_EmitConvertToTarget, 1,
/*7989*/            OPC_EmitInteger, MVT::i32, 14, 
/*7992*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7995*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8007*/          /*SwitchType*/ 22, MVT::v8i16,// ->8031
/*8009*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitInteger, MVT::i32, 14, 
/*8016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8031*/          /*SwitchType*/ 22, MVT::v4i32,// ->8055
/*8033*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8035*/            OPC_EmitConvertToTarget, 1,
/*8037*/            OPC_EmitInteger, MVT::i32, 14, 
/*8040*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8043*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8055*/          /*SwitchType*/ 22, MVT::v2i64,// ->8079
/*8057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8059*/            OPC_EmitConvertToTarget, 1,
/*8061*/            OPC_EmitInteger, MVT::i32, 14, 
/*8064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8079*/          0, // EndSwitchType
/*8080*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->8288
/*8084*/          OPC_RecordChild0, // #0 = $Vm
/*8085*/          OPC_RecordChild1, // #1 = $SIMM
/*8086*/          OPC_MoveChild, 1,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_MoveParent,
/*8093*/          OPC_RecordChild1, // #2 = $src1
/*8094*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8119
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8119*/          /*SwitchType*/ 22, MVT::v4i16,// ->8143
/*8121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8123*/            OPC_EmitConvertToTarget, 1,
/*8125*/            OPC_EmitInteger, MVT::i32, 14, 
/*8128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8143*/          /*SwitchType*/ 22, MVT::v2i32,// ->8167
/*8145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8147*/            OPC_EmitConvertToTarget, 1,
/*8149*/            OPC_EmitInteger, MVT::i32, 14, 
/*8152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8155*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8167*/          /*SwitchType*/ 22, MVT::v1i64,// ->8191
/*8169*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8171*/            OPC_EmitConvertToTarget, 1,
/*8173*/            OPC_EmitInteger, MVT::i32, 14, 
/*8176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8179*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8191*/          /*SwitchType*/ 22, MVT::v16i8,// ->8215
/*8193*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8195*/            OPC_EmitConvertToTarget, 1,
/*8197*/            OPC_EmitInteger, MVT::i32, 14, 
/*8200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8215*/          /*SwitchType*/ 22, MVT::v8i16,// ->8239
/*8217*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8219*/            OPC_EmitConvertToTarget, 1,
/*8221*/            OPC_EmitInteger, MVT::i32, 14, 
/*8224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8239*/          /*SwitchType*/ 22, MVT::v4i32,// ->8263
/*8241*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8243*/            OPC_EmitConvertToTarget, 1,
/*8245*/            OPC_EmitInteger, MVT::i32, 14, 
/*8248*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8263*/          /*SwitchType*/ 22, MVT::v2i64,// ->8287
/*8265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8267*/            OPC_EmitConvertToTarget, 1,
/*8269*/            OPC_EmitInteger, MVT::i32, 14, 
/*8272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8287*/          0, // EndSwitchType
/*8288*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->8496
/*8292*/          OPC_RecordChild0, // #0 = $Vm
/*8293*/          OPC_RecordChild1, // #1 = $SIMM
/*8294*/          OPC_MoveChild, 1,
/*8296*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8299*/          OPC_MoveParent,
/*8300*/          OPC_MoveParent,
/*8301*/          OPC_RecordChild1, // #2 = $src1
/*8302*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8327
/*8305*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8307*/            OPC_EmitConvertToTarget, 1,
/*8309*/            OPC_EmitInteger, MVT::i32, 14, 
/*8312*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8315*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8327*/          /*SwitchType*/ 22, MVT::v4i16,// ->8351
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitConvertToTarget, 1,
/*8333*/            OPC_EmitInteger, MVT::i32, 14, 
/*8336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8351*/          /*SwitchType*/ 22, MVT::v2i32,// ->8375
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitConvertToTarget, 1,
/*8357*/            OPC_EmitInteger, MVT::i32, 14, 
/*8360*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8375*/          /*SwitchType*/ 22, MVT::v1i64,// ->8399
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitConvertToTarget, 1,
/*8381*/            OPC_EmitInteger, MVT::i32, 14, 
/*8384*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8387*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8399*/          /*SwitchType*/ 22, MVT::v16i8,// ->8423
/*8401*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8403*/            OPC_EmitConvertToTarget, 1,
/*8405*/            OPC_EmitInteger, MVT::i32, 14, 
/*8408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8411*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8423*/          /*SwitchType*/ 22, MVT::v8i16,// ->8447
/*8425*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8427*/            OPC_EmitConvertToTarget, 1,
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8447*/          /*SwitchType*/ 22, MVT::v4i32,// ->8471
/*8449*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8451*/            OPC_EmitConvertToTarget, 1,
/*8453*/            OPC_EmitInteger, MVT::i32, 14, 
/*8456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8459*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8471*/          /*SwitchType*/ 22, MVT::v2i64,// ->8495
/*8473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8475*/            OPC_EmitConvertToTarget, 1,
/*8477*/            OPC_EmitInteger, MVT::i32, 14, 
/*8480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8495*/          0, // EndSwitchType
/*8496*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->8704
/*8500*/          OPC_RecordChild0, // #0 = $Vm
/*8501*/          OPC_RecordChild1, // #1 = $SIMM
/*8502*/          OPC_MoveChild, 1,
/*8504*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8507*/          OPC_MoveParent,
/*8508*/          OPC_MoveParent,
/*8509*/          OPC_RecordChild1, // #2 = $src1
/*8510*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8535
/*8513*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8515*/            OPC_EmitConvertToTarget, 1,
/*8517*/            OPC_EmitInteger, MVT::i32, 14, 
/*8520*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8523*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8535*/          /*SwitchType*/ 22, MVT::v4i16,// ->8559
/*8537*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8539*/            OPC_EmitConvertToTarget, 1,
/*8541*/            OPC_EmitInteger, MVT::i32, 14, 
/*8544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8559*/          /*SwitchType*/ 22, MVT::v2i32,// ->8583
/*8561*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8563*/            OPC_EmitConvertToTarget, 1,
/*8565*/            OPC_EmitInteger, MVT::i32, 14, 
/*8568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8583*/          /*SwitchType*/ 22, MVT::v1i64,// ->8607
/*8585*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8587*/            OPC_EmitConvertToTarget, 1,
/*8589*/            OPC_EmitInteger, MVT::i32, 14, 
/*8592*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8595*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8607*/          /*SwitchType*/ 22, MVT::v16i8,// ->8631
/*8609*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8611*/            OPC_EmitConvertToTarget, 1,
/*8613*/            OPC_EmitInteger, MVT::i32, 14, 
/*8616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8631*/          /*SwitchType*/ 22, MVT::v8i16,// ->8655
/*8633*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8635*/            OPC_EmitConvertToTarget, 1,
/*8637*/            OPC_EmitInteger, MVT::i32, 14, 
/*8640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8655*/          /*SwitchType*/ 22, MVT::v4i32,// ->8679
/*8657*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8659*/            OPC_EmitConvertToTarget, 1,
/*8661*/            OPC_EmitInteger, MVT::i32, 14, 
/*8664*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8667*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8679*/          /*SwitchType*/ 22, MVT::v2i64,// ->8703
/*8681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8683*/            OPC_EmitConvertToTarget, 1,
/*8685*/            OPC_EmitInteger, MVT::i32, 14, 
/*8688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8703*/          0, // EndSwitchType
/*8704*/        0, // EndSwitchOpcode
/*8705*/      /*Scope*/ 98|128,3/*482*/, /*->9189*/
/*8707*/        OPC_RecordChild0, // #0 = $Vn
/*8708*/        OPC_MoveChild, 1,
/*8710*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8792
/*8714*/          OPC_RecordChild0, // #1 = $Vm
/*8715*/          OPC_Scope, 24, /*->8741*/ // 3 children in Scope
/*8717*/            OPC_CheckChild0Type, MVT::v8i8,
/*8719*/            OPC_MoveParent,
/*8720*/            OPC_CheckType, MVT::v8i16,
/*8722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8724*/            OPC_EmitInteger, MVT::i32, 14, 
/*8727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8741*/          /*Scope*/ 24, /*->8766*/
/*8742*/            OPC_CheckChild0Type, MVT::v4i16,
/*8744*/            OPC_MoveParent,
/*8745*/            OPC_CheckType, MVT::v4i32,
/*8747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8749*/            OPC_EmitInteger, MVT::i32, 14, 
/*8752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8755*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8766*/          /*Scope*/ 24, /*->8791*/
/*8767*/            OPC_CheckChild0Type, MVT::v2i32,
/*8769*/            OPC_MoveParent,
/*8770*/            OPC_CheckType, MVT::v2i64,
/*8772*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8774*/            OPC_EmitInteger, MVT::i32, 14, 
/*8777*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8780*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8791*/          0, /*End of Scope*/
/*8792*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8873
/*8795*/          OPC_RecordChild0, // #1 = $Vm
/*8796*/          OPC_Scope, 24, /*->8822*/ // 3 children in Scope
/*8798*/            OPC_CheckChild0Type, MVT::v8i8,
/*8800*/            OPC_MoveParent,
/*8801*/            OPC_CheckType, MVT::v8i16,
/*8803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8805*/            OPC_EmitInteger, MVT::i32, 14, 
/*8808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8822*/          /*Scope*/ 24, /*->8847*/
/*8823*/            OPC_CheckChild0Type, MVT::v4i16,
/*8825*/            OPC_MoveParent,
/*8826*/            OPC_CheckType, MVT::v4i32,
/*8828*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8830*/            OPC_EmitInteger, MVT::i32, 14, 
/*8833*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8836*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8847*/          /*Scope*/ 24, /*->8872*/
/*8848*/            OPC_CheckChild0Type, MVT::v2i32,
/*8850*/            OPC_MoveParent,
/*8851*/            OPC_CheckType, MVT::v2i64,
/*8853*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8855*/            OPC_EmitInteger, MVT::i32, 14, 
/*8858*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8861*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8872*/          0, /*End of Scope*/
/*8873*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->9014
/*8877*/          OPC_RecordChild0, // #1 = $Vn
/*8878*/          OPC_RecordChild1, // #2 = $Vm
/*8879*/          OPC_MoveParent,
/*8880*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8903
/*8883*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8885*/            OPC_EmitInteger, MVT::i32, 14, 
/*8888*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8891*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8903*/          /*SwitchType*/ 20, MVT::v4i16,// ->8925
/*8905*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8907*/            OPC_EmitInteger, MVT::i32, 14, 
/*8910*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8925*/          /*SwitchType*/ 20, MVT::v2i32,// ->8947
/*8927*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8929*/            OPC_EmitInteger, MVT::i32, 14, 
/*8932*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8935*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8947*/          /*SwitchType*/ 20, MVT::v16i8,// ->8969
/*8949*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8951*/            OPC_EmitInteger, MVT::i32, 14, 
/*8954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8957*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8969*/          /*SwitchType*/ 20, MVT::v8i16,// ->8991
/*8971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8973*/            OPC_EmitInteger, MVT::i32, 14, 
/*8976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8991*/          /*SwitchType*/ 20, MVT::v4i32,// ->9013
/*8993*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8995*/            OPC_EmitInteger, MVT::i32, 14, 
/*8998*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9013*/          0, // EndSwitchType
/*9014*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9101
/*9017*/          OPC_RecordChild0, // #1 = $Vn
/*9018*/          OPC_Scope, 26, /*->9046*/ // 3 children in Scope
/*9020*/            OPC_CheckChild0Type, MVT::v8i8,
/*9022*/            OPC_RecordChild1, // #2 = $Vm
/*9023*/            OPC_MoveParent,
/*9024*/            OPC_CheckType, MVT::v8i16,
/*9026*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9028*/            OPC_EmitInteger, MVT::i32, 14, 
/*9031*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9034*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9046*/          /*Scope*/ 26, /*->9073*/
/*9047*/            OPC_CheckChild0Type, MVT::v4i16,
/*9049*/            OPC_RecordChild1, // #2 = $Vm
/*9050*/            OPC_MoveParent,
/*9051*/            OPC_CheckType, MVT::v4i32,
/*9053*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9055*/            OPC_EmitInteger, MVT::i32, 14, 
/*9058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9061*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9073*/          /*Scope*/ 26, /*->9100*/
/*9074*/            OPC_CheckChild0Type, MVT::v2i32,
/*9076*/            OPC_RecordChild1, // #2 = $Vm
/*9077*/            OPC_MoveParent,
/*9078*/            OPC_CheckType, MVT::v2i64,
/*9080*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9082*/            OPC_EmitInteger, MVT::i32, 14, 
/*9085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9100*/          0, /*End of Scope*/
/*9101*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9188
/*9104*/          OPC_RecordChild0, // #1 = $Vn
/*9105*/          OPC_Scope, 26, /*->9133*/ // 3 children in Scope
/*9107*/            OPC_CheckChild0Type, MVT::v8i8,
/*9109*/            OPC_RecordChild1, // #2 = $Vm
/*9110*/            OPC_MoveParent,
/*9111*/            OPC_CheckType, MVT::v8i16,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9133*/          /*Scope*/ 26, /*->9160*/
/*9134*/            OPC_CheckChild0Type, MVT::v4i16,
/*9136*/            OPC_RecordChild1, // #2 = $Vm
/*9137*/            OPC_MoveParent,
/*9138*/            OPC_CheckType, MVT::v4i32,
/*9140*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9142*/            OPC_EmitInteger, MVT::i32, 14, 
/*9145*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9148*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9160*/          /*Scope*/ 26, /*->9187*/
/*9161*/            OPC_CheckChild0Type, MVT::v2i32,
/*9163*/            OPC_RecordChild1, // #2 = $Vm
/*9164*/            OPC_MoveParent,
/*9165*/            OPC_CheckType, MVT::v2i64,
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9187*/          0, /*End of Scope*/
/*9188*/        0, // EndSwitchOpcode
/*9189*/      /*Scope*/ 110|128,3/*494*/, /*->9685*/
/*9191*/        OPC_MoveChild, 0,
/*9193*/        OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->9278
/*9197*/          OPC_RecordChild0, // #0 = $Vm
/*9198*/          OPC_Scope, 25, /*->9225*/ // 3 children in Scope
/*9200*/            OPC_CheckChild0Type, MVT::v8i8,
/*9202*/            OPC_MoveParent,
/*9203*/            OPC_RecordChild1, // #1 = $Vn
/*9204*/            OPC_CheckType, MVT::v8i16,
/*9206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9208*/            OPC_EmitInteger, MVT::i32, 14, 
/*9211*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9214*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9225*/          /*Scope*/ 25, /*->9251*/
/*9226*/            OPC_CheckChild0Type, MVT::v4i16,
/*9228*/            OPC_MoveParent,
/*9229*/            OPC_RecordChild1, // #1 = $Vn
/*9230*/            OPC_CheckType, MVT::v4i32,
/*9232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9234*/            OPC_EmitInteger, MVT::i32, 14, 
/*9237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9251*/          /*Scope*/ 25, /*->9277*/
/*9252*/            OPC_CheckChild0Type, MVT::v2i32,
/*9254*/            OPC_MoveParent,
/*9255*/            OPC_RecordChild1, // #1 = $Vn
/*9256*/            OPC_CheckType, MVT::v2i64,
/*9258*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9260*/            OPC_EmitInteger, MVT::i32, 14, 
/*9263*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9266*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9277*/          0, /*End of Scope*/
/*9278*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->9362
/*9281*/          OPC_RecordChild0, // #0 = $Vm
/*9282*/          OPC_Scope, 25, /*->9309*/ // 3 children in Scope
/*9284*/            OPC_CheckChild0Type, MVT::v8i8,
/*9286*/            OPC_MoveParent,
/*9287*/            OPC_RecordChild1, // #1 = $Vn
/*9288*/            OPC_CheckType, MVT::v8i16,
/*9290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9292*/            OPC_EmitInteger, MVT::i32, 14, 
/*9295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9309*/          /*Scope*/ 25, /*->9335*/
/*9310*/            OPC_CheckChild0Type, MVT::v4i16,
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_RecordChild1, // #1 = $Vn
/*9314*/            OPC_CheckType, MVT::v4i32,
/*9316*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9318*/            OPC_EmitInteger, MVT::i32, 14, 
/*9321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9335*/          /*Scope*/ 25, /*->9361*/
/*9336*/            OPC_CheckChild0Type, MVT::v2i32,
/*9338*/            OPC_MoveParent,
/*9339*/            OPC_RecordChild1, // #1 = $Vn
/*9340*/            OPC_CheckType, MVT::v2i64,
/*9342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9344*/            OPC_EmitInteger, MVT::i32, 14, 
/*9347*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9350*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9361*/          0, /*End of Scope*/
/*9362*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->9504
/*9366*/          OPC_RecordChild0, // #0 = $Vn
/*9367*/          OPC_RecordChild1, // #1 = $Vm
/*9368*/          OPC_MoveParent,
/*9369*/          OPC_RecordChild1, // #2 = $src1
/*9370*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9393
/*9373*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9375*/            OPC_EmitInteger, MVT::i32, 14, 
/*9378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9381*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9393*/          /*SwitchType*/ 20, MVT::v4i16,// ->9415
/*9395*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9397*/            OPC_EmitInteger, MVT::i32, 14, 
/*9400*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9403*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9415*/          /*SwitchType*/ 20, MVT::v2i32,// ->9437
/*9417*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9419*/            OPC_EmitInteger, MVT::i32, 14, 
/*9422*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9425*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9437*/          /*SwitchType*/ 20, MVT::v16i8,// ->9459
/*9439*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9441*/            OPC_EmitInteger, MVT::i32, 14, 
/*9444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9459*/          /*SwitchType*/ 20, MVT::v8i16,// ->9481
/*9461*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9463*/            OPC_EmitInteger, MVT::i32, 14, 
/*9466*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9481*/          /*SwitchType*/ 20, MVT::v4i32,// ->9503
/*9483*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9485*/            OPC_EmitInteger, MVT::i32, 14, 
/*9488*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9491*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9503*/          0, // EndSwitchType
/*9504*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9594
/*9507*/          OPC_RecordChild0, // #0 = $Vn
/*9508*/          OPC_Scope, 27, /*->9537*/ // 3 children in Scope
/*9510*/            OPC_CheckChild0Type, MVT::v8i8,
/*9512*/            OPC_RecordChild1, // #1 = $Vm
/*9513*/            OPC_MoveParent,
/*9514*/            OPC_RecordChild1, // #2 = $src1
/*9515*/            OPC_CheckType, MVT::v8i16,
/*9517*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9519*/            OPC_EmitInteger, MVT::i32, 14, 
/*9522*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9537*/          /*Scope*/ 27, /*->9565*/
/*9538*/            OPC_CheckChild0Type, MVT::v4i16,
/*9540*/            OPC_RecordChild1, // #1 = $Vm
/*9541*/            OPC_MoveParent,
/*9542*/            OPC_RecordChild1, // #2 = $src1
/*9543*/            OPC_CheckType, MVT::v4i32,
/*9545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9547*/            OPC_EmitInteger, MVT::i32, 14, 
/*9550*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9553*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9565*/          /*Scope*/ 27, /*->9593*/
/*9566*/            OPC_CheckChild0Type, MVT::v2i32,
/*9568*/            OPC_RecordChild1, // #1 = $Vm
/*9569*/            OPC_MoveParent,
/*9570*/            OPC_RecordChild1, // #2 = $src1
/*9571*/            OPC_CheckType, MVT::v2i64,
/*9573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/            OPC_EmitInteger, MVT::i32, 14, 
/*9578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9593*/          0, /*End of Scope*/
/*9594*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9684
/*9597*/          OPC_RecordChild0, // #0 = $Vn
/*9598*/          OPC_Scope, 27, /*->9627*/ // 3 children in Scope
/*9600*/            OPC_CheckChild0Type, MVT::v8i8,
/*9602*/            OPC_RecordChild1, // #1 = $Vm
/*9603*/            OPC_MoveParent,
/*9604*/            OPC_RecordChild1, // #2 = $src1
/*9605*/            OPC_CheckType, MVT::v8i16,
/*9607*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9609*/            OPC_EmitInteger, MVT::i32, 14, 
/*9612*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9615*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9627*/          /*Scope*/ 27, /*->9655*/
/*9628*/            OPC_CheckChild0Type, MVT::v4i16,
/*9630*/            OPC_RecordChild1, // #1 = $Vm
/*9631*/            OPC_MoveParent,
/*9632*/            OPC_RecordChild1, // #2 = $src1
/*9633*/            OPC_CheckType, MVT::v4i32,
/*9635*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9637*/            OPC_EmitInteger, MVT::i32, 14, 
/*9640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9655*/          /*Scope*/ 27, /*->9683*/
/*9656*/            OPC_CheckChild0Type, MVT::v2i32,
/*9658*/            OPC_RecordChild1, // #1 = $Vm
/*9659*/            OPC_MoveParent,
/*9660*/            OPC_RecordChild1, // #2 = $src1
/*9661*/            OPC_CheckType, MVT::v2i64,
/*9663*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/            OPC_EmitInteger, MVT::i32, 14, 
/*9668*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9683*/          0, /*End of Scope*/
/*9684*/        0, // EndSwitchOpcode
/*9685*/      /*Scope*/ 44|128,1/*172*/, /*->9859*/
/*9687*/        OPC_RecordChild0, // #0 = $Vn
/*9688*/        OPC_RecordChild1, // #1 = $Vm
/*9689*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9711
/*9692*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9694*/          OPC_EmitInteger, MVT::i32, 14, 
/*9697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9711*/        /*SwitchType*/ 19, MVT::v4i16,// ->9732
/*9713*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9732*/        /*SwitchType*/ 19, MVT::v2i32,// ->9753
/*9734*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9736*/          OPC_EmitInteger, MVT::i32, 14, 
/*9739*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9742*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9753*/        /*SwitchType*/ 19, MVT::v16i8,// ->9774
/*9755*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9757*/          OPC_EmitInteger, MVT::i32, 14, 
/*9760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9774*/        /*SwitchType*/ 19, MVT::v8i16,// ->9795
/*9776*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9778*/          OPC_EmitInteger, MVT::i32, 14, 
/*9781*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9784*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9795*/        /*SwitchType*/ 19, MVT::v4i32,// ->9816
/*9797*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9799*/          OPC_EmitInteger, MVT::i32, 14, 
/*9802*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9816*/        /*SwitchType*/ 19, MVT::v1i64,// ->9837
/*9818*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9820*/          OPC_EmitInteger, MVT::i32, 14, 
/*9823*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9826*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9837*/        /*SwitchType*/ 19, MVT::v2i64,// ->9858
/*9839*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9841*/          OPC_EmitInteger, MVT::i32, 14, 
/*9844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9858*/        0, // EndSwitchType
/*9859*/      0, /*End of Scope*/
/*9860*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15867
/*9864*/      OPC_Scope, 24|128,6/*792*/, /*->10659*/ // 17 children in Scope
/*9867*/        OPC_MoveChild, 0,
/*9869*/        OPC_Scope, 79, /*->9950*/ // 9 children in Scope
/*9871*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9874*/          OPC_MoveChild, 0,
/*9876*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9879*/          OPC_RecordChild0, // #0 = $Rm
/*9880*/          OPC_CheckChild1Integer, 24, 
/*9882*/          OPC_CheckChild1Type, MVT::i32,
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_CheckChild1Integer, 16, 
/*9887*/          OPC_CheckChild1Type, MVT::i32,
/*9889*/          OPC_MoveParent,
/*9890*/          OPC_MoveChild, 1,
/*9892*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9895*/          OPC_MoveChild, 0,
/*9897*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9900*/          OPC_CheckChild0Same, 0,
/*9902*/          OPC_CheckChild1Integer, 8, 
/*9904*/          OPC_CheckChild1Type, MVT::i32,
/*9906*/          OPC_MoveParent,
/*9907*/          OPC_MoveParent,
/*9908*/          OPC_CheckType, MVT::i32,
/*9910*/          OPC_Scope, 18, /*->9930*/ // 2 children in Scope
/*9912*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9914*/            OPC_EmitInteger, MVT::i32, 14, 
/*9917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9920*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9930*/          /*Scope*/ 18, /*->9949*/
/*9931*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9933*/            OPC_EmitInteger, MVT::i32, 14, 
/*9936*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9949*/          0, /*End of Scope*/
/*9950*/        /*Scope*/ 79, /*->10030*/
/*9951*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9954*/          OPC_MoveChild, 0,
/*9956*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9959*/          OPC_RecordChild0, // #0 = $Rm
/*9960*/          OPC_CheckChild1Integer, 8, 
/*9962*/          OPC_CheckChild1Type, MVT::i32,
/*9964*/          OPC_MoveParent,
/*9965*/          OPC_MoveParent,
/*9966*/          OPC_MoveChild, 1,
/*9968*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9971*/          OPC_MoveChild, 0,
/*9973*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9976*/          OPC_CheckChild0Same, 0,
/*9978*/          OPC_CheckChild1Integer, 24, 
/*9980*/          OPC_CheckChild1Type, MVT::i32,
/*9982*/          OPC_MoveParent,
/*9983*/          OPC_CheckChild1Integer, 16, 
/*9985*/          OPC_CheckChild1Type, MVT::i32,
/*9987*/          OPC_MoveParent,
/*9988*/          OPC_CheckType, MVT::i32,
/*9990*/          OPC_Scope, 18, /*->10010*/ // 2 children in Scope
/*9992*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9994*/            OPC_EmitInteger, MVT::i32, 14, 
/*9997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10010*/         /*Scope*/ 18, /*->10029*/
/*10011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10013*/           OPC_EmitInteger, MVT::i32, 14, 
/*10016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10029*/         0, /*End of Scope*/
/*10030*/       /*Scope*/ 57, /*->10088*/
/*10031*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10035*/         OPC_RecordChild0, // #0 = $Rn
/*10036*/         OPC_MoveParent,
/*10037*/         OPC_MoveChild, 1,
/*10039*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10045*/         OPC_MoveChild, 0,
/*10047*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10050*/         OPC_RecordChild0, // #1 = $Rm
/*10051*/         OPC_RecordChild1, // #2 = $sh
/*10052*/         OPC_MoveChild, 1,
/*10054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10057*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10059*/         OPC_CheckType, MVT::i32,
/*10061*/         OPC_MoveParent,
/*10062*/         OPC_MoveParent,
/*10063*/         OPC_MoveParent,
/*10064*/         OPC_CheckType, MVT::i32,
/*10066*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10068*/         OPC_EmitConvertToTarget, 2,
/*10070*/         OPC_EmitInteger, MVT::i32, 14, 
/*10073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10088*/       /*Scope*/ 100, /*->10189*/
/*10089*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10095*/         OPC_RecordChild0, // #0 = $Rn
/*10096*/         OPC_MoveParent,
/*10097*/         OPC_MoveChild, 1,
/*10099*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10103*/         OPC_MoveChild, 0,
/*10105*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10147
/*10109*/           OPC_RecordChild0, // #1 = $Rm
/*10110*/           OPC_RecordChild1, // #2 = $sh
/*10111*/           OPC_MoveChild, 1,
/*10113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10116*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10118*/           OPC_CheckType, MVT::i32,
/*10120*/           OPC_MoveParent,
/*10121*/           OPC_MoveParent,
/*10122*/           OPC_MoveParent,
/*10123*/           OPC_CheckType, MVT::i32,
/*10125*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10127*/           OPC_EmitConvertToTarget, 2,
/*10129*/           OPC_EmitInteger, MVT::i32, 14, 
/*10132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10147*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10188
/*10150*/           OPC_RecordChild0, // #1 = $src2
/*10151*/           OPC_RecordChild1, // #2 = $sh
/*10152*/           OPC_MoveChild, 1,
/*10154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10157*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10159*/           OPC_CheckType, MVT::i32,
/*10161*/           OPC_MoveParent,
/*10162*/           OPC_MoveParent,
/*10163*/           OPC_MoveParent,
/*10164*/           OPC_CheckType, MVT::i32,
/*10166*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10168*/           OPC_EmitConvertToTarget, 2,
/*10170*/           OPC_EmitInteger, MVT::i32, 14, 
/*10173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10188*/         0, // EndSwitchOpcode
/*10189*/       /*Scope*/ 57, /*->10247*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild, 1,
/*10198*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10204*/         OPC_MoveChild, 0,
/*10206*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10209*/         OPC_RecordChild0, // #1 = $Rm
/*10210*/         OPC_RecordChild1, // #2 = $sh
/*10211*/         OPC_MoveChild, 1,
/*10213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10216*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10218*/         OPC_CheckType, MVT::i32,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_CheckType, MVT::i32,
/*10225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10227*/         OPC_EmitConvertToTarget, 2,
/*10229*/         OPC_EmitInteger, MVT::i32, 14, 
/*10232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10247*/       /*Scope*/ 27|128,1/*155*/, /*->10404*/
/*10249*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10255*/         OPC_Scope, 94, /*->10351*/ // 2 children in Scope
/*10257*/           OPC_RecordChild0, // #0 = $Rn
/*10258*/           OPC_MoveParent,
/*10259*/           OPC_MoveChild, 1,
/*10261*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10265*/           OPC_MoveChild, 0,
/*10267*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10309
/*10271*/             OPC_RecordChild0, // #1 = $Rm
/*10272*/             OPC_RecordChild1, // #2 = $sh
/*10273*/             OPC_MoveChild, 1,
/*10275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10278*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10280*/             OPC_CheckType, MVT::i32,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_MoveParent,
/*10284*/             OPC_MoveParent,
/*10285*/             OPC_CheckType, MVT::i32,
/*10287*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10289*/             OPC_EmitConvertToTarget, 2,
/*10291*/             OPC_EmitInteger, MVT::i32, 14, 
/*10294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10309*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10350
/*10312*/             OPC_RecordChild0, // #1 = $src2
/*10313*/             OPC_RecordChild1, // #2 = $sh
/*10314*/             OPC_MoveChild, 1,
/*10316*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10319*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10321*/             OPC_CheckType, MVT::i32,
/*10323*/             OPC_MoveParent,
/*10324*/             OPC_MoveParent,
/*10325*/             OPC_MoveParent,
/*10326*/             OPC_CheckType, MVT::i32,
/*10328*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10330*/             OPC_EmitConvertToTarget, 2,
/*10332*/             OPC_EmitInteger, MVT::i32, 14, 
/*10335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10350*/           0, // EndSwitchOpcode
/*10351*/         /*Scope*/ 51, /*->10403*/
/*10352*/           OPC_MoveChild, 0,
/*10354*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10357*/           OPC_RecordChild0, // #0 = $Rm
/*10358*/           OPC_RecordChild1, // #1 = $sh
/*10359*/           OPC_MoveChild, 1,
/*10361*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10364*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10366*/           OPC_CheckType, MVT::i32,
/*10368*/           OPC_MoveParent,
/*10369*/           OPC_MoveParent,
/*10370*/           OPC_MoveParent,
/*10371*/           OPC_MoveChild, 1,
/*10373*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10377*/           OPC_RecordChild0, // #2 = $Rn
/*10378*/           OPC_MoveParent,
/*10379*/           OPC_CheckType, MVT::i32,
/*10381*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10383*/           OPC_EmitConvertToTarget, 1,
/*10385*/           OPC_EmitInteger, MVT::i32, 14, 
/*10388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10403*/         0, /*End of Scope*/
/*10404*/       /*Scope*/ 57, /*->10462*/
/*10405*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10409*/         OPC_MoveChild, 0,
/*10411*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10414*/         OPC_RecordChild0, // #0 = $Rm
/*10415*/         OPC_RecordChild1, // #1 = $sh
/*10416*/         OPC_MoveChild, 1,
/*10418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10421*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10423*/         OPC_CheckType, MVT::i32,
/*10425*/         OPC_MoveParent,
/*10426*/         OPC_MoveParent,
/*10427*/         OPC_MoveParent,
/*10428*/         OPC_MoveChild, 1,
/*10430*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10436*/         OPC_RecordChild0, // #2 = $Rn
/*10437*/         OPC_MoveParent,
/*10438*/         OPC_CheckType, MVT::i32,
/*10440*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10442*/         OPC_EmitConvertToTarget, 1,
/*10444*/         OPC_EmitInteger, MVT::i32, 14, 
/*10447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10462*/       /*Scope*/ 57, /*->10520*/
/*10463*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10469*/         OPC_MoveChild, 0,
/*10471*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10474*/         OPC_RecordChild0, // #0 = $Rm
/*10475*/         OPC_RecordChild1, // #1 = $sh
/*10476*/         OPC_MoveChild, 1,
/*10478*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10481*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10483*/         OPC_CheckType, MVT::i32,
/*10485*/         OPC_MoveParent,
/*10486*/         OPC_MoveParent,
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_MoveChild, 1,
/*10490*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10494*/         OPC_RecordChild0, // #2 = $Rn
/*10495*/         OPC_MoveParent,
/*10496*/         OPC_CheckType, MVT::i32,
/*10498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10500*/         OPC_EmitConvertToTarget, 1,
/*10502*/         OPC_EmitInteger, MVT::i32, 14, 
/*10505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10520*/       /*Scope*/ 8|128,1/*136*/, /*->10658*/
/*10522*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10526*/         OPC_MoveChild, 0,
/*10528*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10580
/*10532*/           OPC_RecordChild0, // #0 = $Rm
/*10533*/           OPC_RecordChild1, // #1 = $sh
/*10534*/           OPC_MoveChild, 1,
/*10536*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10539*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10541*/           OPC_CheckType, MVT::i32,
/*10543*/           OPC_MoveParent,
/*10544*/           OPC_MoveParent,
/*10545*/           OPC_MoveParent,
/*10546*/           OPC_MoveChild, 1,
/*10548*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10554*/           OPC_RecordChild0, // #2 = $Rn
/*10555*/           OPC_MoveParent,
/*10556*/           OPC_CheckType, MVT::i32,
/*10558*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10560*/           OPC_EmitConvertToTarget, 1,
/*10562*/           OPC_EmitInteger, MVT::i32, 14, 
/*10565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10580*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10657
/*10583*/           OPC_RecordChild0, // #0 = $src2
/*10584*/           OPC_RecordChild1, // #1 = $sh
/*10585*/           OPC_MoveChild, 1,
/*10587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10590*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10592*/           OPC_CheckType, MVT::i32,
/*10594*/           OPC_MoveParent,
/*10595*/           OPC_MoveParent,
/*10596*/           OPC_MoveParent,
/*10597*/           OPC_MoveChild, 1,
/*10599*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10605*/           OPC_RecordChild0, // #2 = $src1
/*10606*/           OPC_MoveParent,
/*10607*/           OPC_CheckType, MVT::i32,
/*10609*/           OPC_Scope, 22, /*->10633*/ // 2 children in Scope
/*10611*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10613*/             OPC_EmitConvertToTarget, 1,
/*10615*/             OPC_EmitInteger, MVT::i32, 14, 
/*10618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10633*/           /*Scope*/ 22, /*->10656*/
/*10634*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10636*/             OPC_EmitConvertToTarget, 1,
/*10638*/             OPC_EmitInteger, MVT::i32, 14, 
/*10641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10656*/           0, /*End of Scope*/
/*10657*/         0, // EndSwitchOpcode
/*10658*/       0, /*End of Scope*/
/*10659*/     /*Scope*/ 48, /*->10708*/
/*10660*/       OPC_RecordChild0, // #0 = $Rn
/*10661*/       OPC_MoveChild, 1,
/*10663*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10666*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10667*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10678*/       OPC_MoveParent,
/*10679*/       OPC_CheckType, MVT::i32,
/*10681*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10683*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10686*/       OPC_EmitInteger, MVT::i32, 14, 
/*10689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10708*/     /*Scope*/ 104|128,5/*744*/, /*->11454*/
/*10710*/       OPC_MoveChild, 0,
/*10712*/       OPC_Scope, 46, /*->10760*/ // 11 children in Scope
/*10714*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10717*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10718*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10729*/         OPC_MoveParent,
/*10730*/         OPC_RecordChild1, // #1 = $Rn
/*10731*/         OPC_CheckType, MVT::i32,
/*10733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10735*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10738*/         OPC_EmitInteger, MVT::i32, 14, 
/*10741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10760*/       /*Scope*/ 68, /*->10829*/
/*10761*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10765*/         OPC_RecordChild0, // #0 = $Rn
/*10766*/         OPC_MoveParent,
/*10767*/         OPC_MoveChild, 1,
/*10769*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10775*/         OPC_RecordChild0, // #1 = $Rm
/*10776*/         OPC_MoveParent,
/*10777*/         OPC_CheckType, MVT::i32,
/*10779*/         OPC_Scope, 23, /*->10804*/ // 2 children in Scope
/*10781*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10783*/           OPC_EmitInteger, MVT::i32, 0, 
/*10786*/           OPC_EmitInteger, MVT::i32, 14, 
/*10789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10804*/         /*Scope*/ 23, /*->10828*/
/*10805*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10807*/           OPC_EmitInteger, MVT::i32, 0, 
/*10810*/           OPC_EmitInteger, MVT::i32, 14, 
/*10813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10828*/         0, /*End of Scope*/
/*10829*/       /*Scope*/ 68, /*->10898*/
/*10830*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10836*/         OPC_RecordChild0, // #0 = $Rm
/*10837*/         OPC_MoveParent,
/*10838*/         OPC_MoveChild, 1,
/*10840*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10844*/         OPC_RecordChild0, // #1 = $Rn
/*10845*/         OPC_MoveParent,
/*10846*/         OPC_CheckType, MVT::i32,
/*10848*/         OPC_Scope, 23, /*->10873*/ // 2 children in Scope
/*10850*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10852*/           OPC_EmitInteger, MVT::i32, 0, 
/*10855*/           OPC_EmitInteger, MVT::i32, 14, 
/*10858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10873*/         /*Scope*/ 23, /*->10897*/
/*10874*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10876*/           OPC_EmitInteger, MVT::i32, 0, 
/*10879*/           OPC_EmitInteger, MVT::i32, 14, 
/*10882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10897*/         0, /*End of Scope*/
/*10898*/       /*Scope*/ 48, /*->10947*/
/*10899*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10903*/         OPC_RecordChild0, // #0 = $Rn
/*10904*/         OPC_MoveParent,
/*10905*/         OPC_MoveChild, 1,
/*10907*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10910*/         OPC_RecordChild0, // #1 = $Rm
/*10911*/         OPC_RecordChild1, // #2 = $sh
/*10912*/         OPC_MoveChild, 1,
/*10914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10917*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10919*/         OPC_CheckType, MVT::i32,
/*10921*/         OPC_MoveParent,
/*10922*/         OPC_MoveParent,
/*10923*/         OPC_CheckType, MVT::i32,
/*10925*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10927*/         OPC_EmitConvertToTarget, 2,
/*10929*/         OPC_EmitInteger, MVT::i32, 14, 
/*10932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10947*/       /*Scope*/ 92, /*->11040*/
/*10948*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10954*/         OPC_RecordChild0, // #0 = $src1
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveChild, 1,
/*10958*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10999
/*10962*/           OPC_RecordChild0, // #1 = $src2
/*10963*/           OPC_RecordChild1, // #2 = $sh
/*10964*/           OPC_MoveChild, 1,
/*10966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10969*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10971*/           OPC_CheckType, MVT::i32,
/*10973*/           OPC_MoveParent,
/*10974*/           OPC_MoveParent,
/*10975*/           OPC_CheckType, MVT::i32,
/*10977*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10979*/           OPC_EmitConvertToTarget, 2,
/*10981*/           OPC_EmitInteger, MVT::i32, 14, 
/*10984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10999*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11039
/*11002*/           OPC_RecordChild0, // #1 = $src2
/*11003*/           OPC_RecordChild1, // #2 = $sh
/*11004*/           OPC_MoveChild, 1,
/*11006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11009*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11011*/           OPC_CheckType, MVT::i32,
/*11013*/           OPC_MoveParent,
/*11014*/           OPC_MoveParent,
/*11015*/           OPC_CheckType, MVT::i32,
/*11017*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11019*/           OPC_EmitConvertToTarget, 2,
/*11021*/           OPC_EmitInteger, MVT::i32, 14, 
/*11024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11039*/         0, // EndSwitchOpcode
/*11040*/       /*Scope*/ 48, /*->11089*/
/*11041*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11045*/         OPC_RecordChild0, // #0 = $src1
/*11046*/         OPC_MoveParent,
/*11047*/         OPC_MoveChild, 1,
/*11049*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11052*/         OPC_RecordChild0, // #1 = $src2
/*11053*/         OPC_RecordChild1, // #2 = $sh
/*11054*/         OPC_MoveChild, 1,
/*11056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11059*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11061*/         OPC_CheckType, MVT::i32,
/*11063*/         OPC_MoveParent,
/*11064*/         OPC_MoveParent,
/*11065*/         OPC_CheckType, MVT::i32,
/*11067*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11069*/         OPC_EmitConvertToTarget, 2,
/*11071*/         OPC_EmitInteger, MVT::i32, 14, 
/*11074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11089*/       /*Scope*/ 92, /*->11182*/
/*11090*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11096*/         OPC_RecordChild0, // #0 = $src1
/*11097*/         OPC_MoveParent,
/*11098*/         OPC_MoveChild, 1,
/*11100*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11141
/*11104*/           OPC_RecordChild0, // #1 = $src2
/*11105*/           OPC_RecordChild1, // #2 = $sh
/*11106*/           OPC_MoveChild, 1,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11111*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*11113*/           OPC_CheckType, MVT::i32,
/*11115*/           OPC_MoveParent,
/*11116*/           OPC_MoveParent,
/*11117*/           OPC_CheckType, MVT::i32,
/*11119*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11121*/           OPC_EmitConvertToTarget, 2,
/*11123*/           OPC_EmitInteger, MVT::i32, 14, 
/*11126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11141*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11181
/*11144*/           OPC_RecordChild0, // #1 = $src2
/*11145*/           OPC_RecordChild1, // #2 = $sh
/*11146*/           OPC_MoveChild, 1,
/*11148*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11151*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11153*/           OPC_CheckType, MVT::i32,
/*11155*/           OPC_MoveParent,
/*11156*/           OPC_MoveParent,
/*11157*/           OPC_CheckType, MVT::i32,
/*11159*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11161*/           OPC_EmitConvertToTarget, 2,
/*11163*/           OPC_EmitInteger, MVT::i32, 14, 
/*11166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11181*/         0, // EndSwitchOpcode
/*11182*/       /*Scope*/ 74, /*->11257*/
/*11183*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11186*/         OPC_RecordChild0, // #0 = $Rm
/*11187*/         OPC_RecordChild1, // #1 = $sh
/*11188*/         OPC_MoveChild, 1,
/*11190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11193*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11195*/         OPC_CheckType, MVT::i32,
/*11197*/         OPC_MoveParent,
/*11198*/         OPC_MoveParent,
/*11199*/         OPC_MoveChild, 1,
/*11201*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/         OPC_RecordChild0, // #2 = $Rn
/*11206*/         OPC_MoveParent,
/*11207*/         OPC_CheckType, MVT::i32,
/*11209*/         OPC_Scope, 22, /*->11233*/ // 2 children in Scope
/*11211*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11213*/           OPC_EmitConvertToTarget, 1,
/*11215*/           OPC_EmitInteger, MVT::i32, 14, 
/*11218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11233*/         /*Scope*/ 22, /*->11256*/
/*11234*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11236*/           OPC_EmitConvertToTarget, 1,
/*11238*/           OPC_EmitInteger, MVT::i32, 14, 
/*11241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11256*/         0, /*End of Scope*/
/*11257*/       /*Scope*/ 76, /*->11334*/
/*11258*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11261*/         OPC_RecordChild0, // #0 = $src2
/*11262*/         OPC_RecordChild1, // #1 = $sh
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11268*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11270*/         OPC_CheckType, MVT::i32,
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveParent,
/*11274*/         OPC_MoveChild, 1,
/*11276*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11282*/         OPC_RecordChild0, // #2 = $src1
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckType, MVT::i32,
/*11286*/         OPC_Scope, 22, /*->11310*/ // 2 children in Scope
/*11288*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11290*/           OPC_EmitConvertToTarget, 1,
/*11292*/           OPC_EmitInteger, MVT::i32, 14, 
/*11295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11310*/         /*Scope*/ 22, /*->11333*/
/*11311*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11313*/           OPC_EmitConvertToTarget, 1,
/*11315*/           OPC_EmitInteger, MVT::i32, 14, 
/*11318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11333*/         0, /*End of Scope*/
/*11334*/       /*Scope*/ 76, /*->11411*/
/*11335*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11338*/         OPC_RecordChild0, // #0 = $src2
/*11339*/         OPC_RecordChild1, // #1 = $sh
/*11340*/         OPC_MoveChild, 1,
/*11342*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11345*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11347*/         OPC_CheckType, MVT::i32,
/*11349*/         OPC_MoveParent,
/*11350*/         OPC_MoveParent,
/*11351*/         OPC_MoveChild, 1,
/*11353*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11359*/         OPC_RecordChild0, // #2 = $src1
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_Scope, 22, /*->11387*/ // 2 children in Scope
/*11365*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11367*/           OPC_EmitConvertToTarget, 1,
/*11369*/           OPC_EmitInteger, MVT::i32, 14, 
/*11372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11387*/         /*Scope*/ 22, /*->11410*/
/*11388*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11390*/           OPC_EmitConvertToTarget, 1,
/*11392*/           OPC_EmitInteger, MVT::i32, 14, 
/*11395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11410*/         0, /*End of Scope*/
/*11411*/       /*Scope*/ 41, /*->11453*/
/*11412*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11416*/         OPC_RecordChild0, // #0 = $src
/*11417*/         OPC_MoveParent,
/*11418*/         OPC_RecordChild1, // #1 = $imm
/*11419*/         OPC_MoveChild, 1,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckType, MVT::i32,
/*11429*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11431*/         OPC_EmitConvertToTarget, 1,
/*11433*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11436*/         OPC_EmitInteger, MVT::i32, 14, 
/*11439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 32, /*->11487*/
/*11455*/       OPC_RecordChild0, // #0 = $Rn
/*11456*/       OPC_RecordChild1, // #1 = $shift
/*11457*/       OPC_CheckType, MVT::i32,
/*11459*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11461*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11464*/       OPC_EmitInteger, MVT::i32, 14, 
/*11467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11487*/     /*Scope*/ 43, /*->11531*/
/*11488*/       OPC_MoveChild, 0,
/*11490*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11494*/       OPC_RecordChild0, // #0 = $src
/*11495*/       OPC_MoveParent,
/*11496*/       OPC_RecordChild1, // #1 = $imm
/*11497*/       OPC_MoveChild, 1,
/*11499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11502*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11504*/       OPC_MoveParent,
/*11505*/       OPC_CheckType, MVT::i32,
/*11507*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11509*/       OPC_EmitConvertToTarget, 1,
/*11511*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11514*/       OPC_EmitInteger, MVT::i32, 14, 
/*11517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11531*/     /*Scope*/ 15|128,1/*143*/, /*->11676*/
/*11533*/       OPC_RecordChild0, // #0 = $Rn
/*11534*/       OPC_Scope, 53, /*->11589*/ // 3 children in Scope
/*11536*/         OPC_MoveChild, 1,
/*11538*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11541*/         OPC_RecordChild0, // #1 = $imm
/*11542*/         OPC_MoveChild, 0,
/*11544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11547*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11561*/         OPC_MoveParent,
/*11562*/         OPC_CheckType, MVT::i32,
/*11564*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11566*/         OPC_EmitConvertToTarget, 1,
/*11568*/         OPC_EmitInteger, MVT::i32, 14, 
/*11571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11589*/       /*Scope*/ 31, /*->11621*/
/*11590*/         OPC_RecordChild1, // #1 = $Rn
/*11591*/         OPC_CheckType, MVT::i32,
/*11593*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11595*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11598*/         OPC_EmitInteger, MVT::i32, 14, 
/*11601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11621*/       /*Scope*/ 53, /*->11675*/
/*11622*/         OPC_MoveChild, 1,
/*11624*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11627*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11638*/         OPC_RecordChild1, // #1 = $imm
/*11639*/         OPC_MoveChild, 1,
/*11641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11644*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_CheckType, MVT::i32,
/*11650*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11652*/         OPC_EmitConvertToTarget, 1,
/*11654*/         OPC_EmitInteger, MVT::i32, 14, 
/*11657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11675*/       0, /*End of Scope*/
/*11676*/     /*Scope*/ 107, /*->11784*/
/*11677*/       OPC_MoveChild, 0,
/*11679*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11682*/       OPC_Scope, 49, /*->11733*/ // 2 children in Scope
/*11684*/         OPC_RecordChild0, // #0 = $imm
/*11685*/         OPC_MoveChild, 0,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11692*/         OPC_MoveParent,
/*11693*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_RecordChild1, // #1 = $Rn
/*11706*/         OPC_CheckType, MVT::i32,
/*11708*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11710*/         OPC_EmitConvertToTarget, 0,
/*11712*/         OPC_EmitInteger, MVT::i32, 14, 
/*11715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11733*/       /*Scope*/ 49, /*->11783*/
/*11734*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11745*/         OPC_RecordChild1, // #0 = $imm
/*11746*/         OPC_MoveChild, 1,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11751*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11753*/         OPC_MoveParent,
/*11754*/         OPC_MoveParent,
/*11755*/         OPC_RecordChild1, // #1 = $Rn
/*11756*/         OPC_CheckType, MVT::i32,
/*11758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11760*/         OPC_EmitConvertToTarget, 0,
/*11762*/         OPC_EmitInteger, MVT::i32, 14, 
/*11765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11783*/       0, /*End of Scope*/
/*11784*/     /*Scope*/ 37|128,1/*165*/, /*->11951*/
/*11786*/       OPC_RecordChild0, // #0 = $Rn
/*11787*/       OPC_Scope, 117, /*->11906*/ // 2 children in Scope
/*11789*/         OPC_RecordChild1, // #1 = $shift
/*11790*/         OPC_CheckType, MVT::i32,
/*11792*/         OPC_Scope, 27, /*->11821*/ // 4 children in Scope
/*11794*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11796*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11799*/           OPC_EmitInteger, MVT::i32, 14, 
/*11802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11821*/         /*Scope*/ 27, /*->11849*/
/*11822*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11824*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11827*/           OPC_EmitInteger, MVT::i32, 14, 
/*11830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11849*/         /*Scope*/ 27, /*->11877*/
/*11850*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11852*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11855*/           OPC_EmitInteger, MVT::i32, 14, 
/*11858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11877*/         /*Scope*/ 27, /*->11905*/
/*11878*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11880*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11883*/           OPC_EmitInteger, MVT::i32, 14, 
/*11886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11905*/         0, /*End of Scope*/
/*11906*/       /*Scope*/ 43, /*->11950*/
/*11907*/         OPC_MoveChild, 1,
/*11909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11912*/         OPC_RecordChild0, // #1 = $Rm
/*11913*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11924*/         OPC_MoveParent,
/*11925*/         OPC_CheckType, MVT::i32,
/*11927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11929*/         OPC_EmitInteger, MVT::i32, 14, 
/*11932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11950*/       0, /*End of Scope*/
/*11951*/     /*Scope*/ 44, /*->11996*/
/*11952*/       OPC_MoveChild, 0,
/*11954*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11957*/       OPC_RecordChild0, // #0 = $Rm
/*11958*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11969*/       OPC_MoveParent,
/*11970*/       OPC_RecordChild1, // #1 = $Rn
/*11971*/       OPC_CheckType, MVT::i32,
/*11973*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11975*/       OPC_EmitInteger, MVT::i32, 14, 
/*11978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11996*/     /*Scope*/ 61, /*->12058*/
/*11997*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12003*/       OPC_RecordChild0, // #0 = $src
/*12004*/       OPC_CheckType, MVT::i32,
/*12006*/       OPC_Scope, 24, /*->12032*/ // 2 children in Scope
/*12008*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12015*/         OPC_EmitInteger, MVT::i32, 14, 
/*12018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12032*/       /*Scope*/ 24, /*->12057*/
/*12033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12040*/         OPC_EmitInteger, MVT::i32, 14, 
/*12043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12057*/       0, /*End of Scope*/
/*12058*/     /*Scope*/ 57|128,1/*185*/, /*->12245*/
/*12060*/       OPC_RecordChild0, // #0 = $Rn
/*12061*/       OPC_RecordChild1, // #1 = $imm
/*12062*/       OPC_Scope, 103, /*->12167*/ // 2 children in Scope
/*12064*/         OPC_MoveChild, 1,
/*12066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12069*/         OPC_Scope, 30, /*->12101*/ // 3 children in Scope
/*12071*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*12073*/           OPC_MoveParent,
/*12074*/           OPC_CheckType, MVT::i32,
/*12076*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12078*/           OPC_EmitConvertToTarget, 1,
/*12080*/           OPC_EmitInteger, MVT::i32, 14, 
/*12083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12101*/         /*Scope*/ 30, /*->12132*/
/*12102*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12104*/           OPC_MoveParent,
/*12105*/           OPC_CheckType, MVT::i32,
/*12107*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12109*/           OPC_EmitConvertToTarget, 1,
/*12111*/           OPC_EmitInteger, MVT::i32, 14, 
/*12114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12132*/         /*Scope*/ 33, /*->12166*/
/*12133*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*12135*/           OPC_MoveParent,
/*12136*/           OPC_CheckType, MVT::i32,
/*12138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12140*/           OPC_EmitConvertToTarget, 1,
/*12142*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*12166*/         0, /*End of Scope*/
/*12167*/       /*Scope*/ 76, /*->12244*/
/*12168*/         OPC_CheckType, MVT::i32,
/*12170*/         OPC_Scope, 23, /*->12195*/ // 3 children in Scope
/*12172*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12183*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12195*/         /*Scope*/ 23, /*->12219*/
/*12196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*12198*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*12201*/           OPC_EmitInteger, MVT::i32, 14, 
/*12204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*12219*/         /*Scope*/ 23, /*->12243*/
/*12220*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12222*/           OPC_EmitInteger, MVT::i32, 14, 
/*12225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12243*/         0, /*End of Scope*/
/*12244*/       0, /*End of Scope*/
/*12245*/     /*Scope*/ 114|128,24/*3186*/, /*->15433*/
/*12247*/       OPC_MoveChild, 0,
/*12249*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12252*/       OPC_Scope, 66|128,5/*706*/, /*->12961*/ // 8 children in Scope
/*12255*/         OPC_RecordChild0, // #0 = $Vn
/*12256*/         OPC_Scope, 6|128,4/*518*/, /*->12777*/ // 2 children in Scope
/*12259*/           OPC_RecordChild1, // #1 = $Vd
/*12260*/           OPC_MoveParent,
/*12261*/           OPC_MoveChild, 1,
/*12263*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12266*/           OPC_Scope, 56|128,1/*184*/, /*->12453*/ // 4 children in Scope
/*12269*/             OPC_RecordChild0, // #2 = $Vm
/*12270*/             OPC_MoveChild, 1,
/*12272*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12275*/             OPC_Scope, 126, /*->12403*/ // 2 children in Scope
/*12277*/               OPC_CheckChild0Same, 1,
/*12279*/               OPC_MoveChild, 1,
/*12281*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12284*/               OPC_MoveChild, 0,
/*12286*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12289*/               OPC_MoveChild, 0,
/*12291*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12294*/               OPC_MoveParent,
/*12295*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12297*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12350
/*12300*/                 OPC_MoveParent,
/*12301*/                 OPC_MoveParent,
/*12302*/                 OPC_MoveParent,
/*12303*/                 OPC_MoveParent,
/*12304*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12327
/*12307*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12309*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12312*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12315*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12327*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12349
/*12329*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12331*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12334*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12337*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12349*/                 0, // EndSwitchType
/*12350*/               /*SwitchType*/ 50, MVT::v16i8,// ->12402
/*12352*/                 OPC_MoveParent,
/*12353*/                 OPC_MoveParent,
/*12354*/                 OPC_MoveParent,
/*12355*/                 OPC_MoveParent,
/*12356*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12379
/*12359*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12361*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12364*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12367*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12379*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12401
/*12381*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12386*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12401*/                 0, // EndSwitchType
/*12402*/               0, // EndSwitchType
/*12403*/             /*Scope*/ 48, /*->12452*/
/*12404*/               OPC_MoveChild, 0,
/*12406*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12409*/               OPC_MoveChild, 0,
/*12411*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12414*/               OPC_MoveChild, 0,
/*12416*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12419*/               OPC_MoveParent,
/*12420*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12422*/               OPC_CheckType, MVT::v8i8,
/*12424*/               OPC_MoveParent,
/*12425*/               OPC_MoveParent,
/*12426*/               OPC_CheckChild1Same, 1,
/*12428*/               OPC_MoveParent,
/*12429*/               OPC_MoveParent,
/*12430*/               OPC_CheckType, MVT::v2i32,
/*12432*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12434*/               OPC_EmitInteger, MVT::i32, 14, 
/*12437*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12440*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12452*/             0, /*End of Scope*/
/*12453*/           /*Scope*/ 107, /*->12561*/
/*12454*/             OPC_MoveChild, 0,
/*12456*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12459*/             OPC_Scope, 49, /*->12510*/ // 2 children in Scope
/*12461*/               OPC_CheckChild0Same, 1,
/*12463*/               OPC_MoveChild, 1,
/*12465*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12468*/               OPC_MoveChild, 0,
/*12470*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12473*/               OPC_MoveChild, 0,
/*12475*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12478*/               OPC_MoveParent,
/*12479*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12481*/               OPC_CheckType, MVT::v8i8,
/*12483*/               OPC_MoveParent,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_MoveParent,
/*12486*/               OPC_RecordChild1, // #2 = $Vm
/*12487*/               OPC_MoveParent,
/*12488*/               OPC_CheckType, MVT::v2i32,
/*12490*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12492*/               OPC_EmitInteger, MVT::i32, 14, 
/*12495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12510*/             /*Scope*/ 49, /*->12560*/
/*12511*/               OPC_MoveChild, 0,
/*12513*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12516*/               OPC_MoveChild, 0,
/*12518*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12521*/               OPC_MoveChild, 0,
/*12523*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12526*/               OPC_MoveParent,
/*12527*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12529*/               OPC_CheckType, MVT::v8i8,
/*12531*/               OPC_MoveParent,
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckChild1Same, 1,
/*12535*/               OPC_MoveParent,
/*12536*/               OPC_RecordChild1, // #2 = $Vm
/*12537*/               OPC_MoveParent,
/*12538*/               OPC_CheckType, MVT::v2i32,
/*12540*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12542*/               OPC_EmitInteger, MVT::i32, 14, 
/*12545*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12548*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12560*/             0, /*End of Scope*/
/*12561*/           /*Scope*/ 106, /*->12668*/
/*12562*/             OPC_RecordChild0, // #2 = $Vm
/*12563*/             OPC_MoveChild, 1,
/*12565*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12568*/             OPC_Scope, 48, /*->12618*/ // 2 children in Scope
/*12570*/               OPC_CheckChild0Same, 0,
/*12572*/               OPC_MoveChild, 1,
/*12574*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12577*/               OPC_MoveChild, 0,
/*12579*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12582*/               OPC_MoveChild, 0,
/*12584*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12587*/               OPC_MoveParent,
/*12588*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12590*/               OPC_CheckType, MVT::v8i8,
/*12592*/               OPC_MoveParent,
/*12593*/               OPC_MoveParent,
/*12594*/               OPC_MoveParent,
/*12595*/               OPC_MoveParent,
/*12596*/               OPC_CheckType, MVT::v2i32,
/*12598*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12600*/               OPC_EmitInteger, MVT::i32, 14, 
/*12603*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12606*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12618*/             /*Scope*/ 48, /*->12667*/
/*12619*/               OPC_MoveChild, 0,
/*12621*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12624*/               OPC_MoveChild, 0,
/*12626*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12629*/               OPC_MoveChild, 0,
/*12631*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12634*/               OPC_MoveParent,
/*12635*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12637*/               OPC_CheckType, MVT::v8i8,
/*12639*/               OPC_MoveParent,
/*12640*/               OPC_MoveParent,
/*12641*/               OPC_CheckChild1Same, 0,
/*12643*/               OPC_MoveParent,
/*12644*/               OPC_MoveParent,
/*12645*/               OPC_CheckType, MVT::v2i32,
/*12647*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12649*/               OPC_EmitInteger, MVT::i32, 14, 
/*12652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12655*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12667*/             0, /*End of Scope*/
/*12668*/           /*Scope*/ 107, /*->12776*/
/*12669*/             OPC_MoveChild, 0,
/*12671*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12674*/             OPC_Scope, 49, /*->12725*/ // 2 children in Scope
/*12676*/               OPC_CheckChild0Same, 0,
/*12678*/               OPC_MoveChild, 1,
/*12680*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12683*/               OPC_MoveChild, 0,
/*12685*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12688*/               OPC_MoveChild, 0,
/*12690*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12693*/               OPC_MoveParent,
/*12694*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12696*/               OPC_CheckType, MVT::v8i8,
/*12698*/               OPC_MoveParent,
/*12699*/               OPC_MoveParent,
/*12700*/               OPC_MoveParent,
/*12701*/               OPC_RecordChild1, // #2 = $Vm
/*12702*/               OPC_MoveParent,
/*12703*/               OPC_CheckType, MVT::v2i32,
/*12705*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12707*/               OPC_EmitInteger, MVT::i32, 14, 
/*12710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12725*/             /*Scope*/ 49, /*->12775*/
/*12726*/               OPC_MoveChild, 0,
/*12728*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12731*/               OPC_MoveChild, 0,
/*12733*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12736*/               OPC_MoveChild, 0,
/*12738*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12741*/               OPC_MoveParent,
/*12742*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12744*/               OPC_CheckType, MVT::v8i8,
/*12746*/               OPC_MoveParent,
/*12747*/               OPC_MoveParent,
/*12748*/               OPC_CheckChild1Same, 0,
/*12750*/               OPC_MoveParent,
/*12751*/               OPC_RecordChild1, // #2 = $Vm
/*12752*/               OPC_MoveParent,
/*12753*/               OPC_CheckType, MVT::v2i32,
/*12755*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12757*/               OPC_EmitInteger, MVT::i32, 14, 
/*12760*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12763*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12775*/             0, /*End of Scope*/
/*12776*/           0, /*End of Scope*/
/*12777*/         /*Scope*/ 53|128,1/*181*/, /*->12960*/
/*12779*/           OPC_MoveChild, 1,
/*12781*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12784*/           OPC_Scope, 86, /*->12872*/ // 2 children in Scope
/*12786*/             OPC_RecordChild0, // #1 = $Vd
/*12787*/             OPC_MoveChild, 1,
/*12789*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12792*/             OPC_MoveChild, 0,
/*12794*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12797*/             OPC_MoveChild, 0,
/*12799*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12802*/             OPC_MoveParent,
/*12803*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12805*/             OPC_CheckType, MVT::v8i8,
/*12807*/             OPC_MoveParent,
/*12808*/             OPC_MoveParent,
/*12809*/             OPC_MoveParent,
/*12810*/             OPC_MoveParent,
/*12811*/             OPC_MoveChild, 1,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12816*/             OPC_Scope, 26, /*->12844*/ // 2 children in Scope
/*12818*/               OPC_RecordChild0, // #2 = $Vn
/*12819*/               OPC_CheckChild1Same, 1,
/*12821*/               OPC_MoveParent,
/*12822*/               OPC_CheckType, MVT::v2i32,
/*12824*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12826*/               OPC_EmitInteger, MVT::i32, 14, 
/*12829*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12832*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12844*/             /*Scope*/ 26, /*->12871*/
/*12845*/               OPC_CheckChild0Same, 1,
/*12847*/               OPC_RecordChild1, // #2 = $Vn
/*12848*/               OPC_MoveParent,
/*12849*/               OPC_CheckType, MVT::v2i32,
/*12851*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12853*/               OPC_EmitInteger, MVT::i32, 14, 
/*12856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12871*/             0, /*End of Scope*/
/*12872*/           /*Scope*/ 86, /*->12959*/
/*12873*/             OPC_MoveChild, 0,
/*12875*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12878*/             OPC_MoveChild, 0,
/*12880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12883*/             OPC_MoveChild, 0,
/*12885*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12888*/             OPC_MoveParent,
/*12889*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12891*/             OPC_CheckType, MVT::v8i8,
/*12893*/             OPC_MoveParent,
/*12894*/             OPC_MoveParent,
/*12895*/             OPC_RecordChild1, // #1 = $Vd
/*12896*/             OPC_MoveParent,
/*12897*/             OPC_MoveParent,
/*12898*/             OPC_MoveChild, 1,
/*12900*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12903*/             OPC_Scope, 26, /*->12931*/ // 2 children in Scope
/*12905*/               OPC_RecordChild0, // #2 = $Vn
/*12906*/               OPC_CheckChild1Same, 1,
/*12908*/               OPC_MoveParent,
/*12909*/               OPC_CheckType, MVT::v2i32,
/*12911*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12913*/               OPC_EmitInteger, MVT::i32, 14, 
/*12916*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12919*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12931*/             /*Scope*/ 26, /*->12958*/
/*12932*/               OPC_CheckChild0Same, 1,
/*12934*/               OPC_RecordChild1, // #2 = $Vn
/*12935*/               OPC_MoveParent,
/*12936*/               OPC_CheckType, MVT::v2i32,
/*12938*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12940*/               OPC_EmitInteger, MVT::i32, 14, 
/*12943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12958*/             0, /*End of Scope*/
/*12959*/           0, /*End of Scope*/
/*12960*/         0, /*End of Scope*/
/*12961*/       /*Scope*/ 55|128,1/*183*/, /*->13146*/
/*12963*/         OPC_MoveChild, 0,
/*12965*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12968*/         OPC_Scope, 87, /*->13057*/ // 2 children in Scope
/*12970*/           OPC_RecordChild0, // #0 = $Vd
/*12971*/           OPC_MoveChild, 1,
/*12973*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12976*/           OPC_MoveChild, 0,
/*12978*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12981*/           OPC_MoveChild, 0,
/*12983*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12986*/           OPC_MoveParent,
/*12987*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12989*/           OPC_CheckType, MVT::v8i8,
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_MoveParent,
/*12993*/           OPC_MoveParent,
/*12994*/           OPC_RecordChild1, // #1 = $Vm
/*12995*/           OPC_MoveParent,
/*12996*/           OPC_MoveChild, 1,
/*12998*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13001*/           OPC_Scope, 26, /*->13029*/ // 2 children in Scope
/*13003*/             OPC_RecordChild0, // #2 = $Vn
/*13004*/             OPC_CheckChild1Same, 0,
/*13006*/             OPC_MoveParent,
/*13007*/             OPC_CheckType, MVT::v2i32,
/*13009*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13011*/             OPC_EmitInteger, MVT::i32, 14, 
/*13014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13029*/           /*Scope*/ 26, /*->13056*/
/*13030*/             OPC_CheckChild0Same, 0,
/*13032*/             OPC_RecordChild1, // #2 = $Vn
/*13033*/             OPC_MoveParent,
/*13034*/             OPC_CheckType, MVT::v2i32,
/*13036*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/             OPC_EmitInteger, MVT::i32, 14, 
/*13041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13056*/           0, /*End of Scope*/
/*13057*/         /*Scope*/ 87, /*->13145*/
/*13058*/           OPC_MoveChild, 0,
/*13060*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13063*/           OPC_MoveChild, 0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild, 0,
/*13070*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13073*/           OPC_MoveParent,
/*13074*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13076*/           OPC_CheckType, MVT::v8i8,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_MoveParent,
/*13080*/           OPC_RecordChild1, // #0 = $Vd
/*13081*/           OPC_MoveParent,
/*13082*/           OPC_RecordChild1, // #1 = $Vm
/*13083*/           OPC_MoveParent,
/*13084*/           OPC_MoveChild, 1,
/*13086*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13089*/           OPC_Scope, 26, /*->13117*/ // 2 children in Scope
/*13091*/             OPC_RecordChild0, // #2 = $Vn
/*13092*/             OPC_CheckChild1Same, 0,
/*13094*/             OPC_MoveParent,
/*13095*/             OPC_CheckType, MVT::v2i32,
/*13097*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13099*/             OPC_EmitInteger, MVT::i32, 14, 
/*13102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13105*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13117*/           /*Scope*/ 26, /*->13144*/
/*13118*/             OPC_CheckChild0Same, 0,
/*13120*/             OPC_RecordChild1, // #2 = $Vn
/*13121*/             OPC_MoveParent,
/*13122*/             OPC_CheckType, MVT::v2i32,
/*13124*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13126*/             OPC_EmitInteger, MVT::i32, 14, 
/*13129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13144*/           0, /*End of Scope*/
/*13145*/         0, /*End of Scope*/
/*13146*/       /*Scope*/ 63|128,4/*575*/, /*->13723*/
/*13148*/         OPC_RecordChild0, // #0 = $Vn
/*13149*/         OPC_Scope, 3|128,3/*387*/, /*->13539*/ // 2 children in Scope
/*13152*/           OPC_RecordChild1, // #1 = $Vd
/*13153*/           OPC_MoveParent,
/*13154*/           OPC_MoveChild, 1,
/*13156*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13159*/           OPC_Scope, 54, /*->13215*/ // 4 children in Scope
/*13161*/             OPC_RecordChild0, // #2 = $Vm
/*13162*/             OPC_MoveChild, 1,
/*13164*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13167*/             OPC_MoveChild, 0,
/*13169*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13172*/             OPC_MoveChild, 0,
/*13174*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13177*/             OPC_MoveChild, 0,
/*13179*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13185*/             OPC_CheckType, MVT::v8i8,
/*13187*/             OPC_MoveParent,
/*13188*/             OPC_MoveParent,
/*13189*/             OPC_CheckChild1Same, 1,
/*13191*/             OPC_MoveParent,
/*13192*/             OPC_MoveParent,
/*13193*/             OPC_CheckType, MVT::v1i64,
/*13195*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13197*/             OPC_EmitInteger, MVT::i32, 14, 
/*13200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13215*/           /*Scope*/ 107, /*->13323*/
/*13216*/             OPC_MoveChild, 0,
/*13218*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13221*/             OPC_Scope, 49, /*->13272*/ // 2 children in Scope
/*13223*/               OPC_CheckChild0Same, 1,
/*13225*/               OPC_MoveChild, 1,
/*13227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13230*/               OPC_MoveChild, 0,
/*13232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13235*/               OPC_MoveChild, 0,
/*13237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13240*/               OPC_MoveParent,
/*13241*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13243*/               OPC_CheckType, MVT::v8i8,
/*13245*/               OPC_MoveParent,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_MoveParent,
/*13248*/               OPC_RecordChild1, // #2 = $Vm
/*13249*/               OPC_MoveParent,
/*13250*/               OPC_CheckType, MVT::v1i64,
/*13252*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13254*/               OPC_EmitInteger, MVT::i32, 14, 
/*13257*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13260*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13272*/             /*Scope*/ 49, /*->13322*/
/*13273*/               OPC_MoveChild, 0,
/*13275*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13278*/               OPC_MoveChild, 0,
/*13280*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13283*/               OPC_MoveChild, 0,
/*13285*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13288*/               OPC_MoveParent,
/*13289*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13291*/               OPC_CheckType, MVT::v8i8,
/*13293*/               OPC_MoveParent,
/*13294*/               OPC_MoveParent,
/*13295*/               OPC_CheckChild1Same, 1,
/*13297*/               OPC_MoveParent,
/*13298*/               OPC_RecordChild1, // #2 = $Vm
/*13299*/               OPC_MoveParent,
/*13300*/               OPC_CheckType, MVT::v1i64,
/*13302*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13304*/               OPC_EmitInteger, MVT::i32, 14, 
/*13307*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13310*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13322*/             0, /*End of Scope*/
/*13323*/           /*Scope*/ 106, /*->13430*/
/*13324*/             OPC_RecordChild0, // #2 = $Vm
/*13325*/             OPC_MoveChild, 1,
/*13327*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13330*/             OPC_Scope, 48, /*->13380*/ // 2 children in Scope
/*13332*/               OPC_CheckChild0Same, 0,
/*13334*/               OPC_MoveChild, 1,
/*13336*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13339*/               OPC_MoveChild, 0,
/*13341*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13344*/               OPC_MoveChild, 0,
/*13346*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13349*/               OPC_MoveParent,
/*13350*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13352*/               OPC_CheckType, MVT::v8i8,
/*13354*/               OPC_MoveParent,
/*13355*/               OPC_MoveParent,
/*13356*/               OPC_MoveParent,
/*13357*/               OPC_MoveParent,
/*13358*/               OPC_CheckType, MVT::v1i64,
/*13360*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13362*/               OPC_EmitInteger, MVT::i32, 14, 
/*13365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13380*/             /*Scope*/ 48, /*->13429*/
/*13381*/               OPC_MoveChild, 0,
/*13383*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13386*/               OPC_MoveChild, 0,
/*13388*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13391*/               OPC_MoveChild, 0,
/*13393*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13396*/               OPC_MoveParent,
/*13397*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13399*/               OPC_CheckType, MVT::v8i8,
/*13401*/               OPC_MoveParent,
/*13402*/               OPC_MoveParent,
/*13403*/               OPC_CheckChild1Same, 0,
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_MoveParent,
/*13407*/               OPC_CheckType, MVT::v1i64,
/*13409*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13411*/               OPC_EmitInteger, MVT::i32, 14, 
/*13414*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13417*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13429*/             0, /*End of Scope*/
/*13430*/           /*Scope*/ 107, /*->13538*/
/*13431*/             OPC_MoveChild, 0,
/*13433*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13436*/             OPC_Scope, 49, /*->13487*/ // 2 children in Scope
/*13438*/               OPC_CheckChild0Same, 0,
/*13440*/               OPC_MoveChild, 1,
/*13442*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13445*/               OPC_MoveChild, 0,
/*13447*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13450*/               OPC_MoveChild, 0,
/*13452*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13455*/               OPC_MoveParent,
/*13456*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13458*/               OPC_CheckType, MVT::v8i8,
/*13460*/               OPC_MoveParent,
/*13461*/               OPC_MoveParent,
/*13462*/               OPC_MoveParent,
/*13463*/               OPC_RecordChild1, // #2 = $Vm
/*13464*/               OPC_MoveParent,
/*13465*/               OPC_CheckType, MVT::v1i64,
/*13467*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13469*/               OPC_EmitInteger, MVT::i32, 14, 
/*13472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13475*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13487*/             /*Scope*/ 49, /*->13537*/
/*13488*/               OPC_MoveChild, 0,
/*13490*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13493*/               OPC_MoveChild, 0,
/*13495*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13498*/               OPC_MoveChild, 0,
/*13500*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13503*/               OPC_MoveParent,
/*13504*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13506*/               OPC_CheckType, MVT::v8i8,
/*13508*/               OPC_MoveParent,
/*13509*/               OPC_MoveParent,
/*13510*/               OPC_CheckChild1Same, 0,
/*13512*/               OPC_MoveParent,
/*13513*/               OPC_RecordChild1, // #2 = $Vm
/*13514*/               OPC_MoveParent,
/*13515*/               OPC_CheckType, MVT::v1i64,
/*13517*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13519*/               OPC_EmitInteger, MVT::i32, 14, 
/*13522*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13525*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13537*/             0, /*End of Scope*/
/*13538*/           0, /*End of Scope*/
/*13539*/         /*Scope*/ 53|128,1/*181*/, /*->13722*/
/*13541*/           OPC_MoveChild, 1,
/*13543*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13546*/           OPC_Scope, 86, /*->13634*/ // 2 children in Scope
/*13548*/             OPC_RecordChild0, // #1 = $Vd
/*13549*/             OPC_MoveChild, 1,
/*13551*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13554*/             OPC_MoveChild, 0,
/*13556*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13559*/             OPC_MoveChild, 0,
/*13561*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13564*/             OPC_MoveParent,
/*13565*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13567*/             OPC_CheckType, MVT::v8i8,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_MoveParent,
/*13573*/             OPC_MoveChild, 1,
/*13575*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13578*/             OPC_Scope, 26, /*->13606*/ // 2 children in Scope
/*13580*/               OPC_RecordChild0, // #2 = $Vn
/*13581*/               OPC_CheckChild1Same, 1,
/*13583*/               OPC_MoveParent,
/*13584*/               OPC_CheckType, MVT::v1i64,
/*13586*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13588*/               OPC_EmitInteger, MVT::i32, 14, 
/*13591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13606*/             /*Scope*/ 26, /*->13633*/
/*13607*/               OPC_CheckChild0Same, 1,
/*13609*/               OPC_RecordChild1, // #2 = $Vn
/*13610*/               OPC_MoveParent,
/*13611*/               OPC_CheckType, MVT::v1i64,
/*13613*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13615*/               OPC_EmitInteger, MVT::i32, 14, 
/*13618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13633*/             0, /*End of Scope*/
/*13634*/           /*Scope*/ 86, /*->13721*/
/*13635*/             OPC_MoveChild, 0,
/*13637*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13640*/             OPC_MoveChild, 0,
/*13642*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13645*/             OPC_MoveChild, 0,
/*13647*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13650*/             OPC_MoveParent,
/*13651*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13653*/             OPC_CheckType, MVT::v8i8,
/*13655*/             OPC_MoveParent,
/*13656*/             OPC_MoveParent,
/*13657*/             OPC_RecordChild1, // #1 = $Vd
/*13658*/             OPC_MoveParent,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveChild, 1,
/*13662*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13665*/             OPC_Scope, 26, /*->13693*/ // 2 children in Scope
/*13667*/               OPC_RecordChild0, // #2 = $Vn
/*13668*/               OPC_CheckChild1Same, 1,
/*13670*/               OPC_MoveParent,
/*13671*/               OPC_CheckType, MVT::v1i64,
/*13673*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13675*/               OPC_EmitInteger, MVT::i32, 14, 
/*13678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13681*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13693*/             /*Scope*/ 26, /*->13720*/
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_RecordChild1, // #2 = $Vn
/*13697*/               OPC_MoveParent,
/*13698*/               OPC_CheckType, MVT::v1i64,
/*13700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13702*/               OPC_EmitInteger, MVT::i32, 14, 
/*13705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13720*/             0, /*End of Scope*/
/*13721*/           0, /*End of Scope*/
/*13722*/         0, /*End of Scope*/
/*13723*/       /*Scope*/ 55|128,1/*183*/, /*->13908*/
/*13725*/         OPC_MoveChild, 0,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13730*/         OPC_Scope, 87, /*->13819*/ // 2 children in Scope
/*13732*/           OPC_RecordChild0, // #0 = $Vd
/*13733*/           OPC_MoveChild, 1,
/*13735*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13738*/           OPC_MoveChild, 0,
/*13740*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13743*/           OPC_MoveChild, 0,
/*13745*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13748*/           OPC_MoveParent,
/*13749*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13751*/           OPC_CheckType, MVT::v8i8,
/*13753*/           OPC_MoveParent,
/*13754*/           OPC_MoveParent,
/*13755*/           OPC_MoveParent,
/*13756*/           OPC_RecordChild1, // #1 = $Vm
/*13757*/           OPC_MoveParent,
/*13758*/           OPC_MoveChild, 1,
/*13760*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13763*/           OPC_Scope, 26, /*->13791*/ // 2 children in Scope
/*13765*/             OPC_RecordChild0, // #2 = $Vn
/*13766*/             OPC_CheckChild1Same, 0,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_CheckType, MVT::v1i64,
/*13771*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13773*/             OPC_EmitInteger, MVT::i32, 14, 
/*13776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13791*/           /*Scope*/ 26, /*->13818*/
/*13792*/             OPC_CheckChild0Same, 0,
/*13794*/             OPC_RecordChild1, // #2 = $Vn
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v1i64,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13818*/           0, /*End of Scope*/
/*13819*/         /*Scope*/ 87, /*->13907*/
/*13820*/           OPC_MoveChild, 0,
/*13822*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13825*/           OPC_MoveChild, 0,
/*13827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13830*/           OPC_MoveChild, 0,
/*13832*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13835*/           OPC_MoveParent,
/*13836*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13838*/           OPC_CheckType, MVT::v8i8,
/*13840*/           OPC_MoveParent,
/*13841*/           OPC_MoveParent,
/*13842*/           OPC_RecordChild1, // #0 = $Vd
/*13843*/           OPC_MoveParent,
/*13844*/           OPC_RecordChild1, // #1 = $Vm
/*13845*/           OPC_MoveParent,
/*13846*/           OPC_MoveChild, 1,
/*13848*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13851*/           OPC_Scope, 26, /*->13879*/ // 2 children in Scope
/*13853*/             OPC_RecordChild0, // #2 = $Vn
/*13854*/             OPC_CheckChild1Same, 0,
/*13856*/             OPC_MoveParent,
/*13857*/             OPC_CheckType, MVT::v1i64,
/*13859*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13861*/             OPC_EmitInteger, MVT::i32, 14, 
/*13864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13879*/           /*Scope*/ 26, /*->13906*/
/*13880*/             OPC_CheckChild0Same, 0,
/*13882*/             OPC_RecordChild1, // #2 = $Vn
/*13883*/             OPC_MoveParent,
/*13884*/             OPC_CheckType, MVT::v1i64,
/*13886*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13888*/             OPC_EmitInteger, MVT::i32, 14, 
/*13891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13906*/           0, /*End of Scope*/
/*13907*/         0, /*End of Scope*/
/*13908*/       /*Scope*/ 63|128,4/*575*/, /*->14485*/
/*13910*/         OPC_RecordChild0, // #0 = $Vn
/*13911*/         OPC_Scope, 3|128,3/*387*/, /*->14301*/ // 2 children in Scope
/*13914*/           OPC_RecordChild1, // #1 = $Vd
/*13915*/           OPC_MoveParent,
/*13916*/           OPC_MoveChild, 1,
/*13918*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13921*/           OPC_Scope, 54, /*->13977*/ // 4 children in Scope
/*13923*/             OPC_RecordChild0, // #2 = $Vm
/*13924*/             OPC_MoveChild, 1,
/*13926*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13929*/             OPC_MoveChild, 0,
/*13931*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13934*/             OPC_MoveChild, 0,
/*13936*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13939*/             OPC_MoveChild, 0,
/*13941*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13944*/             OPC_MoveParent,
/*13945*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13947*/             OPC_CheckType, MVT::v16i8,
/*13949*/             OPC_MoveParent,
/*13950*/             OPC_MoveParent,
/*13951*/             OPC_CheckChild1Same, 1,
/*13953*/             OPC_MoveParent,
/*13954*/             OPC_MoveParent,
/*13955*/             OPC_CheckType, MVT::v4i32,
/*13957*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13959*/             OPC_EmitInteger, MVT::i32, 14, 
/*13962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13977*/           /*Scope*/ 107, /*->14085*/
/*13978*/             OPC_MoveChild, 0,
/*13980*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13983*/             OPC_Scope, 49, /*->14034*/ // 2 children in Scope
/*13985*/               OPC_CheckChild0Same, 1,
/*13987*/               OPC_MoveChild, 1,
/*13989*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13992*/               OPC_MoveChild, 0,
/*13994*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13997*/               OPC_MoveChild, 0,
/*13999*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14002*/               OPC_MoveParent,
/*14003*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14005*/               OPC_CheckType, MVT::v16i8,
/*14007*/               OPC_MoveParent,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_MoveParent,
/*14010*/               OPC_RecordChild1, // #2 = $Vm
/*14011*/               OPC_MoveParent,
/*14012*/               OPC_CheckType, MVT::v4i32,
/*14014*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14016*/               OPC_EmitInteger, MVT::i32, 14, 
/*14019*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14022*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14034*/             /*Scope*/ 49, /*->14084*/
/*14035*/               OPC_MoveChild, 0,
/*14037*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14040*/               OPC_MoveChild, 0,
/*14042*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14045*/               OPC_MoveChild, 0,
/*14047*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14050*/               OPC_MoveParent,
/*14051*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14053*/               OPC_CheckType, MVT::v16i8,
/*14055*/               OPC_MoveParent,
/*14056*/               OPC_MoveParent,
/*14057*/               OPC_CheckChild1Same, 1,
/*14059*/               OPC_MoveParent,
/*14060*/               OPC_RecordChild1, // #2 = $Vm
/*14061*/               OPC_MoveParent,
/*14062*/               OPC_CheckType, MVT::v4i32,
/*14064*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14066*/               OPC_EmitInteger, MVT::i32, 14, 
/*14069*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14072*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14084*/             0, /*End of Scope*/
/*14085*/           /*Scope*/ 106, /*->14192*/
/*14086*/             OPC_RecordChild0, // #2 = $Vm
/*14087*/             OPC_MoveChild, 1,
/*14089*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14092*/             OPC_Scope, 48, /*->14142*/ // 2 children in Scope
/*14094*/               OPC_CheckChild0Same, 0,
/*14096*/               OPC_MoveChild, 1,
/*14098*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14101*/               OPC_MoveChild, 0,
/*14103*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14106*/               OPC_MoveChild, 0,
/*14108*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14111*/               OPC_MoveParent,
/*14112*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14114*/               OPC_CheckType, MVT::v16i8,
/*14116*/               OPC_MoveParent,
/*14117*/               OPC_MoveParent,
/*14118*/               OPC_MoveParent,
/*14119*/               OPC_MoveParent,
/*14120*/               OPC_CheckType, MVT::v4i32,
/*14122*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14124*/               OPC_EmitInteger, MVT::i32, 14, 
/*14127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14142*/             /*Scope*/ 48, /*->14191*/
/*14143*/               OPC_MoveChild, 0,
/*14145*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14148*/               OPC_MoveChild, 0,
/*14150*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14153*/               OPC_MoveChild, 0,
/*14155*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14158*/               OPC_MoveParent,
/*14159*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14161*/               OPC_CheckType, MVT::v16i8,
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_MoveParent,
/*14165*/               OPC_CheckChild1Same, 0,
/*14167*/               OPC_MoveParent,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_CheckType, MVT::v4i32,
/*14171*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14173*/               OPC_EmitInteger, MVT::i32, 14, 
/*14176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14191*/             0, /*End of Scope*/
/*14192*/           /*Scope*/ 107, /*->14300*/
/*14193*/             OPC_MoveChild, 0,
/*14195*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14198*/             OPC_Scope, 49, /*->14249*/ // 2 children in Scope
/*14200*/               OPC_CheckChild0Same, 0,
/*14202*/               OPC_MoveChild, 1,
/*14204*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14207*/               OPC_MoveChild, 0,
/*14209*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14212*/               OPC_MoveChild, 0,
/*14214*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14217*/               OPC_MoveParent,
/*14218*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14220*/               OPC_CheckType, MVT::v16i8,
/*14222*/               OPC_MoveParent,
/*14223*/               OPC_MoveParent,
/*14224*/               OPC_MoveParent,
/*14225*/               OPC_RecordChild1, // #2 = $Vm
/*14226*/               OPC_MoveParent,
/*14227*/               OPC_CheckType, MVT::v4i32,
/*14229*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14231*/               OPC_EmitInteger, MVT::i32, 14, 
/*14234*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14249*/             /*Scope*/ 49, /*->14299*/
/*14250*/               OPC_MoveChild, 0,
/*14252*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14255*/               OPC_MoveChild, 0,
/*14257*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14260*/               OPC_MoveChild, 0,
/*14262*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14265*/               OPC_MoveParent,
/*14266*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14268*/               OPC_CheckType, MVT::v16i8,
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_MoveParent,
/*14272*/               OPC_CheckChild1Same, 0,
/*14274*/               OPC_MoveParent,
/*14275*/               OPC_RecordChild1, // #2 = $Vm
/*14276*/               OPC_MoveParent,
/*14277*/               OPC_CheckType, MVT::v4i32,
/*14279*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14281*/               OPC_EmitInteger, MVT::i32, 14, 
/*14284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14299*/             0, /*End of Scope*/
/*14300*/           0, /*End of Scope*/
/*14301*/         /*Scope*/ 53|128,1/*181*/, /*->14484*/
/*14303*/           OPC_MoveChild, 1,
/*14305*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14308*/           OPC_Scope, 86, /*->14396*/ // 2 children in Scope
/*14310*/             OPC_RecordChild0, // #1 = $Vd
/*14311*/             OPC_MoveChild, 1,
/*14313*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14316*/             OPC_MoveChild, 0,
/*14318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14321*/             OPC_MoveChild, 0,
/*14323*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14326*/             OPC_MoveParent,
/*14327*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14329*/             OPC_CheckType, MVT::v16i8,
/*14331*/             OPC_MoveParent,
/*14332*/             OPC_MoveParent,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14340*/             OPC_Scope, 26, /*->14368*/ // 2 children in Scope
/*14342*/               OPC_RecordChild0, // #2 = $Vn
/*14343*/               OPC_CheckChild1Same, 1,
/*14345*/               OPC_MoveParent,
/*14346*/               OPC_CheckType, MVT::v4i32,
/*14348*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14350*/               OPC_EmitInteger, MVT::i32, 14, 
/*14353*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14368*/             /*Scope*/ 26, /*->14395*/
/*14369*/               OPC_CheckChild0Same, 1,
/*14371*/               OPC_RecordChild1, // #2 = $Vn
/*14372*/               OPC_MoveParent,
/*14373*/               OPC_CheckType, MVT::v4i32,
/*14375*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/               OPC_EmitInteger, MVT::i32, 14, 
/*14380*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14395*/             0, /*End of Scope*/
/*14396*/           /*Scope*/ 86, /*->14483*/
/*14397*/             OPC_MoveChild, 0,
/*14399*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14402*/             OPC_MoveChild, 0,
/*14404*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14407*/             OPC_MoveChild, 0,
/*14409*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14415*/             OPC_CheckType, MVT::v16i8,
/*14417*/             OPC_MoveParent,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_RecordChild1, // #1 = $Vd
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveChild, 1,
/*14424*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14427*/             OPC_Scope, 26, /*->14455*/ // 2 children in Scope
/*14429*/               OPC_RecordChild0, // #2 = $Vn
/*14430*/               OPC_CheckChild1Same, 1,
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckType, MVT::v4i32,
/*14435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14437*/               OPC_EmitInteger, MVT::i32, 14, 
/*14440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14455*/             /*Scope*/ 26, /*->14482*/
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_RecordChild1, // #2 = $Vn
/*14459*/               OPC_MoveParent,
/*14460*/               OPC_CheckType, MVT::v4i32,
/*14462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14464*/               OPC_EmitInteger, MVT::i32, 14, 
/*14467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14482*/             0, /*End of Scope*/
/*14483*/           0, /*End of Scope*/
/*14484*/         0, /*End of Scope*/
/*14485*/       /*Scope*/ 55|128,1/*183*/, /*->14670*/
/*14487*/         OPC_MoveChild, 0,
/*14489*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14492*/         OPC_Scope, 87, /*->14581*/ // 2 children in Scope
/*14494*/           OPC_RecordChild0, // #0 = $Vd
/*14495*/           OPC_MoveChild, 1,
/*14497*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14500*/           OPC_MoveChild, 0,
/*14502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14505*/           OPC_MoveChild, 0,
/*14507*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14510*/           OPC_MoveParent,
/*14511*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14513*/           OPC_CheckType, MVT::v16i8,
/*14515*/           OPC_MoveParent,
/*14516*/           OPC_MoveParent,
/*14517*/           OPC_MoveParent,
/*14518*/           OPC_RecordChild1, // #1 = $Vm
/*14519*/           OPC_MoveParent,
/*14520*/           OPC_MoveChild, 1,
/*14522*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14525*/           OPC_Scope, 26, /*->14553*/ // 2 children in Scope
/*14527*/             OPC_RecordChild0, // #2 = $Vn
/*14528*/             OPC_CheckChild1Same, 0,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_CheckType, MVT::v4i32,
/*14533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14535*/             OPC_EmitInteger, MVT::i32, 14, 
/*14538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14553*/           /*Scope*/ 26, /*->14580*/
/*14554*/             OPC_CheckChild0Same, 0,
/*14556*/             OPC_RecordChild1, // #2 = $Vn
/*14557*/             OPC_MoveParent,
/*14558*/             OPC_CheckType, MVT::v4i32,
/*14560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/             OPC_EmitInteger, MVT::i32, 14, 
/*14565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14580*/           0, /*End of Scope*/
/*14581*/         /*Scope*/ 87, /*->14669*/
/*14582*/           OPC_MoveChild, 0,
/*14584*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14587*/           OPC_MoveChild, 0,
/*14589*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14592*/           OPC_MoveChild, 0,
/*14594*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14597*/           OPC_MoveParent,
/*14598*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14600*/           OPC_CheckType, MVT::v16i8,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_RecordChild1, // #0 = $Vd
/*14605*/           OPC_MoveParent,
/*14606*/           OPC_RecordChild1, // #1 = $Vm
/*14607*/           OPC_MoveParent,
/*14608*/           OPC_MoveChild, 1,
/*14610*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14613*/           OPC_Scope, 26, /*->14641*/ // 2 children in Scope
/*14615*/             OPC_RecordChild0, // #2 = $Vn
/*14616*/             OPC_CheckChild1Same, 0,
/*14618*/             OPC_MoveParent,
/*14619*/             OPC_CheckType, MVT::v4i32,
/*14621*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14623*/             OPC_EmitInteger, MVT::i32, 14, 
/*14626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14629*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14641*/           /*Scope*/ 26, /*->14668*/
/*14642*/             OPC_CheckChild0Same, 0,
/*14644*/             OPC_RecordChild1, // #2 = $Vn
/*14645*/             OPC_MoveParent,
/*14646*/             OPC_CheckType, MVT::v4i32,
/*14648*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14650*/             OPC_EmitInteger, MVT::i32, 14, 
/*14653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14668*/           0, /*End of Scope*/
/*14669*/         0, /*End of Scope*/
/*14670*/       /*Scope*/ 63|128,4/*575*/, /*->15247*/
/*14672*/         OPC_RecordChild0, // #0 = $Vn
/*14673*/         OPC_Scope, 3|128,3/*387*/, /*->15063*/ // 2 children in Scope
/*14676*/           OPC_RecordChild1, // #1 = $Vd
/*14677*/           OPC_MoveParent,
/*14678*/           OPC_MoveChild, 1,
/*14680*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/           OPC_Scope, 54, /*->14739*/ // 4 children in Scope
/*14685*/             OPC_RecordChild0, // #2 = $Vm
/*14686*/             OPC_MoveChild, 1,
/*14688*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14691*/             OPC_MoveChild, 0,
/*14693*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14696*/             OPC_MoveChild, 0,
/*14698*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14701*/             OPC_MoveChild, 0,
/*14703*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14706*/             OPC_MoveParent,
/*14707*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14709*/             OPC_CheckType, MVT::v16i8,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_MoveParent,
/*14713*/             OPC_CheckChild1Same, 1,
/*14715*/             OPC_MoveParent,
/*14716*/             OPC_MoveParent,
/*14717*/             OPC_CheckType, MVT::v2i64,
/*14719*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14721*/             OPC_EmitInteger, MVT::i32, 14, 
/*14724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14739*/           /*Scope*/ 107, /*->14847*/
/*14740*/             OPC_MoveChild, 0,
/*14742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14745*/             OPC_Scope, 49, /*->14796*/ // 2 children in Scope
/*14747*/               OPC_CheckChild0Same, 1,
/*14749*/               OPC_MoveChild, 1,
/*14751*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14754*/               OPC_MoveChild, 0,
/*14756*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14759*/               OPC_MoveChild, 0,
/*14761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14764*/               OPC_MoveParent,
/*14765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14767*/               OPC_CheckType, MVT::v16i8,
/*14769*/               OPC_MoveParent,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_MoveParent,
/*14772*/               OPC_RecordChild1, // #2 = $Vm
/*14773*/               OPC_MoveParent,
/*14774*/               OPC_CheckType, MVT::v2i64,
/*14776*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14778*/               OPC_EmitInteger, MVT::i32, 14, 
/*14781*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14784*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14796*/             /*Scope*/ 49, /*->14846*/
/*14797*/               OPC_MoveChild, 0,
/*14799*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14802*/               OPC_MoveChild, 0,
/*14804*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14807*/               OPC_MoveChild, 0,
/*14809*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14812*/               OPC_MoveParent,
/*14813*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14815*/               OPC_CheckType, MVT::v16i8,
/*14817*/               OPC_MoveParent,
/*14818*/               OPC_MoveParent,
/*14819*/               OPC_CheckChild1Same, 1,
/*14821*/               OPC_MoveParent,
/*14822*/               OPC_RecordChild1, // #2 = $Vm
/*14823*/               OPC_MoveParent,
/*14824*/               OPC_CheckType, MVT::v2i64,
/*14826*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14828*/               OPC_EmitInteger, MVT::i32, 14, 
/*14831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14846*/             0, /*End of Scope*/
/*14847*/           /*Scope*/ 106, /*->14954*/
/*14848*/             OPC_RecordChild0, // #2 = $Vm
/*14849*/             OPC_MoveChild, 1,
/*14851*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14854*/             OPC_Scope, 48, /*->14904*/ // 2 children in Scope
/*14856*/               OPC_CheckChild0Same, 0,
/*14858*/               OPC_MoveChild, 1,
/*14860*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/               OPC_MoveChild, 0,
/*14865*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/               OPC_MoveChild, 0,
/*14870*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/               OPC_MoveParent,
/*14874*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14876*/               OPC_CheckType, MVT::v16i8,
/*14878*/               OPC_MoveParent,
/*14879*/               OPC_MoveParent,
/*14880*/               OPC_MoveParent,
/*14881*/               OPC_MoveParent,
/*14882*/               OPC_CheckType, MVT::v2i64,
/*14884*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14886*/               OPC_EmitInteger, MVT::i32, 14, 
/*14889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14904*/             /*Scope*/ 48, /*->14953*/
/*14905*/               OPC_MoveChild, 0,
/*14907*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14910*/               OPC_MoveChild, 0,
/*14912*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14915*/               OPC_MoveChild, 0,
/*14917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14920*/               OPC_MoveParent,
/*14921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14923*/               OPC_CheckType, MVT::v16i8,
/*14925*/               OPC_MoveParent,
/*14926*/               OPC_MoveParent,
/*14927*/               OPC_CheckChild1Same, 0,
/*14929*/               OPC_MoveParent,
/*14930*/               OPC_MoveParent,
/*14931*/               OPC_CheckType, MVT::v2i64,
/*14933*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14935*/               OPC_EmitInteger, MVT::i32, 14, 
/*14938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14941*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14953*/             0, /*End of Scope*/
/*14954*/           /*Scope*/ 107, /*->15062*/
/*14955*/             OPC_MoveChild, 0,
/*14957*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14960*/             OPC_Scope, 49, /*->15011*/ // 2 children in Scope
/*14962*/               OPC_CheckChild0Same, 0,
/*14964*/               OPC_MoveChild, 1,
/*14966*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14969*/               OPC_MoveChild, 0,
/*14971*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14974*/               OPC_MoveChild, 0,
/*14976*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14979*/               OPC_MoveParent,
/*14980*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14982*/               OPC_CheckType, MVT::v16i8,
/*14984*/               OPC_MoveParent,
/*14985*/               OPC_MoveParent,
/*14986*/               OPC_MoveParent,
/*14987*/               OPC_RecordChild1, // #2 = $Vm
/*14988*/               OPC_MoveParent,
/*14989*/               OPC_CheckType, MVT::v2i64,
/*14991*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14993*/               OPC_EmitInteger, MVT::i32, 14, 
/*14996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14999*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15011*/             /*Scope*/ 49, /*->15061*/
/*15012*/               OPC_MoveChild, 0,
/*15014*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15017*/               OPC_MoveChild, 0,
/*15019*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15022*/               OPC_MoveChild, 0,
/*15024*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15027*/               OPC_MoveParent,
/*15028*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15030*/               OPC_CheckType, MVT::v16i8,
/*15032*/               OPC_MoveParent,
/*15033*/               OPC_MoveParent,
/*15034*/               OPC_CheckChild1Same, 0,
/*15036*/               OPC_MoveParent,
/*15037*/               OPC_RecordChild1, // #2 = $Vm
/*15038*/               OPC_MoveParent,
/*15039*/               OPC_CheckType, MVT::v2i64,
/*15041*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15043*/               OPC_EmitInteger, MVT::i32, 14, 
/*15046*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15061*/             0, /*End of Scope*/
/*15062*/           0, /*End of Scope*/
/*15063*/         /*Scope*/ 53|128,1/*181*/, /*->15246*/
/*15065*/           OPC_MoveChild, 1,
/*15067*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15070*/           OPC_Scope, 86, /*->15158*/ // 2 children in Scope
/*15072*/             OPC_RecordChild0, // #1 = $Vd
/*15073*/             OPC_MoveChild, 1,
/*15075*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15078*/             OPC_MoveChild, 0,
/*15080*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15083*/             OPC_MoveChild, 0,
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15088*/             OPC_MoveParent,
/*15089*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15091*/             OPC_CheckType, MVT::v16i8,
/*15093*/             OPC_MoveParent,
/*15094*/             OPC_MoveParent,
/*15095*/             OPC_MoveParent,
/*15096*/             OPC_MoveParent,
/*15097*/             OPC_MoveChild, 1,
/*15099*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15102*/             OPC_Scope, 26, /*->15130*/ // 2 children in Scope
/*15104*/               OPC_RecordChild0, // #2 = $Vn
/*15105*/               OPC_CheckChild1Same, 1,
/*15107*/               OPC_MoveParent,
/*15108*/               OPC_CheckType, MVT::v2i64,
/*15110*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15112*/               OPC_EmitInteger, MVT::i32, 14, 
/*15115*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15118*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15130*/             /*Scope*/ 26, /*->15157*/
/*15131*/               OPC_CheckChild0Same, 1,
/*15133*/               OPC_RecordChild1, // #2 = $Vn
/*15134*/               OPC_MoveParent,
/*15135*/               OPC_CheckType, MVT::v2i64,
/*15137*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15139*/               OPC_EmitInteger, MVT::i32, 14, 
/*15142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15157*/             0, /*End of Scope*/
/*15158*/           /*Scope*/ 86, /*->15245*/
/*15159*/             OPC_MoveChild, 0,
/*15161*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15164*/             OPC_MoveChild, 0,
/*15166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15169*/             OPC_MoveChild, 0,
/*15171*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15174*/             OPC_MoveParent,
/*15175*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15177*/             OPC_CheckType, MVT::v16i8,
/*15179*/             OPC_MoveParent,
/*15180*/             OPC_MoveParent,
/*15181*/             OPC_RecordChild1, // #1 = $Vd
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveChild, 1,
/*15186*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15189*/             OPC_Scope, 26, /*->15217*/ // 2 children in Scope
/*15191*/               OPC_RecordChild0, // #2 = $Vn
/*15192*/               OPC_CheckChild1Same, 1,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_CheckType, MVT::v2i64,
/*15197*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15199*/               OPC_EmitInteger, MVT::i32, 14, 
/*15202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15217*/             /*Scope*/ 26, /*->15244*/
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_RecordChild1, // #2 = $Vn
/*15221*/               OPC_MoveParent,
/*15222*/               OPC_CheckType, MVT::v2i64,
/*15224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15226*/               OPC_EmitInteger, MVT::i32, 14, 
/*15229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15244*/             0, /*End of Scope*/
/*15245*/           0, /*End of Scope*/
/*15246*/         0, /*End of Scope*/
/*15247*/       /*Scope*/ 55|128,1/*183*/, /*->15432*/
/*15249*/         OPC_MoveChild, 0,
/*15251*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15254*/         OPC_Scope, 87, /*->15343*/ // 2 children in Scope
/*15256*/           OPC_RecordChild0, // #0 = $Vd
/*15257*/           OPC_MoveChild, 1,
/*15259*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15262*/           OPC_MoveChild, 0,
/*15264*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15267*/           OPC_MoveChild, 0,
/*15269*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15275*/           OPC_CheckType, MVT::v16i8,
/*15277*/           OPC_MoveParent,
/*15278*/           OPC_MoveParent,
/*15279*/           OPC_MoveParent,
/*15280*/           OPC_RecordChild1, // #1 = $Vm
/*15281*/           OPC_MoveParent,
/*15282*/           OPC_MoveChild, 1,
/*15284*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15287*/           OPC_Scope, 26, /*->15315*/ // 2 children in Scope
/*15289*/             OPC_RecordChild0, // #2 = $Vn
/*15290*/             OPC_CheckChild1Same, 0,
/*15292*/             OPC_MoveParent,
/*15293*/             OPC_CheckType, MVT::v2i64,
/*15295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15297*/             OPC_EmitInteger, MVT::i32, 14, 
/*15300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15315*/           /*Scope*/ 26, /*->15342*/
/*15316*/             OPC_CheckChild0Same, 0,
/*15318*/             OPC_RecordChild1, // #2 = $Vn
/*15319*/             OPC_MoveParent,
/*15320*/             OPC_CheckType, MVT::v2i64,
/*15322*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15324*/             OPC_EmitInteger, MVT::i32, 14, 
/*15327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15342*/           0, /*End of Scope*/
/*15343*/         /*Scope*/ 87, /*->15431*/
/*15344*/           OPC_MoveChild, 0,
/*15346*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15349*/           OPC_MoveChild, 0,
/*15351*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15354*/           OPC_MoveChild, 0,
/*15356*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15362*/           OPC_CheckType, MVT::v16i8,
/*15364*/           OPC_MoveParent,
/*15365*/           OPC_MoveParent,
/*15366*/           OPC_RecordChild1, // #0 = $Vd
/*15367*/           OPC_MoveParent,
/*15368*/           OPC_RecordChild1, // #1 = $Vm
/*15369*/           OPC_MoveParent,
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15375*/           OPC_Scope, 26, /*->15403*/ // 2 children in Scope
/*15377*/             OPC_RecordChild0, // #2 = $Vn
/*15378*/             OPC_CheckChild1Same, 0,
/*15380*/             OPC_MoveParent,
/*15381*/             OPC_CheckType, MVT::v2i64,
/*15383*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15385*/             OPC_EmitInteger, MVT::i32, 14, 
/*15388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15403*/           /*Scope*/ 26, /*->15430*/
/*15404*/             OPC_CheckChild0Same, 0,
/*15406*/             OPC_RecordChild1, // #2 = $Vn
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v2i64,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15430*/           0, /*End of Scope*/
/*15431*/         0, /*End of Scope*/
/*15432*/       0, /*End of Scope*/
/*15433*/     /*Scope*/ 0|128,1/*128*/, /*->15563*/
/*15435*/       OPC_RecordChild0, // #0 = $Vn
/*15436*/       OPC_MoveChild, 1,
/*15438*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15441*/       OPC_Scope, 73, /*->15516*/ // 2 children in Scope
/*15443*/         OPC_RecordChild0, // #1 = $Vm
/*15444*/         OPC_MoveChild, 1,
/*15446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15449*/         OPC_MoveChild, 0,
/*15451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15454*/         OPC_MoveChild, 0,
/*15456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15459*/         OPC_MoveParent,
/*15460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15462*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15489
/*15465*/           OPC_MoveParent,
/*15466*/           OPC_MoveParent,
/*15467*/           OPC_MoveParent,
/*15468*/           OPC_CheckType, MVT::v2i32,
/*15470*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15472*/           OPC_EmitInteger, MVT::i32, 14, 
/*15475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15489*/         /*SwitchType*/ 24, MVT::v16i8,// ->15515
/*15491*/           OPC_MoveParent,
/*15492*/           OPC_MoveParent,
/*15493*/           OPC_MoveParent,
/*15494*/           OPC_CheckType, MVT::v4i32,
/*15496*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15498*/           OPC_EmitInteger, MVT::i32, 14, 
/*15501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15515*/         0, // EndSwitchType
/*15516*/       /*Scope*/ 45, /*->15562*/
/*15517*/         OPC_MoveChild, 0,
/*15519*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15522*/         OPC_MoveChild, 0,
/*15524*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15527*/         OPC_MoveChild, 0,
/*15529*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15532*/         OPC_MoveParent,
/*15533*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15535*/         OPC_CheckType, MVT::v8i8,
/*15537*/         OPC_MoveParent,
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_RecordChild1, // #1 = $Vm
/*15540*/         OPC_MoveParent,
/*15541*/         OPC_CheckType, MVT::v2i32,
/*15543*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15545*/         OPC_EmitInteger, MVT::i32, 14, 
/*15548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15562*/       0, /*End of Scope*/
/*15563*/     /*Scope*/ 101, /*->15665*/
/*15564*/       OPC_MoveChild, 0,
/*15566*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15569*/       OPC_Scope, 46, /*->15617*/ // 2 children in Scope
/*15571*/         OPC_RecordChild0, // #0 = $Vm
/*15572*/         OPC_MoveChild, 1,
/*15574*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15577*/         OPC_MoveChild, 0,
/*15579*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15582*/         OPC_MoveChild, 0,
/*15584*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15590*/         OPC_CheckType, MVT::v8i8,
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_MoveParent,
/*15594*/         OPC_MoveParent,
/*15595*/         OPC_RecordChild1, // #1 = $Vn
/*15596*/         OPC_CheckType, MVT::v2i32,
/*15598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15600*/         OPC_EmitInteger, MVT::i32, 14, 
/*15603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15617*/       /*Scope*/ 46, /*->15664*/
/*15618*/         OPC_MoveChild, 0,
/*15620*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15623*/         OPC_MoveChild, 0,
/*15625*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15628*/         OPC_MoveChild, 0,
/*15630*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15633*/         OPC_MoveParent,
/*15634*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15636*/         OPC_CheckType, MVT::v8i8,
/*15638*/         OPC_MoveParent,
/*15639*/         OPC_MoveParent,
/*15640*/         OPC_RecordChild1, // #0 = $Vm
/*15641*/         OPC_MoveParent,
/*15642*/         OPC_RecordChild1, // #1 = $Vn
/*15643*/         OPC_CheckType, MVT::v2i32,
/*15645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15647*/         OPC_EmitInteger, MVT::i32, 14, 
/*15650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15664*/       0, /*End of Scope*/
/*15665*/     /*Scope*/ 51, /*->15717*/
/*15666*/       OPC_RecordChild0, // #0 = $Vn
/*15667*/       OPC_MoveChild, 1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15672*/       OPC_MoveChild, 0,
/*15674*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15677*/       OPC_MoveChild, 0,
/*15679*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15682*/       OPC_MoveChild, 0,
/*15684*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15687*/       OPC_MoveParent,
/*15688*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15690*/       OPC_CheckType, MVT::v16i8,
/*15692*/       OPC_MoveParent,
/*15693*/       OPC_MoveParent,
/*15694*/       OPC_RecordChild1, // #1 = $Vm
/*15695*/       OPC_MoveParent,
/*15696*/       OPC_CheckType, MVT::v4i32,
/*15698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15700*/       OPC_EmitInteger, MVT::i32, 14, 
/*15703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15717*/     /*Scope*/ 101, /*->15819*/
/*15718*/       OPC_MoveChild, 0,
/*15720*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15723*/       OPC_Scope, 46, /*->15771*/ // 2 children in Scope
/*15725*/         OPC_RecordChild0, // #0 = $Vm
/*15726*/         OPC_MoveChild, 1,
/*15728*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15731*/         OPC_MoveChild, 0,
/*15733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15736*/         OPC_MoveChild, 0,
/*15738*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15744*/         OPC_CheckType, MVT::v16i8,
/*15746*/         OPC_MoveParent,
/*15747*/         OPC_MoveParent,
/*15748*/         OPC_MoveParent,
/*15749*/         OPC_RecordChild1, // #1 = $Vn
/*15750*/         OPC_CheckType, MVT::v4i32,
/*15752*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15771*/       /*Scope*/ 46, /*->15818*/
/*15772*/         OPC_MoveChild, 0,
/*15774*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15777*/         OPC_MoveChild, 0,
/*15779*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15782*/         OPC_MoveChild, 0,
/*15784*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15787*/         OPC_MoveParent,
/*15788*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15790*/         OPC_CheckType, MVT::v16i8,
/*15792*/         OPC_MoveParent,
/*15793*/         OPC_MoveParent,
/*15794*/         OPC_RecordChild1, // #0 = $Vm
/*15795*/         OPC_MoveParent,
/*15796*/         OPC_RecordChild1, // #1 = $Vn
/*15797*/         OPC_CheckType, MVT::v4i32,
/*15799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15801*/         OPC_EmitInteger, MVT::i32, 14, 
/*15804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15818*/       0, /*End of Scope*/
/*15819*/     /*Scope*/ 46, /*->15866*/
/*15820*/       OPC_RecordChild0, // #0 = $Vn
/*15821*/       OPC_RecordChild1, // #1 = $Vm
/*15822*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15844
/*15825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15827*/         OPC_EmitInteger, MVT::i32, 14, 
/*15830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15844*/       /*SwitchType*/ 19, MVT::v4i32,// ->15865
/*15846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15848*/         OPC_EmitInteger, MVT::i32, 14, 
/*15851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15865*/       0, // EndSwitchType
/*15866*/     0, /*End of Scope*/
/*15867*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->17095
/*15871*/     OPC_Scope, 65|128,2/*321*/, /*->16195*/ // 8 children in Scope
/*15874*/       OPC_MoveChild, 0,
/*15876*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->16131
/*15881*/         OPC_Scope, 89, /*->15972*/ // 2 children in Scope
/*15883*/           OPC_MoveChild, 0,
/*15885*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15888*/           OPC_RecordChild0, // #0 = $a
/*15889*/           OPC_CheckChild1Integer, 16, 
/*15891*/           OPC_CheckChild1Type, MVT::i32,
/*15893*/           OPC_MoveParent,
/*15894*/           OPC_CheckChild1Integer, 16, 
/*15896*/           OPC_CheckChild1Type, MVT::i32,
/*15898*/           OPC_MoveParent,
/*15899*/           OPC_MoveChild, 1,
/*15901*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15904*/           OPC_Scope, 37, /*->15943*/ // 2 children in Scope
/*15906*/             OPC_MoveChild, 0,
/*15908*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15911*/             OPC_RecordChild0, // #1 = $b
/*15912*/             OPC_CheckChild1Integer, 16, 
/*15914*/             OPC_CheckChild1Type, MVT::i32,
/*15916*/             OPC_MoveParent,
/*15917*/             OPC_CheckChild1Integer, 16, 
/*15919*/             OPC_CheckChild1Type, MVT::i32,
/*15921*/             OPC_MoveParent,
/*15922*/             OPC_CheckType, MVT::i32,
/*15924*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15926*/             OPC_EmitInteger, MVT::i32, 14, 
/*15929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15943*/           /*Scope*/ 27, /*->15971*/
/*15944*/             OPC_RecordChild0, // #1 = $b
/*15945*/             OPC_CheckChild1Integer, 16, 
/*15947*/             OPC_CheckChild1Type, MVT::i32,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_CheckType, MVT::i32,
/*15952*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15954*/             OPC_EmitInteger, MVT::i32, 14, 
/*15957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15971*/           0, /*End of Scope*/
/*15972*/         /*Scope*/ 28|128,1/*156*/, /*->16130*/
/*15974*/           OPC_RecordChild0, // #0 = $a
/*15975*/           OPC_CheckChild1Integer, 16, 
/*15977*/           OPC_CheckChild1Type, MVT::i32,
/*15979*/           OPC_MoveParent,
/*15980*/           OPC_MoveChild, 1,
/*15982*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->16077
/*15986*/             OPC_Scope, 37, /*->16025*/ // 2 children in Scope
/*15988*/               OPC_MoveChild, 0,
/*15990*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15993*/               OPC_RecordChild0, // #1 = $b
/*15994*/               OPC_CheckChild1Integer, 16, 
/*15996*/               OPC_CheckChild1Type, MVT::i32,
/*15998*/               OPC_MoveParent,
/*15999*/               OPC_CheckChild1Integer, 16, 
/*16001*/               OPC_CheckChild1Type, MVT::i32,
/*16003*/               OPC_MoveParent,
/*16004*/               OPC_CheckType, MVT::i32,
/*16006*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16008*/               OPC_EmitInteger, MVT::i32, 14, 
/*16011*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16014*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16025*/             /*Scope*/ 50, /*->16076*/
/*16026*/               OPC_RecordChild0, // #1 = $Rm
/*16027*/               OPC_CheckChild1Integer, 16, 
/*16029*/               OPC_CheckChild1Type, MVT::i32,
/*16031*/               OPC_MoveParent,
/*16032*/               OPC_CheckType, MVT::i32,
/*16034*/               OPC_Scope, 19, /*->16055*/ // 2 children in Scope
/*16036*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16055*/               /*Scope*/ 19, /*->16075*/
/*16056*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16058*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16061*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16064*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16075*/               0, /*End of Scope*/
/*16076*/             0, /*End of Scope*/
/*16077*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16129
/*16080*/             OPC_RecordChild0, // #1 = $Rm
/*16081*/             OPC_MoveChild, 1,
/*16083*/             OPC_CheckValueType, MVT::i16,
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_MoveParent,
/*16087*/             OPC_Scope, 19, /*->16108*/ // 2 children in Scope
/*16089*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16091*/               OPC_EmitInteger, MVT::i32, 14, 
/*16094*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16097*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16108*/             /*Scope*/ 19, /*->16128*/
/*16109*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16111*/               OPC_EmitInteger, MVT::i32, 14, 
/*16114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16128*/             0, /*End of Scope*/
/*16129*/           0, // EndSwitchOpcode
/*16130*/         0, /*End of Scope*/
/*16131*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16194
/*16134*/         OPC_RecordChild0, // #0 = $Rn
/*16135*/         OPC_MoveChild, 1,
/*16137*/         OPC_CheckValueType, MVT::i16,
/*16139*/         OPC_MoveParent,
/*16140*/         OPC_MoveParent,
/*16141*/         OPC_MoveChild, 1,
/*16143*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16146*/         OPC_RecordChild0, // #1 = $Rm
/*16147*/         OPC_CheckChild1Integer, 16, 
/*16149*/         OPC_CheckChild1Type, MVT::i32,
/*16151*/         OPC_MoveParent,
/*16152*/         OPC_Scope, 19, /*->16173*/ // 2 children in Scope
/*16154*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16156*/           OPC_EmitInteger, MVT::i32, 14, 
/*16159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16173*/         /*Scope*/ 19, /*->16193*/
/*16174*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16176*/           OPC_EmitInteger, MVT::i32, 14, 
/*16179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16193*/         0, /*End of Scope*/
/*16194*/       0, // EndSwitchOpcode
/*16195*/     /*Scope*/ 38, /*->16234*/
/*16196*/       OPC_RecordChild0, // #0 = $a
/*16197*/       OPC_MoveChild, 0,
/*16199*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16201*/       OPC_MoveParent,
/*16202*/       OPC_MoveChild, 1,
/*16204*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16207*/       OPC_RecordChild0, // #1 = $b
/*16208*/       OPC_CheckChild1Integer, 16, 
/*16210*/       OPC_CheckChild1Type, MVT::i32,
/*16212*/       OPC_MoveParent,
/*16213*/       OPC_CheckType, MVT::i32,
/*16215*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16217*/       OPC_EmitInteger, MVT::i32, 14, 
/*16220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*16234*/     /*Scope*/ 104, /*->16339*/
/*16235*/       OPC_MoveChild, 0,
/*16237*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16274
/*16241*/         OPC_RecordChild0, // #0 = $a
/*16242*/         OPC_CheckChild1Integer, 16, 
/*16244*/         OPC_CheckChild1Type, MVT::i32,
/*16246*/         OPC_MoveParent,
/*16247*/         OPC_RecordChild1, // #1 = $b
/*16248*/         OPC_MoveChild, 1,
/*16250*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16252*/         OPC_MoveParent,
/*16253*/         OPC_CheckType, MVT::i32,
/*16255*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16257*/         OPC_EmitInteger, MVT::i32, 14, 
/*16260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16274*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16338
/*16277*/         OPC_RecordChild0, // #0 = $Rn
/*16278*/         OPC_MoveChild, 1,
/*16280*/         OPC_CheckValueType, MVT::i16,
/*16282*/         OPC_MoveParent,
/*16283*/         OPC_MoveParent,
/*16284*/         OPC_MoveChild, 1,
/*16286*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16289*/         OPC_RecordChild0, // #1 = $Rm
/*16290*/         OPC_MoveChild, 1,
/*16292*/         OPC_CheckValueType, MVT::i16,
/*16294*/         OPC_MoveParent,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_Scope, 19, /*->16317*/ // 2 children in Scope
/*16298*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16300*/           OPC_EmitInteger, MVT::i32, 14, 
/*16303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16306*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16317*/         /*Scope*/ 19, /*->16337*/
/*16318*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16320*/           OPC_EmitInteger, MVT::i32, 14, 
/*16323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16337*/         0, /*End of Scope*/
/*16338*/       0, // EndSwitchOpcode
/*16339*/     /*Scope*/ 10|128,2/*266*/, /*->16607*/
/*16341*/       OPC_RecordChild0, // #0 = $a
/*16342*/       OPC_Scope, 32, /*->16376*/ // 3 children in Scope
/*16344*/         OPC_MoveChild, 0,
/*16346*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16348*/         OPC_MoveParent,
/*16349*/         OPC_RecordChild1, // #1 = $b
/*16350*/         OPC_MoveChild, 1,
/*16352*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16354*/         OPC_MoveParent,
/*16355*/         OPC_CheckType, MVT::i32,
/*16357*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16359*/         OPC_EmitInteger, MVT::i32, 14, 
/*16362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16376*/       /*Scope*/ 97, /*->16474*/
/*16377*/         OPC_RecordChild1, // #1 = $Rm
/*16378*/         OPC_CheckType, MVT::i32,
/*16380*/         OPC_Scope, 23, /*->16405*/ // 4 children in Scope
/*16382*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16384*/           OPC_EmitInteger, MVT::i32, 14, 
/*16387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16405*/         /*Scope*/ 23, /*->16429*/
/*16406*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16408*/           OPC_EmitInteger, MVT::i32, 14, 
/*16411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16429*/         /*Scope*/ 23, /*->16453*/
/*16430*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16432*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16435*/           OPC_EmitInteger, MVT::i32, 14, 
/*16438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16453*/         /*Scope*/ 19, /*->16473*/
/*16454*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16456*/           OPC_EmitInteger, MVT::i32, 14, 
/*16459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16473*/         0, /*End of Scope*/
/*16474*/       /*Scope*/ 2|128,1/*130*/, /*->16606*/
/*16476*/         OPC_MoveChild, 1,
/*16478*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16481*/         OPC_RecordChild0, // #1 = $Vm
/*16482*/         OPC_Scope, 60, /*->16544*/ // 2 children in Scope
/*16484*/           OPC_CheckChild0Type, MVT::v4i16,
/*16486*/           OPC_RecordChild1, // #2 = $lane
/*16487*/           OPC_MoveChild, 1,
/*16489*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16492*/           OPC_MoveParent,
/*16493*/           OPC_MoveParent,
/*16494*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16519
/*16497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16499*/             OPC_EmitConvertToTarget, 2,
/*16501*/             OPC_EmitInteger, MVT::i32, 14, 
/*16504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16519*/           /*SwitchType*/ 22, MVT::v8i16,// ->16543
/*16521*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16523*/             OPC_EmitConvertToTarget, 2,
/*16525*/             OPC_EmitInteger, MVT::i32, 14, 
/*16528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16543*/           0, // EndSwitchType
/*16544*/         /*Scope*/ 60, /*->16605*/
/*16545*/           OPC_CheckChild0Type, MVT::v2i32,
/*16547*/           OPC_RecordChild1, // #2 = $lane
/*16548*/           OPC_MoveChild, 1,
/*16550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16553*/           OPC_MoveParent,
/*16554*/           OPC_MoveParent,
/*16555*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16580
/*16558*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16560*/             OPC_EmitConvertToTarget, 2,
/*16562*/             OPC_EmitInteger, MVT::i32, 14, 
/*16565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16580*/           /*SwitchType*/ 22, MVT::v4i32,// ->16604
/*16582*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16584*/             OPC_EmitConvertToTarget, 2,
/*16586*/             OPC_EmitInteger, MVT::i32, 14, 
/*16589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16604*/           0, // EndSwitchType
/*16605*/         0, /*End of Scope*/
/*16606*/       0, /*End of Scope*/
/*16607*/     /*Scope*/ 4|128,1/*132*/, /*->16741*/
/*16609*/       OPC_MoveChild, 0,
/*16611*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16614*/       OPC_RecordChild0, // #0 = $Vm
/*16615*/       OPC_Scope, 61, /*->16678*/ // 2 children in Scope
/*16617*/         OPC_CheckChild0Type, MVT::v4i16,
/*16619*/         OPC_RecordChild1, // #1 = $lane
/*16620*/         OPC_MoveChild, 1,
/*16622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16625*/         OPC_MoveParent,
/*16626*/         OPC_MoveParent,
/*16627*/         OPC_RecordChild1, // #2 = $Vn
/*16628*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16653
/*16631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16633*/           OPC_EmitConvertToTarget, 1,
/*16635*/           OPC_EmitInteger, MVT::i32, 14, 
/*16638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16653*/         /*SwitchType*/ 22, MVT::v8i16,// ->16677
/*16655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16657*/           OPC_EmitConvertToTarget, 1,
/*16659*/           OPC_EmitInteger, MVT::i32, 14, 
/*16662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16677*/         0, // EndSwitchType
/*16678*/       /*Scope*/ 61, /*->16740*/
/*16679*/         OPC_CheckChild0Type, MVT::v2i32,
/*16681*/         OPC_RecordChild1, // #1 = $lane
/*16682*/         OPC_MoveChild, 1,
/*16684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16687*/         OPC_MoveParent,
/*16688*/         OPC_MoveParent,
/*16689*/         OPC_RecordChild1, // #2 = $Vn
/*16690*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16715
/*16693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16695*/           OPC_EmitConvertToTarget, 1,
/*16697*/           OPC_EmitInteger, MVT::i32, 14, 
/*16700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16715*/         /*SwitchType*/ 22, MVT::v4i32,// ->16739
/*16717*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16719*/           OPC_EmitConvertToTarget, 1,
/*16721*/           OPC_EmitInteger, MVT::i32, 14, 
/*16724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16739*/         0, // EndSwitchType
/*16740*/       0, /*End of Scope*/
/*16741*/     /*Scope*/ 109, /*->16851*/
/*16742*/       OPC_RecordChild0, // #0 = $src1
/*16743*/       OPC_MoveChild, 1,
/*16745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16748*/       OPC_RecordChild0, // #1 = $src2
/*16749*/       OPC_Scope, 49, /*->16800*/ // 2 children in Scope
/*16751*/         OPC_CheckChild0Type, MVT::v8i16,
/*16753*/         OPC_RecordChild1, // #2 = $lane
/*16754*/         OPC_MoveChild, 1,
/*16756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16759*/         OPC_MoveParent,
/*16760*/         OPC_MoveParent,
/*16761*/         OPC_CheckType, MVT::v8i16,
/*16763*/         OPC_EmitConvertToTarget, 2,
/*16765*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16777*/         OPC_EmitConvertToTarget, 2,
/*16779*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16782*/         OPC_EmitInteger, MVT::i32, 14, 
/*16785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16800*/       /*Scope*/ 49, /*->16850*/
/*16801*/         OPC_CheckChild0Type, MVT::v4i32,
/*16803*/         OPC_RecordChild1, // #2 = $lane
/*16804*/         OPC_MoveChild, 1,
/*16806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16809*/         OPC_MoveParent,
/*16810*/         OPC_MoveParent,
/*16811*/         OPC_CheckType, MVT::v4i32,
/*16813*/         OPC_EmitConvertToTarget, 2,
/*16815*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16827*/         OPC_EmitConvertToTarget, 2,
/*16829*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16832*/         OPC_EmitInteger, MVT::i32, 14, 
/*16835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16850*/       0, /*End of Scope*/
/*16851*/     /*Scope*/ 110, /*->16962*/
/*16852*/       OPC_MoveChild, 0,
/*16854*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16857*/       OPC_RecordChild0, // #0 = $src2
/*16858*/       OPC_Scope, 50, /*->16910*/ // 2 children in Scope
/*16860*/         OPC_CheckChild0Type, MVT::v8i16,
/*16862*/         OPC_RecordChild1, // #1 = $lane
/*16863*/         OPC_MoveChild, 1,
/*16865*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16868*/         OPC_MoveParent,
/*16869*/         OPC_MoveParent,
/*16870*/         OPC_RecordChild1, // #2 = $src1
/*16871*/         OPC_CheckType, MVT::v8i16,
/*16873*/         OPC_EmitConvertToTarget, 1,
/*16875*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16878*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16887*/         OPC_EmitConvertToTarget, 1,
/*16889*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16892*/         OPC_EmitInteger, MVT::i32, 14, 
/*16895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16910*/       /*Scope*/ 50, /*->16961*/
/*16911*/         OPC_CheckChild0Type, MVT::v4i32,
/*16913*/         OPC_RecordChild1, // #1 = $lane
/*16914*/         OPC_MoveChild, 1,
/*16916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16919*/         OPC_MoveParent,
/*16920*/         OPC_MoveParent,
/*16921*/         OPC_RecordChild1, // #2 = $src1
/*16922*/         OPC_CheckType, MVT::v4i32,
/*16924*/         OPC_EmitConvertToTarget, 1,
/*16926*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16938*/         OPC_EmitConvertToTarget, 1,
/*16940*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16943*/         OPC_EmitInteger, MVT::i32, 14, 
/*16946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16961*/       0, /*End of Scope*/
/*16962*/     /*Scope*/ 2|128,1/*130*/, /*->17094*/
/*16964*/       OPC_RecordChild0, // #0 = $Vn
/*16965*/       OPC_RecordChild1, // #1 = $Vm
/*16966*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16988
/*16969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16971*/         OPC_EmitInteger, MVT::i32, 14, 
/*16974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16988*/       /*SwitchType*/ 19, MVT::v4i16,// ->17009
/*16990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16992*/         OPC_EmitInteger, MVT::i32, 14, 
/*16995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*17009*/       /*SwitchType*/ 19, MVT::v2i32,// ->17030
/*17011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17013*/         OPC_EmitInteger, MVT::i32, 14, 
/*17016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17030*/       /*SwitchType*/ 19, MVT::v16i8,// ->17051
/*17032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17034*/         OPC_EmitInteger, MVT::i32, 14, 
/*17037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*17051*/       /*SwitchType*/ 19, MVT::v8i16,// ->17072
/*17053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17055*/         OPC_EmitInteger, MVT::i32, 14, 
/*17058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*17072*/       /*SwitchType*/ 19, MVT::v4i32,// ->17093
/*17074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17076*/         OPC_EmitInteger, MVT::i32, 14, 
/*17079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17093*/       0, // EndSwitchType
/*17094*/     0, /*End of Scope*/
/*17095*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19693
/*17099*/     OPC_Scope, 66, /*->17167*/ // 34 children in Scope
/*17101*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17106*/       OPC_MoveChild, 0,
/*17108*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*17111*/       OPC_RecordChild0, // #0 = $Src
/*17112*/       OPC_CheckChild1Integer, 8, 
/*17114*/       OPC_CheckChild1Type, MVT::i32,
/*17116*/       OPC_MoveParent,
/*17117*/       OPC_CheckType, MVT::i32,
/*17119*/       OPC_Scope, 22, /*->17143*/ // 2 children in Scope
/*17121*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17123*/         OPC_EmitInteger, MVT::i32, 1, 
/*17126*/         OPC_EmitInteger, MVT::i32, 14, 
/*17129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*17143*/       /*Scope*/ 22, /*->17166*/
/*17144*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17146*/         OPC_EmitInteger, MVT::i32, 1, 
/*17149*/         OPC_EmitInteger, MVT::i32, 14, 
/*17152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*17166*/       0, /*End of Scope*/
/*17167*/     /*Scope*/ 47, /*->17215*/
/*17168*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17171*/       OPC_MoveChild, 0,
/*17173*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17176*/       OPC_RecordChild0, // #0 = $Rm
/*17177*/       OPC_RecordChild1, // #1 = $rot
/*17178*/       OPC_MoveChild, 1,
/*17180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17183*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17185*/       OPC_CheckType, MVT::i32,
/*17187*/       OPC_MoveParent,
/*17188*/       OPC_MoveParent,
/*17189*/       OPC_CheckType, MVT::i32,
/*17191*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17193*/       OPC_EmitConvertToTarget, 1,
/*17195*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17198*/       OPC_EmitInteger, MVT::i32, 14, 
/*17201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17215*/     /*Scope*/ 48, /*->17264*/
/*17216*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17220*/       OPC_MoveChild, 0,
/*17222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17225*/       OPC_RecordChild0, // #0 = $Rm
/*17226*/       OPC_RecordChild1, // #1 = $rot
/*17227*/       OPC_MoveChild, 1,
/*17229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17232*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17234*/       OPC_CheckType, MVT::i32,
/*17236*/       OPC_MoveParent,
/*17237*/       OPC_MoveParent,
/*17238*/       OPC_CheckType, MVT::i32,
/*17240*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17242*/       OPC_EmitConvertToTarget, 1,
/*17244*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17247*/       OPC_EmitInteger, MVT::i32, 14, 
/*17250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17264*/     /*Scope*/ 49, /*->17314*/
/*17265*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17270*/       OPC_MoveChild, 0,
/*17272*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17275*/       OPC_RecordChild0, // #0 = $Rm
/*17276*/       OPC_RecordChild1, // #1 = $rot
/*17277*/       OPC_MoveChild, 1,
/*17279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17282*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17284*/       OPC_CheckType, MVT::i32,
/*17286*/       OPC_MoveParent,
/*17287*/       OPC_MoveParent,
/*17288*/       OPC_CheckType, MVT::i32,
/*17290*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17292*/       OPC_EmitConvertToTarget, 1,
/*17294*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17314*/     /*Scope*/ 47, /*->17362*/
/*17315*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17318*/       OPC_MoveChild, 0,
/*17320*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17323*/       OPC_RecordChild0, // #0 = $Rm
/*17324*/       OPC_RecordChild1, // #1 = $rot
/*17325*/       OPC_MoveChild, 1,
/*17327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17330*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17332*/       OPC_CheckType, MVT::i32,
/*17334*/       OPC_MoveParent,
/*17335*/       OPC_MoveParent,
/*17336*/       OPC_CheckType, MVT::i32,
/*17338*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17340*/       OPC_EmitConvertToTarget, 1,
/*17342*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17345*/       OPC_EmitInteger, MVT::i32, 14, 
/*17348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17362*/     /*Scope*/ 48, /*->17411*/
/*17363*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17367*/       OPC_MoveChild, 0,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17372*/       OPC_RecordChild0, // #0 = $Rm
/*17373*/       OPC_RecordChild1, // #1 = $rot
/*17374*/       OPC_MoveChild, 1,
/*17376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17379*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17381*/       OPC_CheckType, MVT::i32,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_MoveParent,
/*17385*/       OPC_CheckType, MVT::i32,
/*17387*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17389*/       OPC_EmitConvertToTarget, 1,
/*17391*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17394*/       OPC_EmitInteger, MVT::i32, 14, 
/*17397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17411*/     /*Scope*/ 49, /*->17461*/
/*17412*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17417*/       OPC_MoveChild, 0,
/*17419*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17422*/       OPC_RecordChild0, // #0 = $Rm
/*17423*/       OPC_RecordChild1, // #1 = $rot
/*17424*/       OPC_MoveChild, 1,
/*17426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17429*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17431*/       OPC_CheckType, MVT::i32,
/*17433*/       OPC_MoveParent,
/*17434*/       OPC_MoveParent,
/*17435*/       OPC_CheckType, MVT::i32,
/*17437*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17439*/       OPC_EmitConvertToTarget, 1,
/*17441*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17444*/       OPC_EmitInteger, MVT::i32, 14, 
/*17447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17461*/     /*Scope*/ 28, /*->17490*/
/*17462*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17465*/       OPC_RecordChild0, // #0 = $Src
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17470*/       OPC_EmitInteger, MVT::i32, 0, 
/*17473*/       OPC_EmitInteger, MVT::i32, 14, 
/*17476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17490*/     /*Scope*/ 29, /*->17520*/
/*17491*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17495*/       OPC_RecordChild0, // #0 = $Src
/*17496*/       OPC_CheckType, MVT::i32,
/*17498*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17500*/       OPC_EmitInteger, MVT::i32, 0, 
/*17503*/       OPC_EmitInteger, MVT::i32, 14, 
/*17506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17520*/     /*Scope*/ 30, /*->17551*/
/*17521*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17526*/       OPC_RecordChild0, // #0 = $Src
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17531*/       OPC_EmitInteger, MVT::i32, 0, 
/*17534*/       OPC_EmitInteger, MVT::i32, 14, 
/*17537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17551*/     /*Scope*/ 28, /*->17580*/
/*17552*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17555*/       OPC_RecordChild0, // #0 = $Rm
/*17556*/       OPC_CheckType, MVT::i32,
/*17558*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17560*/       OPC_EmitInteger, MVT::i32, 0, 
/*17563*/       OPC_EmitInteger, MVT::i32, 14, 
/*17566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17580*/     /*Scope*/ 29, /*->17610*/
/*17581*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17585*/       OPC_RecordChild0, // #0 = $Rm
/*17586*/       OPC_CheckType, MVT::i32,
/*17588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17590*/       OPC_EmitInteger, MVT::i32, 0, 
/*17593*/       OPC_EmitInteger, MVT::i32, 14, 
/*17596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17610*/     /*Scope*/ 30, /*->17641*/
/*17611*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17616*/       OPC_RecordChild0, // #0 = $Rm
/*17617*/       OPC_CheckType, MVT::i32,
/*17619*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17621*/       OPC_EmitInteger, MVT::i32, 0, 
/*17624*/       OPC_EmitInteger, MVT::i32, 14, 
/*17627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17641*/     /*Scope*/ 49, /*->17691*/
/*17642*/       OPC_RecordChild0, // #0 = $Rn
/*17643*/       OPC_MoveChild, 1,
/*17645*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17648*/       OPC_RecordChild0, // #1 = $shift
/*17649*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17660*/       OPC_MoveParent,
/*17661*/       OPC_CheckType, MVT::i32,
/*17663*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17665*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17668*/       OPC_EmitInteger, MVT::i32, 14, 
/*17671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17691*/     /*Scope*/ 41, /*->17733*/
/*17692*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17695*/       OPC_MoveChild, 0,
/*17697*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17700*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17701*/       OPC_CheckFoldableChainNode,
/*17702*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*17705*/       OPC_RecordChild2, // #1 = $addr
/*17706*/       OPC_CheckChild2Type, MVT::i32,
/*17708*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17710*/       OPC_MoveParent,
/*17711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17713*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17716*/       OPC_EmitMergeInputChains1_0,
/*17717*/       OPC_EmitInteger, MVT::i32, 14, 
/*17720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17733*/     /*Scope*/ 42, /*->17776*/
/*17734*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17738*/       OPC_MoveChild, 0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17743*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17744*/       OPC_CheckFoldableChainNode,
/*17745*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*17748*/       OPC_RecordChild2, // #1 = $addr
/*17749*/       OPC_CheckChild2Type, MVT::i32,
/*17751*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17753*/       OPC_MoveParent,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17759*/       OPC_EmitMergeInputChains1_0,
/*17760*/       OPC_EmitInteger, MVT::i32, 14, 
/*17763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17776*/     /*Scope*/ 41, /*->17818*/
/*17777*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17780*/       OPC_MoveChild, 0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17785*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17786*/       OPC_CheckFoldableChainNode,
/*17787*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*17790*/       OPC_RecordChild2, // #1 = $addr
/*17791*/       OPC_CheckChild2Type, MVT::i32,
/*17793*/       OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*17795*/       OPC_MoveParent,
/*17796*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17798*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17801*/       OPC_EmitMergeInputChains1_0,
/*17802*/       OPC_EmitInteger, MVT::i32, 14, 
/*17805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17818*/     /*Scope*/ 42, /*->17861*/
/*17819*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17823*/       OPC_MoveChild, 0,
/*17825*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17828*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17829*/       OPC_CheckFoldableChainNode,
/*17830*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*17833*/       OPC_RecordChild2, // #1 = $addr
/*17834*/       OPC_CheckChild2Type, MVT::i32,
/*17836*/       OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*17838*/       OPC_MoveParent,
/*17839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17841*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17844*/       OPC_EmitMergeInputChains1_0,
/*17845*/       OPC_EmitInteger, MVT::i32, 14, 
/*17848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17861*/     /*Scope*/ 49, /*->17911*/
/*17862*/       OPC_MoveChild, 0,
/*17864*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17867*/       OPC_RecordChild0, // #0 = $shift
/*17868*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17879*/       OPC_MoveParent,
/*17880*/       OPC_RecordChild1, // #1 = $Rn
/*17881*/       OPC_CheckType, MVT::i32,
/*17883*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17885*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17888*/       OPC_EmitInteger, MVT::i32, 14, 
/*17891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17911*/     /*Scope*/ 79, /*->17991*/
/*17912*/       OPC_RecordChild0, // #0 = $Rn
/*17913*/       OPC_MoveChild, 1,
/*17915*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17918*/       OPC_RecordChild0, // #1 = $shift
/*17919*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17930*/       OPC_MoveParent,
/*17931*/       OPC_CheckType, MVT::i32,
/*17933*/       OPC_Scope, 27, /*->17962*/ // 2 children in Scope
/*17935*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17937*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17940*/         OPC_EmitInteger, MVT::i32, 14, 
/*17943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17962*/       /*Scope*/ 27, /*->17990*/
/*17963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17965*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17968*/         OPC_EmitInteger, MVT::i32, 14, 
/*17971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17990*/       0, /*End of Scope*/
/*17991*/     /*Scope*/ 79, /*->18071*/
/*17992*/       OPC_MoveChild, 0,
/*17994*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17997*/       OPC_RecordChild0, // #0 = $shift
/*17998*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_RecordChild1, // #1 = $Rn
/*18011*/       OPC_CheckType, MVT::i32,
/*18013*/       OPC_Scope, 27, /*->18042*/ // 2 children in Scope
/*18015*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18017*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18020*/         OPC_EmitInteger, MVT::i32, 14, 
/*18023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18042*/       /*Scope*/ 27, /*->18070*/
/*18043*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18045*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18048*/         OPC_EmitInteger, MVT::i32, 14, 
/*18051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18070*/       0, /*End of Scope*/
/*18071*/     /*Scope*/ 93|128,1/*221*/, /*->18294*/
/*18073*/       OPC_RecordChild0, // #0 = $Rn
/*18074*/       OPC_Scope, 31, /*->18107*/ // 4 children in Scope
/*18076*/         OPC_RecordChild1, // #1 = $shift
/*18077*/         OPC_CheckType, MVT::i32,
/*18079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18081*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18084*/         OPC_EmitInteger, MVT::i32, 14, 
/*18087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18107*/       /*Scope*/ 99, /*->18207*/
/*18108*/         OPC_MoveChild, 1,
/*18110*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18113*/         OPC_RecordChild0, // #1 = $imm
/*18114*/         OPC_MoveChild, 0,
/*18116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18119*/         OPC_Scope, 42, /*->18163*/ // 2 children in Scope
/*18121*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18123*/           OPC_MoveParent,
/*18124*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18135*/           OPC_MoveParent,
/*18136*/           OPC_CheckType, MVT::i32,
/*18138*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18140*/           OPC_EmitConvertToTarget, 1,
/*18142*/           OPC_EmitInteger, MVT::i32, 14, 
/*18145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18163*/         /*Scope*/ 42, /*->18206*/
/*18164*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18166*/           OPC_MoveParent,
/*18167*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18178*/           OPC_MoveParent,
/*18179*/           OPC_CheckType, MVT::i32,
/*18181*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18183*/           OPC_EmitConvertToTarget, 1,
/*18185*/           OPC_EmitInteger, MVT::i32, 14, 
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18206*/         0, /*End of Scope*/
/*18207*/       /*Scope*/ 31, /*->18239*/
/*18208*/         OPC_RecordChild1, // #1 = $Rn
/*18209*/         OPC_CheckType, MVT::i32,
/*18211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18216*/         OPC_EmitInteger, MVT::i32, 14, 
/*18219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18239*/       /*Scope*/ 53, /*->18293*/
/*18240*/         OPC_MoveChild, 1,
/*18242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18245*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18256*/         OPC_RecordChild1, // #1 = $imm
/*18257*/         OPC_MoveChild, 1,
/*18259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18262*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18264*/         OPC_MoveParent,
/*18265*/         OPC_MoveParent,
/*18266*/         OPC_CheckType, MVT::i32,
/*18268*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18270*/         OPC_EmitConvertToTarget, 1,
/*18272*/         OPC_EmitInteger, MVT::i32, 14, 
/*18275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18293*/       0, /*End of Scope*/
/*18294*/     /*Scope*/ 107, /*->18402*/
/*18295*/       OPC_MoveChild, 0,
/*18297*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18300*/       OPC_Scope, 49, /*->18351*/ // 2 children in Scope
/*18302*/         OPC_RecordChild0, // #0 = $imm
/*18303*/         OPC_MoveChild, 0,
/*18305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18308*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18310*/         OPC_MoveParent,
/*18311*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18322*/         OPC_MoveParent,
/*18323*/         OPC_RecordChild1, // #1 = $Rn
/*18324*/         OPC_CheckType, MVT::i32,
/*18326*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18328*/         OPC_EmitConvertToTarget, 0,
/*18330*/         OPC_EmitInteger, MVT::i32, 14, 
/*18333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18351*/       /*Scope*/ 49, /*->18401*/
/*18352*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18363*/         OPC_RecordChild1, // #0 = $imm
/*18364*/         OPC_MoveChild, 1,
/*18366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18369*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18371*/         OPC_MoveParent,
/*18372*/         OPC_MoveParent,
/*18373*/         OPC_RecordChild1, // #1 = $Rn
/*18374*/         OPC_CheckType, MVT::i32,
/*18376*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18378*/         OPC_EmitConvertToTarget, 0,
/*18380*/         OPC_EmitInteger, MVT::i32, 14, 
/*18383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18401*/       0, /*End of Scope*/
/*18402*/     /*Scope*/ 54, /*->18457*/
/*18403*/       OPC_RecordChild0, // #0 = $Rn
/*18404*/       OPC_MoveChild, 1,
/*18406*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18409*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18420*/       OPC_RecordChild1, // #1 = $imm
/*18421*/       OPC_MoveChild, 1,
/*18423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18426*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18428*/       OPC_MoveParent,
/*18429*/       OPC_MoveParent,
/*18430*/       OPC_CheckType, MVT::i32,
/*18432*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18434*/       OPC_EmitConvertToTarget, 1,
/*18436*/       OPC_EmitInteger, MVT::i32, 14, 
/*18439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18457*/     /*Scope*/ 107, /*->18565*/
/*18458*/       OPC_MoveChild, 0,
/*18460*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18463*/       OPC_Scope, 49, /*->18514*/ // 2 children in Scope
/*18465*/         OPC_RecordChild0, // #0 = $imm
/*18466*/         OPC_MoveChild, 0,
/*18468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18471*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18473*/         OPC_MoveParent,
/*18474*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_RecordChild1, // #1 = $Rn
/*18487*/         OPC_CheckType, MVT::i32,
/*18489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18491*/         OPC_EmitConvertToTarget, 0,
/*18493*/         OPC_EmitInteger, MVT::i32, 14, 
/*18496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18514*/       /*Scope*/ 49, /*->18564*/
/*18515*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18526*/         OPC_RecordChild1, // #0 = $imm
/*18527*/         OPC_MoveChild, 1,
/*18529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18532*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18534*/         OPC_MoveParent,
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_RecordChild1, // #1 = $Rn
/*18537*/         OPC_CheckType, MVT::i32,
/*18539*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18541*/         OPC_EmitConvertToTarget, 0,
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18564*/       0, /*End of Scope*/
/*18565*/     /*Scope*/ 88|128,1/*216*/, /*->18783*/
/*18567*/       OPC_RecordChild0, // #0 = $Rn
/*18568*/       OPC_Scope, 117, /*->18687*/ // 2 children in Scope
/*18570*/         OPC_RecordChild1, // #1 = $shift
/*18571*/         OPC_CheckType, MVT::i32,
/*18573*/         OPC_Scope, 27, /*->18602*/ // 4 children in Scope
/*18575*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18577*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18580*/           OPC_EmitInteger, MVT::i32, 14, 
/*18583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18602*/         /*Scope*/ 27, /*->18630*/
/*18603*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18605*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18630*/         /*Scope*/ 27, /*->18658*/
/*18631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18633*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18658*/         /*Scope*/ 27, /*->18686*/
/*18659*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18661*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18664*/           OPC_EmitInteger, MVT::i32, 14, 
/*18667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18686*/         0, /*End of Scope*/
/*18687*/       /*Scope*/ 94, /*->18782*/
/*18688*/         OPC_MoveChild, 1,
/*18690*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18693*/         OPC_RecordChild0, // #1 = $Rm
/*18694*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18705*/         OPC_MoveParent,
/*18706*/         OPC_CheckType, MVT::i32,
/*18708*/         OPC_Scope, 23, /*->18733*/ // 3 children in Scope
/*18710*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18712*/           OPC_EmitInteger, MVT::i32, 14, 
/*18715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18733*/         /*Scope*/ 23, /*->18757*/
/*18734*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18736*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18739*/           OPC_EmitInteger, MVT::i32, 14, 
/*18742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18757*/         /*Scope*/ 23, /*->18781*/
/*18758*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18760*/           OPC_EmitInteger, MVT::i32, 14, 
/*18763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18781*/         0, /*End of Scope*/
/*18782*/       0, /*End of Scope*/
/*18783*/     /*Scope*/ 95, /*->18879*/
/*18784*/       OPC_MoveChild, 0,
/*18786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18789*/       OPC_RecordChild0, // #0 = $Rm
/*18790*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18801*/       OPC_MoveParent,
/*18802*/       OPC_RecordChild1, // #1 = $Rn
/*18803*/       OPC_CheckType, MVT::i32,
/*18805*/       OPC_Scope, 23, /*->18830*/ // 3 children in Scope
/*18807*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18809*/         OPC_EmitInteger, MVT::i32, 14, 
/*18812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18830*/       /*Scope*/ 23, /*->18854*/
/*18831*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18833*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18836*/         OPC_EmitInteger, MVT::i32, 14, 
/*18839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18854*/       /*Scope*/ 23, /*->18878*/
/*18855*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18857*/         OPC_EmitInteger, MVT::i32, 14, 
/*18860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18878*/       0, /*End of Scope*/
/*18879*/     /*Scope*/ 24, /*->18904*/
/*18880*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18883*/       OPC_RecordChild0, // #0 = $Rm
/*18884*/       OPC_CheckType, MVT::i32,
/*18886*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18888*/       OPC_EmitInteger, MVT::i32, 14, 
/*18891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18904*/     /*Scope*/ 25, /*->18930*/
/*18905*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18909*/       OPC_RecordChild0, // #0 = $Rm
/*18910*/       OPC_CheckType, MVT::i32,
/*18912*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18914*/       OPC_EmitInteger, MVT::i32, 14, 
/*18917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18930*/     /*Scope*/ 73|128,3/*457*/, /*->19389*/
/*18932*/       OPC_RecordChild0, // #0 = $src
/*18933*/       OPC_Scope, 39, /*->18974*/ // 4 children in Scope
/*18935*/         OPC_RecordChild1, // #1 = $imm
/*18936*/         OPC_MoveChild, 1,
/*18938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18941*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18943*/         OPC_MoveParent,
/*18944*/         OPC_CheckType, MVT::i32,
/*18946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18948*/         OPC_EmitConvertToTarget, 1,
/*18950*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18953*/         OPC_EmitInteger, MVT::i32, 14, 
/*18956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18974*/       /*Scope*/ 44, /*->19019*/
/*18975*/         OPC_MoveChild, 0,
/*18977*/         OPC_CheckPredicate, 27, // Predicate_top16Zero
/*18979*/         OPC_MoveParent,
/*18980*/         OPC_RecordChild1, // #1 = $imm
/*18981*/         OPC_MoveChild, 1,
/*18983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18986*/         OPC_CheckPredicate, 28, // Predicate_t2_so_imm_notSext
/*18988*/         OPC_MoveParent,
/*18989*/         OPC_CheckType, MVT::i32,
/*18991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18993*/         OPC_EmitConvertToTarget, 1,
/*18995*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18998*/         OPC_EmitInteger, MVT::i32, 14, 
/*19001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*19019*/       /*Scope*/ 111|128,1/*239*/, /*->19260*/
/*19021*/         OPC_RecordChild1, // #1 = $imm
/*19022*/         OPC_Scope, 29|128,1/*157*/, /*->19182*/ // 2 children in Scope
/*19025*/           OPC_MoveChild, 1,
/*19027*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19030*/           OPC_Scope, 30, /*->19062*/ // 5 children in Scope
/*19032*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*19034*/             OPC_MoveParent,
/*19035*/             OPC_CheckType, MVT::i32,
/*19037*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19039*/             OPC_EmitConvertToTarget, 1,
/*19041*/             OPC_EmitInteger, MVT::i32, 14, 
/*19044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19062*/           /*Scope*/ 26, /*->19089*/
/*19063*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19065*/             OPC_MoveParent,
/*19066*/             OPC_CheckType, MVT::i32,
/*19068*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*19070*/             OPC_EmitConvertToTarget, 1,
/*19072*/             OPC_EmitInteger, MVT::i32, 14, 
/*19075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*19089*/           /*Scope*/ 33, /*->19123*/
/*19090*/             OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*19092*/             OPC_MoveParent,
/*19093*/             OPC_CheckType, MVT::i32,
/*19095*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19097*/             OPC_EmitConvertToTarget, 1,
/*19099*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*19102*/             OPC_EmitInteger, MVT::i32, 14, 
/*19105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*19123*/           /*Scope*/ 30, /*->19154*/
/*19124*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19126*/             OPC_MoveParent,
/*19127*/             OPC_CheckType, MVT::i32,
/*19129*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19131*/             OPC_EmitConvertToTarget, 1,
/*19133*/             OPC_EmitInteger, MVT::i32, 14, 
/*19136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19154*/           /*Scope*/ 26, /*->19181*/
/*19155*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*19157*/             OPC_MoveParent,
/*19158*/             OPC_CheckType, MVT::i32,
/*19160*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19162*/             OPC_EmitConvertToTarget, 1,
/*19164*/             OPC_EmitInteger, MVT::i32, 14, 
/*19167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*19181*/           0, /*End of Scope*/
/*19182*/         /*Scope*/ 76, /*->19259*/
/*19183*/           OPC_CheckType, MVT::i32,
/*19185*/           OPC_Scope, 23, /*->19210*/ // 3 children in Scope
/*19187*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19189*/             OPC_EmitInteger, MVT::i32, 14, 
/*19192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19210*/           /*Scope*/ 23, /*->19234*/
/*19211*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19213*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19216*/             OPC_EmitInteger, MVT::i32, 14, 
/*19219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19234*/           /*Scope*/ 23, /*->19258*/
/*19235*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19237*/             OPC_EmitInteger, MVT::i32, 14, 
/*19240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19258*/           0, /*End of Scope*/
/*19259*/         0, /*End of Scope*/
/*19260*/       /*Scope*/ 127, /*->19388*/
/*19261*/         OPC_MoveChild, 1,
/*19263*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19266*/         OPC_Scope, 73, /*->19341*/ // 2 children in Scope
/*19268*/           OPC_RecordChild0, // #1 = $Vm
/*19269*/           OPC_MoveChild, 1,
/*19271*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19274*/           OPC_MoveChild, 0,
/*19276*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19279*/           OPC_MoveChild, 0,
/*19281*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19284*/           OPC_MoveParent,
/*19285*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19287*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19314
/*19290*/             OPC_MoveParent,
/*19291*/             OPC_MoveParent,
/*19292*/             OPC_MoveParent,
/*19293*/             OPC_CheckType, MVT::v2i32,
/*19295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19297*/             OPC_EmitInteger, MVT::i32, 14, 
/*19300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19314*/           /*SwitchType*/ 24, MVT::v16i8,// ->19340
/*19316*/             OPC_MoveParent,
/*19317*/             OPC_MoveParent,
/*19318*/             OPC_MoveParent,
/*19319*/             OPC_CheckType, MVT::v4i32,
/*19321*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19323*/             OPC_EmitInteger, MVT::i32, 14, 
/*19326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19340*/           0, // EndSwitchType
/*19341*/         /*Scope*/ 45, /*->19387*/
/*19342*/           OPC_MoveChild, 0,
/*19344*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19347*/           OPC_MoveChild, 0,
/*19349*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19352*/           OPC_MoveChild, 0,
/*19354*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19357*/           OPC_MoveParent,
/*19358*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19360*/           OPC_CheckType, MVT::v8i8,
/*19362*/           OPC_MoveParent,
/*19363*/           OPC_MoveParent,
/*19364*/           OPC_RecordChild1, // #1 = $Vm
/*19365*/           OPC_MoveParent,
/*19366*/           OPC_CheckType, MVT::v2i32,
/*19368*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19370*/           OPC_EmitInteger, MVT::i32, 14, 
/*19373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19387*/         0, /*End of Scope*/
/*19388*/       0, /*End of Scope*/
/*19389*/     /*Scope*/ 101, /*->19491*/
/*19390*/       OPC_MoveChild, 0,
/*19392*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19395*/       OPC_Scope, 46, /*->19443*/ // 2 children in Scope
/*19397*/         OPC_RecordChild0, // #0 = $Vm
/*19398*/         OPC_MoveChild, 1,
/*19400*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19403*/         OPC_MoveChild, 0,
/*19405*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19413*/         OPC_MoveParent,
/*19414*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19416*/         OPC_CheckType, MVT::v8i8,
/*19418*/         OPC_MoveParent,
/*19419*/         OPC_MoveParent,
/*19420*/         OPC_MoveParent,
/*19421*/         OPC_RecordChild1, // #1 = $Vn
/*19422*/         OPC_CheckType, MVT::v2i32,
/*19424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19426*/         OPC_EmitInteger, MVT::i32, 14, 
/*19429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19443*/       /*Scope*/ 46, /*->19490*/
/*19444*/         OPC_MoveChild, 0,
/*19446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19449*/         OPC_MoveChild, 0,
/*19451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19454*/         OPC_MoveChild, 0,
/*19456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19459*/         OPC_MoveParent,
/*19460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19462*/         OPC_CheckType, MVT::v8i8,
/*19464*/         OPC_MoveParent,
/*19465*/         OPC_MoveParent,
/*19466*/         OPC_RecordChild1, // #0 = $Vm
/*19467*/         OPC_MoveParent,
/*19468*/         OPC_RecordChild1, // #1 = $Vn
/*19469*/         OPC_CheckType, MVT::v2i32,
/*19471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19473*/         OPC_EmitInteger, MVT::i32, 14, 
/*19476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19490*/       0, /*End of Scope*/
/*19491*/     /*Scope*/ 51, /*->19543*/
/*19492*/       OPC_RecordChild0, // #0 = $Vn
/*19493*/       OPC_MoveChild, 1,
/*19495*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19498*/       OPC_MoveChild, 0,
/*19500*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19503*/       OPC_MoveChild, 0,
/*19505*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19508*/       OPC_MoveChild, 0,
/*19510*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19513*/       OPC_MoveParent,
/*19514*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19516*/       OPC_CheckType, MVT::v16i8,
/*19518*/       OPC_MoveParent,
/*19519*/       OPC_MoveParent,
/*19520*/       OPC_RecordChild1, // #1 = $Vm
/*19521*/       OPC_MoveParent,
/*19522*/       OPC_CheckType, MVT::v4i32,
/*19524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19526*/       OPC_EmitInteger, MVT::i32, 14, 
/*19529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19543*/     /*Scope*/ 101, /*->19645*/
/*19544*/       OPC_MoveChild, 0,
/*19546*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19549*/       OPC_Scope, 46, /*->19597*/ // 2 children in Scope
/*19551*/         OPC_RecordChild0, // #0 = $Vm
/*19552*/         OPC_MoveChild, 1,
/*19554*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19557*/         OPC_MoveChild, 0,
/*19559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19562*/         OPC_MoveChild, 0,
/*19564*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19567*/         OPC_MoveParent,
/*19568*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19570*/         OPC_CheckType, MVT::v16i8,
/*19572*/         OPC_MoveParent,
/*19573*/         OPC_MoveParent,
/*19574*/         OPC_MoveParent,
/*19575*/         OPC_RecordChild1, // #1 = $Vn
/*19576*/         OPC_CheckType, MVT::v4i32,
/*19578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19580*/         OPC_EmitInteger, MVT::i32, 14, 
/*19583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19597*/       /*Scope*/ 46, /*->19644*/
/*19598*/         OPC_MoveChild, 0,
/*19600*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19603*/         OPC_MoveChild, 0,
/*19605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19608*/         OPC_MoveChild, 0,
/*19610*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19613*/         OPC_MoveParent,
/*19614*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19616*/         OPC_CheckType, MVT::v16i8,
/*19618*/         OPC_MoveParent,
/*19619*/         OPC_MoveParent,
/*19620*/         OPC_RecordChild1, // #0 = $Vm
/*19621*/         OPC_MoveParent,
/*19622*/         OPC_RecordChild1, // #1 = $Vn
/*19623*/         OPC_CheckType, MVT::v4i32,
/*19625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19627*/         OPC_EmitInteger, MVT::i32, 14, 
/*19630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 46, /*->19692*/
/*19646*/       OPC_RecordChild0, // #0 = $Vn
/*19647*/       OPC_RecordChild1, // #1 = $Vm
/*19648*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19670
/*19651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19653*/         OPC_EmitInteger, MVT::i32, 14, 
/*19656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19670*/       /*SwitchType*/ 19, MVT::v4i32,// ->19691
/*19672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19674*/         OPC_EmitInteger, MVT::i32, 14, 
/*19677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19691*/       0, // EndSwitchType
/*19692*/     0, /*End of Scope*/
/*19693*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->20048
/*19697*/     OPC_Scope, 26|128,1/*154*/, /*->19854*/ // 3 children in Scope
/*19700*/       OPC_MoveChild, 0,
/*19702*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19705*/       OPC_MoveChild, 0,
/*19707*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19710*/       OPC_RecordMemRef,
/*19711*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19712*/       OPC_CheckFoldableChainNode,
/*19713*/       OPC_RecordChild1, // #1 = $addr
/*19714*/       OPC_CheckChild1Type, MVT::i32,
/*19716*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*19718*/       OPC_CheckPredicate, 32, // Predicate_extload
/*19720*/       OPC_CheckPredicate, 33, // Predicate_extloadi16
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_MoveParent,
/*19724*/       OPC_CheckChild1Integer, 16, 
/*19726*/       OPC_CheckChild1Type, MVT::i32,
/*19728*/       OPC_CheckType, MVT::i32,
/*19730*/       OPC_Scope, 40, /*->19772*/ // 2 children in Scope
/*19732*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19734*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19737*/         OPC_EmitMergeInputChains1_0,
/*19738*/         OPC_EmitInteger, MVT::i32, 14, 
/*19741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19744*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19756*/         OPC_EmitInteger, MVT::i32, 14, 
/*19759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19772*/       /*Scope*/ 80, /*->19853*/
/*19773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19775*/         OPC_Scope, 37, /*->19814*/ // 2 children in Scope
/*19777*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*19780*/           OPC_EmitMergeInputChains1_0,
/*19781*/           OPC_EmitInteger, MVT::i32, 14, 
/*19784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19787*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19798*/           OPC_EmitInteger, MVT::i32, 14, 
/*19801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*19814*/         /*Scope*/ 37, /*->19852*/
/*19815*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19818*/           OPC_EmitMergeInputChains1_0,
/*19819*/           OPC_EmitInteger, MVT::i32, 14, 
/*19822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19825*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19836*/           OPC_EmitInteger, MVT::i32, 14, 
/*19839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19852*/         0, /*End of Scope*/
/*19853*/       0, /*End of Scope*/
/*19854*/     /*Scope*/ 58, /*->19913*/
/*19855*/       OPC_RecordNode, // #0 = $src
/*19856*/       OPC_CheckType, MVT::i32,
/*19858*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19860*/       OPC_Scope, 25, /*->19887*/ // 2 children in Scope
/*19862*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19865*/         OPC_EmitInteger, MVT::i32, 14, 
/*19868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19887*/       /*Scope*/ 24, /*->19912*/
/*19888*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19891*/         OPC_EmitInteger, MVT::i32, 14, 
/*19894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19912*/       0, /*End of Scope*/
/*19913*/     /*Scope*/ 4|128,1/*132*/, /*->20047*/
/*19915*/       OPC_RecordChild0, // #0 = $Rm
/*19916*/       OPC_RecordChild1, // #1 = $imm5
/*19917*/       OPC_Scope, 72, /*->19991*/ // 2 children in Scope
/*19919*/         OPC_MoveChild, 1,
/*19921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19924*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*19926*/         OPC_CheckType, MVT::i32,
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_CheckType, MVT::i32,
/*19931*/         OPC_Scope, 28, /*->19961*/ // 2 children in Scope
/*19933*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19935*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19938*/           OPC_EmitConvertToTarget, 1,
/*19940*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19943*/           OPC_EmitInteger, MVT::i32, 14, 
/*19946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19961*/         /*Scope*/ 28, /*->19990*/
/*19962*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19964*/           OPC_EmitConvertToTarget, 1,
/*19966*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19969*/           OPC_EmitInteger, MVT::i32, 14, 
/*19972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19990*/         0, /*End of Scope*/
/*19991*/       /*Scope*/ 54, /*->20046*/
/*19992*/         OPC_CheckChild1Type, MVT::i32,
/*19994*/         OPC_CheckType, MVT::i32,
/*19996*/         OPC_Scope, 23, /*->20021*/ // 2 children in Scope
/*19998*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20000*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20003*/           OPC_EmitInteger, MVT::i32, 14, 
/*20006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20021*/         /*Scope*/ 23, /*->20045*/
/*20022*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20024*/           OPC_EmitInteger, MVT::i32, 14, 
/*20027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20045*/         0, /*End of Scope*/
/*20046*/       0, /*End of Scope*/
/*20047*/     0, /*End of Scope*/
/*20048*/   /*SwitchOpcode*/ 49|128,20/*2609*/, TARGET_VAL(ISD::STORE),// ->22661
/*20052*/     OPC_RecordMemRef,
/*20053*/     OPC_RecordNode, // #0 = 'st' chained node
/*20054*/     OPC_Scope, 108|128,3/*492*/, /*->20549*/ // 6 children in Scope
/*20057*/       OPC_MoveChild, 1,
/*20059*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->20211
/*20064*/         OPC_MoveChild, 0,
/*20066*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*20069*/         OPC_RecordChild0, // #1 = $Rn
/*20070*/         OPC_MoveParent,
/*20071*/         OPC_CheckChild1Integer, 16, 
/*20073*/         OPC_CheckChild1Type, MVT::i32,
/*20075*/         OPC_CheckType, MVT::i32,
/*20077*/         OPC_MoveParent,
/*20078*/         OPC_RecordChild2, // #2 = $addr
/*20079*/         OPC_CheckChild2Type, MVT::i32,
/*20081*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20083*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*20085*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20087*/         OPC_Scope, 40, /*->20129*/ // 2 children in Scope
/*20089*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*20091*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20094*/           OPC_EmitMergeInputChains1_0,
/*20095*/           OPC_EmitInteger, MVT::i32, 14, 
/*20098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*20111*/           OPC_EmitInteger, MVT::i32, 14, 
/*20114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*20129*/         /*Scope*/ 80, /*->20210*/
/*20130*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20132*/           OPC_Scope, 37, /*->20171*/ // 2 children in Scope
/*20134*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*20137*/             OPC_EmitMergeInputChains1_0,
/*20138*/             OPC_EmitInteger, MVT::i32, 14, 
/*20141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20154*/             OPC_EmitInteger, MVT::i32, 14, 
/*20157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rrs2:i32:$addr)
/*20171*/           /*Scope*/ 37, /*->20209*/
/*20172*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20175*/             OPC_EmitMergeInputChains1_0,
/*20176*/             OPC_EmitInteger, MVT::i32, 14, 
/*20179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20182*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20192*/             OPC_EmitInteger, MVT::i32, 14, 
/*20195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*20209*/           0, /*End of Scope*/
/*20210*/         0, /*End of Scope*/
/*20211*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20434
/*20215*/         OPC_RecordChild0, // #1 = $Vd
/*20216*/         OPC_Scope, 53, /*->20271*/ // 4 children in Scope
/*20218*/           OPC_CheckChild0Type, MVT::v8i8,
/*20220*/           OPC_RecordChild1, // #2 = $lane
/*20221*/           OPC_MoveChild, 1,
/*20223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20226*/           OPC_MoveParent,
/*20227*/           OPC_MoveParent,
/*20228*/           OPC_RecordChild2, // #3 = $Rn
/*20229*/           OPC_RecordChild3, // #4 = $Rm
/*20230*/           OPC_CheckChild3Type, MVT::i32,
/*20232*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20236*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20238*/           OPC_CheckType, MVT::i32,
/*20240*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20242*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20245*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20248*/           OPC_EmitMergeInputChains1_0,
/*20249*/           OPC_EmitConvertToTarget, 2,
/*20251*/           OPC_EmitInteger, MVT::i32, 14, 
/*20254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20271*/         /*Scope*/ 53, /*->20325*/
/*20272*/           OPC_CheckChild0Type, MVT::v4i16,
/*20274*/           OPC_RecordChild1, // #2 = $lane
/*20275*/           OPC_MoveChild, 1,
/*20277*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20280*/           OPC_MoveParent,
/*20281*/           OPC_MoveParent,
/*20282*/           OPC_RecordChild2, // #3 = $Rn
/*20283*/           OPC_RecordChild3, // #4 = $Rm
/*20284*/           OPC_CheckChild3Type, MVT::i32,
/*20286*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20288*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20290*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20292*/           OPC_CheckType, MVT::i32,
/*20294*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20296*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20299*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20302*/           OPC_EmitMergeInputChains1_0,
/*20303*/           OPC_EmitConvertToTarget, 2,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20325*/         /*Scope*/ 53, /*->20379*/
/*20326*/           OPC_CheckChild0Type, MVT::v16i8,
/*20328*/           OPC_RecordChild1, // #2 = $lane
/*20329*/           OPC_MoveChild, 1,
/*20331*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20334*/           OPC_MoveParent,
/*20335*/           OPC_MoveParent,
/*20336*/           OPC_RecordChild2, // #3 = $addr
/*20337*/           OPC_RecordChild3, // #4 = $offset
/*20338*/           OPC_CheckChild3Type, MVT::i32,
/*20340*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20342*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20344*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20346*/           OPC_CheckType, MVT::i32,
/*20348*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20350*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20353*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20356*/           OPC_EmitMergeInputChains1_0,
/*20357*/           OPC_EmitConvertToTarget, 2,
/*20359*/           OPC_EmitInteger, MVT::i32, 14, 
/*20362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20379*/         /*Scope*/ 53, /*->20433*/
/*20380*/           OPC_CheckChild0Type, MVT::v8i16,
/*20382*/           OPC_RecordChild1, // #2 = $lane
/*20383*/           OPC_MoveChild, 1,
/*20385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20388*/           OPC_MoveParent,
/*20389*/           OPC_MoveParent,
/*20390*/           OPC_RecordChild2, // #3 = $addr
/*20391*/           OPC_RecordChild3, // #4 = $offset
/*20392*/           OPC_CheckChild3Type, MVT::i32,
/*20394*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20396*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20398*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20407*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20410*/           OPC_EmitMergeInputChains1_0,
/*20411*/           OPC_EmitConvertToTarget, 2,
/*20413*/           OPC_EmitInteger, MVT::i32, 14, 
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20433*/         0, /*End of Scope*/
/*20434*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20548
/*20437*/         OPC_RecordChild0, // #1 = $Vd
/*20438*/         OPC_Scope, 53, /*->20493*/ // 2 children in Scope
/*20440*/           OPC_CheckChild0Type, MVT::v2i32,
/*20442*/           OPC_RecordChild1, // #2 = $lane
/*20443*/           OPC_MoveChild, 1,
/*20445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20448*/           OPC_MoveParent,
/*20449*/           OPC_CheckType, MVT::i32,
/*20451*/           OPC_MoveParent,
/*20452*/           OPC_RecordChild2, // #3 = $Rn
/*20453*/           OPC_RecordChild3, // #4 = $Rm
/*20454*/           OPC_CheckChild3Type, MVT::i32,
/*20456*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20458*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20460*/           OPC_CheckType, MVT::i32,
/*20462*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20464*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20467*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20470*/           OPC_EmitMergeInputChains1_0,
/*20471*/           OPC_EmitConvertToTarget, 2,
/*20473*/           OPC_EmitInteger, MVT::i32, 14, 
/*20476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20493*/         /*Scope*/ 53, /*->20547*/
/*20494*/           OPC_CheckChild0Type, MVT::v4i32,
/*20496*/           OPC_RecordChild1, // #2 = $lane
/*20497*/           OPC_MoveChild, 1,
/*20499*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20502*/           OPC_MoveParent,
/*20503*/           OPC_CheckType, MVT::i32,
/*20505*/           OPC_MoveParent,
/*20506*/           OPC_RecordChild2, // #3 = $addr
/*20507*/           OPC_RecordChild3, // #4 = $offset
/*20508*/           OPC_CheckChild3Type, MVT::i32,
/*20510*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20512*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20514*/           OPC_CheckType, MVT::i32,
/*20516*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20518*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20521*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20524*/           OPC_EmitMergeInputChains1_0,
/*20525*/           OPC_EmitConvertToTarget, 2,
/*20527*/           OPC_EmitInteger, MVT::i32, 14, 
/*20530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20547*/         0, /*End of Scope*/
/*20548*/       0, // EndSwitchOpcode
/*20549*/     /*Scope*/ 5|128,2/*261*/, /*->20812*/
/*20551*/       OPC_RecordChild1, // #1 = $src
/*20552*/       OPC_CheckChild1Type, MVT::i32,
/*20554*/       OPC_RecordChild2, // #2 = $addr
/*20555*/       OPC_Scope, 89, /*->20646*/ // 2 children in Scope
/*20557*/         OPC_CheckChild2Type, MVT::i32,
/*20559*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20561*/         OPC_Scope, 25, /*->20588*/ // 2 children in Scope
/*20563*/           OPC_CheckPredicate, 44, // Predicate_store
/*20565*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20567*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20570*/           OPC_EmitMergeInputChains1_0,
/*20571*/           OPC_EmitInteger, MVT::i32, 14, 
/*20574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20588*/         /*Scope*/ 56, /*->20645*/
/*20589*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20591*/           OPC_Scope, 25, /*->20618*/ // 2 children in Scope
/*20593*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20595*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20597*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20600*/             OPC_EmitMergeInputChains1_0,
/*20601*/             OPC_EmitInteger, MVT::i32, 14, 
/*20604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20618*/           /*Scope*/ 25, /*->20644*/
/*20619*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20621*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20623*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20626*/             OPC_EmitMergeInputChains1_0,
/*20627*/             OPC_EmitInteger, MVT::i32, 14, 
/*20630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20644*/           0, /*End of Scope*/
/*20645*/         0, /*End of Scope*/
/*20646*/       /*Scope*/ 35|128,1/*163*/, /*->20811*/
/*20648*/         OPC_RecordChild3, // #3 = $offset
/*20649*/         OPC_CheckChild3Type, MVT::i32,
/*20651*/         OPC_CheckType, MVT::i32,
/*20653*/         OPC_Scope, 59, /*->20714*/ // 2 children in Scope
/*20655*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20657*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20659*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20661*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20664*/           OPC_Scope, 23, /*->20689*/ // 2 children in Scope
/*20666*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20669*/             OPC_EmitMergeInputChains1_0,
/*20670*/             OPC_EmitInteger, MVT::i32, 14, 
/*20673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20689*/           /*Scope*/ 23, /*->20713*/
/*20690*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20693*/             OPC_EmitMergeInputChains1_0,
/*20694*/             OPC_EmitInteger, MVT::i32, 14, 
/*20697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20713*/           0, /*End of Scope*/
/*20714*/         /*Scope*/ 95, /*->20810*/
/*20715*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20717*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20719*/           OPC_Scope, 57, /*->20778*/ // 2 children in Scope
/*20721*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20723*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20725*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20728*/             OPC_Scope, 23, /*->20753*/ // 2 children in Scope
/*20730*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20733*/               OPC_EmitMergeInputChains1_0,
/*20734*/               OPC_EmitInteger, MVT::i32, 14, 
/*20737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20740*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20753*/             /*Scope*/ 23, /*->20777*/
/*20754*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20757*/               OPC_EmitMergeInputChains1_0,
/*20758*/               OPC_EmitInteger, MVT::i32, 14, 
/*20761*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20764*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20777*/             0, /*End of Scope*/
/*20778*/           /*Scope*/ 30, /*->20809*/
/*20779*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20781*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20783*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20786*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20789*/             OPC_EmitMergeInputChains1_0,
/*20790*/             OPC_EmitInteger, MVT::i32, 14, 
/*20793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20796*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20809*/           0, /*End of Scope*/
/*20810*/         0, /*End of Scope*/
/*20811*/       0, /*End of Scope*/
/*20812*/     /*Scope*/ 126|128,2/*382*/, /*->21196*/
/*20814*/       OPC_MoveChild, 1,
/*20816*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->21008
/*20821*/         OPC_RecordChild0, // #1 = $Vd
/*20822*/         OPC_Scope, 45, /*->20869*/ // 4 children in Scope
/*20824*/           OPC_CheckChild0Type, MVT::v8i8,
/*20826*/           OPC_RecordChild1, // #2 = $lane
/*20827*/           OPC_MoveChild, 1,
/*20829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/           OPC_MoveParent,
/*20833*/           OPC_MoveParent,
/*20834*/           OPC_RecordChild2, // #3 = $Rn
/*20835*/           OPC_CheckChild2Type, MVT::i32,
/*20837*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20839*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20841*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20845*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20848*/           OPC_EmitMergeInputChains1_0,
/*20849*/           OPC_EmitConvertToTarget, 2,
/*20851*/           OPC_EmitInteger, MVT::i32, 14, 
/*20854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20869*/         /*Scope*/ 45, /*->20915*/
/*20870*/           OPC_CheckChild0Type, MVT::v4i16,
/*20872*/           OPC_RecordChild1, // #2 = $lane
/*20873*/           OPC_MoveChild, 1,
/*20875*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20878*/           OPC_MoveParent,
/*20879*/           OPC_MoveParent,
/*20880*/           OPC_RecordChild2, // #3 = $Rn
/*20881*/           OPC_CheckChild2Type, MVT::i32,
/*20883*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20885*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20887*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20889*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20891*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20894*/           OPC_EmitMergeInputChains1_0,
/*20895*/           OPC_EmitConvertToTarget, 2,
/*20897*/           OPC_EmitInteger, MVT::i32, 14, 
/*20900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20915*/         /*Scope*/ 45, /*->20961*/
/*20916*/           OPC_CheckChild0Type, MVT::v16i8,
/*20918*/           OPC_RecordChild1, // #2 = $lane
/*20919*/           OPC_MoveChild, 1,
/*20921*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20924*/           OPC_MoveParent,
/*20925*/           OPC_MoveParent,
/*20926*/           OPC_RecordChild2, // #3 = $addr
/*20927*/           OPC_CheckChild2Type, MVT::i32,
/*20929*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20931*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20933*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20935*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20937*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20940*/           OPC_EmitMergeInputChains1_0,
/*20941*/           OPC_EmitConvertToTarget, 2,
/*20943*/           OPC_EmitInteger, MVT::i32, 14, 
/*20946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20961*/         /*Scope*/ 45, /*->21007*/
/*20962*/           OPC_CheckChild0Type, MVT::v8i16,
/*20964*/           OPC_RecordChild1, // #2 = $lane
/*20965*/           OPC_MoveChild, 1,
/*20967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20970*/           OPC_MoveParent,
/*20971*/           OPC_MoveParent,
/*20972*/           OPC_RecordChild2, // #3 = $addr
/*20973*/           OPC_CheckChild2Type, MVT::i32,
/*20975*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20977*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20979*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20983*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20986*/           OPC_EmitMergeInputChains1_0,
/*20987*/           OPC_EmitConvertToTarget, 2,
/*20989*/           OPC_EmitInteger, MVT::i32, 14, 
/*20992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21007*/         0, /*End of Scope*/
/*21008*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21195
/*21012*/         OPC_RecordChild0, // #1 = $Vd
/*21013*/         OPC_Scope, 45, /*->21060*/ // 4 children in Scope
/*21015*/           OPC_CheckChild0Type, MVT::v2i32,
/*21017*/           OPC_RecordChild1, // #2 = $lane
/*21018*/           OPC_MoveChild, 1,
/*21020*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21023*/           OPC_MoveParent,
/*21024*/           OPC_CheckType, MVT::i32,
/*21026*/           OPC_MoveParent,
/*21027*/           OPC_RecordChild2, // #3 = $Rn
/*21028*/           OPC_CheckChild2Type, MVT::i32,
/*21030*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21032*/           OPC_CheckPredicate, 44, // Predicate_store
/*21034*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21036*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21039*/           OPC_EmitMergeInputChains1_0,
/*21040*/           OPC_EmitConvertToTarget, 2,
/*21042*/           OPC_EmitInteger, MVT::i32, 14, 
/*21045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21060*/         /*Scope*/ 45, /*->21106*/
/*21061*/           OPC_CheckChild0Type, MVT::v4i32,
/*21063*/           OPC_RecordChild1, // #2 = $lane
/*21064*/           OPC_MoveChild, 1,
/*21066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21069*/           OPC_MoveParent,
/*21070*/           OPC_CheckType, MVT::i32,
/*21072*/           OPC_MoveParent,
/*21073*/           OPC_RecordChild2, // #3 = $addr
/*21074*/           OPC_CheckChild2Type, MVT::i32,
/*21076*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21078*/           OPC_CheckPredicate, 44, // Predicate_store
/*21080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21082*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21085*/           OPC_EmitMergeInputChains1_0,
/*21086*/           OPC_EmitConvertToTarget, 2,
/*21088*/           OPC_EmitInteger, MVT::i32, 14, 
/*21091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21106*/         /*Scope*/ 43, /*->21150*/
/*21107*/           OPC_CheckChild0Type, MVT::v2f32,
/*21109*/           OPC_RecordChild1, // #2 = $lane
/*21110*/           OPC_MoveChild, 1,
/*21112*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21115*/           OPC_MoveParent,
/*21116*/           OPC_CheckType, MVT::f32,
/*21118*/           OPC_MoveParent,
/*21119*/           OPC_RecordChild2, // #3 = $addr
/*21120*/           OPC_CheckChild2Type, MVT::i32,
/*21122*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21124*/           OPC_CheckPredicate, 44, // Predicate_store
/*21126*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21129*/           OPC_EmitMergeInputChains1_0,
/*21130*/           OPC_EmitConvertToTarget, 2,
/*21132*/           OPC_EmitInteger, MVT::i32, 14, 
/*21135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21150*/         /*Scope*/ 43, /*->21194*/
/*21151*/           OPC_CheckChild0Type, MVT::v4f32,
/*21153*/           OPC_RecordChild1, // #2 = $lane
/*21154*/           OPC_MoveChild, 1,
/*21156*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21159*/           OPC_MoveParent,
/*21160*/           OPC_CheckType, MVT::f32,
/*21162*/           OPC_MoveParent,
/*21163*/           OPC_RecordChild2, // #3 = $addr
/*21164*/           OPC_CheckChild2Type, MVT::i32,
/*21166*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21168*/           OPC_CheckPredicate, 44, // Predicate_store
/*21170*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21173*/           OPC_EmitMergeInputChains1_0,
/*21174*/           OPC_EmitConvertToTarget, 2,
/*21176*/           OPC_EmitInteger, MVT::i32, 14, 
/*21179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21194*/         0, /*End of Scope*/
/*21195*/       0, // EndSwitchOpcode
/*21196*/     /*Scope*/ 37|128,2/*293*/, /*->21491*/
/*21198*/       OPC_RecordChild1, // #1 = $Rt
/*21199*/       OPC_CheckChild1Type, MVT::i32,
/*21201*/       OPC_RecordChild2, // #2 = $shift
/*21202*/       OPC_Scope, 50|128,1/*178*/, /*->21383*/ // 2 children in Scope
/*21205*/         OPC_CheckChild2Type, MVT::i32,
/*21207*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21209*/         OPC_Scope, 26, /*->21237*/ // 4 children in Scope
/*21211*/           OPC_CheckPredicate, 44, // Predicate_store
/*21213*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21215*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21218*/           OPC_EmitMergeInputChains1_0,
/*21219*/           OPC_EmitInteger, MVT::i32, 14, 
/*21222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21237*/         /*Scope*/ 58, /*->21296*/
/*21238*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*21240*/           OPC_Scope, 26, /*->21268*/ // 2 children in Scope
/*21242*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21244*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21246*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21249*/             OPC_EmitMergeInputChains1_0,
/*21250*/             OPC_EmitInteger, MVT::i32, 14, 
/*21253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21256*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21268*/           /*Scope*/ 26, /*->21295*/
/*21269*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21271*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21273*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21276*/             OPC_EmitMergeInputChains1_0,
/*21277*/             OPC_EmitInteger, MVT::i32, 14, 
/*21280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21283*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21295*/           0, /*End of Scope*/
/*21296*/         /*Scope*/ 26, /*->21323*/
/*21297*/           OPC_CheckPredicate, 44, // Predicate_store
/*21299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21301*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21304*/           OPC_EmitMergeInputChains1_0,
/*21305*/           OPC_EmitInteger, MVT::i32, 14, 
/*21308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21323*/         /*Scope*/ 58, /*->21382*/
/*21324*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*21326*/           OPC_Scope, 26, /*->21354*/ // 2 children in Scope
/*21328*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21330*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21332*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21335*/             OPC_EmitMergeInputChains1_0,
/*21336*/             OPC_EmitInteger, MVT::i32, 14, 
/*21339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21354*/           /*Scope*/ 26, /*->21381*/
/*21355*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21357*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21359*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21362*/             OPC_EmitMergeInputChains1_0,
/*21363*/             OPC_EmitInteger, MVT::i32, 14, 
/*21366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21369*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21381*/           0, /*End of Scope*/
/*21382*/         0, /*End of Scope*/
/*21383*/       /*Scope*/ 106, /*->21490*/
/*21384*/         OPC_RecordChild3, // #3 = $offset
/*21385*/         OPC_CheckChild3Type, MVT::i32,
/*21387*/         OPC_CheckType, MVT::i32,
/*21389*/         OPC_Scope, 31, /*->21422*/ // 2 children in Scope
/*21391*/           OPC_CheckPredicate, 42, // Predicate_istore
/*21393*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*21395*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21397*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21400*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21403*/           OPC_EmitMergeInputChains1_0,
/*21404*/           OPC_EmitInteger, MVT::i32, 14, 
/*21407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21422*/         /*Scope*/ 66, /*->21489*/
/*21423*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21425*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*21427*/           OPC_Scope, 29, /*->21458*/ // 2 children in Scope
/*21429*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*21431*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21433*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21436*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21439*/             OPC_EmitMergeInputChains1_0,
/*21440*/             OPC_EmitInteger, MVT::i32, 14, 
/*21443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21446*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21458*/           /*Scope*/ 29, /*->21488*/
/*21459*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*21461*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21466*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21469*/             OPC_EmitMergeInputChains1_0,
/*21470*/             OPC_EmitInteger, MVT::i32, 14, 
/*21473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21488*/           0, /*End of Scope*/
/*21489*/         0, /*End of Scope*/
/*21490*/       0, /*End of Scope*/
/*21491*/     /*Scope*/ 92|128,1/*220*/, /*->21713*/
/*21493*/       OPC_MoveChild, 1,
/*21495*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->21604
/*21499*/         OPC_RecordChild0, // #1 = $a
/*21500*/         OPC_CheckType, MVT::i32,
/*21502*/         OPC_Scope, 49, /*->21553*/ // 2 children in Scope
/*21504*/           OPC_CheckChild0Type, MVT::f64,
/*21506*/           OPC_MoveParent,
/*21507*/           OPC_RecordChild2, // #2 = $ptr
/*21508*/           OPC_CheckChild2Type, MVT::i32,
/*21510*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21512*/           OPC_CheckPredicate, 44, // Predicate_store
/*21514*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*21516*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21519*/           OPC_EmitMergeInputChains1_0,
/*21520*/           OPC_EmitInteger, MVT::i32, 14, 
/*21523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21526*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21536*/           OPC_EmitInteger, MVT::i32, 14, 
/*21539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21553*/         /*Scope*/ 49, /*->21603*/
/*21554*/           OPC_CheckChild0Type, MVT::f32,
/*21556*/           OPC_MoveParent,
/*21557*/           OPC_RecordChild2, // #2 = $ptr
/*21558*/           OPC_CheckChild2Type, MVT::i32,
/*21560*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21562*/           OPC_CheckPredicate, 44, // Predicate_store
/*21564*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*21566*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21569*/           OPC_EmitMergeInputChains1_0,
/*21570*/           OPC_EmitInteger, MVT::i32, 14, 
/*21573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21576*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21586*/           OPC_EmitInteger, MVT::i32, 14, 
/*21589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21603*/         0, /*End of Scope*/
/*21604*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->21712
/*21607*/         OPC_RecordChild0, // #1 = $a
/*21608*/         OPC_CheckType, MVT::i32,
/*21610*/         OPC_Scope, 49, /*->21661*/ // 2 children in Scope
/*21612*/           OPC_CheckChild0Type, MVT::f64,
/*21614*/           OPC_MoveParent,
/*21615*/           OPC_RecordChild2, // #2 = $ptr
/*21616*/           OPC_CheckChild2Type, MVT::i32,
/*21618*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21620*/           OPC_CheckPredicate, 44, // Predicate_store
/*21622*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*21624*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21627*/           OPC_EmitMergeInputChains1_0,
/*21628*/           OPC_EmitInteger, MVT::i32, 14, 
/*21631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21634*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21644*/           OPC_EmitInteger, MVT::i32, 14, 
/*21647*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21650*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21661*/         /*Scope*/ 49, /*->21711*/
/*21662*/           OPC_CheckChild0Type, MVT::f32,
/*21664*/           OPC_MoveParent,
/*21665*/           OPC_RecordChild2, // #2 = $ptr
/*21666*/           OPC_CheckChild2Type, MVT::i32,
/*21668*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21670*/           OPC_CheckPredicate, 44, // Predicate_store
/*21672*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*21674*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21677*/           OPC_EmitMergeInputChains1_0,
/*21678*/           OPC_EmitInteger, MVT::i32, 14, 
/*21681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21684*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21694*/           OPC_EmitInteger, MVT::i32, 14, 
/*21697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21711*/         0, /*End of Scope*/
/*21712*/       0, // EndSwitchOpcode
/*21713*/     /*Scope*/ 49|128,7/*945*/, /*->22660*/
/*21715*/       OPC_RecordChild1, // #1 = $Rt
/*21716*/       OPC_Scope, 16|128,5/*656*/, /*->22375*/ // 4 children in Scope
/*21719*/         OPC_CheckChild1Type, MVT::i32,
/*21721*/         OPC_RecordChild2, // #2 = $addr
/*21722*/         OPC_Scope, 19|128,3/*403*/, /*->22128*/ // 2 children in Scope
/*21725*/           OPC_CheckChild2Type, MVT::i32,
/*21727*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21729*/           OPC_Scope, 25, /*->21756*/ // 6 children in Scope
/*21731*/             OPC_CheckPredicate, 44, // Predicate_store
/*21733*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21735*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21738*/             OPC_EmitMergeInputChains1_0,
/*21739*/             OPC_EmitInteger, MVT::i32, 14, 
/*21742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21756*/           /*Scope*/ 27, /*->21784*/
/*21757*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21759*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21761*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21763*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21766*/             OPC_EmitMergeInputChains1_0,
/*21767*/             OPC_EmitInteger, MVT::i32, 14, 
/*21770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21773*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21784*/           /*Scope*/ 50, /*->21835*/
/*21785*/             OPC_CheckPredicate, 44, // Predicate_store
/*21787*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21789*/             OPC_Scope, 21, /*->21812*/ // 2 children in Scope
/*21791*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*21794*/               OPC_EmitMergeInputChains1_0,
/*21795*/               OPC_EmitInteger, MVT::i32, 14, 
/*21798*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21801*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*21812*/             /*Scope*/ 21, /*->21834*/
/*21813*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21816*/               OPC_EmitMergeInputChains1_0,
/*21817*/               OPC_EmitInteger, MVT::i32, 14, 
/*21820*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21823*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21834*/             0, /*End of Scope*/
/*21835*/           /*Scope*/ 106, /*->21942*/
/*21836*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21838*/             OPC_Scope, 50, /*->21890*/ // 2 children in Scope
/*21840*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21842*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21844*/               OPC_Scope, 21, /*->21867*/ // 2 children in Scope
/*21846*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*21849*/                 OPC_EmitMergeInputChains1_0,
/*21850*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21853*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21856*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*21867*/               /*Scope*/ 21, /*->21889*/
/*21868*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21871*/                 OPC_EmitMergeInputChains1_0,
/*21872*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21875*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21878*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21889*/               0, /*End of Scope*/
/*21890*/             /*Scope*/ 50, /*->21941*/
/*21891*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21893*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21895*/               OPC_Scope, 21, /*->21918*/ // 2 children in Scope
/*21897*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*21900*/                 OPC_EmitMergeInputChains1_0,
/*21901*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21904*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21907*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*21918*/               /*Scope*/ 21, /*->21940*/
/*21919*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21922*/                 OPC_EmitMergeInputChains1_0,
/*21923*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21926*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21929*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21940*/               0, /*End of Scope*/
/*21941*/             0, /*End of Scope*/
/*21942*/           /*Scope*/ 77, /*->22020*/
/*21943*/             OPC_CheckPredicate, 44, // Predicate_store
/*21945*/             OPC_Scope, 23, /*->21970*/ // 2 children in Scope
/*21947*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21949*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21952*/               OPC_EmitMergeInputChains1_0,
/*21953*/               OPC_EmitInteger, MVT::i32, 14, 
/*21956*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21959*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21970*/             /*Scope*/ 48, /*->22019*/
/*21971*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21973*/               OPC_Scope, 21, /*->21996*/ // 2 children in Scope
/*21975*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21978*/                 OPC_EmitMergeInputChains1_0,
/*21979*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21982*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21985*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21996*/               /*Scope*/ 21, /*->22018*/
/*21997*/                 OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22000*/                 OPC_EmitMergeInputChains1_0,
/*22001*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22004*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22007*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22018*/               0, /*End of Scope*/
/*22019*/             0, /*End of Scope*/
/*22020*/           /*Scope*/ 106, /*->22127*/
/*22021*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*22023*/             OPC_Scope, 50, /*->22075*/ // 2 children in Scope
/*22025*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*22027*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22029*/               OPC_Scope, 21, /*->22052*/ // 2 children in Scope
/*22031*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22034*/                 OPC_EmitMergeInputChains1_0,
/*22035*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22038*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22041*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22052*/               /*Scope*/ 21, /*->22074*/
/*22053*/                 OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22056*/                 OPC_EmitMergeInputChains1_0,
/*22057*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22060*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22063*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22074*/               0, /*End of Scope*/
/*22075*/             /*Scope*/ 50, /*->22126*/
/*22076*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22078*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22080*/               OPC_Scope, 21, /*->22103*/ // 2 children in Scope
/*22082*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22085*/                 OPC_EmitMergeInputChains1_0,
/*22086*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22089*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22092*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22103*/               /*Scope*/ 21, /*->22125*/
/*22104*/                 OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22107*/                 OPC_EmitMergeInputChains1_0,
/*22108*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22111*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22114*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22125*/               0, /*End of Scope*/
/*22126*/             0, /*End of Scope*/
/*22127*/           0, /*End of Scope*/
/*22128*/         /*Scope*/ 116|128,1/*244*/, /*->22374*/
/*22130*/           OPC_RecordChild3, // #3 = $offset
/*22131*/           OPC_CheckChild3Type, MVT::i32,
/*22133*/           OPC_CheckType, MVT::i32,
/*22135*/           OPC_Scope, 56, /*->22193*/ // 4 children in Scope
/*22137*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22139*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22141*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22143*/             OPC_Scope, 23, /*->22168*/ // 2 children in Scope
/*22145*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22148*/               OPC_EmitMergeInputChains1_0,
/*22149*/               OPC_EmitInteger, MVT::i32, 14, 
/*22152*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22155*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22168*/             /*Scope*/ 23, /*->22192*/
/*22169*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22172*/               OPC_EmitMergeInputChains1_0,
/*22173*/               OPC_EmitInteger, MVT::i32, 14, 
/*22176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22192*/             0, /*End of Scope*/
/*22193*/           /*Scope*/ 89, /*->22283*/
/*22194*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22196*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22198*/             OPC_Scope, 54, /*->22254*/ // 2 children in Scope
/*22200*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22202*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22204*/               OPC_Scope, 23, /*->22229*/ // 2 children in Scope
/*22206*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22209*/                 OPC_EmitMergeInputChains1_0,
/*22210*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22213*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22216*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22229*/               /*Scope*/ 23, /*->22253*/
/*22230*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22233*/                 OPC_EmitMergeInputChains1_0,
/*22234*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22237*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22240*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22253*/               0, /*End of Scope*/
/*22254*/             /*Scope*/ 27, /*->22282*/
/*22255*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22257*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22259*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22262*/               OPC_EmitMergeInputChains1_0,
/*22263*/               OPC_EmitInteger, MVT::i32, 14, 
/*22266*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22269*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22282*/             0, /*End of Scope*/
/*22283*/           /*Scope*/ 28, /*->22312*/
/*22284*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22286*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22288*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22290*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22293*/             OPC_EmitMergeInputChains1_0,
/*22294*/             OPC_EmitInteger, MVT::i32, 14, 
/*22297*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22300*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22312*/           /*Scope*/ 60, /*->22373*/
/*22313*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22315*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22317*/             OPC_Scope, 26, /*->22345*/ // 2 children in Scope
/*22319*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22321*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22323*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22326*/               OPC_EmitMergeInputChains1_0,
/*22327*/               OPC_EmitInteger, MVT::i32, 14, 
/*22330*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22333*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22345*/             /*Scope*/ 26, /*->22372*/
/*22346*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22348*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22350*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22353*/               OPC_EmitMergeInputChains1_0,
/*22354*/               OPC_EmitInteger, MVT::i32, 14, 
/*22357*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22360*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22372*/             0, /*End of Scope*/
/*22373*/           0, /*End of Scope*/
/*22374*/         0, /*End of Scope*/
/*22375*/       /*Scope*/ 115, /*->22491*/
/*22376*/         OPC_CheckChild1Type, MVT::f64,
/*22378*/         OPC_RecordChild2, // #2 = $addr
/*22379*/         OPC_CheckChild2Type, MVT::i32,
/*22381*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22383*/         OPC_CheckPredicate, 44, // Predicate_store
/*22385*/         OPC_Scope, 25, /*->22412*/ // 4 children in Scope
/*22387*/           OPC_CheckPredicate, 50, // Predicate_alignedstore32
/*22389*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22391*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22394*/           OPC_EmitMergeInputChains1_0,
/*22395*/           OPC_EmitInteger, MVT::i32, 14, 
/*22398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22412*/         /*Scope*/ 25, /*->22438*/
/*22413*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22415*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*22417*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22420*/           OPC_EmitMergeInputChains1_0,
/*22421*/           OPC_EmitInteger, MVT::i32, 14, 
/*22424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22438*/         /*Scope*/ 25, /*->22464*/
/*22439*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22441*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*22443*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22446*/           OPC_EmitMergeInputChains1_0,
/*22447*/           OPC_EmitInteger, MVT::i32, 14, 
/*22450*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22453*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22464*/         /*Scope*/ 25, /*->22490*/
/*22465*/           OPC_CheckPredicate, 53, // Predicate_non_word_alignedstore
/*22467*/           OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*22469*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22472*/           OPC_EmitMergeInputChains1_0,
/*22473*/           OPC_EmitInteger, MVT::i32, 14, 
/*22476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22490*/         0, /*End of Scope*/
/*22491*/       /*Scope*/ 32, /*->22524*/
/*22492*/         OPC_CheckChild1Type, MVT::f32,
/*22494*/         OPC_RecordChild2, // #2 = $addr
/*22495*/         OPC_CheckChild2Type, MVT::i32,
/*22497*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22499*/         OPC_CheckPredicate, 44, // Predicate_store
/*22501*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22503*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22506*/         OPC_EmitMergeInputChains1_0,
/*22507*/         OPC_EmitInteger, MVT::i32, 14, 
/*22510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22524*/       /*Scope*/ 5|128,1/*133*/, /*->22659*/
/*22526*/         OPC_CheckChild1Type, MVT::v2f64,
/*22528*/         OPC_RecordChild2, // #2 = $addr
/*22529*/         OPC_CheckChild2Type, MVT::i32,
/*22531*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22533*/         OPC_CheckPredicate, 44, // Predicate_store
/*22535*/         OPC_Scope, 23, /*->22560*/ // 5 children in Scope
/*22537*/           OPC_CheckPredicate, 54, // Predicate_dword_alignedstore
/*22539*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22542*/           OPC_EmitMergeInputChains1_0,
/*22543*/           OPC_EmitInteger, MVT::i32, 14, 
/*22546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22549*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22560*/         /*Scope*/ 25, /*->22586*/
/*22561*/           OPC_CheckPredicate, 55, // Predicate_word_alignedstore
/*22563*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*22565*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22568*/           OPC_EmitMergeInputChains1_0,
/*22569*/           OPC_EmitInteger, MVT::i32, 14, 
/*22572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22586*/         /*Scope*/ 25, /*->22612*/
/*22587*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22589*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*22591*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22594*/           OPC_EmitMergeInputChains1_0,
/*22595*/           OPC_EmitInteger, MVT::i32, 14, 
/*22598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22612*/         /*Scope*/ 25, /*->22638*/
/*22613*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22615*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*22617*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22620*/           OPC_EmitMergeInputChains1_0,
/*22621*/           OPC_EmitInteger, MVT::i32, 14, 
/*22624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22627*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22638*/         /*Scope*/ 19, /*->22658*/
/*22639*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22641*/           OPC_EmitMergeInputChains1_0,
/*22642*/           OPC_EmitInteger, MVT::i32, 14, 
/*22645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22648*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22658*/         0, /*End of Scope*/
/*22659*/       0, /*End of Scope*/
/*22660*/     0, /*End of Scope*/
/*22661*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23683
/*22665*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22666*/     OPC_Scope, 119, /*->22787*/ // 14 children in Scope
/*22668*/       OPC_CheckChild1Integer, 75|128,1/*203*/, 
/*22671*/       OPC_RecordChild2, // #1 = $cop
/*22672*/       OPC_MoveChild, 2,
/*22674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22677*/       OPC_MoveParent,
/*22678*/       OPC_RecordChild3, // #2 = $opc1
/*22679*/       OPC_MoveChild, 3,
/*22681*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22684*/       OPC_MoveParent,
/*22685*/       OPC_RecordChild4, // #3 = $CRd
/*22686*/       OPC_MoveChild, 4,
/*22688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22691*/       OPC_MoveParent,
/*22692*/       OPC_RecordChild5, // #4 = $CRn
/*22693*/       OPC_MoveChild, 5,
/*22695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22698*/       OPC_MoveParent,
/*22699*/       OPC_RecordChild6, // #5 = $CRm
/*22700*/       OPC_MoveChild, 6,
/*22702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22705*/       OPC_MoveParent,
/*22706*/       OPC_RecordChild7, // #6 = $opc2
/*22707*/       OPC_MoveChild, 7,
/*22709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22712*/       OPC_MoveParent,
/*22713*/       OPC_Scope, 35, /*->22750*/ // 2 children in Scope
/*22715*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22717*/         OPC_EmitMergeInputChains1_0,
/*22718*/         OPC_EmitConvertToTarget, 1,
/*22720*/         OPC_EmitConvertToTarget, 2,
/*22722*/         OPC_EmitConvertToTarget, 3,
/*22724*/         OPC_EmitConvertToTarget, 4,
/*22726*/         OPC_EmitConvertToTarget, 5,
/*22728*/         OPC_EmitConvertToTarget, 6,
/*22730*/         OPC_EmitInteger, MVT::i32, 14, 
/*22733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22750*/       /*Scope*/ 35, /*->22786*/
/*22751*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22753*/         OPC_EmitMergeInputChains1_0,
/*22754*/         OPC_EmitConvertToTarget, 1,
/*22756*/         OPC_EmitConvertToTarget, 2,
/*22758*/         OPC_EmitConvertToTarget, 3,
/*22760*/         OPC_EmitConvertToTarget, 4,
/*22762*/         OPC_EmitConvertToTarget, 5,
/*22764*/         OPC_EmitConvertToTarget, 6,
/*22766*/         OPC_EmitInteger, MVT::i32, 14, 
/*22769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 203:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22786*/       0, /*End of Scope*/
/*22787*/     /*Scope*/ 111, /*->22899*/
/*22788*/       OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*22791*/       OPC_RecordChild2, // #1 = $cop
/*22792*/       OPC_MoveChild, 2,
/*22794*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22797*/       OPC_MoveParent,
/*22798*/       OPC_RecordChild3, // #2 = $opc1
/*22799*/       OPC_MoveChild, 3,
/*22801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22804*/       OPC_MoveParent,
/*22805*/       OPC_RecordChild4, // #3 = $CRd
/*22806*/       OPC_MoveChild, 4,
/*22808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22811*/       OPC_MoveParent,
/*22812*/       OPC_RecordChild5, // #4 = $CRn
/*22813*/       OPC_MoveChild, 5,
/*22815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22818*/       OPC_MoveParent,
/*22819*/       OPC_RecordChild6, // #5 = $CRm
/*22820*/       OPC_MoveChild, 6,
/*22822*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22825*/       OPC_MoveParent,
/*22826*/       OPC_RecordChild7, // #6 = $opc2
/*22827*/       OPC_MoveChild, 7,
/*22829*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22832*/       OPC_MoveParent,
/*22833*/       OPC_Scope, 27, /*->22862*/ // 2 children in Scope
/*22835*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22837*/         OPC_EmitMergeInputChains1_0,
/*22838*/         OPC_EmitConvertToTarget, 1,
/*22840*/         OPC_EmitConvertToTarget, 2,
/*22842*/         OPC_EmitConvertToTarget, 3,
/*22844*/         OPC_EmitConvertToTarget, 4,
/*22846*/         OPC_EmitConvertToTarget, 5,
/*22848*/         OPC_EmitConvertToTarget, 6,
/*22850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22862*/       /*Scope*/ 35, /*->22898*/
/*22863*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22865*/         OPC_EmitMergeInputChains1_0,
/*22866*/         OPC_EmitConvertToTarget, 1,
/*22868*/         OPC_EmitConvertToTarget, 2,
/*22870*/         OPC_EmitConvertToTarget, 3,
/*22872*/         OPC_EmitConvertToTarget, 4,
/*22874*/         OPC_EmitConvertToTarget, 5,
/*22876*/         OPC_EmitConvertToTarget, 6,
/*22878*/         OPC_EmitInteger, MVT::i32, 14, 
/*22881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22898*/       0, /*End of Scope*/
/*22899*/     /*Scope*/ 109, /*->23009*/
/*22900*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*22903*/       OPC_RecordChild2, // #1 = $cop
/*22904*/       OPC_MoveChild, 2,
/*22906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22909*/       OPC_MoveParent,
/*22910*/       OPC_RecordChild3, // #2 = $opc1
/*22911*/       OPC_MoveChild, 3,
/*22913*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22916*/       OPC_MoveParent,
/*22917*/       OPC_RecordChild4, // #3 = $Rt
/*22918*/       OPC_RecordChild5, // #4 = $CRn
/*22919*/       OPC_MoveChild, 5,
/*22921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22924*/       OPC_MoveParent,
/*22925*/       OPC_RecordChild6, // #5 = $CRm
/*22926*/       OPC_MoveChild, 6,
/*22928*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22931*/       OPC_MoveParent,
/*22932*/       OPC_RecordChild7, // #6 = $opc2
/*22933*/       OPC_MoveChild, 7,
/*22935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22938*/       OPC_MoveParent,
/*22939*/       OPC_Scope, 33, /*->22974*/ // 2 children in Scope
/*22941*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22943*/         OPC_EmitMergeInputChains1_0,
/*22944*/         OPC_EmitConvertToTarget, 1,
/*22946*/         OPC_EmitConvertToTarget, 2,
/*22948*/         OPC_EmitConvertToTarget, 4,
/*22950*/         OPC_EmitConvertToTarget, 5,
/*22952*/         OPC_EmitConvertToTarget, 6,
/*22954*/         OPC_EmitInteger, MVT::i32, 14, 
/*22957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22974*/       /*Scope*/ 33, /*->23008*/
/*22975*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22977*/         OPC_EmitMergeInputChains1_0,
/*22978*/         OPC_EmitConvertToTarget, 1,
/*22980*/         OPC_EmitConvertToTarget, 2,
/*22982*/         OPC_EmitConvertToTarget, 4,
/*22984*/         OPC_EmitConvertToTarget, 5,
/*22986*/         OPC_EmitConvertToTarget, 6,
/*22988*/         OPC_EmitInteger, MVT::i32, 14, 
/*22991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23008*/       0, /*End of Scope*/
/*23009*/     /*Scope*/ 101, /*->23111*/
/*23010*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*23013*/       OPC_RecordChild2, // #1 = $cop
/*23014*/       OPC_MoveChild, 2,
/*23016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23019*/       OPC_MoveParent,
/*23020*/       OPC_RecordChild3, // #2 = $opc1
/*23021*/       OPC_MoveChild, 3,
/*23023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23026*/       OPC_MoveParent,
/*23027*/       OPC_RecordChild4, // #3 = $Rt
/*23028*/       OPC_RecordChild5, // #4 = $CRn
/*23029*/       OPC_MoveChild, 5,
/*23031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23034*/       OPC_MoveParent,
/*23035*/       OPC_RecordChild6, // #5 = $CRm
/*23036*/       OPC_MoveChild, 6,
/*23038*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23041*/       OPC_MoveParent,
/*23042*/       OPC_RecordChild7, // #6 = $opc2
/*23043*/       OPC_MoveChild, 7,
/*23045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23048*/       OPC_MoveParent,
/*23049*/       OPC_Scope, 25, /*->23076*/ // 2 children in Scope
/*23051*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*23053*/         OPC_EmitMergeInputChains1_0,
/*23054*/         OPC_EmitConvertToTarget, 1,
/*23056*/         OPC_EmitConvertToTarget, 2,
/*23058*/         OPC_EmitConvertToTarget, 4,
/*23060*/         OPC_EmitConvertToTarget, 5,
/*23062*/         OPC_EmitConvertToTarget, 6,
/*23064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23076*/       /*Scope*/ 33, /*->23110*/
/*23077*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23079*/         OPC_EmitMergeInputChains1_0,
/*23080*/         OPC_EmitConvertToTarget, 1,
/*23082*/         OPC_EmitConvertToTarget, 2,
/*23084*/         OPC_EmitConvertToTarget, 4,
/*23086*/         OPC_EmitConvertToTarget, 5,
/*23088*/         OPC_EmitConvertToTarget, 6,
/*23090*/         OPC_EmitInteger, MVT::i32, 14, 
/*23093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23110*/       0, /*End of Scope*/
/*23111*/     /*Scope*/ 86, /*->23198*/
/*23112*/       OPC_CheckChild1Integer, 96|128,1/*224*/, 
/*23115*/       OPC_RecordChild2, // #1 = $cop
/*23116*/       OPC_MoveChild, 2,
/*23118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23121*/       OPC_MoveParent,
/*23122*/       OPC_RecordChild3, // #2 = $opc1
/*23123*/       OPC_MoveChild, 3,
/*23125*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23128*/       OPC_MoveParent,
/*23129*/       OPC_RecordChild4, // #3 = $Rt
/*23130*/       OPC_RecordChild5, // #4 = $Rt2
/*23131*/       OPC_RecordChild6, // #5 = $CRm
/*23132*/       OPC_MoveChild, 6,
/*23134*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23137*/       OPC_MoveParent,
/*23138*/       OPC_Scope, 28, /*->23168*/ // 2 children in Scope
/*23140*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23142*/         OPC_EmitMergeInputChains1_0,
/*23143*/         OPC_EmitConvertToTarget, 1,
/*23145*/         OPC_EmitConvertToTarget, 2,
/*23147*/         OPC_EmitConvertToTarget, 5,
/*23149*/         OPC_EmitInteger, MVT::i32, 14, 
/*23152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23168*/       /*Scope*/ 28, /*->23197*/
/*23169*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23171*/         OPC_EmitMergeInputChains1_0,
/*23172*/         OPC_EmitConvertToTarget, 1,
/*23174*/         OPC_EmitConvertToTarget, 2,
/*23176*/         OPC_EmitConvertToTarget, 5,
/*23178*/         OPC_EmitInteger, MVT::i32, 14, 
/*23181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23197*/       0, /*End of Scope*/
/*23198*/     /*Scope*/ 78, /*->23277*/
/*23199*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*23202*/       OPC_RecordChild2, // #1 = $cop
/*23203*/       OPC_MoveChild, 2,
/*23205*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23208*/       OPC_MoveParent,
/*23209*/       OPC_RecordChild3, // #2 = $opc1
/*23210*/       OPC_MoveChild, 3,
/*23212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23215*/       OPC_MoveParent,
/*23216*/       OPC_RecordChild4, // #3 = $Rt
/*23217*/       OPC_RecordChild5, // #4 = $Rt2
/*23218*/       OPC_RecordChild6, // #5 = $CRm
/*23219*/       OPC_MoveChild, 6,
/*23221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23224*/       OPC_MoveParent,
/*23225*/       OPC_Scope, 20, /*->23247*/ // 2 children in Scope
/*23227*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*23229*/         OPC_EmitMergeInputChains1_0,
/*23230*/         OPC_EmitConvertToTarget, 1,
/*23232*/         OPC_EmitConvertToTarget, 2,
/*23234*/         OPC_EmitConvertToTarget, 5,
/*23236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23247*/       /*Scope*/ 28, /*->23276*/
/*23248*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23250*/         OPC_EmitMergeInputChains1_0,
/*23251*/         OPC_EmitConvertToTarget, 1,
/*23253*/         OPC_EmitConvertToTarget, 2,
/*23255*/         OPC_EmitConvertToTarget, 5,
/*23257*/         OPC_EmitInteger, MVT::i32, 14, 
/*23260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23276*/       0, /*End of Scope*/
/*23277*/     /*Scope*/ 83, /*->23361*/
/*23278*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*23281*/       OPC_RecordChild2, // #1 = $imm
/*23282*/       OPC_MoveChild, 2,
/*23284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23287*/       OPC_Scope, 23, /*->23312*/ // 3 children in Scope
/*23289*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23291*/         OPC_MoveParent,
/*23292*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*23294*/         OPC_EmitMergeInputChains1_0,
/*23295*/         OPC_EmitConvertToTarget, 1,
/*23297*/         OPC_EmitInteger, MVT::i32, 14, 
/*23300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23312*/       /*Scope*/ 23, /*->23336*/
/*23313*/         OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23315*/         OPC_MoveParent,
/*23316*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*23318*/         OPC_EmitMergeInputChains1_0,
/*23319*/         OPC_EmitConvertToTarget, 1,
/*23321*/         OPC_EmitInteger, MVT::i32, 14, 
/*23324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23336*/       /*Scope*/ 23, /*->23360*/
/*23337*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23339*/         OPC_MoveParent,
/*23340*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23342*/         OPC_EmitMergeInputChains1_0,
/*23343*/         OPC_EmitConvertToTarget, 1,
/*23345*/         OPC_EmitInteger, MVT::i32, 14, 
/*23348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23360*/       0, /*End of Scope*/
/*23361*/     /*Scope*/ 56, /*->23418*/
/*23362*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*23365*/       OPC_RecordChild2, // #1 = $opt
/*23366*/       OPC_MoveChild, 2,
/*23368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23371*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23373*/       OPC_MoveParent,
/*23374*/       OPC_Scope, 20, /*->23396*/ // 2 children in Scope
/*23376*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23378*/         OPC_EmitMergeInputChains1_0,
/*23379*/         OPC_EmitConvertToTarget, 1,
/*23381*/         OPC_EmitInteger, MVT::i32, 14, 
/*23384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23396*/       /*Scope*/ 20, /*->23417*/
/*23397*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23399*/         OPC_EmitMergeInputChains1_0,
/*23400*/         OPC_EmitConvertToTarget, 1,
/*23402*/         OPC_EmitInteger, MVT::i32, 14, 
/*23405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23417*/       0, /*End of Scope*/
/*23418*/     /*Scope*/ 59, /*->23478*/
/*23419*/       OPC_CheckChild1Integer, 106|128,2/*362*/, 
/*23422*/       OPC_RecordChild2, // #1 = $imm16
/*23423*/       OPC_MoveChild, 2,
/*23425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23428*/       OPC_Scope, 15, /*->23445*/ // 3 children in Scope
/*23430*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23432*/         OPC_MoveParent,
/*23433*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23435*/         OPC_EmitMergeInputChains1_0,
/*23436*/         OPC_EmitConvertToTarget, 1,
/*23438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23445*/       /*Scope*/ 15, /*->23461*/
/*23446*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*23448*/         OPC_MoveParent,
/*23449*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*23451*/         OPC_EmitMergeInputChains1_0,
/*23452*/         OPC_EmitConvertToTarget, 1,
/*23454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23461*/       /*Scope*/ 15, /*->23477*/
/*23462*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23464*/         OPC_MoveParent,
/*23465*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23467*/         OPC_EmitMergeInputChains1_0,
/*23468*/         OPC_EmitConvertToTarget, 1,
/*23470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 362:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23477*/       0, /*End of Scope*/
/*23478*/     /*Scope*/ 48, /*->23527*/
/*23479*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*23482*/       OPC_RecordChild2, // #1 = $opt
/*23483*/       OPC_MoveChild, 2,
/*23485*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23488*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23490*/       OPC_MoveParent,
/*23491*/       OPC_Scope, 12, /*->23505*/ // 2 children in Scope
/*23493*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23495*/         OPC_EmitMergeInputChains1_0,
/*23496*/         OPC_EmitConvertToTarget, 1,
/*23498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23505*/       /*Scope*/ 20, /*->23526*/
/*23506*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23508*/         OPC_EmitMergeInputChains1_0,
/*23509*/         OPC_EmitConvertToTarget, 1,
/*23511*/         OPC_EmitInteger, MVT::i32, 14, 
/*23514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23526*/       0, /*End of Scope*/
/*23527*/     /*Scope*/ 48, /*->23576*/
/*23528*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*23531*/       OPC_RecordChild2, // #1 = $opt
/*23532*/       OPC_MoveChild, 2,
/*23534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23537*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23539*/       OPC_MoveParent,
/*23540*/       OPC_Scope, 12, /*->23554*/ // 2 children in Scope
/*23542*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23544*/         OPC_EmitMergeInputChains1_0,
/*23545*/         OPC_EmitConvertToTarget, 1,
/*23547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23554*/       /*Scope*/ 20, /*->23575*/
/*23555*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23557*/         OPC_EmitMergeInputChains1_0,
/*23558*/         OPC_EmitConvertToTarget, 1,
/*23560*/         OPC_EmitInteger, MVT::i32, 14, 
/*23563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23575*/       0, /*End of Scope*/
/*23576*/     /*Scope*/ 48, /*->23625*/
/*23577*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*23580*/       OPC_RecordChild2, // #1 = $opt
/*23581*/       OPC_MoveChild, 2,
/*23583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23586*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23588*/       OPC_MoveParent,
/*23589*/       OPC_Scope, 12, /*->23603*/ // 2 children in Scope
/*23591*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23593*/         OPC_EmitMergeInputChains1_0,
/*23594*/         OPC_EmitConvertToTarget, 1,
/*23596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23603*/       /*Scope*/ 20, /*->23624*/
/*23604*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23606*/         OPC_EmitMergeInputChains1_0,
/*23607*/         OPC_EmitConvertToTarget, 1,
/*23609*/         OPC_EmitInteger, MVT::i32, 14, 
/*23612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23624*/       0, /*End of Scope*/
/*23625*/     /*Scope*/ 33, /*->23659*/
/*23626*/       OPC_CheckChild1Integer, 77|128,1/*205*/, 
/*23629*/       OPC_Scope, 9, /*->23640*/ // 2 children in Scope
/*23631*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23633*/         OPC_EmitMergeInputChains1_0,
/*23634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23640*/       /*Scope*/ 17, /*->23658*/
/*23641*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23643*/         OPC_EmitMergeInputChains1_0,
/*23644*/         OPC_EmitInteger, MVT::i32, 14, 
/*23647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23658*/       0, /*End of Scope*/
/*23659*/     /*Scope*/ 22, /*->23682*/
/*23660*/       OPC_CheckChild1Integer, 98|128,2/*354*/, 
/*23663*/       OPC_RecordChild2, // #1 = $src
/*23664*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*23666*/       OPC_EmitMergeInputChains1_0,
/*23667*/       OPC_EmitInteger, MVT::i32, 14, 
/*23670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 354:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23682*/     0, /*End of Scope*/
/*23683*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->24094
/*23687*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23688*/     OPC_Scope, 84|128,2/*340*/, /*->24031*/ // 2 children in Scope
/*23691*/       OPC_RecordChild1, // #1 = $shift
/*23692*/       OPC_CheckChild1Type, MVT::i32,
/*23694*/       OPC_Scope, 19|128,1/*147*/, /*->23844*/ // 2 children in Scope
/*23697*/         OPC_CheckChild2Integer, 1, 
/*23699*/         OPC_CheckChild2Type, MVT::i32,
/*23701*/         OPC_Scope, 33, /*->23736*/ // 2 children in Scope
/*23703*/           OPC_CheckChild3Integer, 1, 
/*23705*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23707*/           OPC_Scope, 13, /*->23722*/ // 2 children in Scope
/*23709*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23712*/             OPC_EmitMergeInputChains1_0,
/*23713*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23722*/           /*Scope*/ 12, /*->23735*/
/*23723*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23726*/             OPC_EmitMergeInputChains1_0,
/*23727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23735*/           0, /*End of Scope*/
/*23736*/         /*Scope*/ 106, /*->23843*/
/*23737*/           OPC_CheckChild3Integer, 0, 
/*23739*/           OPC_Scope, 15, /*->23756*/ // 4 children in Scope
/*23741*/             OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23743*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23746*/             OPC_EmitMergeInputChains1_0,
/*23747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23756*/           /*Scope*/ 23, /*->23780*/
/*23757*/             OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23759*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23762*/             OPC_EmitMergeInputChains1_0,
/*23763*/             OPC_EmitInteger, MVT::i32, 14, 
/*23766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23780*/           /*Scope*/ 14, /*->23795*/
/*23781*/             OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23783*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23786*/             OPC_EmitMergeInputChains1_0,
/*23787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23795*/           /*Scope*/ 46, /*->23842*/
/*23796*/             OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23798*/             OPC_Scope, 20, /*->23820*/ // 2 children in Scope
/*23800*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23803*/               OPC_EmitMergeInputChains1_0,
/*23804*/               OPC_EmitInteger, MVT::i32, 14, 
/*23807*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23810*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23820*/             /*Scope*/ 20, /*->23841*/
/*23821*/               OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23824*/               OPC_EmitMergeInputChains1_0,
/*23825*/               OPC_EmitInteger, MVT::i32, 14, 
/*23828*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23831*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23841*/             0, /*End of Scope*/
/*23842*/           0, /*End of Scope*/
/*23843*/         0, /*End of Scope*/
/*23844*/       /*Scope*/ 56|128,1/*184*/, /*->24030*/
/*23846*/         OPC_CheckChild2Integer, 0, 
/*23848*/         OPC_CheckChild2Type, MVT::i32,
/*23850*/         OPC_Scope, 106, /*->23958*/ // 2 children in Scope
/*23852*/           OPC_CheckChild3Integer, 1, 
/*23854*/           OPC_Scope, 15, /*->23871*/ // 4 children in Scope
/*23856*/             OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23858*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23861*/             OPC_EmitMergeInputChains1_0,
/*23862*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23871*/           /*Scope*/ 23, /*->23895*/
/*23872*/             OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23874*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23877*/             OPC_EmitMergeInputChains1_0,
/*23878*/             OPC_EmitInteger, MVT::i32, 14, 
/*23881*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23884*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23895*/           /*Scope*/ 14, /*->23910*/
/*23896*/             OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23898*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23901*/             OPC_EmitMergeInputChains1_0,
/*23902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23910*/           /*Scope*/ 46, /*->23957*/
/*23911*/             OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23913*/             OPC_Scope, 20, /*->23935*/ // 2 children in Scope
/*23915*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23918*/               OPC_EmitMergeInputChains1_0,
/*23919*/               OPC_EmitInteger, MVT::i32, 14, 
/*23922*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23925*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23935*/             /*Scope*/ 20, /*->23956*/
/*23936*/               OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23939*/               OPC_EmitMergeInputChains1_0,
/*23940*/               OPC_EmitInteger, MVT::i32, 14, 
/*23943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23956*/             0, /*End of Scope*/
/*23957*/           0, /*End of Scope*/
/*23958*/         /*Scope*/ 70, /*->24029*/
/*23959*/           OPC_CheckChild3Integer, 0, 
/*23961*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23963*/           OPC_Scope, 21, /*->23986*/ // 3 children in Scope
/*23965*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23968*/             OPC_EmitMergeInputChains1_0,
/*23969*/             OPC_EmitInteger, MVT::i32, 14, 
/*23972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23986*/           /*Scope*/ 20, /*->24007*/
/*23987*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23990*/             OPC_EmitMergeInputChains1_0,
/*23991*/             OPC_EmitInteger, MVT::i32, 14, 
/*23994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23997*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*24007*/           /*Scope*/ 20, /*->24028*/
/*24008*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*24011*/             OPC_EmitMergeInputChains1_0,
/*24012*/             OPC_EmitInteger, MVT::i32, 14, 
/*24015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24018*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*24028*/           0, /*End of Scope*/
/*24029*/         0, /*End of Scope*/
/*24030*/       0, /*End of Scope*/
/*24031*/     /*Scope*/ 61, /*->24093*/
/*24032*/       OPC_MoveChild, 1,
/*24034*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*24037*/       OPC_RecordChild0, // #1 = $addr
/*24038*/       OPC_MoveChild, 0,
/*24040*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*24043*/       OPC_MoveParent,
/*24044*/       OPC_MoveParent,
/*24045*/       OPC_CheckChild2Integer, 0, 
/*24047*/       OPC_CheckChild2Type, MVT::i32,
/*24049*/       OPC_Scope, 20, /*->24071*/ // 2 children in Scope
/*24051*/         OPC_CheckChild3Integer, 0, 
/*24053*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24055*/         OPC_EmitMergeInputChains1_0,
/*24056*/         OPC_EmitInteger, MVT::i32, 14, 
/*24059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*24071*/       /*Scope*/ 20, /*->24092*/
/*24072*/         OPC_CheckChild3Integer, 1, 
/*24074*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*24076*/         OPC_EmitMergeInputChains1_0,
/*24077*/         OPC_EmitInteger, MVT::i32, 14, 
/*24080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*24092*/       0, /*End of Scope*/
/*24093*/     0, /*End of Scope*/
/*24094*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::BR_JT),// ->24245
/*24098*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*24099*/     OPC_Scope, 93, /*->24194*/ // 2 children in Scope
/*24101*/       OPC_MoveChild, 1,
/*24103*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::LOAD),// ->24156
/*24107*/         OPC_RecordMemRef,
/*24108*/         OPC_RecordNode, // #1 = 'ld' chained node
/*24109*/         OPC_CheckFoldableChainNode,
/*24110*/         OPC_RecordChild1, // #2 = $target
/*24111*/         OPC_CheckChild1Type, MVT::i32,
/*24113*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*24115*/         OPC_CheckPredicate, 60, // Predicate_load
/*24117*/         OPC_CheckType, MVT::i32,
/*24119*/         OPC_MoveParent,
/*24120*/         OPC_RecordChild2, // #3 = $jt
/*24121*/         OPC_MoveChild, 2,
/*24123*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*24126*/         OPC_MoveParent,
/*24127*/         OPC_RecordChild3, // #4 = $id
/*24128*/         OPC_MoveChild, 3,
/*24130*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24133*/         OPC_MoveParent,
/*24134*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24136*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*24139*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*24143*/         OPC_EmitConvertToTarget, 4,
/*24145*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*24156*/       /*SwitchOpcode*/ 34, TARGET_VAL(ISD::ADD),// ->24193
/*24159*/         OPC_RecordChild0, // #1 = $target
/*24160*/         OPC_RecordChild1, // #2 = $idx
/*24161*/         OPC_CheckType, MVT::i32,
/*24163*/         OPC_MoveParent,
/*24164*/         OPC_RecordChild2, // #3 = $jt
/*24165*/         OPC_MoveChild, 2,
/*24167*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*24170*/         OPC_MoveParent,
/*24171*/         OPC_RecordChild3, // #4 = $id
/*24172*/         OPC_MoveChild, 3,
/*24174*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24177*/         OPC_MoveParent,
/*24178*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24180*/         OPC_EmitMergeInputChains1_0,
/*24181*/         OPC_EmitConvertToTarget, 4,
/*24183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
/*24193*/       0, // EndSwitchOpcode
/*24194*/     /*Scope*/ 49, /*->24244*/
/*24195*/       OPC_RecordChild1, // #1 = $target
/*24196*/       OPC_CheckChild1Type, MVT::i32,
/*24198*/       OPC_RecordChild2, // #2 = $jt
/*24199*/       OPC_MoveChild, 2,
/*24201*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*24204*/       OPC_MoveParent,
/*24205*/       OPC_RecordChild3, // #3 = $id
/*24206*/       OPC_MoveChild, 3,
/*24208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24211*/       OPC_MoveParent,
/*24212*/       OPC_Scope, 14, /*->24228*/ // 2 children in Scope
/*24214*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24216*/         OPC_EmitMergeInputChains1_0,
/*24217*/         OPC_EmitConvertToTarget, 3,
/*24219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*24228*/       /*Scope*/ 14, /*->24243*/
/*24229*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24231*/         OPC_EmitMergeInputChains1_0,
/*24232*/         OPC_EmitConvertToTarget, 3,
/*24234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*24243*/       0, /*End of Scope*/
/*24244*/     0, /*End of Scope*/
/*24245*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25680
/*24249*/     OPC_Scope, 0|128,1/*128*/, /*->24380*/ // 12 children in Scope
/*24252*/       OPC_MoveChild, 0,
/*24254*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->24317
/*24258*/         OPC_RecordChild0, // #0 = $Rn
/*24259*/         OPC_RecordChild1, // #1 = $shift
/*24260*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24262*/         OPC_CheckType, MVT::i32,
/*24264*/         OPC_MoveParent,
/*24265*/         OPC_CheckChild1Integer, 0, 
/*24267*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24269*/         OPC_Scope, 22, /*->24293*/ // 2 children in Scope
/*24271*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24274*/           OPC_EmitInteger, MVT::i32, 14, 
/*24277*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24280*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24293*/         /*Scope*/ 22, /*->24316*/
/*24294*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24297*/           OPC_EmitInteger, MVT::i32, 14, 
/*24300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24316*/         0, /*End of Scope*/
/*24317*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->24379
/*24320*/         OPC_RecordChild0, // #0 = $Rn
/*24321*/         OPC_RecordChild1, // #1 = $shift
/*24322*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24324*/         OPC_CheckType, MVT::i32,
/*24326*/         OPC_MoveParent,
/*24327*/         OPC_CheckChild1Integer, 0, 
/*24329*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24331*/         OPC_Scope, 22, /*->24355*/ // 2 children in Scope
/*24333*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24336*/           OPC_EmitInteger, MVT::i32, 14, 
/*24339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24355*/         /*Scope*/ 22, /*->24378*/
/*24356*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24359*/           OPC_EmitInteger, MVT::i32, 14, 
/*24362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24378*/         0, /*End of Scope*/
/*24379*/       0, // EndSwitchOpcode
/*24380*/     /*Scope*/ 36, /*->24417*/
/*24381*/       OPC_RecordChild0, // #0 = $Rn
/*24382*/       OPC_CheckChild0Type, MVT::i32,
/*24384*/       OPC_MoveChild, 1,
/*24386*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24389*/       OPC_CheckChild0Integer, 0, 
/*24391*/       OPC_RecordChild1, // #1 = $shift
/*24392*/       OPC_MoveParent,
/*24393*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24395*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24398*/       OPC_EmitInteger, MVT::i32, 14, 
/*24401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24417*/     /*Scope*/ 2|128,2/*258*/, /*->24677*/
/*24419*/       OPC_MoveChild, 0,
/*24421*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24456
/*24425*/         OPC_CheckChild0Integer, 0, 
/*24427*/         OPC_RecordChild1, // #0 = $shift
/*24428*/         OPC_CheckType, MVT::i32,
/*24430*/         OPC_MoveParent,
/*24431*/         OPC_RecordChild1, // #1 = $Rn
/*24432*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24434*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24437*/         OPC_EmitInteger, MVT::i32, 14, 
/*24440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24456*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24566
/*24459*/         OPC_RecordChild0, // #0 = $Rn
/*24460*/         OPC_RecordChild1, // #1 = $shift
/*24461*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*24463*/         OPC_CheckType, MVT::i32,
/*24465*/         OPC_MoveParent,
/*24466*/         OPC_CheckChild1Integer, 0, 
/*24468*/         OPC_Scope, 23, /*->24493*/ // 4 children in Scope
/*24470*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24472*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24475*/           OPC_EmitInteger, MVT::i32, 14, 
/*24478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24481*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24493*/         /*Scope*/ 23, /*->24517*/
/*24494*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24496*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24499*/           OPC_EmitInteger, MVT::i32, 14, 
/*24502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24517*/         /*Scope*/ 23, /*->24541*/
/*24518*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24520*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24523*/           OPC_EmitInteger, MVT::i32, 14, 
/*24526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24541*/         /*Scope*/ 23, /*->24565*/
/*24542*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24544*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24547*/           OPC_EmitInteger, MVT::i32, 14, 
/*24550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24553*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24565*/         0, /*End of Scope*/
/*24566*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24676
/*24569*/         OPC_RecordChild0, // #0 = $Rn
/*24570*/         OPC_RecordChild1, // #1 = $shift
/*24571*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*24573*/         OPC_CheckType, MVT::i32,
/*24575*/         OPC_MoveParent,
/*24576*/         OPC_CheckChild1Integer, 0, 
/*24578*/         OPC_Scope, 23, /*->24603*/ // 4 children in Scope
/*24580*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24582*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24585*/           OPC_EmitInteger, MVT::i32, 14, 
/*24588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24603*/         /*Scope*/ 23, /*->24627*/
/*24604*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24606*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24609*/           OPC_EmitInteger, MVT::i32, 14, 
/*24612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24627*/         /*Scope*/ 23, /*->24651*/
/*24628*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24630*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24633*/           OPC_EmitInteger, MVT::i32, 14, 
/*24636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24651*/         /*Scope*/ 23, /*->24675*/
/*24652*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24654*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24657*/           OPC_EmitInteger, MVT::i32, 14, 
/*24660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24663*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24675*/         0, /*End of Scope*/
/*24676*/       0, // EndSwitchOpcode
/*24677*/     /*Scope*/ 62, /*->24740*/
/*24678*/       OPC_RecordChild0, // #0 = $Rn
/*24679*/       OPC_CheckChild0Type, MVT::i32,
/*24681*/       OPC_MoveChild, 1,
/*24683*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24686*/       OPC_CheckChild0Integer, 0, 
/*24688*/       OPC_RecordChild1, // #1 = $shift
/*24689*/       OPC_MoveParent,
/*24690*/       OPC_Scope, 23, /*->24715*/ // 2 children in Scope
/*24692*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24694*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24697*/         OPC_EmitInteger, MVT::i32, 14, 
/*24700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24715*/       /*Scope*/ 23, /*->24739*/
/*24716*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24718*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24721*/         OPC_EmitInteger, MVT::i32, 14, 
/*24724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24739*/       0, /*End of Scope*/
/*24740*/     /*Scope*/ 88|128,1/*216*/, /*->24958*/
/*24742*/       OPC_MoveChild, 0,
/*24744*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24805
/*24748*/         OPC_CheckChild0Integer, 0, 
/*24750*/         OPC_RecordChild1, // #0 = $shift
/*24751*/         OPC_CheckType, MVT::i32,
/*24753*/         OPC_MoveParent,
/*24754*/         OPC_RecordChild1, // #1 = $Rn
/*24755*/         OPC_Scope, 23, /*->24780*/ // 2 children in Scope
/*24757*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24759*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24762*/           OPC_EmitInteger, MVT::i32, 14, 
/*24765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24768*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24780*/         /*Scope*/ 23, /*->24804*/
/*24781*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24783*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24786*/           OPC_EmitInteger, MVT::i32, 14, 
/*24789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24804*/         0, /*End of Scope*/
/*24805*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24881
/*24808*/         OPC_RecordChild0, // #0 = $Rn
/*24809*/         OPC_RecordChild1, // #1 = $imm
/*24810*/         OPC_MoveChild, 1,
/*24812*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24815*/         OPC_Scope, 31, /*->24848*/ // 2 children in Scope
/*24817*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24819*/           OPC_MoveParent,
/*24820*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*24822*/           OPC_CheckType, MVT::i32,
/*24824*/           OPC_MoveParent,
/*24825*/           OPC_CheckChild1Integer, 0, 
/*24827*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24829*/           OPC_EmitConvertToTarget, 1,
/*24831*/           OPC_EmitInteger, MVT::i32, 14, 
/*24834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24848*/         /*Scope*/ 31, /*->24880*/
/*24849*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24851*/           OPC_MoveParent,
/*24852*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*24854*/           OPC_CheckType, MVT::i32,
/*24856*/           OPC_MoveParent,
/*24857*/           OPC_CheckChild1Integer, 0, 
/*24859*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24861*/           OPC_EmitConvertToTarget, 1,
/*24863*/           OPC_EmitInteger, MVT::i32, 14, 
/*24866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24869*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24880*/         0, /*End of Scope*/
/*24881*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24957
/*24884*/         OPC_RecordChild0, // #0 = $Rn
/*24885*/         OPC_RecordChild1, // #1 = $imm
/*24886*/         OPC_MoveChild, 1,
/*24888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24891*/         OPC_Scope, 31, /*->24924*/ // 2 children in Scope
/*24893*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24895*/           OPC_MoveParent,
/*24896*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*24898*/           OPC_CheckType, MVT::i32,
/*24900*/           OPC_MoveParent,
/*24901*/           OPC_CheckChild1Integer, 0, 
/*24903*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24905*/           OPC_EmitConvertToTarget, 1,
/*24907*/           OPC_EmitInteger, MVT::i32, 14, 
/*24910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24924*/         /*Scope*/ 31, /*->24956*/
/*24925*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24927*/           OPC_MoveParent,
/*24928*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*24930*/           OPC_CheckType, MVT::i32,
/*24932*/           OPC_MoveParent,
/*24933*/           OPC_CheckChild1Integer, 0, 
/*24935*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24937*/           OPC_EmitConvertToTarget, 1,
/*24939*/           OPC_EmitInteger, MVT::i32, 14, 
/*24942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24956*/         0, /*End of Scope*/
/*24957*/       0, // EndSwitchOpcode
/*24958*/     /*Scope*/ 76, /*->25035*/
/*24959*/       OPC_RecordChild0, // #0 = $src
/*24960*/       OPC_CheckChild0Type, MVT::i32,
/*24962*/       OPC_RecordChild1, // #1 = $rhs
/*24963*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24965*/       OPC_Scope, 22, /*->24989*/ // 3 children in Scope
/*24967*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24970*/         OPC_EmitInteger, MVT::i32, 14, 
/*24973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24989*/       /*Scope*/ 22, /*->25012*/
/*24990*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24993*/         OPC_EmitInteger, MVT::i32, 14, 
/*24996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25012*/       /*Scope*/ 21, /*->25034*/
/*25013*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*25016*/         OPC_EmitInteger, MVT::i32, 14, 
/*25019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25034*/       0, /*End of Scope*/
/*25035*/     /*Scope*/ 89, /*->25125*/
/*25036*/       OPC_MoveChild, 0,
/*25038*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->25093
/*25042*/         OPC_RecordChild0, // #0 = $Rn
/*25043*/         OPC_RecordChild1, // #1 = $Rm
/*25044*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*25046*/         OPC_CheckType, MVT::i32,
/*25048*/         OPC_MoveParent,
/*25049*/         OPC_CheckChild1Integer, 0, 
/*25051*/         OPC_Scope, 19, /*->25072*/ // 2 children in Scope
/*25053*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25055*/           OPC_EmitInteger, MVT::i32, 14, 
/*25058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25072*/         /*Scope*/ 19, /*->25092*/
/*25073*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25075*/           OPC_EmitInteger, MVT::i32, 14, 
/*25078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25081*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25092*/         0, /*End of Scope*/
/*25093*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->25124
/*25096*/         OPC_RecordChild0, // #0 = $Rn
/*25097*/         OPC_RecordChild1, // #1 = $Rm
/*25098*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*25100*/         OPC_CheckType, MVT::i32,
/*25102*/         OPC_MoveParent,
/*25103*/         OPC_CheckChild1Integer, 0, 
/*25105*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25107*/         OPC_EmitInteger, MVT::i32, 14, 
/*25110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25124*/       0, // EndSwitchOpcode
/*25125*/     /*Scope*/ 27, /*->25153*/
/*25126*/       OPC_RecordChild0, // #0 = $lhs
/*25127*/       OPC_CheckChild0Type, MVT::i32,
/*25129*/       OPC_RecordChild1, // #1 = $rhs
/*25130*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25132*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25135*/       OPC_EmitInteger, MVT::i32, 14, 
/*25138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25153*/     /*Scope*/ 96, /*->25250*/
/*25154*/       OPC_MoveChild, 0,
/*25156*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->25203
/*25160*/         OPC_RecordChild0, // #0 = $Rn
/*25161*/         OPC_RecordChild1, // #1 = $Rm
/*25162*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*25164*/         OPC_CheckType, MVT::i32,
/*25166*/         OPC_MoveParent,
/*25167*/         OPC_CheckChild1Integer, 0, 
/*25169*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25171*/         OPC_EmitInteger, MVT::i32, 14, 
/*25174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25177*/         OPC_Scope, 11, /*->25190*/ // 2 children in Scope
/*25179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25190*/         /*Scope*/ 11, /*->25202*/
/*25191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25202*/         0, /*End of Scope*/
/*25203*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->25249
/*25206*/         OPC_RecordChild0, // #0 = $Rn
/*25207*/         OPC_RecordChild1, // #1 = $Rm
/*25208*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*25210*/         OPC_CheckType, MVT::i32,
/*25212*/         OPC_MoveParent,
/*25213*/         OPC_CheckChild1Integer, 0, 
/*25215*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25217*/         OPC_EmitInteger, MVT::i32, 14, 
/*25220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25223*/         OPC_Scope, 11, /*->25236*/ // 2 children in Scope
/*25225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25236*/         /*Scope*/ 11, /*->25248*/
/*25237*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25248*/         0, /*End of Scope*/
/*25249*/       0, // EndSwitchOpcode
/*25250*/     /*Scope*/ 1|128,1/*129*/, /*->25381*/
/*25252*/       OPC_RecordChild0, // #0 = $rhs
/*25253*/       OPC_CheckChild0Type, MVT::i32,
/*25255*/       OPC_Scope, 51, /*->25308*/ // 2 children in Scope
/*25257*/         OPC_RecordChild1, // #1 = $src
/*25258*/         OPC_Scope, 23, /*->25283*/ // 2 children in Scope
/*25260*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25262*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25265*/           OPC_EmitInteger, MVT::i32, 14, 
/*25268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25283*/         /*Scope*/ 23, /*->25307*/
/*25284*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25286*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25289*/           OPC_EmitInteger, MVT::i32, 14, 
/*25292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25307*/         0, /*End of Scope*/
/*25308*/       /*Scope*/ 71, /*->25380*/
/*25309*/         OPC_MoveChild, 1,
/*25311*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25314*/         OPC_CheckChild0Integer, 0, 
/*25316*/         OPC_RecordChild1, // #1 = $Rm
/*25317*/         OPC_MoveParent,
/*25318*/         OPC_Scope, 19, /*->25339*/ // 3 children in Scope
/*25320*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25322*/           OPC_EmitInteger, MVT::i32, 14, 
/*25325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25328*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25339*/         /*Scope*/ 19, /*->25359*/
/*25340*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25342*/           OPC_EmitInteger, MVT::i32, 14, 
/*25345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25359*/         /*Scope*/ 19, /*->25379*/
/*25360*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25362*/           OPC_EmitInteger, MVT::i32, 14, 
/*25365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25379*/         0, /*End of Scope*/
/*25380*/       0, /*End of Scope*/
/*25381*/     /*Scope*/ 74, /*->25456*/
/*25382*/       OPC_MoveChild, 0,
/*25384*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25387*/       OPC_CheckChild0Integer, 0, 
/*25389*/       OPC_RecordChild1, // #0 = $Rm
/*25390*/       OPC_CheckType, MVT::i32,
/*25392*/       OPC_MoveParent,
/*25393*/       OPC_RecordChild1, // #1 = $Rn
/*25394*/       OPC_Scope, 19, /*->25415*/ // 3 children in Scope
/*25396*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25398*/         OPC_EmitInteger, MVT::i32, 14, 
/*25401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25415*/       /*Scope*/ 19, /*->25435*/
/*25416*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25418*/         OPC_EmitInteger, MVT::i32, 14, 
/*25421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25435*/       /*Scope*/ 19, /*->25455*/
/*25436*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25438*/         OPC_EmitInteger, MVT::i32, 14, 
/*25441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25455*/       0, /*End of Scope*/
/*25456*/     /*Scope*/ 93|128,1/*221*/, /*->25679*/
/*25458*/       OPC_RecordChild0, // #0 = $src
/*25459*/       OPC_CheckChild0Type, MVT::i32,
/*25461*/       OPC_RecordChild1, // #1 = $imm
/*25462*/       OPC_Scope, 10|128,1/*138*/, /*->25603*/ // 4 children in Scope
/*25465*/         OPC_MoveChild, 1,
/*25467*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25470*/         OPC_Scope, 24, /*->25496*/ // 5 children in Scope
/*25472*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25474*/           OPC_MoveParent,
/*25475*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25477*/           OPC_EmitConvertToTarget, 1,
/*25479*/           OPC_EmitInteger, MVT::i32, 14, 
/*25482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25485*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*25496*/         /*Scope*/ 27, /*->25524*/
/*25497*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*25499*/           OPC_MoveParent,
/*25500*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25502*/           OPC_EmitConvertToTarget, 1,
/*25504*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25507*/           OPC_EmitInteger, MVT::i32, 14, 
/*25510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25513*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*25524*/         /*Scope*/ 24, /*->25549*/
/*25525*/           OPC_CheckPredicate, 59, // Predicate_imm0_255
/*25527*/           OPC_MoveParent,
/*25528*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25530*/           OPC_EmitConvertToTarget, 1,
/*25532*/           OPC_EmitInteger, MVT::i32, 14, 
/*25535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25549*/         /*Scope*/ 24, /*->25574*/
/*25550*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25552*/           OPC_MoveParent,
/*25553*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25555*/           OPC_EmitConvertToTarget, 1,
/*25557*/           OPC_EmitInteger, MVT::i32, 14, 
/*25560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25563*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25574*/         /*Scope*/ 27, /*->25602*/
/*25575*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25577*/           OPC_MoveParent,
/*25578*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25580*/           OPC_EmitConvertToTarget, 1,
/*25582*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25585*/           OPC_EmitInteger, MVT::i32, 14, 
/*25588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25602*/         0, /*End of Scope*/
/*25603*/       /*Scope*/ 19, /*->25623*/
/*25604*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25606*/         OPC_EmitInteger, MVT::i32, 14, 
/*25609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25623*/       /*Scope*/ 19, /*->25643*/
/*25624*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25626*/         OPC_EmitInteger, MVT::i32, 14, 
/*25629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25643*/       /*Scope*/ 34, /*->25678*/
/*25644*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25646*/         OPC_EmitInteger, MVT::i32, 14, 
/*25649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25652*/         OPC_Scope, 11, /*->25665*/ // 2 children in Scope
/*25654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25665*/         /*Scope*/ 11, /*->25677*/
/*25666*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25677*/         0, /*End of Scope*/
/*25678*/       0, /*End of Scope*/
/*25679*/     0, /*End of Scope*/
/*25680*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->26334
/*25684*/     OPC_CaptureGlueInput,
/*25685*/     OPC_RecordChild0, // #0 = $false
/*25686*/     OPC_Scope, 47, /*->25735*/ // 3 children in Scope
/*25688*/       OPC_RecordChild1, // #1 = $shift
/*25689*/       OPC_RecordChild2, // #2 = $p
/*25690*/       OPC_CheckType, MVT::i32,
/*25692*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25694*/       OPC_Scope, 19, /*->25715*/ // 2 children in Scope
/*25696*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25699*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25715*/       /*Scope*/ 18, /*->25734*/
/*25716*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25719*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25734*/       0, /*End of Scope*/
/*25735*/     /*Scope*/ 34|128,1/*162*/, /*->25899*/
/*25737*/       OPC_MoveChild, 1,
/*25739*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25778
/*25743*/         OPC_RecordChild0, // #1 = $Rm
/*25744*/         OPC_RecordChild1, // #2 = $imm
/*25745*/         OPC_MoveChild, 1,
/*25747*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25750*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*25752*/         OPC_CheckType, MVT::i32,
/*25754*/         OPC_MoveParent,
/*25755*/         OPC_MoveParent,
/*25756*/         OPC_RecordChild2, // #3 = $p
/*25757*/         OPC_CheckType, MVT::i32,
/*25759*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25761*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25764*/         OPC_EmitConvertToTarget, 2,
/*25766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25778*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25819
/*25781*/         OPC_RecordChild0, // #1 = $Rm
/*25782*/         OPC_RecordChild1, // #2 = $imm
/*25783*/         OPC_MoveChild, 1,
/*25785*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25788*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25790*/         OPC_CheckType, MVT::i32,
/*25792*/         OPC_MoveParent,
/*25793*/         OPC_MoveParent,
/*25794*/         OPC_RecordChild2, // #3 = $p
/*25795*/         OPC_CheckType, MVT::i32,
/*25797*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25799*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25802*/         OPC_EmitConvertToTarget, 2,
/*25804*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25819*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25860
/*25822*/         OPC_RecordChild0, // #1 = $Rm
/*25823*/         OPC_RecordChild1, // #2 = $imm
/*25824*/         OPC_MoveChild, 1,
/*25826*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25829*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25831*/         OPC_CheckType, MVT::i32,
/*25833*/         OPC_MoveParent,
/*25834*/         OPC_MoveParent,
/*25835*/         OPC_RecordChild2, // #3 = $p
/*25836*/         OPC_CheckType, MVT::i32,
/*25838*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25840*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25843*/         OPC_EmitConvertToTarget, 2,
/*25845*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25860*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25898
/*25863*/         OPC_RecordChild0, // #1 = $Rm
/*25864*/         OPC_RecordChild1, // #2 = $imm
/*25865*/         OPC_MoveChild, 1,
/*25867*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25870*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*25872*/         OPC_CheckType, MVT::i32,
/*25874*/         OPC_MoveParent,
/*25875*/         OPC_MoveParent,
/*25876*/         OPC_RecordChild2, // #3 = $p
/*25877*/         OPC_CheckType, MVT::i32,
/*25879*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25881*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25884*/         OPC_EmitConvertToTarget, 2,
/*25886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25898*/       0, // EndSwitchOpcode
/*25899*/     /*Scope*/ 48|128,3/*432*/, /*->26333*/
/*25901*/       OPC_RecordChild1, // #1 = $imm
/*25902*/       OPC_Scope, 80|128,1/*208*/, /*->26113*/ // 7 children in Scope
/*25905*/         OPC_MoveChild, 1,
/*25907*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25910*/         OPC_Scope, 24, /*->25936*/ // 7 children in Scope
/*25912*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25914*/           OPC_MoveParent,
/*25915*/           OPC_RecordChild2, // #2 = $p
/*25916*/           OPC_CheckType, MVT::i32,
/*25918*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25920*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25923*/           OPC_EmitConvertToTarget, 1,
/*25925*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25936*/         /*Scope*/ 24, /*->25961*/
/*25937*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25939*/           OPC_MoveParent,
/*25940*/           OPC_RecordChild2, // #2 = $p
/*25941*/           OPC_CheckType, MVT::i32,
/*25943*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25945*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25948*/           OPC_EmitConvertToTarget, 1,
/*25950*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25961*/         /*Scope*/ 27, /*->25989*/
/*25962*/           OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*25964*/           OPC_MoveParent,
/*25965*/           OPC_RecordChild2, // #2 = $p
/*25966*/           OPC_CheckType, MVT::i32,
/*25968*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25970*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25973*/           OPC_EmitConvertToTarget, 1,
/*25975*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25989*/         /*Scope*/ 24, /*->26014*/
/*25990*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25992*/           OPC_MoveParent,
/*25993*/           OPC_RecordChild2, // #2 = $p
/*25994*/           OPC_CheckType, MVT::i32,
/*25996*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25998*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26001*/           OPC_EmitConvertToTarget, 1,
/*26003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*26014*/         /*Scope*/ 24, /*->26039*/
/*26015*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*26017*/           OPC_MoveParent,
/*26018*/           OPC_RecordChild2, // #2 = $p
/*26019*/           OPC_CheckType, MVT::i32,
/*26021*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26023*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26026*/           OPC_EmitConvertToTarget, 1,
/*26028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*26039*/         /*Scope*/ 27, /*->26067*/
/*26040*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*26042*/           OPC_MoveParent,
/*26043*/           OPC_RecordChild2, // #2 = $p
/*26044*/           OPC_CheckType, MVT::i32,
/*26046*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26048*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26051*/           OPC_EmitConvertToTarget, 1,
/*26053*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*26056*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*26067*/         /*Scope*/ 44, /*->26112*/
/*26068*/           OPC_MoveParent,
/*26069*/           OPC_RecordChild2, // #2 = $p
/*26070*/           OPC_CheckType, MVT::i32,
/*26072*/           OPC_Scope, 18, /*->26092*/ // 2 children in Scope
/*26074*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*26076*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26079*/             OPC_EmitConvertToTarget, 1,
/*26081*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*26092*/           /*Scope*/ 18, /*->26111*/
/*26093*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26095*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26098*/             OPC_EmitConvertToTarget, 1,
/*26100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*26111*/           0, /*End of Scope*/
/*26112*/         0, /*End of Scope*/
/*26113*/       /*Scope*/ 54, /*->26168*/
/*26114*/         OPC_RecordChild2, // #2 = $p
/*26115*/         OPC_CheckType, MVT::i32,
/*26117*/         OPC_Scope, 16, /*->26135*/ // 3 children in Scope
/*26119*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26121*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26124*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*26135*/         /*Scope*/ 16, /*->26152*/
/*26136*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26138*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26141*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*26152*/         /*Scope*/ 14, /*->26167*/
/*26153*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26156*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*26167*/         0, /*End of Scope*/
/*26168*/       /*Scope*/ 30, /*->26199*/
/*26169*/         OPC_CheckChild2Integer, 12, 
/*26171*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26185
/*26174*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26185*/         /*SwitchType*/ 11, MVT::f64,// ->26198
/*26187*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26198*/         0, // EndSwitchType
/*26199*/       /*Scope*/ 30, /*->26230*/
/*26200*/         OPC_CheckChild2Integer, 10, 
/*26202*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26216
/*26205*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26216*/         /*SwitchType*/ 11, MVT::f64,// ->26229
/*26218*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26229*/         0, // EndSwitchType
/*26230*/       /*Scope*/ 30, /*->26261*/
/*26231*/         OPC_CheckChild2Integer, 0, 
/*26233*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26247
/*26236*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26238*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26247*/         /*SwitchType*/ 11, MVT::f64,// ->26260
/*26249*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26260*/         0, // EndSwitchType
/*26261*/       /*Scope*/ 30, /*->26292*/
/*26262*/         OPC_CheckChild2Integer, 6, 
/*26264*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26278
/*26267*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*26269*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26278*/         /*SwitchType*/ 11, MVT::f64,// ->26291
/*26280*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*26282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26291*/         0, // EndSwitchType
/*26292*/       /*Scope*/ 39, /*->26332*/
/*26293*/         OPC_RecordChild2, // #2 = $p
/*26294*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->26313
/*26297*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*26299*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*26313*/         /*SwitchType*/ 16, MVT::f32,// ->26331
/*26315*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*26317*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26320*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*26331*/         0, // EndSwitchType
/*26332*/       0, /*End of Scope*/
/*26333*/     0, /*End of Scope*/
/*26334*/   /*SwitchOpcode*/ 87|128,53/*6871*/, TARGET_VAL(ISD::LOAD),// ->33209
/*26338*/     OPC_RecordMemRef,
/*26339*/     OPC_RecordNode, // #0 = 'ld' chained node
/*26340*/     OPC_Scope, 74|128,1/*202*/, /*->26545*/ // 5 children in Scope
/*26343*/       OPC_RecordChild1, // #1 = $addr
/*26344*/       OPC_CheckChild1Type, MVT::i32,
/*26346*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26348*/       OPC_CheckType, MVT::i32,
/*26350*/       OPC_Scope, 25, /*->26377*/ // 3 children in Scope
/*26352*/         OPC_CheckPredicate, 60, // Predicate_load
/*26354*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26356*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26359*/         OPC_EmitMergeInputChains1_0,
/*26360*/         OPC_EmitInteger, MVT::i32, 14, 
/*26363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26377*/       /*Scope*/ 56, /*->26434*/
/*26378*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26380*/         OPC_Scope, 25, /*->26407*/ // 2 children in Scope
/*26382*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26384*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26386*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26389*/           OPC_EmitMergeInputChains1_0,
/*26390*/           OPC_EmitInteger, MVT::i32, 14, 
/*26393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26407*/         /*Scope*/ 25, /*->26433*/
/*26408*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26410*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26412*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26415*/           OPC_EmitMergeInputChains1_0,
/*26416*/           OPC_EmitInteger, MVT::i32, 14, 
/*26419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26422*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26433*/         0, /*End of Scope*/
/*26434*/       /*Scope*/ 109, /*->26544*/
/*26435*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26437*/         OPC_Scope, 25, /*->26464*/ // 3 children in Scope
/*26439*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26441*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26443*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26446*/           OPC_EmitMergeInputChains1_0,
/*26447*/           OPC_EmitInteger, MVT::i32, 14, 
/*26450*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26453*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26464*/         /*Scope*/ 52, /*->26517*/
/*26465*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26467*/           OPC_Scope, 23, /*->26492*/ // 2 children in Scope
/*26469*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26471*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26474*/             OPC_EmitMergeInputChains1_0,
/*26475*/             OPC_EmitInteger, MVT::i32, 14, 
/*26478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26481*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26492*/           /*Scope*/ 23, /*->26516*/
/*26493*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26495*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26498*/             OPC_EmitMergeInputChains1_0,
/*26499*/             OPC_EmitInteger, MVT::i32, 14, 
/*26502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26505*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26516*/           0, /*End of Scope*/
/*26517*/         /*Scope*/ 25, /*->26543*/
/*26518*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26520*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26522*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26525*/           OPC_EmitMergeInputChains1_0,
/*26526*/           OPC_EmitInteger, MVT::i32, 14, 
/*26529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26543*/         0, /*End of Scope*/
/*26544*/       0, /*End of Scope*/
/*26545*/     /*Scope*/ 45, /*->26591*/
/*26546*/       OPC_MoveChild, 1,
/*26548*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26551*/       OPC_RecordChild0, // #1 = $addr
/*26552*/       OPC_MoveChild, 0,
/*26554*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26557*/       OPC_MoveParent,
/*26558*/       OPC_MoveParent,
/*26559*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26561*/       OPC_CheckPredicate, 60, // Predicate_load
/*26563*/       OPC_CheckType, MVT::i32,
/*26565*/       OPC_Scope, 11, /*->26578*/ // 2 children in Scope
/*26567*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*26569*/         OPC_EmitMergeInputChains1_0,
/*26570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26578*/       /*Scope*/ 11, /*->26590*/
/*26579*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26581*/         OPC_EmitMergeInputChains1_0,
/*26582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26590*/       0, /*End of Scope*/
/*26591*/     /*Scope*/ 115|128,16/*2163*/, /*->28756*/
/*26593*/       OPC_RecordChild1, // #1 = $shift
/*26594*/       OPC_CheckChild1Type, MVT::i32,
/*26596*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26598*/       OPC_CheckType, MVT::i32,
/*26600*/       OPC_Scope, 26, /*->26628*/ // 24 children in Scope
/*26602*/         OPC_CheckPredicate, 60, // Predicate_load
/*26604*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26606*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26609*/         OPC_EmitMergeInputChains1_0,
/*26610*/         OPC_EmitInteger, MVT::i32, 14, 
/*26613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26628*/       /*Scope*/ 58, /*->26687*/
/*26629*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26631*/         OPC_Scope, 26, /*->26659*/ // 2 children in Scope
/*26633*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26635*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26637*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26640*/           OPC_EmitMergeInputChains1_0,
/*26641*/           OPC_EmitInteger, MVT::i32, 14, 
/*26644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26659*/         /*Scope*/ 26, /*->26686*/
/*26660*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26662*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26664*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26667*/           OPC_EmitMergeInputChains1_0,
/*26668*/           OPC_EmitInteger, MVT::i32, 14, 
/*26671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26674*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26686*/         0, /*End of Scope*/
/*26687*/       /*Scope*/ 58, /*->26746*/
/*26688*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26690*/         OPC_Scope, 26, /*->26718*/ // 2 children in Scope
/*26692*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26694*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26696*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26699*/           OPC_EmitMergeInputChains1_0,
/*26700*/           OPC_EmitInteger, MVT::i32, 14, 
/*26703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26718*/         /*Scope*/ 26, /*->26745*/
/*26719*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26721*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26723*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26726*/           OPC_EmitMergeInputChains1_0,
/*26727*/           OPC_EmitInteger, MVT::i32, 14, 
/*26730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26745*/         0, /*End of Scope*/
/*26746*/       /*Scope*/ 28, /*->26775*/
/*26747*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26749*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26751*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26753*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26756*/         OPC_EmitMergeInputChains1_0,
/*26757*/         OPC_EmitInteger, MVT::i32, 14, 
/*26760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26775*/       /*Scope*/ 85, /*->26861*/
/*26776*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26778*/         OPC_Scope, 26, /*->26806*/ // 3 children in Scope
/*26780*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26782*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26784*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26787*/           OPC_EmitMergeInputChains1_0,
/*26788*/           OPC_EmitInteger, MVT::i32, 14, 
/*26791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26794*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26806*/         /*Scope*/ 26, /*->26833*/
/*26807*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26809*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26811*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26814*/           OPC_EmitMergeInputChains1_0,
/*26815*/           OPC_EmitInteger, MVT::i32, 14, 
/*26818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26833*/         /*Scope*/ 26, /*->26860*/
/*26834*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26836*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26838*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26841*/           OPC_EmitMergeInputChains1_0,
/*26842*/           OPC_EmitInteger, MVT::i32, 14, 
/*26845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26848*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26860*/         0, /*End of Scope*/
/*26861*/       /*Scope*/ 26, /*->26888*/
/*26862*/         OPC_CheckPredicate, 60, // Predicate_load
/*26864*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26866*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26869*/         OPC_EmitMergeInputChains1_0,
/*26870*/         OPC_EmitInteger, MVT::i32, 14, 
/*26873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26888*/       /*Scope*/ 58, /*->26947*/
/*26889*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26891*/         OPC_Scope, 26, /*->26919*/ // 2 children in Scope
/*26893*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26895*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26897*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26900*/           OPC_EmitMergeInputChains1_0,
/*26901*/           OPC_EmitInteger, MVT::i32, 14, 
/*26904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26919*/         /*Scope*/ 26, /*->26946*/
/*26920*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26922*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26924*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26927*/           OPC_EmitMergeInputChains1_0,
/*26928*/           OPC_EmitInteger, MVT::i32, 14, 
/*26931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26934*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26946*/         0, /*End of Scope*/
/*26947*/       /*Scope*/ 58, /*->27006*/
/*26948*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26950*/         OPC_Scope, 26, /*->26978*/ // 2 children in Scope
/*26952*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26954*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26956*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26959*/           OPC_EmitMergeInputChains1_0,
/*26960*/           OPC_EmitInteger, MVT::i32, 14, 
/*26963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26966*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26978*/         /*Scope*/ 26, /*->27005*/
/*26979*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26981*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26983*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26986*/           OPC_EmitMergeInputChains1_0,
/*26987*/           OPC_EmitInteger, MVT::i32, 14, 
/*26990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26993*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*27005*/         0, /*End of Scope*/
/*27006*/       /*Scope*/ 28, /*->27035*/
/*27007*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27009*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27011*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27013*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27016*/         OPC_EmitMergeInputChains1_0,
/*27017*/         OPC_EmitInteger, MVT::i32, 14, 
/*27020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27035*/       /*Scope*/ 85, /*->27121*/
/*27036*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27038*/         OPC_Scope, 26, /*->27066*/ // 3 children in Scope
/*27040*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27042*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27044*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27047*/           OPC_EmitMergeInputChains1_0,
/*27048*/           OPC_EmitInteger, MVT::i32, 14, 
/*27051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27066*/         /*Scope*/ 26, /*->27093*/
/*27067*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27069*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27071*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27074*/           OPC_EmitMergeInputChains1_0,
/*27075*/           OPC_EmitInteger, MVT::i32, 14, 
/*27078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27081*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27093*/         /*Scope*/ 26, /*->27120*/
/*27094*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27096*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27098*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27101*/           OPC_EmitMergeInputChains1_0,
/*27102*/           OPC_EmitInteger, MVT::i32, 14, 
/*27105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27120*/         0, /*End of Scope*/
/*27121*/       /*Scope*/ 25, /*->27147*/
/*27122*/         OPC_CheckPredicate, 60, // Predicate_load
/*27124*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27126*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27129*/         OPC_EmitMergeInputChains1_0,
/*27130*/         OPC_EmitInteger, MVT::i32, 14, 
/*27133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27147*/       /*Scope*/ 56, /*->27204*/
/*27148*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27150*/         OPC_Scope, 25, /*->27177*/ // 2 children in Scope
/*27152*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27154*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27156*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27159*/           OPC_EmitMergeInputChains1_0,
/*27160*/           OPC_EmitInteger, MVT::i32, 14, 
/*27163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27177*/         /*Scope*/ 25, /*->27203*/
/*27178*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27180*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27182*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27185*/           OPC_EmitMergeInputChains1_0,
/*27186*/           OPC_EmitInteger, MVT::i32, 14, 
/*27189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27203*/         0, /*End of Scope*/
/*27204*/       /*Scope*/ 107, /*->27312*/
/*27205*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27207*/         OPC_Scope, 25, /*->27234*/ // 3 children in Scope
/*27209*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27211*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27213*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27216*/           OPC_EmitMergeInputChains1_0,
/*27217*/           OPC_EmitInteger, MVT::i32, 14, 
/*27220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27234*/         /*Scope*/ 50, /*->27285*/
/*27235*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27237*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27239*/           OPC_Scope, 21, /*->27262*/ // 2 children in Scope
/*27241*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27244*/             OPC_EmitMergeInputChains1_0,
/*27245*/             OPC_EmitInteger, MVT::i32, 14, 
/*27248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27262*/           /*Scope*/ 21, /*->27284*/
/*27263*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27266*/             OPC_EmitMergeInputChains1_0,
/*27267*/             OPC_EmitInteger, MVT::i32, 14, 
/*27270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27273*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27284*/           0, /*End of Scope*/
/*27285*/         /*Scope*/ 25, /*->27311*/
/*27286*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27290*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27293*/           OPC_EmitMergeInputChains1_0,
/*27294*/           OPC_EmitInteger, MVT::i32, 14, 
/*27297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27311*/         0, /*End of Scope*/
/*27312*/       /*Scope*/ 50, /*->27363*/
/*27313*/         OPC_CheckPredicate, 60, // Predicate_load
/*27315*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27317*/         OPC_Scope, 21, /*->27340*/ // 2 children in Scope
/*27319*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27322*/           OPC_EmitMergeInputChains1_0,
/*27323*/           OPC_EmitInteger, MVT::i32, 14, 
/*27326*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27329*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27340*/         /*Scope*/ 21, /*->27362*/
/*27341*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27344*/           OPC_EmitMergeInputChains1_0,
/*27345*/           OPC_EmitInteger, MVT::i32, 14, 
/*27348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27362*/         0, /*End of Scope*/
/*27363*/       /*Scope*/ 106, /*->27470*/
/*27364*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27366*/         OPC_Scope, 50, /*->27418*/ // 2 children in Scope
/*27368*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27370*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27372*/           OPC_Scope, 21, /*->27395*/ // 2 children in Scope
/*27374*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27377*/             OPC_EmitMergeInputChains1_0,
/*27378*/             OPC_EmitInteger, MVT::i32, 14, 
/*27381*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27384*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27395*/           /*Scope*/ 21, /*->27417*/
/*27396*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27399*/             OPC_EmitMergeInputChains1_0,
/*27400*/             OPC_EmitInteger, MVT::i32, 14, 
/*27403*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27406*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27417*/           0, /*End of Scope*/
/*27418*/         /*Scope*/ 50, /*->27469*/
/*27419*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27421*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27423*/           OPC_Scope, 21, /*->27446*/ // 2 children in Scope
/*27425*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27428*/             OPC_EmitMergeInputChains1_0,
/*27429*/             OPC_EmitInteger, MVT::i32, 14, 
/*27432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27435*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27446*/           /*Scope*/ 21, /*->27468*/
/*27447*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27450*/             OPC_EmitMergeInputChains1_0,
/*27451*/             OPC_EmitInteger, MVT::i32, 14, 
/*27454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27457*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27468*/           0, /*End of Scope*/
/*27469*/         0, /*End of Scope*/
/*27470*/       /*Scope*/ 25, /*->27496*/
/*27471*/         OPC_CheckPredicate, 60, // Predicate_load
/*27473*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27475*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27478*/         OPC_EmitMergeInputChains1_0,
/*27479*/         OPC_EmitInteger, MVT::i32, 14, 
/*27482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27496*/       /*Scope*/ 52, /*->27549*/
/*27497*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27499*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27501*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27503*/         OPC_Scope, 21, /*->27526*/ // 2 children in Scope
/*27505*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27508*/           OPC_EmitMergeInputChains1_0,
/*27509*/           OPC_EmitInteger, MVT::i32, 14, 
/*27512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27515*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27526*/         /*Scope*/ 21, /*->27548*/
/*27527*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27530*/           OPC_EmitMergeInputChains1_0,
/*27531*/           OPC_EmitInteger, MVT::i32, 14, 
/*27534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27537*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27548*/         0, /*End of Scope*/
/*27549*/       /*Scope*/ 107|128,1/*235*/, /*->27786*/
/*27551*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27553*/         OPC_Scope, 25, /*->27580*/ // 6 children in Scope
/*27555*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27557*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (getTargetLowering()->isLittleEndian())
/*27559*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27562*/           OPC_EmitMergeInputChains1_0,
/*27563*/           OPC_EmitInteger, MVT::i32, 14, 
/*27566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27569*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27580*/         /*Scope*/ 25, /*->27606*/
/*27581*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27583*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (getTargetLowering()->isLittleEndian())
/*27585*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27588*/           OPC_EmitMergeInputChains1_0,
/*27589*/           OPC_EmitInteger, MVT::i32, 14, 
/*27592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27606*/         /*Scope*/ 25, /*->27632*/
/*27607*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27609*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (getTargetLowering()->isLittleEndian())
/*27611*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27614*/           OPC_EmitMergeInputChains1_0,
/*27615*/           OPC_EmitInteger, MVT::i32, 14, 
/*27618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27632*/         /*Scope*/ 50, /*->27683*/
/*27633*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27635*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27637*/           OPC_Scope, 21, /*->27660*/ // 2 children in Scope
/*27639*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27642*/             OPC_EmitMergeInputChains1_0,
/*27643*/             OPC_EmitInteger, MVT::i32, 14, 
/*27646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27660*/           /*Scope*/ 21, /*->27682*/
/*27661*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27664*/             OPC_EmitMergeInputChains1_0,
/*27665*/             OPC_EmitInteger, MVT::i32, 14, 
/*27668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27671*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27682*/           0, /*End of Scope*/
/*27683*/         /*Scope*/ 50, /*->27734*/
/*27684*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27686*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27688*/           OPC_Scope, 21, /*->27711*/ // 2 children in Scope
/*27690*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27693*/             OPC_EmitMergeInputChains1_0,
/*27694*/             OPC_EmitInteger, MVT::i32, 14, 
/*27697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27700*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27711*/           /*Scope*/ 21, /*->27733*/
/*27712*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27715*/             OPC_EmitMergeInputChains1_0,
/*27716*/             OPC_EmitInteger, MVT::i32, 14, 
/*27719*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27722*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27733*/           0, /*End of Scope*/
/*27734*/         /*Scope*/ 50, /*->27785*/
/*27735*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27737*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27739*/           OPC_Scope, 21, /*->27762*/ // 2 children in Scope
/*27741*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27744*/             OPC_EmitMergeInputChains1_0,
/*27745*/             OPC_EmitInteger, MVT::i32, 14, 
/*27748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27762*/           /*Scope*/ 21, /*->27784*/
/*27763*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27766*/             OPC_EmitMergeInputChains1_0,
/*27767*/             OPC_EmitInteger, MVT::i32, 14, 
/*27770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27773*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27784*/           0, /*End of Scope*/
/*27785*/         0, /*End of Scope*/
/*27786*/       /*Scope*/ 50, /*->27837*/
/*27787*/         OPC_CheckPredicate, 60, // Predicate_load
/*27789*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27791*/         OPC_Scope, 21, /*->27814*/ // 2 children in Scope
/*27793*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27796*/           OPC_EmitMergeInputChains1_0,
/*27797*/           OPC_EmitInteger, MVT::i32, 14, 
/*27800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27814*/         /*Scope*/ 21, /*->27836*/
/*27815*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27818*/           OPC_EmitMergeInputChains1_0,
/*27819*/           OPC_EmitInteger, MVT::i32, 14, 
/*27822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27825*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27836*/         0, /*End of Scope*/
/*27837*/       /*Scope*/ 106, /*->27944*/
/*27838*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27840*/         OPC_Scope, 50, /*->27892*/ // 2 children in Scope
/*27842*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27844*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27846*/           OPC_Scope, 21, /*->27869*/ // 2 children in Scope
/*27848*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27851*/             OPC_EmitMergeInputChains1_0,
/*27852*/             OPC_EmitInteger, MVT::i32, 14, 
/*27855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27869*/           /*Scope*/ 21, /*->27891*/
/*27870*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27873*/             OPC_EmitMergeInputChains1_0,
/*27874*/             OPC_EmitInteger, MVT::i32, 14, 
/*27877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27880*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27891*/           0, /*End of Scope*/
/*27892*/         /*Scope*/ 50, /*->27943*/
/*27893*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27895*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27897*/           OPC_Scope, 21, /*->27920*/ // 2 children in Scope
/*27899*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27902*/             OPC_EmitMergeInputChains1_0,
/*27903*/             OPC_EmitInteger, MVT::i32, 14, 
/*27906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27920*/           /*Scope*/ 21, /*->27942*/
/*27921*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27924*/             OPC_EmitMergeInputChains1_0,
/*27925*/             OPC_EmitInteger, MVT::i32, 14, 
/*27928*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27931*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27942*/           0, /*End of Scope*/
/*27943*/         0, /*End of Scope*/
/*27944*/       /*Scope*/ 106, /*->28051*/
/*27945*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27947*/         OPC_Scope, 50, /*->27999*/ // 2 children in Scope
/*27949*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*27951*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27953*/           OPC_Scope, 21, /*->27976*/ // 2 children in Scope
/*27955*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27958*/             OPC_EmitMergeInputChains1_0,
/*27959*/             OPC_EmitInteger, MVT::i32, 14, 
/*27962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27976*/           /*Scope*/ 21, /*->27998*/
/*27977*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27980*/             OPC_EmitMergeInputChains1_0,
/*27981*/             OPC_EmitInteger, MVT::i32, 14, 
/*27984*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27987*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27998*/           0, /*End of Scope*/
/*27999*/         /*Scope*/ 50, /*->28050*/
/*28000*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28002*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28004*/           OPC_Scope, 21, /*->28027*/ // 2 children in Scope
/*28006*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28009*/             OPC_EmitMergeInputChains1_0,
/*28010*/             OPC_EmitInteger, MVT::i32, 14, 
/*28013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28016*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*28027*/           /*Scope*/ 21, /*->28049*/
/*28028*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28031*/             OPC_EmitMergeInputChains1_0,
/*28032*/             OPC_EmitInteger, MVT::i32, 14, 
/*28035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28038*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28049*/           0, /*End of Scope*/
/*28050*/         0, /*End of Scope*/
/*28051*/       /*Scope*/ 52, /*->28104*/
/*28052*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28054*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28056*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28058*/         OPC_Scope, 21, /*->28081*/ // 2 children in Scope
/*28060*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28063*/           OPC_EmitMergeInputChains1_0,
/*28064*/           OPC_EmitInteger, MVT::i32, 14, 
/*28067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28081*/         /*Scope*/ 21, /*->28103*/
/*28082*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28085*/           OPC_EmitMergeInputChains1_0,
/*28086*/           OPC_EmitInteger, MVT::i32, 14, 
/*28089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28092*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28103*/         0, /*End of Scope*/
/*28104*/       /*Scope*/ 29|128,1/*157*/, /*->28263*/
/*28106*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28108*/         OPC_Scope, 50, /*->28160*/ // 3 children in Scope
/*28110*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28112*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28114*/           OPC_Scope, 21, /*->28137*/ // 2 children in Scope
/*28116*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28119*/             OPC_EmitMergeInputChains1_0,
/*28120*/             OPC_EmitInteger, MVT::i32, 14, 
/*28123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28126*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28137*/           /*Scope*/ 21, /*->28159*/
/*28138*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28141*/             OPC_EmitMergeInputChains1_0,
/*28142*/             OPC_EmitInteger, MVT::i32, 14, 
/*28145*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28148*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28159*/           0, /*End of Scope*/
/*28160*/         /*Scope*/ 50, /*->28211*/
/*28161*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28163*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28165*/           OPC_Scope, 21, /*->28188*/ // 2 children in Scope
/*28167*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28170*/             OPC_EmitMergeInputChains1_0,
/*28171*/             OPC_EmitInteger, MVT::i32, 14, 
/*28174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28177*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28188*/           /*Scope*/ 21, /*->28210*/
/*28189*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28192*/             OPC_EmitMergeInputChains1_0,
/*28193*/             OPC_EmitInteger, MVT::i32, 14, 
/*28196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28199*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28210*/           0, /*End of Scope*/
/*28211*/         /*Scope*/ 50, /*->28262*/
/*28212*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28214*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28216*/           OPC_Scope, 21, /*->28239*/ // 2 children in Scope
/*28218*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28221*/             OPC_EmitMergeInputChains1_0,
/*28222*/             OPC_EmitInteger, MVT::i32, 14, 
/*28225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28228*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28239*/           /*Scope*/ 21, /*->28261*/
/*28240*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28243*/             OPC_EmitMergeInputChains1_0,
/*28244*/             OPC_EmitInteger, MVT::i32, 14, 
/*28247*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28250*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28261*/           0, /*End of Scope*/
/*28262*/         0, /*End of Scope*/
/*28263*/       /*Scope*/ 106|128,3/*490*/, /*->28755*/
/*28265*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28267*/         OPC_Scope, 88, /*->28357*/ // 4 children in Scope
/*28269*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28271*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28273*/           OPC_Scope, 40, /*->28315*/ // 2 children in Scope
/*28275*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28278*/             OPC_EmitMergeInputChains1_0,
/*28279*/             OPC_EmitInteger, MVT::i32, 14, 
/*28282*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28285*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28296*/             OPC_EmitInteger, MVT::i32, 14, 
/*28299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28302*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28312*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28315*/           /*Scope*/ 40, /*->28356*/
/*28316*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28319*/             OPC_EmitMergeInputChains1_0,
/*28320*/             OPC_EmitInteger, MVT::i32, 14, 
/*28323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28326*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28337*/             OPC_EmitInteger, MVT::i32, 14, 
/*28340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28343*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28353*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28356*/           0, /*End of Scope*/
/*28357*/         /*Scope*/ 88, /*->28446*/
/*28358*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28360*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28362*/           OPC_Scope, 40, /*->28404*/ // 2 children in Scope
/*28364*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28367*/             OPC_EmitMergeInputChains1_0,
/*28368*/             OPC_EmitInteger, MVT::i32, 14, 
/*28371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28374*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28385*/             OPC_EmitInteger, MVT::i32, 14, 
/*28388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28391*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28401*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28404*/           /*Scope*/ 40, /*->28445*/
/*28405*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28408*/             OPC_EmitMergeInputChains1_0,
/*28409*/             OPC_EmitInteger, MVT::i32, 14, 
/*28412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28415*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28426*/             OPC_EmitInteger, MVT::i32, 14, 
/*28429*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28432*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28442*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28445*/           0, /*End of Scope*/
/*28446*/         /*Scope*/ 24|128,1/*152*/, /*->28600*/
/*28448*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28450*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28452*/           OPC_Scope, 72, /*->28526*/ // 2 children in Scope
/*28454*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28457*/             OPC_EmitMergeInputChains1_0,
/*28458*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28461*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28464*/             OPC_EmitInteger, MVT::i32, 14, 
/*28467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28470*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28481*/             OPC_EmitInteger, MVT::i32, 24, 
/*28484*/             OPC_EmitInteger, MVT::i32, 14, 
/*28487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28490*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28502*/             OPC_EmitInteger, MVT::i32, 24, 
/*28505*/             OPC_EmitInteger, MVT::i32, 14, 
/*28508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28511*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28523*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28526*/           /*Scope*/ 72, /*->28599*/
/*28527*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28530*/             OPC_EmitMergeInputChains1_0,
/*28531*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28534*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28537*/             OPC_EmitInteger, MVT::i32, 14, 
/*28540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28543*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28554*/             OPC_EmitInteger, MVT::i32, 24, 
/*28557*/             OPC_EmitInteger, MVT::i32, 14, 
/*28560*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28563*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28575*/             OPC_EmitInteger, MVT::i32, 24, 
/*28578*/             OPC_EmitInteger, MVT::i32, 14, 
/*28581*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28584*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28596*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28599*/           0, /*End of Scope*/
/*28600*/         /*Scope*/ 24|128,1/*152*/, /*->28754*/
/*28602*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28604*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28606*/           OPC_Scope, 72, /*->28680*/ // 2 children in Scope
/*28608*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28611*/             OPC_EmitMergeInputChains1_0,
/*28612*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28615*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28618*/             OPC_EmitInteger, MVT::i32, 14, 
/*28621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28624*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28635*/             OPC_EmitInteger, MVT::i32, 16, 
/*28638*/             OPC_EmitInteger, MVT::i32, 14, 
/*28641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28644*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28656*/             OPC_EmitInteger, MVT::i32, 16, 
/*28659*/             OPC_EmitInteger, MVT::i32, 14, 
/*28662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28665*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28677*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28680*/           /*Scope*/ 72, /*->28753*/
/*28681*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28684*/             OPC_EmitMergeInputChains1_0,
/*28685*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28688*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28691*/             OPC_EmitInteger, MVT::i32, 14, 
/*28694*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28697*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28708*/             OPC_EmitInteger, MVT::i32, 16, 
/*28711*/             OPC_EmitInteger, MVT::i32, 14, 
/*28714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28717*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28729*/             OPC_EmitInteger, MVT::i32, 16, 
/*28732*/             OPC_EmitInteger, MVT::i32, 14, 
/*28735*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28738*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28750*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28753*/           0, /*End of Scope*/
/*28754*/         0, /*End of Scope*/
/*28755*/       0, /*End of Scope*/
/*28756*/     /*Scope*/ 1|128,2/*257*/, /*->29015*/
/*28758*/       OPC_MoveChild, 1,
/*28760*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28763*/       OPC_RecordChild0, // #1 = $addr
/*28764*/       OPC_MoveChild, 0,
/*28766*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28769*/       OPC_MoveParent,
/*28770*/       OPC_MoveParent,
/*28771*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28773*/       OPC_CheckType, MVT::i32,
/*28775*/       OPC_Scope, 44, /*->28821*/ // 5 children in Scope
/*28777*/         OPC_CheckPredicate, 60, // Predicate_load
/*28779*/         OPC_Scope, 19, /*->28800*/ // 2 children in Scope
/*28781*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28783*/           OPC_EmitMergeInputChains1_0,
/*28784*/           OPC_EmitInteger, MVT::i32, 14, 
/*28787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                    // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28800*/         /*Scope*/ 19, /*->28820*/
/*28801*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28803*/           OPC_EmitMergeInputChains1_0,
/*28804*/           OPC_EmitInteger, MVT::i32, 14, 
/*28807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28810*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                    // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28820*/         0, /*End of Scope*/
/*28821*/       /*Scope*/ 48, /*->28870*/
/*28822*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28824*/         OPC_Scope, 21, /*->28847*/ // 2 children in Scope
/*28826*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28828*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28830*/           OPC_EmitMergeInputChains1_0,
/*28831*/           OPC_EmitInteger, MVT::i32, 14, 
/*28834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28847*/         /*Scope*/ 21, /*->28869*/
/*28848*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28850*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28852*/           OPC_EmitMergeInputChains1_0,
/*28853*/           OPC_EmitInteger, MVT::i32, 14, 
/*28856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28859*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28869*/         0, /*End of Scope*/
/*28870*/       /*Scope*/ 48, /*->28919*/
/*28871*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28873*/         OPC_Scope, 21, /*->28896*/ // 2 children in Scope
/*28875*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28877*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28879*/           OPC_EmitMergeInputChains1_0,
/*28880*/           OPC_EmitInteger, MVT::i32, 14, 
/*28883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28886*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28896*/         /*Scope*/ 21, /*->28918*/
/*28897*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28899*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28901*/           OPC_EmitMergeInputChains1_0,
/*28902*/           OPC_EmitInteger, MVT::i32, 14, 
/*28905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28918*/         0, /*End of Scope*/
/*28919*/       /*Scope*/ 23, /*->28943*/
/*28920*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28922*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28924*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28926*/         OPC_EmitMergeInputChains1_0,
/*28927*/         OPC_EmitInteger, MVT::i32, 14, 
/*28930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28943*/       /*Scope*/ 70, /*->29014*/
/*28944*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28946*/         OPC_Scope, 21, /*->28969*/ // 3 children in Scope
/*28948*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28950*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28952*/           OPC_EmitMergeInputChains1_0,
/*28953*/           OPC_EmitInteger, MVT::i32, 14, 
/*28956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28969*/         /*Scope*/ 21, /*->28991*/
/*28970*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28972*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28974*/           OPC_EmitMergeInputChains1_0,
/*28975*/           OPC_EmitInteger, MVT::i32, 14, 
/*28978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28991*/         /*Scope*/ 21, /*->29013*/
/*28992*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28994*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28996*/           OPC_EmitMergeInputChains1_0,
/*28997*/           OPC_EmitInteger, MVT::i32, 14, 
/*29000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29013*/         0, /*End of Scope*/
/*29014*/       0, /*End of Scope*/
/*29015*/     /*Scope*/ 95|128,32/*4191*/, /*->33208*/
/*29017*/       OPC_RecordChild1, // #1 = $addr
/*29018*/       OPC_CheckChild1Type, MVT::i32,
/*29020*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*29022*/       OPC_Scope, 12|128,1/*140*/, /*->29165*/ // 47 children in Scope
/*29025*/         OPC_CheckPredicate, 60, // Predicate_load
/*29027*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->29139
/*29030*/           OPC_Scope, 25, /*->29057*/ // 2 children in Scope
/*29032*/             OPC_CheckPredicate, 73, // Predicate_alignedload32
/*29034*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*29036*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29039*/             OPC_EmitMergeInputChains1_0,
/*29040*/             OPC_EmitInteger, MVT::i32, 14, 
/*29043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29046*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*29057*/           /*Scope*/ 80, /*->29138*/
/*29058*/             OPC_Scope, 25, /*->29085*/ // 3 children in Scope
/*29060*/               OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*29062*/               OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29064*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29067*/               OPC_EmitMergeInputChains1_0,
/*29068*/               OPC_EmitInteger, MVT::i32, 14, 
/*29071*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29074*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*29085*/             /*Scope*/ 25, /*->29111*/
/*29086*/               OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*29088*/               OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29090*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29093*/               OPC_EmitMergeInputChains1_0,
/*29094*/               OPC_EmitInteger, MVT::i32, 14, 
/*29097*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29100*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*29111*/             /*Scope*/ 25, /*->29137*/
/*29112*/               OPC_CheckPredicate, 76, // Predicate_non_word_alignedload
/*29114*/               OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*29116*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29119*/               OPC_EmitMergeInputChains1_0,
/*29120*/               OPC_EmitInteger, MVT::i32, 14, 
/*29123*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29126*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29137*/             0, /*End of Scope*/
/*29138*/           0, /*End of Scope*/
/*29139*/         /*SwitchType*/ 23, MVT::f32,// ->29164
/*29141*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*29143*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29146*/           OPC_EmitMergeInputChains1_0,
/*29147*/           OPC_EmitInteger, MVT::i32, 14, 
/*29150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*29164*/         0, // EndSwitchType
/*29165*/       /*Scope*/ 46, /*->29212*/
/*29166*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29168*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29170*/         OPC_CheckType, MVT::v8i16,
/*29172*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29175*/         OPC_EmitMergeInputChains1_0,
/*29176*/         OPC_EmitInteger, MVT::i32, 14, 
/*29179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29182*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29193*/         OPC_EmitInteger, MVT::i32, 14, 
/*29196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29199*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29209*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29212*/       /*Scope*/ 46, /*->29259*/
/*29213*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29215*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29217*/         OPC_CheckType, MVT::v8i16,
/*29219*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29222*/         OPC_EmitMergeInputChains1_0,
/*29223*/         OPC_EmitInteger, MVT::i32, 14, 
/*29226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29229*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29240*/         OPC_EmitInteger, MVT::i32, 14, 
/*29243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29246*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29256*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29259*/       /*Scope*/ 46, /*->29306*/
/*29260*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29262*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29264*/         OPC_CheckType, MVT::v8i16,
/*29266*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29269*/         OPC_EmitMergeInputChains1_0,
/*29270*/         OPC_EmitInteger, MVT::i32, 14, 
/*29273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29276*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29287*/         OPC_EmitInteger, MVT::i32, 14, 
/*29290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29293*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29303*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29306*/       /*Scope*/ 46, /*->29353*/
/*29307*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29309*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29311*/         OPC_CheckType, MVT::v4i32,
/*29313*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29316*/         OPC_EmitMergeInputChains1_0,
/*29317*/         OPC_EmitInteger, MVT::i32, 14, 
/*29320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29323*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29334*/         OPC_EmitInteger, MVT::i32, 14, 
/*29337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29340*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29350*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29353*/       /*Scope*/ 46, /*->29400*/
/*29354*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29356*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29358*/         OPC_CheckType, MVT::v4i32,
/*29360*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29363*/         OPC_EmitMergeInputChains1_0,
/*29364*/         OPC_EmitInteger, MVT::i32, 14, 
/*29367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29370*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29381*/         OPC_EmitInteger, MVT::i32, 14, 
/*29384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29387*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29397*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29400*/       /*Scope*/ 46, /*->29447*/
/*29401*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29403*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29405*/         OPC_CheckType, MVT::v4i32,
/*29407*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29410*/         OPC_EmitMergeInputChains1_0,
/*29411*/         OPC_EmitInteger, MVT::i32, 14, 
/*29414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29417*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29428*/         OPC_EmitInteger, MVT::i32, 14, 
/*29431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29434*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29444*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29447*/       /*Scope*/ 46, /*->29494*/
/*29448*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29450*/         OPC_CheckPredicate, 83, // Predicate_extloadvi32
/*29452*/         OPC_CheckType, MVT::v2i64,
/*29454*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29457*/         OPC_EmitMergeInputChains1_0,
/*29458*/         OPC_EmitInteger, MVT::i32, 14, 
/*29461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29464*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29475*/         OPC_EmitInteger, MVT::i32, 14, 
/*29478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29481*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29491*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29494*/       /*Scope*/ 46, /*->29541*/
/*29495*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29497*/         OPC_CheckPredicate, 84, // Predicate_zextloadvi32
/*29499*/         OPC_CheckType, MVT::v2i64,
/*29501*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29504*/         OPC_EmitMergeInputChains1_0,
/*29505*/         OPC_EmitInteger, MVT::i32, 14, 
/*29508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29511*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29522*/         OPC_EmitInteger, MVT::i32, 14, 
/*29525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29528*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29538*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29541*/       /*Scope*/ 46, /*->29588*/
/*29542*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29544*/         OPC_CheckPredicate, 85, // Predicate_sextloadvi32
/*29546*/         OPC_CheckType, MVT::v2i64,
/*29548*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29551*/         OPC_EmitMergeInputChains1_0,
/*29552*/         OPC_EmitInteger, MVT::i32, 14, 
/*29555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29558*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29569*/         OPC_EmitInteger, MVT::i32, 14, 
/*29572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29575*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29585*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29588*/       /*Scope*/ 69, /*->29658*/
/*29589*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29591*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29593*/         OPC_CheckType, MVT::v4i16,
/*29595*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29597*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29600*/         OPC_EmitMergeInputChains1_0,
/*29601*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29608*/         OPC_EmitInteger, MVT::i32, 0, 
/*29611*/         OPC_EmitInteger, MVT::i32, 14, 
/*29614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29617*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29630*/         OPC_EmitInteger, MVT::i32, 14, 
/*29633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29636*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29646*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29649*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29658*/       /*Scope*/ 69, /*->29728*/
/*29659*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29661*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29663*/         OPC_CheckType, MVT::v4i16,
/*29665*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29667*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29670*/         OPC_EmitMergeInputChains1_0,
/*29671*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29678*/         OPC_EmitInteger, MVT::i32, 0, 
/*29681*/         OPC_EmitInteger, MVT::i32, 14, 
/*29684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29687*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29700*/         OPC_EmitInteger, MVT::i32, 14, 
/*29703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29706*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29716*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29719*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29728*/       /*Scope*/ 69, /*->29798*/
/*29729*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29731*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29733*/         OPC_CheckType, MVT::v4i16,
/*29735*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29737*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29740*/         OPC_EmitMergeInputChains1_0,
/*29741*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29748*/         OPC_EmitInteger, MVT::i32, 0, 
/*29751*/         OPC_EmitInteger, MVT::i32, 14, 
/*29754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29757*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29770*/         OPC_EmitInteger, MVT::i32, 14, 
/*29773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29776*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29786*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29789*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29798*/       /*Scope*/ 69, /*->29868*/
/*29799*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29801*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29803*/         OPC_CheckType, MVT::v2i32,
/*29805*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29807*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29810*/         OPC_EmitMergeInputChains1_0,
/*29811*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29818*/         OPC_EmitInteger, MVT::i32, 0, 
/*29821*/         OPC_EmitInteger, MVT::i32, 14, 
/*29824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29827*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29840*/         OPC_EmitInteger, MVT::i32, 14, 
/*29843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29846*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29856*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29859*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29868*/       /*Scope*/ 69, /*->29938*/
/*29869*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29871*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29873*/         OPC_CheckType, MVT::v2i32,
/*29875*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29877*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29880*/         OPC_EmitMergeInputChains1_0,
/*29881*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29888*/         OPC_EmitInteger, MVT::i32, 0, 
/*29891*/         OPC_EmitInteger, MVT::i32, 14, 
/*29894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29897*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29910*/         OPC_EmitInteger, MVT::i32, 14, 
/*29913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29916*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29926*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29929*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29938*/       /*Scope*/ 69, /*->30008*/
/*29939*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29941*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29943*/         OPC_CheckType, MVT::v2i32,
/*29945*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*29947*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29950*/         OPC_EmitMergeInputChains1_0,
/*29951*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29958*/         OPC_EmitInteger, MVT::i32, 0, 
/*29961*/         OPC_EmitInteger, MVT::i32, 14, 
/*29964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29967*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29980*/         OPC_EmitInteger, MVT::i32, 14, 
/*29983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29986*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29996*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29999*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30008*/       /*Scope*/ 88, /*->30097*/
/*30009*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30011*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30013*/         OPC_CheckType, MVT::v4i32,
/*30015*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*30017*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30020*/         OPC_EmitMergeInputChains1_0,
/*30021*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30028*/         OPC_EmitInteger, MVT::i32, 0, 
/*30031*/         OPC_EmitInteger, MVT::i32, 14, 
/*30034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30037*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30050*/         OPC_EmitInteger, MVT::i32, 14, 
/*30053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30056*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30066*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30069*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30078*/         OPC_EmitInteger, MVT::i32, 14, 
/*30081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30084*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30094*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30097*/       /*Scope*/ 88, /*->30186*/
/*30098*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30100*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30102*/         OPC_CheckType, MVT::v4i32,
/*30104*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*30106*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30109*/         OPC_EmitMergeInputChains1_0,
/*30110*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30117*/         OPC_EmitInteger, MVT::i32, 0, 
/*30120*/         OPC_EmitInteger, MVT::i32, 14, 
/*30123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30126*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30139*/         OPC_EmitInteger, MVT::i32, 14, 
/*30142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30145*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30155*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30158*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30167*/         OPC_EmitInteger, MVT::i32, 14, 
/*30170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30173*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30183*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30186*/       /*Scope*/ 88, /*->30275*/
/*30187*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30189*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30191*/         OPC_CheckType, MVT::v4i32,
/*30193*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*30195*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30198*/         OPC_EmitMergeInputChains1_0,
/*30199*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30206*/         OPC_EmitInteger, MVT::i32, 0, 
/*30209*/         OPC_EmitInteger, MVT::i32, 14, 
/*30212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30215*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30228*/         OPC_EmitInteger, MVT::i32, 14, 
/*30231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30234*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30244*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30247*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30256*/         OPC_EmitInteger, MVT::i32, 14, 
/*30259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30262*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30272*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30275*/       /*Scope*/ 88, /*->30364*/
/*30276*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30278*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30280*/         OPC_CheckType, MVT::v2i64,
/*30282*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*30284*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30287*/         OPC_EmitMergeInputChains1_0,
/*30288*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30295*/         OPC_EmitInteger, MVT::i32, 0, 
/*30298*/         OPC_EmitInteger, MVT::i32, 14, 
/*30301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30304*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30317*/         OPC_EmitInteger, MVT::i32, 14, 
/*30320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30323*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30333*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30336*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30345*/         OPC_EmitInteger, MVT::i32, 14, 
/*30348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30351*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30361*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30364*/       /*Scope*/ 88, /*->30453*/
/*30365*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30367*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30369*/         OPC_CheckType, MVT::v2i64,
/*30371*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*30373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30376*/         OPC_EmitMergeInputChains1_0,
/*30377*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30384*/         OPC_EmitInteger, MVT::i32, 0, 
/*30387*/         OPC_EmitInteger, MVT::i32, 14, 
/*30390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30393*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30406*/         OPC_EmitInteger, MVT::i32, 14, 
/*30409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30412*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30422*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30425*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30434*/         OPC_EmitInteger, MVT::i32, 14, 
/*30437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30440*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30450*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30453*/       /*Scope*/ 88, /*->30542*/
/*30454*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30456*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30458*/         OPC_CheckType, MVT::v2i64,
/*30460*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*30462*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30465*/         OPC_EmitMergeInputChains1_0,
/*30466*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30473*/         OPC_EmitInteger, MVT::i32, 0, 
/*30476*/         OPC_EmitInteger, MVT::i32, 14, 
/*30479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30482*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30495*/         OPC_EmitInteger, MVT::i32, 14, 
/*30498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30501*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30511*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30514*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30523*/         OPC_EmitInteger, MVT::i32, 14, 
/*30526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30529*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30539*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30542*/       /*Scope*/ 85, /*->30628*/
/*30543*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30545*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30547*/         OPC_CheckType, MVT::v4i16,
/*30549*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*30551*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30554*/         OPC_EmitMergeInputChains1_0,
/*30555*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30562*/         OPC_EmitInteger, MVT::i32, 0, 
/*30565*/         OPC_EmitInteger, MVT::i32, 14, 
/*30568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30571*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30584*/         OPC_EmitInteger, MVT::i32, 14, 
/*30587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30590*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30600*/         OPC_EmitInteger, MVT::i32, 14, 
/*30603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30606*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30616*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30619*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30628*/       /*Scope*/ 85, /*->30714*/
/*30629*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30631*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30633*/         OPC_CheckType, MVT::v4i16,
/*30635*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*30637*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30640*/         OPC_EmitMergeInputChains1_0,
/*30641*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30648*/         OPC_EmitInteger, MVT::i32, 0, 
/*30651*/         OPC_EmitInteger, MVT::i32, 14, 
/*30654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30657*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30670*/         OPC_EmitInteger, MVT::i32, 14, 
/*30673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30676*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30686*/         OPC_EmitInteger, MVT::i32, 14, 
/*30689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30692*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30702*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30705*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30714*/       /*Scope*/ 85, /*->30800*/
/*30715*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30717*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30719*/         OPC_CheckType, MVT::v4i16,
/*30721*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*30723*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30726*/         OPC_EmitMergeInputChains1_0,
/*30727*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30734*/         OPC_EmitInteger, MVT::i32, 0, 
/*30737*/         OPC_EmitInteger, MVT::i32, 14, 
/*30740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30743*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30756*/         OPC_EmitInteger, MVT::i32, 14, 
/*30759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30762*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30772*/         OPC_EmitInteger, MVT::i32, 14, 
/*30775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30778*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30788*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30791*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30800*/       /*Scope*/ 85, /*->30886*/
/*30801*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30803*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30805*/         OPC_CheckType, MVT::v2i32,
/*30807*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*30809*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30812*/         OPC_EmitMergeInputChains1_0,
/*30813*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30820*/         OPC_EmitInteger, MVT::i32, 0, 
/*30823*/         OPC_EmitInteger, MVT::i32, 14, 
/*30826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30829*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30842*/         OPC_EmitInteger, MVT::i32, 14, 
/*30845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30848*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30858*/         OPC_EmitInteger, MVT::i32, 14, 
/*30861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30864*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30874*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30877*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30886*/       /*Scope*/ 85, /*->30972*/
/*30887*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30889*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30891*/         OPC_CheckType, MVT::v2i32,
/*30893*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*30895*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30898*/         OPC_EmitMergeInputChains1_0,
/*30899*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30906*/         OPC_EmitInteger, MVT::i32, 0, 
/*30909*/         OPC_EmitInteger, MVT::i32, 14, 
/*30912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30915*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30928*/         OPC_EmitInteger, MVT::i32, 14, 
/*30931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30934*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30944*/         OPC_EmitInteger, MVT::i32, 14, 
/*30947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30950*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30960*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30963*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30972*/       /*Scope*/ 85, /*->31058*/
/*30973*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30975*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30977*/         OPC_CheckType, MVT::v2i32,
/*30979*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*30981*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30984*/         OPC_EmitMergeInputChains1_0,
/*30985*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30992*/         OPC_EmitInteger, MVT::i32, 0, 
/*30995*/         OPC_EmitInteger, MVT::i32, 14, 
/*30998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31001*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31014*/         OPC_EmitInteger, MVT::i32, 14, 
/*31017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31020*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31030*/         OPC_EmitInteger, MVT::i32, 14, 
/*31033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31036*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31046*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31049*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*31058*/       /*Scope*/ 97, /*->31156*/
/*31059*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31061*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31063*/         OPC_CheckType, MVT::v2i32,
/*31065*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*31067*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31070*/         OPC_EmitMergeInputChains1_0,
/*31071*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31078*/         OPC_EmitInteger, MVT::i32, 0, 
/*31081*/         OPC_EmitInteger, MVT::i32, 14, 
/*31084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31087*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31100*/         OPC_EmitInteger, MVT::i32, 14, 
/*31103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31106*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31116*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31119*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31128*/         OPC_EmitInteger, MVT::i32, 14, 
/*31131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31134*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31144*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31147*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31156*/       /*Scope*/ 97, /*->31254*/
/*31157*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31159*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31161*/         OPC_CheckType, MVT::v2i32,
/*31163*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*31165*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31168*/         OPC_EmitMergeInputChains1_0,
/*31169*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31176*/         OPC_EmitInteger, MVT::i32, 0, 
/*31179*/         OPC_EmitInteger, MVT::i32, 14, 
/*31182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31185*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31198*/         OPC_EmitInteger, MVT::i32, 14, 
/*31201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31204*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31214*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31217*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31226*/         OPC_EmitInteger, MVT::i32, 14, 
/*31229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31232*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31242*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31245*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31254*/       /*Scope*/ 97, /*->31352*/
/*31255*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31257*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31259*/         OPC_CheckType, MVT::v2i32,
/*31261*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*31263*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31266*/         OPC_EmitMergeInputChains1_0,
/*31267*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31274*/         OPC_EmitInteger, MVT::i32, 0, 
/*31277*/         OPC_EmitInteger, MVT::i32, 14, 
/*31280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31283*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31296*/         OPC_EmitInteger, MVT::i32, 14, 
/*31299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31302*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31312*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31315*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31324*/         OPC_EmitInteger, MVT::i32, 14, 
/*31327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31330*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31340*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31343*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31352*/       /*Scope*/ 104, /*->31457*/
/*31353*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31355*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31357*/         OPC_CheckType, MVT::v4i32,
/*31359*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31361*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31364*/         OPC_EmitMergeInputChains1_0,
/*31365*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31372*/         OPC_EmitInteger, MVT::i32, 0, 
/*31375*/         OPC_EmitInteger, MVT::i32, 14, 
/*31378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31381*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31394*/         OPC_EmitInteger, MVT::i32, 14, 
/*31397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31400*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31410*/         OPC_EmitInteger, MVT::i32, 14, 
/*31413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31416*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31426*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31429*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31438*/         OPC_EmitInteger, MVT::i32, 14, 
/*31441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31444*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31454*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31457*/       /*Scope*/ 104, /*->31562*/
/*31458*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31460*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31462*/         OPC_CheckType, MVT::v4i32,
/*31464*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31466*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31469*/         OPC_EmitMergeInputChains1_0,
/*31470*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31477*/         OPC_EmitInteger, MVT::i32, 0, 
/*31480*/         OPC_EmitInteger, MVT::i32, 14, 
/*31483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31486*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31499*/         OPC_EmitInteger, MVT::i32, 14, 
/*31502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31505*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31515*/         OPC_EmitInteger, MVT::i32, 14, 
/*31518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31521*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31531*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31534*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31543*/         OPC_EmitInteger, MVT::i32, 14, 
/*31546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31549*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31559*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31562*/       /*Scope*/ 104, /*->31667*/
/*31563*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31565*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31567*/         OPC_CheckType, MVT::v4i32,
/*31569*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31571*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31574*/         OPC_EmitMergeInputChains1_0,
/*31575*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31582*/         OPC_EmitInteger, MVT::i32, 0, 
/*31585*/         OPC_EmitInteger, MVT::i32, 14, 
/*31588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31591*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31604*/         OPC_EmitInteger, MVT::i32, 14, 
/*31607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31610*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31620*/         OPC_EmitInteger, MVT::i32, 14, 
/*31623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31626*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31636*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31639*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31648*/         OPC_EmitInteger, MVT::i32, 14, 
/*31651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31654*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31664*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31667*/       /*Scope*/ 104, /*->31772*/
/*31668*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31670*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31672*/         OPC_CheckType, MVT::v2i64,
/*31674*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31676*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31679*/         OPC_EmitMergeInputChains1_0,
/*31680*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31687*/         OPC_EmitInteger, MVT::i32, 0, 
/*31690*/         OPC_EmitInteger, MVT::i32, 14, 
/*31693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31696*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31709*/         OPC_EmitInteger, MVT::i32, 14, 
/*31712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31715*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31725*/         OPC_EmitInteger, MVT::i32, 14, 
/*31728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31731*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31741*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31744*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31753*/         OPC_EmitInteger, MVT::i32, 14, 
/*31756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31759*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31769*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31772*/       /*Scope*/ 104, /*->31877*/
/*31773*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31775*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31777*/         OPC_CheckType, MVT::v2i64,
/*31779*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31781*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31784*/         OPC_EmitMergeInputChains1_0,
/*31785*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31792*/         OPC_EmitInteger, MVT::i32, 0, 
/*31795*/         OPC_EmitInteger, MVT::i32, 14, 
/*31798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31801*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31814*/         OPC_EmitInteger, MVT::i32, 14, 
/*31817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31820*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31830*/         OPC_EmitInteger, MVT::i32, 14, 
/*31833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31836*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31846*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31849*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31858*/         OPC_EmitInteger, MVT::i32, 14, 
/*31861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31864*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31874*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31877*/       /*Scope*/ 104, /*->31982*/
/*31878*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31880*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31882*/         OPC_CheckType, MVT::v2i64,
/*31884*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31886*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31889*/         OPC_EmitMergeInputChains1_0,
/*31890*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31897*/         OPC_EmitInteger, MVT::i32, 0, 
/*31900*/         OPC_EmitInteger, MVT::i32, 14, 
/*31903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31906*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31919*/         OPC_EmitInteger, MVT::i32, 14, 
/*31922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31925*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31935*/         OPC_EmitInteger, MVT::i32, 14, 
/*31938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31941*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31951*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31954*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31963*/         OPC_EmitInteger, MVT::i32, 14, 
/*31966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31969*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31979*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31982*/       /*Scope*/ 113, /*->32096*/
/*31983*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31985*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31987*/         OPC_CheckType, MVT::v2i32,
/*31989*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*31991*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31994*/         OPC_EmitMergeInputChains1_0,
/*31995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32002*/         OPC_EmitInteger, MVT::i32, 0, 
/*32005*/         OPC_EmitInteger, MVT::i32, 14, 
/*32008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32011*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32024*/         OPC_EmitInteger, MVT::i32, 14, 
/*32027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32030*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32040*/         OPC_EmitInteger, MVT::i32, 14, 
/*32043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32046*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32056*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32059*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32068*/         OPC_EmitInteger, MVT::i32, 14, 
/*32071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32074*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32084*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32087*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32096*/       /*Scope*/ 113, /*->32210*/
/*32097*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32099*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32101*/         OPC_CheckType, MVT::v2i32,
/*32103*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*32105*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32108*/         OPC_EmitMergeInputChains1_0,
/*32109*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32116*/         OPC_EmitInteger, MVT::i32, 0, 
/*32119*/         OPC_EmitInteger, MVT::i32, 14, 
/*32122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32125*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32138*/         OPC_EmitInteger, MVT::i32, 14, 
/*32141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32144*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32154*/         OPC_EmitInteger, MVT::i32, 14, 
/*32157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32160*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32170*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32173*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32182*/         OPC_EmitInteger, MVT::i32, 14, 
/*32185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32188*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32198*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32201*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32210*/       /*Scope*/ 113, /*->32324*/
/*32211*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32213*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32215*/         OPC_CheckType, MVT::v2i32,
/*32217*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*32219*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32222*/         OPC_EmitMergeInputChains1_0,
/*32223*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32230*/         OPC_EmitInteger, MVT::i32, 0, 
/*32233*/         OPC_EmitInteger, MVT::i32, 14, 
/*32236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32239*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32252*/         OPC_EmitInteger, MVT::i32, 14, 
/*32255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32258*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32268*/         OPC_EmitInteger, MVT::i32, 14, 
/*32271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32274*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32284*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32287*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32296*/         OPC_EmitInteger, MVT::i32, 14, 
/*32299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32302*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32312*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32315*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32324*/       /*Scope*/ 116, /*->32441*/
/*32325*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32327*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32329*/         OPC_CheckType, MVT::v2i64,
/*32331*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*32333*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32336*/         OPC_EmitMergeInputChains1_0,
/*32337*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32344*/         OPC_EmitInteger, MVT::i32, 0, 
/*32347*/         OPC_EmitInteger, MVT::i32, 14, 
/*32350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32353*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32366*/         OPC_EmitInteger, MVT::i32, 14, 
/*32369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32372*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32382*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32385*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32394*/         OPC_EmitInteger, MVT::i32, 14, 
/*32397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32400*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32410*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32413*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32422*/         OPC_EmitInteger, MVT::i32, 14, 
/*32425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32428*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32438*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32441*/       /*Scope*/ 116, /*->32558*/
/*32442*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32444*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32446*/         OPC_CheckType, MVT::v2i64,
/*32448*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*32450*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32453*/         OPC_EmitMergeInputChains1_0,
/*32454*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32461*/         OPC_EmitInteger, MVT::i32, 0, 
/*32464*/         OPC_EmitInteger, MVT::i32, 14, 
/*32467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32470*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32483*/         OPC_EmitInteger, MVT::i32, 14, 
/*32486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32489*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32499*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32511*/         OPC_EmitInteger, MVT::i32, 14, 
/*32514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32517*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32527*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32530*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32539*/         OPC_EmitInteger, MVT::i32, 14, 
/*32542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32545*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32555*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32558*/       /*Scope*/ 116, /*->32675*/
/*32559*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32561*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32563*/         OPC_CheckType, MVT::v2i64,
/*32565*/         OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*32567*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32570*/         OPC_EmitMergeInputChains1_0,
/*32571*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32578*/         OPC_EmitInteger, MVT::i32, 0, 
/*32581*/         OPC_EmitInteger, MVT::i32, 14, 
/*32584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32587*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32600*/         OPC_EmitInteger, MVT::i32, 14, 
/*32603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32606*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32616*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32619*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32628*/         OPC_EmitInteger, MVT::i32, 14, 
/*32631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32634*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32644*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32647*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32656*/         OPC_EmitInteger, MVT::i32, 14, 
/*32659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32662*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32672*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32675*/       /*Scope*/ 4|128,1/*132*/, /*->32809*/
/*32677*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32679*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32681*/         OPC_CheckType, MVT::v2i64,
/*32683*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*32685*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32688*/         OPC_EmitMergeInputChains1_0,
/*32689*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32696*/         OPC_EmitInteger, MVT::i32, 0, 
/*32699*/         OPC_EmitInteger, MVT::i32, 14, 
/*32702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32705*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32718*/         OPC_EmitInteger, MVT::i32, 14, 
/*32721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32724*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32734*/         OPC_EmitInteger, MVT::i32, 14, 
/*32737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32740*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32750*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32753*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32762*/         OPC_EmitInteger, MVT::i32, 14, 
/*32765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32768*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32778*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32781*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32790*/         OPC_EmitInteger, MVT::i32, 14, 
/*32793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32796*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32806*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32809*/       /*Scope*/ 4|128,1/*132*/, /*->32943*/
/*32811*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32813*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32815*/         OPC_CheckType, MVT::v2i64,
/*32817*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*32819*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32822*/         OPC_EmitMergeInputChains1_0,
/*32823*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32830*/         OPC_EmitInteger, MVT::i32, 0, 
/*32833*/         OPC_EmitInteger, MVT::i32, 14, 
/*32836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32839*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32852*/         OPC_EmitInteger, MVT::i32, 14, 
/*32855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32858*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32868*/         OPC_EmitInteger, MVT::i32, 14, 
/*32871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32874*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32884*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32887*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32896*/         OPC_EmitInteger, MVT::i32, 14, 
/*32899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32902*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32912*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32915*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32924*/         OPC_EmitInteger, MVT::i32, 14, 
/*32927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32930*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32940*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32943*/       /*Scope*/ 4|128,1/*132*/, /*->33077*/
/*32945*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32947*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32949*/         OPC_CheckType, MVT::v2i64,
/*32951*/         OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*32953*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32956*/         OPC_EmitMergeInputChains1_0,
/*32957*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32964*/         OPC_EmitInteger, MVT::i32, 0, 
/*32967*/         OPC_EmitInteger, MVT::i32, 14, 
/*32970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32973*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32986*/         OPC_EmitInteger, MVT::i32, 14, 
/*32989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32992*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33002*/         OPC_EmitInteger, MVT::i32, 14, 
/*33005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33008*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33018*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33021*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33030*/         OPC_EmitInteger, MVT::i32, 14, 
/*33033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33036*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33046*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33049*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*33058*/         OPC_EmitInteger, MVT::i32, 14, 
/*33061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33064*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*33074*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*33077*/       /*Scope*/ 0|128,1/*128*/, /*->33207*/
/*33079*/         OPC_CheckPredicate, 60, // Predicate_load
/*33081*/         OPC_CheckType, MVT::v2f64,
/*33083*/         OPC_Scope, 23, /*->33108*/ // 5 children in Scope
/*33085*/           OPC_CheckPredicate, 86, // Predicate_dword_alignedload
/*33087*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33090*/           OPC_EmitMergeInputChains1_0,
/*33091*/           OPC_EmitInteger, MVT::i32, 14, 
/*33094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*33108*/         /*Scope*/ 25, /*->33134*/
/*33109*/           OPC_CheckPredicate, 87, // Predicate_word_alignedload
/*33111*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*33113*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33116*/           OPC_EmitMergeInputChains1_0,
/*33117*/           OPC_EmitInteger, MVT::i32, 14, 
/*33120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33123*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*33134*/         /*Scope*/ 25, /*->33160*/
/*33135*/           OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*33137*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*33139*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33142*/           OPC_EmitMergeInputChains1_0,
/*33143*/           OPC_EmitInteger, MVT::i32, 14, 
/*33146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*33160*/         /*Scope*/ 25, /*->33186*/
/*33161*/           OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*33163*/           OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*33165*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33168*/           OPC_EmitMergeInputChains1_0,
/*33169*/           OPC_EmitInteger, MVT::i32, 14, 
/*33172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*33186*/         /*Scope*/ 19, /*->33206*/
/*33187*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*33189*/           OPC_EmitMergeInputChains1_0,
/*33190*/           OPC_EmitInteger, MVT::i32, 14, 
/*33193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*33206*/         0, /*End of Scope*/
/*33207*/       0, /*End of Scope*/
/*33208*/     0, /*End of Scope*/
/*33209*/   /*SwitchOpcode*/ 37|128,9/*1189*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->34402
/*33213*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*33214*/     OPC_Scope, 58|128,2/*314*/, /*->33531*/ // 7 children in Scope
/*33217*/       OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*33220*/       OPC_Scope, 14|128,1/*142*/, /*->33365*/ // 2 children in Scope
/*33223*/         OPC_MoveChild, 2,
/*33225*/         OPC_Scope, 33, /*->33260*/ // 4 children in Scope
/*33227*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33230*/           OPC_RecordChild0, // #1 = $Rt
/*33231*/           OPC_MoveParent,
/*33232*/           OPC_RecordChild3, // #2 = $addr
/*33233*/           OPC_CheckChild3Type, MVT::i32,
/*33235*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33237*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33239*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33242*/           OPC_EmitMergeInputChains1_0,
/*33243*/           OPC_EmitInteger, MVT::i32, 14, 
/*33246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33249*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33260*/         /*Scope*/ 34, /*->33295*/
/*33261*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33265*/           OPC_RecordChild0, // #1 = $Rt
/*33266*/           OPC_MoveParent,
/*33267*/           OPC_RecordChild3, // #2 = $addr
/*33268*/           OPC_CheckChild3Type, MVT::i32,
/*33270*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33272*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33274*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33277*/           OPC_EmitMergeInputChains1_0,
/*33278*/           OPC_EmitInteger, MVT::i32, 14, 
/*33281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33284*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33295*/         /*Scope*/ 33, /*->33329*/
/*33296*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33299*/           OPC_RecordChild0, // #1 = $Rt
/*33300*/           OPC_MoveParent,
/*33301*/           OPC_RecordChild3, // #2 = $addr
/*33302*/           OPC_CheckChild3Type, MVT::i32,
/*33304*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33306*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33308*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33311*/           OPC_EmitMergeInputChains1_0,
/*33312*/           OPC_EmitInteger, MVT::i32, 14, 
/*33315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33329*/         /*Scope*/ 34, /*->33364*/
/*33330*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33334*/           OPC_RecordChild0, // #1 = $Rt
/*33335*/           OPC_MoveParent,
/*33336*/           OPC_RecordChild3, // #2 = $addr
/*33337*/           OPC_CheckChild3Type, MVT::i32,
/*33339*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33341*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33343*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33346*/           OPC_EmitMergeInputChains1_0,
/*33347*/           OPC_EmitInteger, MVT::i32, 14, 
/*33350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33364*/         0, /*End of Scope*/
/*33365*/       /*Scope*/ 35|128,1/*163*/, /*->33530*/
/*33367*/         OPC_RecordChild2, // #1 = $Rt
/*33368*/         OPC_RecordChild3, // #2 = $addr
/*33369*/         OPC_CheckChild3Type, MVT::i32,
/*33371*/         OPC_Scope, 26, /*->33399*/ // 6 children in Scope
/*33373*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33375*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33377*/           OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*33380*/           OPC_EmitMergeInputChains1_0,
/*33381*/           OPC_EmitInteger, MVT::i32, 14, 
/*33384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*33399*/         /*Scope*/ 25, /*->33425*/
/*33400*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33402*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33404*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33407*/           OPC_EmitMergeInputChains1_0,
/*33408*/           OPC_EmitInteger, MVT::i32, 14, 
/*33411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33414*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33425*/         /*Scope*/ 25, /*->33451*/
/*33426*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33428*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33430*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33433*/           OPC_EmitMergeInputChains1_0,
/*33434*/           OPC_EmitInteger, MVT::i32, 14, 
/*33437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33451*/         /*Scope*/ 25, /*->33477*/
/*33452*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33454*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33456*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33459*/           OPC_EmitMergeInputChains1_0,
/*33460*/           OPC_EmitInteger, MVT::i32, 14, 
/*33463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33477*/         /*Scope*/ 25, /*->33503*/
/*33478*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33480*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33482*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33485*/           OPC_EmitMergeInputChains1_0,
/*33486*/           OPC_EmitInteger, MVT::i32, 14, 
/*33489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33492*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33503*/         /*Scope*/ 25, /*->33529*/
/*33504*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33506*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33508*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33511*/           OPC_EmitMergeInputChains1_0,
/*33512*/           OPC_EmitInteger, MVT::i32, 14, 
/*33515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33518*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 359:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33529*/         0, /*End of Scope*/
/*33530*/       0, /*End of Scope*/
/*33531*/     /*Scope*/ 57|128,2/*313*/, /*->33846*/
/*33533*/       OPC_CheckChild1Integer, 101|128,2/*357*/, 
/*33536*/       OPC_Scope, 14|128,1/*142*/, /*->33681*/ // 2 children in Scope
/*33539*/         OPC_MoveChild, 2,
/*33541*/         OPC_Scope, 33, /*->33576*/ // 4 children in Scope
/*33543*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33546*/           OPC_RecordChild0, // #1 = $Rt
/*33547*/           OPC_MoveParent,
/*33548*/           OPC_RecordChild3, // #2 = $addr
/*33549*/           OPC_CheckChild3Type, MVT::i32,
/*33551*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33553*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33555*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33558*/           OPC_EmitMergeInputChains1_0,
/*33559*/           OPC_EmitInteger, MVT::i32, 14, 
/*33562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33576*/         /*Scope*/ 34, /*->33611*/
/*33577*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33581*/           OPC_RecordChild0, // #1 = $Rt
/*33582*/           OPC_MoveParent,
/*33583*/           OPC_RecordChild3, // #2 = $addr
/*33584*/           OPC_CheckChild3Type, MVT::i32,
/*33586*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33588*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33590*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33593*/           OPC_EmitMergeInputChains1_0,
/*33594*/           OPC_EmitInteger, MVT::i32, 14, 
/*33597*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33600*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33611*/         /*Scope*/ 33, /*->33645*/
/*33612*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33615*/           OPC_RecordChild0, // #1 = $Rt
/*33616*/           OPC_MoveParent,
/*33617*/           OPC_RecordChild3, // #2 = $addr
/*33618*/           OPC_CheckChild3Type, MVT::i32,
/*33620*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33622*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33624*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33627*/           OPC_EmitMergeInputChains1_0,
/*33628*/           OPC_EmitInteger, MVT::i32, 14, 
/*33631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33645*/         /*Scope*/ 34, /*->33680*/
/*33646*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33650*/           OPC_RecordChild0, // #1 = $Rt
/*33651*/           OPC_MoveParent,
/*33652*/           OPC_RecordChild3, // #2 = $addr
/*33653*/           OPC_CheckChild3Type, MVT::i32,
/*33655*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33657*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33659*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33662*/           OPC_EmitMergeInputChains1_0,
/*33663*/           OPC_EmitInteger, MVT::i32, 14, 
/*33666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33669*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33680*/         0, /*End of Scope*/
/*33681*/       /*Scope*/ 34|128,1/*162*/, /*->33845*/
/*33683*/         OPC_RecordChild2, // #1 = $Rt
/*33684*/         OPC_RecordChild3, // #2 = $addr
/*33685*/         OPC_CheckChild3Type, MVT::i32,
/*33687*/         OPC_Scope, 25, /*->33714*/ // 6 children in Scope
/*33689*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33691*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33693*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33696*/           OPC_EmitMergeInputChains1_0,
/*33697*/           OPC_EmitInteger, MVT::i32, 14, 
/*33700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33714*/         /*Scope*/ 25, /*->33740*/
/*33715*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33717*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33719*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33722*/           OPC_EmitMergeInputChains1_0,
/*33723*/           OPC_EmitInteger, MVT::i32, 14, 
/*33726*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33740*/         /*Scope*/ 25, /*->33766*/
/*33741*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33743*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33745*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33748*/           OPC_EmitMergeInputChains1_0,
/*33749*/           OPC_EmitInteger, MVT::i32, 14, 
/*33752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33755*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33766*/         /*Scope*/ 25, /*->33792*/
/*33767*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33769*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33771*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33774*/           OPC_EmitMergeInputChains1_0,
/*33775*/           OPC_EmitInteger, MVT::i32, 14, 
/*33778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33781*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33792*/         /*Scope*/ 25, /*->33818*/
/*33793*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33795*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33797*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33800*/           OPC_EmitMergeInputChains1_0,
/*33801*/           OPC_EmitInteger, MVT::i32, 14, 
/*33804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33807*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33818*/         /*Scope*/ 25, /*->33844*/
/*33819*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33821*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33823*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33826*/           OPC_EmitMergeInputChains1_0,
/*33827*/           OPC_EmitInteger, MVT::i32, 14, 
/*33830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 357:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33844*/         0, /*End of Scope*/
/*33845*/       0, /*End of Scope*/
/*33846*/     /*Scope*/ 108, /*->33955*/
/*33847*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*33850*/       OPC_RecordChild2, // #1 = $cop
/*33851*/       OPC_MoveChild, 2,
/*33853*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33856*/       OPC_MoveParent,
/*33857*/       OPC_RecordChild3, // #2 = $opc1
/*33858*/       OPC_MoveChild, 3,
/*33860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33863*/       OPC_MoveParent,
/*33864*/       OPC_RecordChild4, // #3 = $CRn
/*33865*/       OPC_MoveChild, 4,
/*33867*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33870*/       OPC_MoveParent,
/*33871*/       OPC_RecordChild5, // #4 = $CRm
/*33872*/       OPC_MoveChild, 5,
/*33874*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33877*/       OPC_MoveParent,
/*33878*/       OPC_RecordChild6, // #5 = $opc2
/*33879*/       OPC_MoveChild, 6,
/*33881*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33884*/       OPC_MoveParent,
/*33885*/       OPC_Scope, 33, /*->33920*/ // 2 children in Scope
/*33887*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33889*/         OPC_EmitMergeInputChains1_0,
/*33890*/         OPC_EmitConvertToTarget, 1,
/*33892*/         OPC_EmitConvertToTarget, 2,
/*33894*/         OPC_EmitConvertToTarget, 3,
/*33896*/         OPC_EmitConvertToTarget, 4,
/*33898*/         OPC_EmitConvertToTarget, 5,
/*33900*/         OPC_EmitInteger, MVT::i32, 14, 
/*33903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33920*/       /*Scope*/ 33, /*->33954*/
/*33921*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33923*/         OPC_EmitMergeInputChains1_0,
/*33924*/         OPC_EmitConvertToTarget, 1,
/*33926*/         OPC_EmitConvertToTarget, 2,
/*33928*/         OPC_EmitConvertToTarget, 3,
/*33930*/         OPC_EmitConvertToTarget, 4,
/*33932*/         OPC_EmitConvertToTarget, 5,
/*33934*/         OPC_EmitInteger, MVT::i32, 14, 
/*33937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33954*/       0, /*End of Scope*/
/*33955*/     /*Scope*/ 100, /*->34056*/
/*33956*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*33959*/       OPC_RecordChild2, // #1 = $cop
/*33960*/       OPC_MoveChild, 2,
/*33962*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33965*/       OPC_MoveParent,
/*33966*/       OPC_RecordChild3, // #2 = $opc1
/*33967*/       OPC_MoveChild, 3,
/*33969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33972*/       OPC_MoveParent,
/*33973*/       OPC_RecordChild4, // #3 = $CRn
/*33974*/       OPC_MoveChild, 4,
/*33976*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33979*/       OPC_MoveParent,
/*33980*/       OPC_RecordChild5, // #4 = $CRm
/*33981*/       OPC_MoveChild, 5,
/*33983*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33986*/       OPC_MoveParent,
/*33987*/       OPC_RecordChild6, // #5 = $opc2
/*33988*/       OPC_MoveChild, 6,
/*33990*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33993*/       OPC_MoveParent,
/*33994*/       OPC_Scope, 25, /*->34021*/ // 2 children in Scope
/*33996*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*33998*/         OPC_EmitMergeInputChains1_0,
/*33999*/         OPC_EmitConvertToTarget, 1,
/*34001*/         OPC_EmitConvertToTarget, 2,
/*34003*/         OPC_EmitConvertToTarget, 3,
/*34005*/         OPC_EmitConvertToTarget, 4,
/*34007*/         OPC_EmitConvertToTarget, 5,
/*34009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*34021*/       /*Scope*/ 33, /*->34055*/
/*34022*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*34024*/         OPC_EmitMergeInputChains1_0,
/*34025*/         OPC_EmitConvertToTarget, 1,
/*34027*/         OPC_EmitConvertToTarget, 2,
/*34029*/         OPC_EmitConvertToTarget, 3,
/*34031*/         OPC_EmitConvertToTarget, 4,
/*34033*/         OPC_EmitConvertToTarget, 5,
/*34035*/         OPC_EmitInteger, MVT::i32, 14, 
/*34038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*34055*/       0, /*End of Scope*/
/*34056*/     /*Scope*/ 31|128,1/*159*/, /*->34217*/
/*34058*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*34061*/       OPC_RecordChild2, // #1 = $addr
/*34062*/       OPC_CheckChild2Type, MVT::i32,
/*34064*/       OPC_Scope, 25, /*->34091*/ // 6 children in Scope
/*34066*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*34068*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34070*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*34073*/         OPC_EmitMergeInputChains1_0,
/*34074*/         OPC_EmitInteger, MVT::i32, 14, 
/*34077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*34091*/       /*Scope*/ 24, /*->34116*/
/*34092*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*34094*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34096*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34099*/         OPC_EmitMergeInputChains1_0,
/*34100*/         OPC_EmitInteger, MVT::i32, 14, 
/*34103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*34116*/       /*Scope*/ 24, /*->34141*/
/*34117*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*34119*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34121*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34124*/         OPC_EmitMergeInputChains1_0,
/*34125*/         OPC_EmitInteger, MVT::i32, 14, 
/*34128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*34141*/       /*Scope*/ 24, /*->34166*/
/*34142*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*34144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34146*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34149*/         OPC_EmitMergeInputChains1_0,
/*34150*/         OPC_EmitInteger, MVT::i32, 14, 
/*34153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*34166*/       /*Scope*/ 24, /*->34191*/
/*34167*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*34169*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34171*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34174*/         OPC_EmitMergeInputChains1_0,
/*34175*/         OPC_EmitInteger, MVT::i32, 14, 
/*34178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*34191*/       /*Scope*/ 24, /*->34216*/
/*34192*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*34194*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34196*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34199*/         OPC_EmitMergeInputChains1_0,
/*34200*/         OPC_EmitInteger, MVT::i32, 14, 
/*34203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 220:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*34216*/       0, /*End of Scope*/
/*34217*/     /*Scope*/ 30|128,1/*158*/, /*->34377*/
/*34219*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*34222*/       OPC_RecordChild2, // #1 = $addr
/*34223*/       OPC_CheckChild2Type, MVT::i32,
/*34225*/       OPC_Scope, 24, /*->34251*/ // 6 children in Scope
/*34227*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*34229*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34231*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34234*/         OPC_EmitMergeInputChains1_0,
/*34235*/         OPC_EmitInteger, MVT::i32, 14, 
/*34238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*34251*/       /*Scope*/ 24, /*->34276*/
/*34252*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*34254*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34256*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34259*/         OPC_EmitMergeInputChains1_0,
/*34260*/         OPC_EmitInteger, MVT::i32, 14, 
/*34263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*34276*/       /*Scope*/ 24, /*->34301*/
/*34277*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*34279*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34281*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34284*/         OPC_EmitMergeInputChains1_0,
/*34285*/         OPC_EmitInteger, MVT::i32, 14, 
/*34288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*34301*/       /*Scope*/ 24, /*->34326*/
/*34302*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*34304*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34306*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34309*/         OPC_EmitMergeInputChains1_0,
/*34310*/         OPC_EmitInteger, MVT::i32, 14, 
/*34313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*34326*/       /*Scope*/ 24, /*->34351*/
/*34327*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*34329*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34331*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34334*/         OPC_EmitMergeInputChains1_0,
/*34335*/         OPC_EmitInteger, MVT::i32, 14, 
/*34338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*34351*/       /*Scope*/ 24, /*->34376*/
/*34352*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*34354*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*34356*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34359*/         OPC_EmitMergeInputChains1_0,
/*34360*/         OPC_EmitInteger, MVT::i32, 14, 
/*34363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 218:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*34376*/       0, /*End of Scope*/
/*34377*/     /*Scope*/ 23, /*->34401*/
/*34378*/       OPC_CheckChild1Integer, 99|128,2/*355*/, 
/*34381*/       OPC_RecordChild2, // #1 = $size
/*34382*/       OPC_MoveChild, 2,
/*34384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34387*/       OPC_MoveParent,
/*34388*/       OPC_RecordChild3, // #2 = $Rn
/*34389*/       OPC_EmitMergeInputChains1_0,
/*34390*/       OPC_EmitConvertToTarget, 1,
/*34392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 355:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*34401*/     0, /*End of Scope*/
/*34402*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->36381
/*34406*/     OPC_Scope, 81|128,1/*209*/, /*->34618*/ // 7 children in Scope
/*34409*/       OPC_RecordChild0, // #0 = $shift
/*34410*/       OPC_Scope, 97, /*->34509*/ // 3 children in Scope
/*34412*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34423*/         OPC_CheckType, MVT::i32,
/*34425*/         OPC_Scope, 27, /*->34454*/ // 3 children in Scope
/*34427*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34429*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34432*/           OPC_EmitInteger, MVT::i32, 14, 
/*34435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34454*/         /*Scope*/ 26, /*->34481*/
/*34455*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34457*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34460*/           OPC_EmitInteger, MVT::i32, 14, 
/*34463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34466*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34469*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34481*/         /*Scope*/ 26, /*->34508*/
/*34482*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34484*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34487*/           OPC_EmitInteger, MVT::i32, 14, 
/*34490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34493*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34496*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34508*/         0, /*End of Scope*/
/*34509*/       /*Scope*/ 61, /*->34571*/
/*34510*/         OPC_RecordChild1, // #1 = $shift
/*34511*/         OPC_CheckType, MVT::i32,
/*34513*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34515*/         OPC_Scope, 26, /*->34543*/ // 2 children in Scope
/*34517*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34520*/           OPC_EmitInteger, MVT::i32, 14, 
/*34523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34543*/         /*Scope*/ 26, /*->34570*/
/*34544*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34547*/           OPC_EmitInteger, MVT::i32, 14, 
/*34550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34570*/         0, /*End of Scope*/
/*34571*/       /*Scope*/ 45, /*->34617*/
/*34572*/         OPC_MoveChild, 0,
/*34574*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34577*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34579*/         OPC_MoveParent,
/*34580*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34591*/         OPC_CheckType, MVT::i32,
/*34593*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34595*/         OPC_EmitConvertToTarget, 0,
/*34597*/         OPC_EmitInteger, MVT::i32, 14, 
/*34600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34617*/       0, /*End of Scope*/
/*34618*/     /*Scope*/ 46, /*->34665*/
/*34619*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34630*/       OPC_RecordChild1, // #0 = $imm
/*34631*/       OPC_MoveChild, 1,
/*34633*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34636*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34638*/       OPC_MoveParent,
/*34639*/       OPC_CheckType, MVT::i32,
/*34641*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34643*/       OPC_EmitConvertToTarget, 0,
/*34645*/       OPC_EmitInteger, MVT::i32, 14, 
/*34648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34665*/     /*Scope*/ 102|128,2/*358*/, /*->35025*/
/*34667*/       OPC_RecordChild0, // #0 = $Rn
/*34668*/       OPC_Scope, 117, /*->34787*/ // 3 children in Scope
/*34670*/         OPC_RecordChild1, // #1 = $shift
/*34671*/         OPC_CheckType, MVT::i32,
/*34673*/         OPC_Scope, 27, /*->34702*/ // 4 children in Scope
/*34675*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34677*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34680*/           OPC_EmitInteger, MVT::i32, 14, 
/*34683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34702*/         /*Scope*/ 27, /*->34730*/
/*34703*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34705*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34708*/           OPC_EmitInteger, MVT::i32, 14, 
/*34711*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34717*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34730*/         /*Scope*/ 27, /*->34758*/
/*34731*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34733*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34736*/           OPC_EmitInteger, MVT::i32, 14, 
/*34739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34758*/         /*Scope*/ 27, /*->34786*/
/*34759*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34761*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34764*/           OPC_EmitInteger, MVT::i32, 14, 
/*34767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34786*/         0, /*End of Scope*/
/*34787*/       /*Scope*/ 84, /*->34872*/
/*34788*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34799*/         OPC_CheckType, MVT::i32,
/*34801*/         OPC_Scope, 22, /*->34825*/ // 3 children in Scope
/*34803*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34805*/           OPC_EmitInteger, MVT::i32, 14, 
/*34808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34825*/         /*Scope*/ 22, /*->34848*/
/*34826*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34828*/           OPC_EmitInteger, MVT::i32, 14, 
/*34831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34848*/         /*Scope*/ 22, /*->34871*/
/*34849*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34851*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34854*/           OPC_EmitInteger, MVT::i32, 14, 
/*34857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34871*/         0, /*End of Scope*/
/*34872*/       /*Scope*/ 22|128,1/*150*/, /*->35024*/
/*34874*/         OPC_RecordChild1, // #1 = $imm
/*34875*/         OPC_Scope, 69, /*->34946*/ // 2 children in Scope
/*34877*/           OPC_MoveChild, 1,
/*34879*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34882*/           OPC_Scope, 30, /*->34914*/ // 2 children in Scope
/*34884*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*34886*/             OPC_MoveParent,
/*34887*/             OPC_CheckType, MVT::i32,
/*34889*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34891*/             OPC_EmitConvertToTarget, 1,
/*34893*/             OPC_EmitInteger, MVT::i32, 14, 
/*34896*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34914*/           /*Scope*/ 30, /*->34945*/
/*34915*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34917*/             OPC_MoveParent,
/*34918*/             OPC_CheckType, MVT::i32,
/*34920*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34922*/             OPC_EmitConvertToTarget, 1,
/*34924*/             OPC_EmitInteger, MVT::i32, 14, 
/*34927*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34930*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34933*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34945*/           0, /*End of Scope*/
/*34946*/         /*Scope*/ 76, /*->35023*/
/*34947*/           OPC_CheckType, MVT::i32,
/*34949*/           OPC_Scope, 23, /*->34974*/ // 3 children in Scope
/*34951*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34953*/             OPC_EmitInteger, MVT::i32, 14, 
/*34956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34959*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34962*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34974*/           /*Scope*/ 23, /*->34998*/
/*34975*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34977*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34980*/             OPC_EmitInteger, MVT::i32, 14, 
/*34983*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34986*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34998*/           /*Scope*/ 23, /*->35022*/
/*34999*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35001*/             OPC_EmitInteger, MVT::i32, 14, 
/*35004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35007*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35010*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35022*/           0, /*End of Scope*/
/*35023*/         0, /*End of Scope*/
/*35024*/       0, /*End of Scope*/
/*35025*/     /*Scope*/ 61|128,8/*1085*/, /*->36112*/
/*35027*/       OPC_MoveChild, 0,
/*35029*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->35823
/*35034*/         OPC_MoveChild, 0,
/*35036*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->35400
/*35041*/           OPC_RecordChild0, // #0 = $src
/*35042*/           OPC_Scope, 48|128,1/*176*/, /*->35221*/ // 2 children in Scope
/*35045*/             OPC_CheckChild1Integer, 7, 
/*35047*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->35134
/*35050*/               OPC_MoveParent,
/*35051*/               OPC_MoveParent,
/*35052*/               OPC_MoveChild, 1,
/*35054*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35057*/               OPC_MoveChild, 0,
/*35059*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35062*/               OPC_Scope, 34, /*->35098*/ // 2 children in Scope
/*35064*/                 OPC_CheckChild0Same, 0,
/*35066*/                 OPC_MoveChild, 1,
/*35068*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35071*/                 OPC_CheckChild0Same, 0,
/*35073*/                 OPC_CheckChild1Integer, 7, 
/*35075*/                 OPC_MoveParent,
/*35076*/                 OPC_CheckType, MVT::v8i8,
/*35078*/                 OPC_MoveParent,
/*35079*/                 OPC_MoveParent,
/*35080*/                 OPC_CheckType, MVT::v2i32,
/*35082*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35085*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35088*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35098*/               /*Scope*/ 34, /*->35133*/
/*35099*/                 OPC_MoveChild, 0,
/*35101*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35104*/                 OPC_CheckChild0Same, 0,
/*35106*/                 OPC_CheckChild1Integer, 7, 
/*35108*/                 OPC_MoveParent,
/*35109*/                 OPC_CheckChild1Same, 0,
/*35111*/                 OPC_CheckType, MVT::v8i8,
/*35113*/                 OPC_MoveParent,
/*35114*/                 OPC_MoveParent,
/*35115*/                 OPC_CheckType, MVT::v2i32,
/*35117*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35120*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35123*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35133*/               0, /*End of Scope*/
/*35134*/             /*SwitchType*/ 84, MVT::v16i8,// ->35220
/*35136*/               OPC_MoveParent,
/*35137*/               OPC_MoveParent,
/*35138*/               OPC_MoveChild, 1,
/*35140*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35143*/               OPC_MoveChild, 0,
/*35145*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35148*/               OPC_Scope, 34, /*->35184*/ // 2 children in Scope
/*35150*/                 OPC_CheckChild0Same, 0,
/*35152*/                 OPC_MoveChild, 1,
/*35154*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35157*/                 OPC_CheckChild0Same, 0,
/*35159*/                 OPC_CheckChild1Integer, 7, 
/*35161*/                 OPC_MoveParent,
/*35162*/                 OPC_CheckType, MVT::v16i8,
/*35164*/                 OPC_MoveParent,
/*35165*/                 OPC_MoveParent,
/*35166*/                 OPC_CheckType, MVT::v4i32,
/*35168*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35171*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35174*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35184*/               /*Scope*/ 34, /*->35219*/
/*35185*/                 OPC_MoveChild, 0,
/*35187*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35190*/                 OPC_CheckChild0Same, 0,
/*35192*/                 OPC_CheckChild1Integer, 7, 
/*35194*/                 OPC_MoveParent,
/*35195*/                 OPC_CheckChild1Same, 0,
/*35197*/                 OPC_CheckType, MVT::v16i8,
/*35199*/                 OPC_MoveParent,
/*35200*/                 OPC_MoveParent,
/*35201*/                 OPC_CheckType, MVT::v4i32,
/*35203*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35206*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35209*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35219*/               0, /*End of Scope*/
/*35220*/             0, // EndSwitchType
/*35221*/           /*Scope*/ 48|128,1/*176*/, /*->35399*/
/*35223*/             OPC_CheckChild1Integer, 15, 
/*35225*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->35312
/*35228*/               OPC_MoveParent,
/*35229*/               OPC_MoveParent,
/*35230*/               OPC_MoveChild, 1,
/*35232*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35235*/               OPC_MoveChild, 0,
/*35237*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35240*/               OPC_Scope, 34, /*->35276*/ // 2 children in Scope
/*35242*/                 OPC_CheckChild0Same, 0,
/*35244*/                 OPC_MoveChild, 1,
/*35246*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35249*/                 OPC_CheckChild0Same, 0,
/*35251*/                 OPC_CheckChild1Integer, 15, 
/*35253*/                 OPC_MoveParent,
/*35254*/                 OPC_CheckType, MVT::v4i16,
/*35256*/                 OPC_MoveParent,
/*35257*/                 OPC_MoveParent,
/*35258*/                 OPC_CheckType, MVT::v2i32,
/*35260*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35263*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35266*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35276*/               /*Scope*/ 34, /*->35311*/
/*35277*/                 OPC_MoveChild, 0,
/*35279*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35282*/                 OPC_CheckChild0Same, 0,
/*35284*/                 OPC_CheckChild1Integer, 15, 
/*35286*/                 OPC_MoveParent,
/*35287*/                 OPC_CheckChild1Same, 0,
/*35289*/                 OPC_CheckType, MVT::v4i16,
/*35291*/                 OPC_MoveParent,
/*35292*/                 OPC_MoveParent,
/*35293*/                 OPC_CheckType, MVT::v2i32,
/*35295*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35298*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35301*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35311*/               0, /*End of Scope*/
/*35312*/             /*SwitchType*/ 84, MVT::v8i16,// ->35398
/*35314*/               OPC_MoveParent,
/*35315*/               OPC_MoveParent,
/*35316*/               OPC_MoveChild, 1,
/*35318*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35321*/               OPC_MoveChild, 0,
/*35323*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35326*/               OPC_Scope, 34, /*->35362*/ // 2 children in Scope
/*35328*/                 OPC_CheckChild0Same, 0,
/*35330*/                 OPC_MoveChild, 1,
/*35332*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35335*/                 OPC_CheckChild0Same, 0,
/*35337*/                 OPC_CheckChild1Integer, 15, 
/*35339*/                 OPC_MoveParent,
/*35340*/                 OPC_CheckType, MVT::v8i16,
/*35342*/                 OPC_MoveParent,
/*35343*/                 OPC_MoveParent,
/*35344*/                 OPC_CheckType, MVT::v4i32,
/*35346*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35349*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35352*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35362*/               /*Scope*/ 34, /*->35397*/
/*35363*/                 OPC_MoveChild, 0,
/*35365*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35368*/                 OPC_CheckChild0Same, 0,
/*35370*/                 OPC_CheckChild1Integer, 15, 
/*35372*/                 OPC_MoveParent,
/*35373*/                 OPC_CheckChild1Same, 0,
/*35375*/                 OPC_CheckType, MVT::v8i16,
/*35377*/                 OPC_MoveParent,
/*35378*/                 OPC_MoveParent,
/*35379*/                 OPC_CheckType, MVT::v4i32,
/*35381*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35384*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35387*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35397*/               0, /*End of Scope*/
/*35398*/             0, // EndSwitchType
/*35399*/           0, /*End of Scope*/
/*35400*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->35822
/*35404*/           OPC_Scope, 51, /*->35457*/ // 8 children in Scope
/*35406*/             OPC_RecordChild0, // #0 = $src
/*35407*/             OPC_MoveChild, 1,
/*35409*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35412*/             OPC_CheckChild0Same, 0,
/*35414*/             OPC_CheckChild1Integer, 7, 
/*35416*/             OPC_MoveParent,
/*35417*/             OPC_CheckType, MVT::v8i8,
/*35419*/             OPC_MoveParent,
/*35420*/             OPC_MoveParent,
/*35421*/             OPC_MoveChild, 1,
/*35423*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35426*/             OPC_MoveChild, 0,
/*35428*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35431*/             OPC_CheckChild0Same, 0,
/*35433*/             OPC_CheckChild1Integer, 7, 
/*35435*/             OPC_CheckType, MVT::v8i8,
/*35437*/             OPC_MoveParent,
/*35438*/             OPC_MoveParent,
/*35439*/             OPC_CheckType, MVT::v2i32,
/*35441*/             OPC_EmitInteger, MVT::i32, 14, 
/*35444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35457*/           /*Scope*/ 51, /*->35509*/
/*35458*/             OPC_MoveChild, 0,
/*35460*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35463*/             OPC_RecordChild0, // #0 = $src
/*35464*/             OPC_CheckChild1Integer, 7, 
/*35466*/             OPC_MoveParent,
/*35467*/             OPC_CheckChild1Same, 0,
/*35469*/             OPC_CheckType, MVT::v8i8,
/*35471*/             OPC_MoveParent,
/*35472*/             OPC_MoveParent,
/*35473*/             OPC_MoveChild, 1,
/*35475*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35478*/             OPC_MoveChild, 0,
/*35480*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35483*/             OPC_CheckChild0Same, 0,
/*35485*/             OPC_CheckChild1Integer, 7, 
/*35487*/             OPC_CheckType, MVT::v8i8,
/*35489*/             OPC_MoveParent,
/*35490*/             OPC_MoveParent,
/*35491*/             OPC_CheckType, MVT::v2i32,
/*35493*/             OPC_EmitInteger, MVT::i32, 14, 
/*35496*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35499*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35509*/           /*Scope*/ 51, /*->35561*/
/*35510*/             OPC_RecordChild0, // #0 = $src
/*35511*/             OPC_MoveChild, 1,
/*35513*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35516*/             OPC_CheckChild0Same, 0,
/*35518*/             OPC_CheckChild1Integer, 15, 
/*35520*/             OPC_MoveParent,
/*35521*/             OPC_CheckType, MVT::v4i16,
/*35523*/             OPC_MoveParent,
/*35524*/             OPC_MoveParent,
/*35525*/             OPC_MoveChild, 1,
/*35527*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35530*/             OPC_MoveChild, 0,
/*35532*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35535*/             OPC_CheckChild0Same, 0,
/*35537*/             OPC_CheckChild1Integer, 15, 
/*35539*/             OPC_CheckType, MVT::v4i16,
/*35541*/             OPC_MoveParent,
/*35542*/             OPC_MoveParent,
/*35543*/             OPC_CheckType, MVT::v2i32,
/*35545*/             OPC_EmitInteger, MVT::i32, 14, 
/*35548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35551*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35561*/           /*Scope*/ 51, /*->35613*/
/*35562*/             OPC_MoveChild, 0,
/*35564*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35567*/             OPC_RecordChild0, // #0 = $src
/*35568*/             OPC_CheckChild1Integer, 15, 
/*35570*/             OPC_MoveParent,
/*35571*/             OPC_CheckChild1Same, 0,
/*35573*/             OPC_CheckType, MVT::v4i16,
/*35575*/             OPC_MoveParent,
/*35576*/             OPC_MoveParent,
/*35577*/             OPC_MoveChild, 1,
/*35579*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35582*/             OPC_MoveChild, 0,
/*35584*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35587*/             OPC_CheckChild0Same, 0,
/*35589*/             OPC_CheckChild1Integer, 15, 
/*35591*/             OPC_CheckType, MVT::v4i16,
/*35593*/             OPC_MoveParent,
/*35594*/             OPC_MoveParent,
/*35595*/             OPC_CheckType, MVT::v2i32,
/*35597*/             OPC_EmitInteger, MVT::i32, 14, 
/*35600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35603*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35613*/           /*Scope*/ 51, /*->35665*/
/*35614*/             OPC_RecordChild0, // #0 = $src
/*35615*/             OPC_MoveChild, 1,
/*35617*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35620*/             OPC_CheckChild0Same, 0,
/*35622*/             OPC_CheckChild1Integer, 7, 
/*35624*/             OPC_MoveParent,
/*35625*/             OPC_CheckType, MVT::v16i8,
/*35627*/             OPC_MoveParent,
/*35628*/             OPC_MoveParent,
/*35629*/             OPC_MoveChild, 1,
/*35631*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35634*/             OPC_MoveChild, 0,
/*35636*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35639*/             OPC_CheckChild0Same, 0,
/*35641*/             OPC_CheckChild1Integer, 7, 
/*35643*/             OPC_CheckType, MVT::v16i8,
/*35645*/             OPC_MoveParent,
/*35646*/             OPC_MoveParent,
/*35647*/             OPC_CheckType, MVT::v4i32,
/*35649*/             OPC_EmitInteger, MVT::i32, 14, 
/*35652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35655*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35665*/           /*Scope*/ 51, /*->35717*/
/*35666*/             OPC_MoveChild, 0,
/*35668*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35671*/             OPC_RecordChild0, // #0 = $src
/*35672*/             OPC_CheckChild1Integer, 7, 
/*35674*/             OPC_MoveParent,
/*35675*/             OPC_CheckChild1Same, 0,
/*35677*/             OPC_CheckType, MVT::v16i8,
/*35679*/             OPC_MoveParent,
/*35680*/             OPC_MoveParent,
/*35681*/             OPC_MoveChild, 1,
/*35683*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35686*/             OPC_MoveChild, 0,
/*35688*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35691*/             OPC_CheckChild0Same, 0,
/*35693*/             OPC_CheckChild1Integer, 7, 
/*35695*/             OPC_CheckType, MVT::v16i8,
/*35697*/             OPC_MoveParent,
/*35698*/             OPC_MoveParent,
/*35699*/             OPC_CheckType, MVT::v4i32,
/*35701*/             OPC_EmitInteger, MVT::i32, 14, 
/*35704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35707*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35717*/           /*Scope*/ 51, /*->35769*/
/*35718*/             OPC_RecordChild0, // #0 = $src
/*35719*/             OPC_MoveChild, 1,
/*35721*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35724*/             OPC_CheckChild0Same, 0,
/*35726*/             OPC_CheckChild1Integer, 15, 
/*35728*/             OPC_MoveParent,
/*35729*/             OPC_CheckType, MVT::v8i16,
/*35731*/             OPC_MoveParent,
/*35732*/             OPC_MoveParent,
/*35733*/             OPC_MoveChild, 1,
/*35735*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35738*/             OPC_MoveChild, 0,
/*35740*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35743*/             OPC_CheckChild0Same, 0,
/*35745*/             OPC_CheckChild1Integer, 15, 
/*35747*/             OPC_CheckType, MVT::v8i16,
/*35749*/             OPC_MoveParent,
/*35750*/             OPC_MoveParent,
/*35751*/             OPC_CheckType, MVT::v4i32,
/*35753*/             OPC_EmitInteger, MVT::i32, 14, 
/*35756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35759*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35769*/           /*Scope*/ 51, /*->35821*/
/*35770*/             OPC_MoveChild, 0,
/*35772*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35775*/             OPC_RecordChild0, // #0 = $src
/*35776*/             OPC_CheckChild1Integer, 15, 
/*35778*/             OPC_MoveParent,
/*35779*/             OPC_CheckChild1Same, 0,
/*35781*/             OPC_CheckType, MVT::v8i16,
/*35783*/             OPC_MoveParent,
/*35784*/             OPC_MoveParent,
/*35785*/             OPC_MoveChild, 1,
/*35787*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35790*/             OPC_MoveChild, 0,
/*35792*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35795*/             OPC_CheckChild0Same, 0,
/*35797*/             OPC_CheckChild1Integer, 15, 
/*35799*/             OPC_CheckType, MVT::v8i16,
/*35801*/             OPC_MoveParent,
/*35802*/             OPC_MoveParent,
/*35803*/             OPC_CheckType, MVT::v4i32,
/*35805*/             OPC_EmitInteger, MVT::i32, 14, 
/*35808*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35811*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35821*/           0, /*End of Scope*/
/*35822*/         0, // EndSwitchOpcode
/*35823*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->35941
/*35826*/         OPC_RecordChild0, // #0 = $src
/*35827*/         OPC_CheckChild1Integer, 31, 
/*35829*/         OPC_MoveParent,
/*35830*/         OPC_MoveChild, 1,
/*35832*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35835*/         OPC_Scope, 51, /*->35888*/ // 2 children in Scope
/*35837*/           OPC_CheckChild0Same, 0,
/*35839*/           OPC_MoveChild, 1,
/*35841*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35844*/           OPC_CheckChild0Same, 0,
/*35846*/           OPC_CheckChild1Integer, 31, 
/*35848*/           OPC_MoveParent,
/*35849*/           OPC_MoveParent,
/*35850*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35869
/*35853*/             OPC_EmitInteger, MVT::i32, 14, 
/*35856*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35859*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35869*/           /*SwitchType*/ 16, MVT::v4i32,// ->35887
/*35871*/             OPC_EmitInteger, MVT::i32, 14, 
/*35874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35887*/           0, // EndSwitchType
/*35888*/         /*Scope*/ 51, /*->35940*/
/*35889*/           OPC_MoveChild, 0,
/*35891*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35894*/           OPC_CheckChild0Same, 0,
/*35896*/           OPC_CheckChild1Integer, 31, 
/*35898*/           OPC_MoveParent,
/*35899*/           OPC_CheckChild1Same, 0,
/*35901*/           OPC_MoveParent,
/*35902*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35921
/*35905*/             OPC_EmitInteger, MVT::i32, 14, 
/*35908*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35911*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35921*/           /*SwitchType*/ 16, MVT::v4i32,// ->35939
/*35923*/             OPC_EmitInteger, MVT::i32, 14, 
/*35926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35929*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35939*/           0, // EndSwitchType
/*35940*/         0, /*End of Scope*/
/*35941*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->36111
/*35945*/         OPC_Scope, 40, /*->35987*/ // 4 children in Scope
/*35947*/           OPC_RecordChild0, // #0 = $src
/*35948*/           OPC_MoveChild, 1,
/*35950*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35953*/           OPC_CheckChild0Same, 0,
/*35955*/           OPC_CheckChild1Integer, 31, 
/*35957*/           OPC_MoveParent,
/*35958*/           OPC_MoveParent,
/*35959*/           OPC_MoveChild, 1,
/*35961*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35964*/           OPC_CheckChild0Same, 0,
/*35966*/           OPC_CheckChild1Integer, 31, 
/*35968*/           OPC_MoveParent,
/*35969*/           OPC_CheckType, MVT::v2i32,
/*35971*/           OPC_EmitInteger, MVT::i32, 14, 
/*35974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35987*/         /*Scope*/ 40, /*->36028*/
/*35988*/           OPC_MoveChild, 0,
/*35990*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35993*/           OPC_RecordChild0, // #0 = $src
/*35994*/           OPC_CheckChild1Integer, 31, 
/*35996*/           OPC_MoveParent,
/*35997*/           OPC_CheckChild1Same, 0,
/*35999*/           OPC_MoveParent,
/*36000*/           OPC_MoveChild, 1,
/*36002*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36005*/           OPC_CheckChild0Same, 0,
/*36007*/           OPC_CheckChild1Integer, 31, 
/*36009*/           OPC_MoveParent,
/*36010*/           OPC_CheckType, MVT::v2i32,
/*36012*/           OPC_EmitInteger, MVT::i32, 14, 
/*36015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36028*/         /*Scope*/ 40, /*->36069*/
/*36029*/           OPC_RecordChild0, // #0 = $src
/*36030*/           OPC_MoveChild, 1,
/*36032*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36035*/           OPC_CheckChild0Same, 0,
/*36037*/           OPC_CheckChild1Integer, 31, 
/*36039*/           OPC_MoveParent,
/*36040*/           OPC_MoveParent,
/*36041*/           OPC_MoveChild, 1,
/*36043*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36046*/           OPC_CheckChild0Same, 0,
/*36048*/           OPC_CheckChild1Integer, 31, 
/*36050*/           OPC_MoveParent,
/*36051*/           OPC_CheckType, MVT::v4i32,
/*36053*/           OPC_EmitInteger, MVT::i32, 14, 
/*36056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36059*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36069*/         /*Scope*/ 40, /*->36110*/
/*36070*/           OPC_MoveChild, 0,
/*36072*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36075*/           OPC_RecordChild0, // #0 = $src
/*36076*/           OPC_CheckChild1Integer, 31, 
/*36078*/           OPC_MoveParent,
/*36079*/           OPC_CheckChild1Same, 0,
/*36081*/           OPC_MoveParent,
/*36082*/           OPC_MoveChild, 1,
/*36084*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36087*/           OPC_CheckChild0Same, 0,
/*36089*/           OPC_CheckChild1Integer, 31, 
/*36091*/           OPC_MoveParent,
/*36092*/           OPC_CheckType, MVT::v4i32,
/*36094*/           OPC_EmitInteger, MVT::i32, 14, 
/*36097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36110*/         0, /*End of Scope*/
/*36111*/       0, // EndSwitchOpcode
/*36112*/     /*Scope*/ 109, /*->36222*/
/*36113*/       OPC_RecordChild0, // #0 = $Vm
/*36114*/       OPC_MoveChild, 1,
/*36116*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36119*/       OPC_MoveChild, 0,
/*36121*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36124*/       OPC_MoveChild, 0,
/*36126*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36129*/       OPC_MoveParent,
/*36130*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*36132*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->36177
/*36135*/         OPC_MoveParent,
/*36136*/         OPC_MoveParent,
/*36137*/         OPC_CheckType, MVT::v2i32,
/*36139*/         OPC_Scope, 18, /*->36159*/ // 2 children in Scope
/*36141*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36143*/           OPC_EmitInteger, MVT::i32, 14, 
/*36146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*36159*/         /*Scope*/ 16, /*->36176*/
/*36160*/           OPC_EmitInteger, MVT::i32, 14, 
/*36163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*36176*/         0, /*End of Scope*/
/*36177*/       /*SwitchType*/ 42, MVT::v16i8,// ->36221
/*36179*/         OPC_MoveParent,
/*36180*/         OPC_MoveParent,
/*36181*/         OPC_CheckType, MVT::v4i32,
/*36183*/         OPC_Scope, 18, /*->36203*/ // 2 children in Scope
/*36185*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36187*/           OPC_EmitInteger, MVT::i32, 14, 
/*36190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36193*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36203*/         /*Scope*/ 16, /*->36220*/
/*36204*/           OPC_EmitInteger, MVT::i32, 14, 
/*36207*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36210*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36220*/         0, /*End of Scope*/
/*36221*/       0, // EndSwitchType
/*36222*/     /*Scope*/ 110, /*->36333*/
/*36223*/       OPC_MoveChild, 0,
/*36225*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36228*/       OPC_MoveChild, 0,
/*36230*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36233*/       OPC_MoveChild, 0,
/*36235*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36238*/       OPC_MoveParent,
/*36239*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*36241*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->36287
/*36244*/         OPC_MoveParent,
/*36245*/         OPC_MoveParent,
/*36246*/         OPC_RecordChild1, // #0 = $Vm
/*36247*/         OPC_CheckType, MVT::v2i32,
/*36249*/         OPC_Scope, 18, /*->36269*/ // 2 children in Scope
/*36251*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36253*/           OPC_EmitInteger, MVT::i32, 14, 
/*36256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36259*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*36269*/         /*Scope*/ 16, /*->36286*/
/*36270*/           OPC_EmitInteger, MVT::i32, 14, 
/*36273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36276*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*36286*/         0, /*End of Scope*/
/*36287*/       /*SwitchType*/ 43, MVT::v16i8,// ->36332
/*36289*/         OPC_MoveParent,
/*36290*/         OPC_MoveParent,
/*36291*/         OPC_RecordChild1, // #0 = $Vm
/*36292*/         OPC_CheckType, MVT::v4i32,
/*36294*/         OPC_Scope, 18, /*->36314*/ // 2 children in Scope
/*36296*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36298*/           OPC_EmitInteger, MVT::i32, 14, 
/*36301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36314*/         /*Scope*/ 16, /*->36331*/
/*36315*/           OPC_EmitInteger, MVT::i32, 14, 
/*36318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36331*/         0, /*End of Scope*/
/*36332*/       0, // EndSwitchType
/*36333*/     /*Scope*/ 46, /*->36380*/
/*36334*/       OPC_RecordChild0, // #0 = $Vn
/*36335*/       OPC_RecordChild1, // #1 = $Vm
/*36336*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->36358
/*36339*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36341*/         OPC_EmitInteger, MVT::i32, 14, 
/*36344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36358*/       /*SwitchType*/ 19, MVT::v4i32,// ->36379
/*36360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36362*/         OPC_EmitInteger, MVT::i32, 14, 
/*36365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36379*/       0, // EndSwitchType
/*36380*/     0, /*End of Scope*/
/*36381*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->37076
/*36385*/     OPC_RecordMemRef,
/*36386*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36387*/     OPC_RecordChild1, // #1 = $addr
/*36388*/     OPC_CheckChild1Type, MVT::i32,
/*36390*/     OPC_CheckType, MVT::i32,
/*36392*/     OPC_Scope, 26, /*->36420*/ // 20 children in Scope
/*36394*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36396*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36398*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36400*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36403*/       OPC_EmitMergeInputChains1_0,
/*36404*/       OPC_EmitInteger, MVT::i32, 14, 
/*36407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36420*/     /*Scope*/ 26, /*->36447*/
/*36421*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36423*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36425*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36427*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36430*/       OPC_EmitMergeInputChains1_0,
/*36431*/       OPC_EmitInteger, MVT::i32, 14, 
/*36434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36447*/     /*Scope*/ 26, /*->36474*/
/*36448*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36450*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36452*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36454*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36457*/       OPC_EmitMergeInputChains1_0,
/*36458*/       OPC_EmitInteger, MVT::i32, 14, 
/*36461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36474*/     /*Scope*/ 26, /*->36501*/
/*36475*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36477*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36479*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36481*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36484*/       OPC_EmitMergeInputChains1_0,
/*36485*/       OPC_EmitInteger, MVT::i32, 14, 
/*36488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36501*/     /*Scope*/ 26, /*->36528*/
/*36502*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36504*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36506*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36508*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36511*/       OPC_EmitMergeInputChains1_0,
/*36512*/       OPC_EmitInteger, MVT::i32, 14, 
/*36515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36528*/     /*Scope*/ 26, /*->36555*/
/*36529*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36531*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36533*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36535*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36538*/       OPC_EmitMergeInputChains1_0,
/*36539*/       OPC_EmitInteger, MVT::i32, 14, 
/*36542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36555*/     /*Scope*/ 26, /*->36582*/
/*36556*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36558*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36560*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36563*/       OPC_EmitMergeInputChains1_0,
/*36564*/       OPC_EmitInteger, MVT::i32, 14, 
/*36567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36582*/     /*Scope*/ 26, /*->36609*/
/*36583*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36585*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36587*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36590*/       OPC_EmitMergeInputChains1_0,
/*36591*/       OPC_EmitInteger, MVT::i32, 14, 
/*36594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36609*/     /*Scope*/ 26, /*->36636*/
/*36610*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36612*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36614*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36617*/       OPC_EmitMergeInputChains1_0,
/*36618*/       OPC_EmitInteger, MVT::i32, 14, 
/*36621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36636*/     /*Scope*/ 26, /*->36663*/
/*36637*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36639*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36641*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36644*/       OPC_EmitMergeInputChains1_0,
/*36645*/       OPC_EmitInteger, MVT::i32, 14, 
/*36648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36663*/     /*Scope*/ 26, /*->36690*/
/*36664*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36666*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36668*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36671*/       OPC_EmitMergeInputChains1_0,
/*36672*/       OPC_EmitInteger, MVT::i32, 14, 
/*36675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36690*/     /*Scope*/ 26, /*->36717*/
/*36691*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36693*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36695*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36698*/       OPC_EmitMergeInputChains1_0,
/*36699*/       OPC_EmitInteger, MVT::i32, 14, 
/*36702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36717*/     /*Scope*/ 25, /*->36743*/
/*36718*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36720*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36722*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36725*/       OPC_EmitMergeInputChains1_0,
/*36726*/       OPC_EmitInteger, MVT::i32, 14, 
/*36729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36743*/     /*Scope*/ 25, /*->36769*/
/*36744*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36746*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36748*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36751*/       OPC_EmitMergeInputChains1_0,
/*36752*/       OPC_EmitInteger, MVT::i32, 14, 
/*36755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36769*/     /*Scope*/ 50, /*->36820*/
/*36770*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36772*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36774*/       OPC_Scope, 21, /*->36797*/ // 2 children in Scope
/*36776*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36779*/         OPC_EmitMergeInputChains1_0,
/*36780*/         OPC_EmitInteger, MVT::i32, 14, 
/*36783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36797*/       /*Scope*/ 21, /*->36819*/
/*36798*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*36801*/         OPC_EmitMergeInputChains1_0,
/*36802*/         OPC_EmitInteger, MVT::i32, 14, 
/*36805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*36819*/       0, /*End of Scope*/
/*36820*/     /*Scope*/ 50, /*->36871*/
/*36821*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36823*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36825*/       OPC_Scope, 21, /*->36848*/ // 2 children in Scope
/*36827*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36830*/         OPC_EmitMergeInputChains1_0,
/*36831*/         OPC_EmitInteger, MVT::i32, 14, 
/*36834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36848*/       /*Scope*/ 21, /*->36870*/
/*36849*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*36852*/         OPC_EmitMergeInputChains1_0,
/*36853*/         OPC_EmitInteger, MVT::i32, 14, 
/*36856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*36870*/       0, /*End of Scope*/
/*36871*/     /*Scope*/ 50, /*->36922*/
/*36872*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36874*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36876*/       OPC_Scope, 21, /*->36899*/ // 2 children in Scope
/*36878*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36881*/         OPC_EmitMergeInputChains1_0,
/*36882*/         OPC_EmitInteger, MVT::i32, 14, 
/*36885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36899*/       /*Scope*/ 21, /*->36921*/
/*36900*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*36903*/         OPC_EmitMergeInputChains1_0,
/*36904*/         OPC_EmitInteger, MVT::i32, 14, 
/*36907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*36921*/       0, /*End of Scope*/
/*36922*/     /*Scope*/ 50, /*->36973*/
/*36923*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36925*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36927*/       OPC_Scope, 21, /*->36950*/ // 2 children in Scope
/*36929*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36932*/         OPC_EmitMergeInputChains1_0,
/*36933*/         OPC_EmitInteger, MVT::i32, 14, 
/*36936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36950*/       /*Scope*/ 21, /*->36972*/
/*36951*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36954*/         OPC_EmitMergeInputChains1_0,
/*36955*/         OPC_EmitInteger, MVT::i32, 14, 
/*36958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36972*/       0, /*End of Scope*/
/*36973*/     /*Scope*/ 50, /*->37024*/
/*36974*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36976*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36978*/       OPC_Scope, 21, /*->37001*/ // 2 children in Scope
/*36980*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36983*/         OPC_EmitMergeInputChains1_0,
/*36984*/         OPC_EmitInteger, MVT::i32, 14, 
/*36987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*37001*/       /*Scope*/ 21, /*->37023*/
/*37002*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37005*/         OPC_EmitMergeInputChains1_0,
/*37006*/         OPC_EmitInteger, MVT::i32, 14, 
/*37009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*37023*/       0, /*End of Scope*/
/*37024*/     /*Scope*/ 50, /*->37075*/
/*37025*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*37027*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37029*/       OPC_Scope, 21, /*->37052*/ // 2 children in Scope
/*37031*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37034*/         OPC_EmitMergeInputChains1_0,
/*37035*/         OPC_EmitInteger, MVT::i32, 14, 
/*37038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37052*/       /*Scope*/ 21, /*->37074*/
/*37053*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37056*/         OPC_EmitMergeInputChains1_0,
/*37057*/         OPC_EmitInteger, MVT::i32, 14, 
/*37060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*37074*/       0, /*End of Scope*/
/*37075*/     0, /*End of Scope*/
/*37076*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37772
/*37080*/     OPC_RecordMemRef,
/*37081*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*37082*/     OPC_RecordChild1, // #1 = $addr
/*37083*/     OPC_CheckChild1Type, MVT::i32,
/*37085*/     OPC_RecordChild2, // #2 = $val
/*37086*/     OPC_CheckChild2Type, MVT::i32,
/*37088*/     OPC_Scope, 26, /*->37116*/ // 20 children in Scope
/*37090*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37092*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*37094*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37096*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37099*/       OPC_EmitMergeInputChains1_0,
/*37100*/       OPC_EmitInteger, MVT::i32, 14, 
/*37103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37116*/     /*Scope*/ 26, /*->37143*/
/*37117*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37119*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*37121*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37123*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37126*/       OPC_EmitMergeInputChains1_0,
/*37127*/       OPC_EmitInteger, MVT::i32, 14, 
/*37130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37143*/     /*Scope*/ 26, /*->37170*/
/*37144*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37146*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*37148*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37150*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37153*/       OPC_EmitMergeInputChains1_0,
/*37154*/       OPC_EmitInteger, MVT::i32, 14, 
/*37157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37170*/     /*Scope*/ 26, /*->37197*/
/*37171*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37173*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*37175*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37177*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37180*/       OPC_EmitMergeInputChains1_0,
/*37181*/       OPC_EmitInteger, MVT::i32, 14, 
/*37184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37197*/     /*Scope*/ 26, /*->37224*/
/*37198*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37200*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*37202*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37204*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37207*/       OPC_EmitMergeInputChains1_0,
/*37208*/       OPC_EmitInteger, MVT::i32, 14, 
/*37211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37224*/     /*Scope*/ 26, /*->37251*/
/*37225*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37227*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*37229*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37231*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37234*/       OPC_EmitMergeInputChains1_0,
/*37235*/       OPC_EmitInteger, MVT::i32, 14, 
/*37238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37251*/     /*Scope*/ 26, /*->37278*/
/*37252*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37254*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37256*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37259*/       OPC_EmitMergeInputChains1_0,
/*37260*/       OPC_EmitInteger, MVT::i32, 14, 
/*37263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37278*/     /*Scope*/ 26, /*->37305*/
/*37279*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37281*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37283*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37286*/       OPC_EmitMergeInputChains1_0,
/*37287*/       OPC_EmitInteger, MVT::i32, 14, 
/*37290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37305*/     /*Scope*/ 26, /*->37332*/
/*37306*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37308*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37310*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37313*/       OPC_EmitMergeInputChains1_0,
/*37314*/       OPC_EmitInteger, MVT::i32, 14, 
/*37317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37332*/     /*Scope*/ 26, /*->37359*/
/*37333*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37335*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37337*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37340*/       OPC_EmitMergeInputChains1_0,
/*37341*/       OPC_EmitInteger, MVT::i32, 14, 
/*37344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37359*/     /*Scope*/ 26, /*->37386*/
/*37360*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37362*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37364*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37367*/       OPC_EmitMergeInputChains1_0,
/*37368*/       OPC_EmitInteger, MVT::i32, 14, 
/*37371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37386*/     /*Scope*/ 26, /*->37413*/
/*37387*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37389*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37391*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37394*/       OPC_EmitMergeInputChains1_0,
/*37395*/       OPC_EmitInteger, MVT::i32, 14, 
/*37398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37413*/     /*Scope*/ 25, /*->37439*/
/*37414*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37416*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37418*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37421*/       OPC_EmitMergeInputChains1_0,
/*37422*/       OPC_EmitInteger, MVT::i32, 14, 
/*37425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37439*/     /*Scope*/ 25, /*->37465*/
/*37440*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37442*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37444*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37447*/       OPC_EmitMergeInputChains1_0,
/*37448*/       OPC_EmitInteger, MVT::i32, 14, 
/*37451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37465*/     /*Scope*/ 50, /*->37516*/
/*37466*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37468*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37470*/       OPC_Scope, 21, /*->37493*/ // 2 children in Scope
/*37472*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37475*/         OPC_EmitMergeInputChains1_0,
/*37476*/         OPC_EmitInteger, MVT::i32, 14, 
/*37479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37493*/       /*Scope*/ 21, /*->37515*/
/*37494*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*37497*/         OPC_EmitMergeInputChains1_0,
/*37498*/         OPC_EmitInteger, MVT::i32, 14, 
/*37501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*37515*/       0, /*End of Scope*/
/*37516*/     /*Scope*/ 50, /*->37567*/
/*37517*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37519*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37521*/       OPC_Scope, 21, /*->37544*/ // 2 children in Scope
/*37523*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37526*/         OPC_EmitMergeInputChains1_0,
/*37527*/         OPC_EmitInteger, MVT::i32, 14, 
/*37530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37544*/       /*Scope*/ 21, /*->37566*/
/*37545*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*37548*/         OPC_EmitMergeInputChains1_0,
/*37549*/         OPC_EmitInteger, MVT::i32, 14, 
/*37552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*37566*/       0, /*End of Scope*/
/*37567*/     /*Scope*/ 50, /*->37618*/
/*37568*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37570*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37572*/       OPC_Scope, 21, /*->37595*/ // 2 children in Scope
/*37574*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37577*/         OPC_EmitMergeInputChains1_0,
/*37578*/         OPC_EmitInteger, MVT::i32, 14, 
/*37581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37595*/       /*Scope*/ 21, /*->37617*/
/*37596*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*37599*/         OPC_EmitMergeInputChains1_0,
/*37600*/         OPC_EmitInteger, MVT::i32, 14, 
/*37603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*37617*/       0, /*End of Scope*/
/*37618*/     /*Scope*/ 50, /*->37669*/
/*37619*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37621*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37623*/       OPC_Scope, 21, /*->37646*/ // 2 children in Scope
/*37625*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37628*/         OPC_EmitMergeInputChains1_0,
/*37629*/         OPC_EmitInteger, MVT::i32, 14, 
/*37632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37646*/       /*Scope*/ 21, /*->37668*/
/*37647*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37650*/         OPC_EmitMergeInputChains1_0,
/*37651*/         OPC_EmitInteger, MVT::i32, 14, 
/*37654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37668*/       0, /*End of Scope*/
/*37669*/     /*Scope*/ 50, /*->37720*/
/*37670*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37672*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37674*/       OPC_Scope, 21, /*->37697*/ // 2 children in Scope
/*37676*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37679*/         OPC_EmitMergeInputChains1_0,
/*37680*/         OPC_EmitInteger, MVT::i32, 14, 
/*37683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37697*/       /*Scope*/ 21, /*->37719*/
/*37698*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37701*/         OPC_EmitMergeInputChains1_0,
/*37702*/         OPC_EmitInteger, MVT::i32, 14, 
/*37705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37719*/       0, /*End of Scope*/
/*37720*/     /*Scope*/ 50, /*->37771*/
/*37721*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37723*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37725*/       OPC_Scope, 21, /*->37748*/ // 2 children in Scope
/*37727*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37730*/         OPC_EmitMergeInputChains1_0,
/*37731*/         OPC_EmitInteger, MVT::i32, 14, 
/*37734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37737*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37748*/       /*Scope*/ 21, /*->37770*/
/*37749*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37752*/         OPC_EmitMergeInputChains1_0,
/*37753*/         OPC_EmitInteger, MVT::i32, 14, 
/*37756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37770*/       0, /*End of Scope*/
/*37771*/     0, /*End of Scope*/
/*37772*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->38067
/*37776*/     OPC_Scope, 31, /*->37809*/ // 6 children in Scope
/*37778*/       OPC_MoveChild, 0,
/*37780*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37783*/       OPC_RecordChild0, // #0 = $Rm
/*37784*/       OPC_MoveParent,
/*37785*/       OPC_CheckChild1Integer, 16, 
/*37787*/       OPC_CheckChild1Type, MVT::i32,
/*37789*/       OPC_CheckType, MVT::i32,
/*37791*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37793*/       OPC_EmitInteger, MVT::i32, 14, 
/*37796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37809*/     /*Scope*/ 30, /*->37840*/
/*37810*/       OPC_RecordNode, // #0 = $src
/*37811*/       OPC_CheckType, MVT::i32,
/*37813*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37815*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37818*/       OPC_EmitInteger, MVT::i32, 14, 
/*37821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37840*/     /*Scope*/ 53, /*->37894*/
/*37841*/       OPC_MoveChild, 0,
/*37843*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37846*/       OPC_RecordChild0, // #0 = $Rm
/*37847*/       OPC_MoveParent,
/*37848*/       OPC_CheckChild1Integer, 16, 
/*37850*/       OPC_CheckChild1Type, MVT::i32,
/*37852*/       OPC_CheckType, MVT::i32,
/*37854*/       OPC_Scope, 18, /*->37874*/ // 2 children in Scope
/*37856*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37858*/         OPC_EmitInteger, MVT::i32, 14, 
/*37861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37874*/       /*Scope*/ 18, /*->37893*/
/*37875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37877*/         OPC_EmitInteger, MVT::i32, 14, 
/*37880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37893*/       0, /*End of Scope*/
/*37894*/     /*Scope*/ 43, /*->37938*/
/*37895*/       OPC_RecordChild0, // #0 = $lhs
/*37896*/       OPC_MoveChild, 1,
/*37898*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37901*/       OPC_RecordChild0, // #1 = $rhs
/*37902*/       OPC_MoveChild, 1,
/*37904*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37907*/       OPC_CheckPredicate, 108, // Predicate_lo5AllOne
/*37909*/       OPC_MoveParent,
/*37910*/       OPC_CheckType, MVT::i32,
/*37912*/       OPC_MoveParent,
/*37913*/       OPC_CheckType, MVT::i32,
/*37915*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37917*/       OPC_EmitInteger, MVT::i32, 14, 
/*37920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37938*/     /*Scope*/ 29, /*->37968*/
/*37939*/       OPC_RecordNode, // #0 = $src
/*37940*/       OPC_CheckType, MVT::i32,
/*37942*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37944*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37947*/       OPC_EmitInteger, MVT::i32, 14, 
/*37950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37968*/     /*Scope*/ 97, /*->38066*/
/*37969*/       OPC_RecordChild0, // #0 = $Rm
/*37970*/       OPC_RecordChild1, // #1 = $imm
/*37971*/       OPC_Scope, 37, /*->38010*/ // 2 children in Scope
/*37973*/         OPC_MoveChild, 1,
/*37975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37978*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*37980*/         OPC_CheckType, MVT::i32,
/*37982*/         OPC_MoveParent,
/*37983*/         OPC_CheckType, MVT::i32,
/*37985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37987*/         OPC_EmitConvertToTarget, 1,
/*37989*/         OPC_EmitInteger, MVT::i32, 14, 
/*37992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38010*/       /*Scope*/ 54, /*->38065*/
/*38011*/         OPC_CheckChild1Type, MVT::i32,
/*38013*/         OPC_CheckType, MVT::i32,
/*38015*/         OPC_Scope, 23, /*->38040*/ // 2 children in Scope
/*38017*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38019*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38022*/           OPC_EmitInteger, MVT::i32, 14, 
/*38025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38040*/         /*Scope*/ 23, /*->38064*/
/*38041*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38043*/           OPC_EmitInteger, MVT::i32, 14, 
/*38046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38064*/         0, /*End of Scope*/
/*38065*/       0, /*End of Scope*/
/*38066*/     0, /*End of Scope*/
/*38067*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->38354
/*38071*/     OPC_Scope, 31, /*->38104*/ // 5 children in Scope
/*38073*/       OPC_MoveChild, 0,
/*38075*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38078*/       OPC_RecordChild0, // #0 = $Rm
/*38079*/       OPC_MoveParent,
/*38080*/       OPC_CheckChild1Integer, 16, 
/*38082*/       OPC_CheckChild1Type, MVT::i32,
/*38084*/       OPC_CheckType, MVT::i32,
/*38086*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38088*/       OPC_EmitInteger, MVT::i32, 14, 
/*38091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*38104*/     /*Scope*/ 30, /*->38135*/
/*38105*/       OPC_RecordNode, // #0 = $src
/*38106*/       OPC_CheckType, MVT::i32,
/*38108*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38110*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38113*/       OPC_EmitInteger, MVT::i32, 14, 
/*38116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38135*/     /*Scope*/ 53, /*->38189*/
/*38136*/       OPC_MoveChild, 0,
/*38138*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38141*/       OPC_RecordChild0, // #0 = $Rm
/*38142*/       OPC_MoveParent,
/*38143*/       OPC_CheckChild1Integer, 16, 
/*38145*/       OPC_CheckChild1Type, MVT::i32,
/*38147*/       OPC_CheckType, MVT::i32,
/*38149*/       OPC_Scope, 18, /*->38169*/ // 2 children in Scope
/*38151*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*38153*/         OPC_EmitInteger, MVT::i32, 14, 
/*38156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*38169*/       /*Scope*/ 18, /*->38188*/
/*38170*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38172*/         OPC_EmitInteger, MVT::i32, 14, 
/*38175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*38188*/       0, /*End of Scope*/
/*38189*/     /*Scope*/ 29, /*->38219*/
/*38190*/       OPC_RecordNode, // #0 = $src
/*38191*/       OPC_CheckType, MVT::i32,
/*38193*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38195*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38198*/       OPC_EmitInteger, MVT::i32, 14, 
/*38201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38219*/     /*Scope*/ 4|128,1/*132*/, /*->38353*/
/*38221*/       OPC_RecordChild0, // #0 = $Rm
/*38222*/       OPC_RecordChild1, // #1 = $imm5
/*38223*/       OPC_Scope, 72, /*->38297*/ // 2 children in Scope
/*38225*/         OPC_MoveChild, 1,
/*38227*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38230*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*38232*/         OPC_CheckType, MVT::i32,
/*38234*/         OPC_MoveParent,
/*38235*/         OPC_CheckType, MVT::i32,
/*38237*/         OPC_Scope, 28, /*->38267*/ // 2 children in Scope
/*38239*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38241*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38244*/           OPC_EmitConvertToTarget, 1,
/*38246*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38249*/           OPC_EmitInteger, MVT::i32, 14, 
/*38252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38267*/         /*Scope*/ 28, /*->38296*/
/*38268*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38270*/           OPC_EmitConvertToTarget, 1,
/*38272*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38275*/           OPC_EmitInteger, MVT::i32, 14, 
/*38278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38284*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38296*/         0, /*End of Scope*/
/*38297*/       /*Scope*/ 54, /*->38352*/
/*38298*/         OPC_CheckChild1Type, MVT::i32,
/*38300*/         OPC_CheckType, MVT::i32,
/*38302*/         OPC_Scope, 23, /*->38327*/ // 2 children in Scope
/*38304*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38306*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38309*/           OPC_EmitInteger, MVT::i32, 14, 
/*38312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38327*/         /*Scope*/ 23, /*->38351*/
/*38328*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38330*/           OPC_EmitInteger, MVT::i32, 14, 
/*38333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38336*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38339*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38351*/         0, /*End of Scope*/
/*38352*/       0, /*End of Scope*/
/*38353*/     0, /*End of Scope*/
/*38354*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->38476
/*38357*/     OPC_Scope, 67, /*->38426*/ // 2 children in Scope
/*38359*/       OPC_MoveChild, 0,
/*38361*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38364*/       OPC_RecordMemRef,
/*38365*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38366*/       OPC_CheckFoldableChainNode,
/*38367*/       OPC_MoveChild, 1,
/*38369*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38372*/       OPC_RecordChild0, // #1 = $addr
/*38373*/       OPC_MoveChild, 0,
/*38375*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38378*/       OPC_MoveParent,
/*38379*/       OPC_MoveParent,
/*38380*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*38382*/       OPC_CheckPredicate, 60, // Predicate_load
/*38384*/       OPC_MoveParent,
/*38385*/       OPC_RecordChild1, // #2 = $cp
/*38386*/       OPC_MoveChild, 1,
/*38388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38391*/       OPC_MoveParent,
/*38392*/       OPC_CheckType, MVT::i32,
/*38394*/       OPC_Scope, 14, /*->38410*/ // 2 children in Scope
/*38396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38398*/         OPC_EmitMergeInputChains1_0,
/*38399*/         OPC_EmitConvertToTarget, 2,
/*38401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38410*/       /*Scope*/ 14, /*->38425*/
/*38411*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38413*/         OPC_EmitMergeInputChains1_0,
/*38414*/         OPC_EmitConvertToTarget, 2,
/*38416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38425*/       0, /*End of Scope*/
/*38426*/     /*Scope*/ 48, /*->38475*/
/*38427*/       OPC_RecordChild0, // #0 = $a
/*38428*/       OPC_RecordChild1, // #1 = $cp
/*38429*/       OPC_MoveChild, 1,
/*38431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38434*/       OPC_MoveParent,
/*38435*/       OPC_CheckType, MVT::i32,
/*38437*/       OPC_Scope, 21, /*->38460*/ // 2 children in Scope
/*38439*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38441*/         OPC_EmitConvertToTarget, 1,
/*38443*/         OPC_EmitInteger, MVT::i32, 14, 
/*38446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38460*/       /*Scope*/ 13, /*->38474*/
/*38461*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*38463*/         OPC_EmitConvertToTarget, 1,
/*38465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38474*/       0, /*End of Scope*/
/*38475*/     0, /*End of Scope*/
/*38476*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->38546
/*38479*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38480*/     OPC_RecordChild1, // #1 = $cc
/*38481*/     OPC_MoveChild, 1,
/*38483*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38486*/     OPC_MoveParent,
/*38487*/     OPC_RecordChild2, // #2 = $lhs1
/*38488*/     OPC_RecordChild3, // #3 = $lhs2
/*38489*/     OPC_Scope, 28, /*->38519*/ // 2 children in Scope
/*38491*/       OPC_CheckChild4Integer, 0, 
/*38493*/       OPC_MoveChild, 5,
/*38495*/       OPC_CheckInteger, 0, 
/*38497*/       OPC_MoveParent,
/*38498*/       OPC_RecordChild6, // #4 = $dst
/*38499*/       OPC_MoveChild, 6,
/*38501*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38504*/       OPC_MoveParent,
/*38505*/       OPC_EmitMergeInputChains1_0,
/*38506*/       OPC_EmitConvertToTarget, 1,
/*38508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38519*/     /*Scope*/ 25, /*->38545*/
/*38520*/       OPC_RecordChild4, // #4 = $rhs1
/*38521*/       OPC_RecordChild5, // #5 = $rhs2
/*38522*/       OPC_RecordChild6, // #6 = $dst
/*38523*/       OPC_MoveChild, 6,
/*38525*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38528*/       OPC_MoveParent,
/*38529*/       OPC_EmitMergeInputChains1_0,
/*38530*/       OPC_EmitConvertToTarget, 1,
/*38532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38545*/     0, /*End of Scope*/
/*38546*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->40989
/*38550*/     OPC_Scope, 46|128,1/*174*/, /*->38727*/ // 7 children in Scope
/*38553*/       OPC_RecordChild0, // #0 = $Rn
/*38554*/       OPC_RecordChild1, // #1 = $shift
/*38555*/       OPC_CheckType, MVT::i32,
/*38557*/       OPC_Scope, 110, /*->38669*/ // 2 children in Scope
/*38559*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38561*/         OPC_Scope, 26, /*->38589*/ // 4 children in Scope
/*38563*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38566*/           OPC_EmitInteger, MVT::i32, 14, 
/*38569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38589*/         /*Scope*/ 26, /*->38616*/
/*38590*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38593*/           OPC_EmitInteger, MVT::i32, 14, 
/*38596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38602*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38616*/         /*Scope*/ 25, /*->38642*/
/*38617*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38620*/           OPC_EmitInteger, MVT::i32, 14, 
/*38623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38629*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38642*/         /*Scope*/ 25, /*->38668*/
/*38643*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38646*/           OPC_EmitInteger, MVT::i32, 14, 
/*38649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38655*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38668*/         0, /*End of Scope*/
/*38669*/       /*Scope*/ 56, /*->38726*/
/*38670*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38672*/         OPC_Scope, 25, /*->38699*/ // 2 children in Scope
/*38674*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38677*/           OPC_EmitInteger, MVT::i32, 14, 
/*38680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38699*/         /*Scope*/ 25, /*->38725*/
/*38700*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38703*/           OPC_EmitInteger, MVT::i32, 14, 
/*38706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38725*/         0, /*End of Scope*/
/*38726*/       0, /*End of Scope*/
/*38727*/     /*Scope*/ 27, /*->38755*/
/*38728*/       OPC_CheckChild0Integer, 0, 
/*38730*/       OPC_RecordChild1, // #0 = $Rn
/*38731*/       OPC_CheckType, MVT::i32,
/*38733*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38735*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38738*/       OPC_EmitInteger, MVT::i32, 14, 
/*38741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38755*/     /*Scope*/ 88|128,2/*344*/, /*->39101*/
/*38757*/       OPC_RecordChild0, // #0 = $Rn
/*38758*/       OPC_Scope, 36, /*->38796*/ // 6 children in Scope
/*38760*/         OPC_RecordChild1, // #1 = $imm
/*38761*/         OPC_MoveChild, 1,
/*38763*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38766*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38768*/         OPC_MoveParent,
/*38769*/         OPC_CheckType, MVT::i32,
/*38771*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38773*/         OPC_EmitConvertToTarget, 1,
/*38775*/         OPC_EmitInteger, MVT::i32, 14, 
/*38778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38796*/       /*Scope*/ 36, /*->38833*/
/*38797*/         OPC_MoveChild, 0,
/*38799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38802*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38804*/         OPC_MoveParent,
/*38805*/         OPC_RecordChild1, // #1 = $Rn
/*38806*/         OPC_CheckType, MVT::i32,
/*38808*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38810*/         OPC_EmitConvertToTarget, 0,
/*38812*/         OPC_EmitInteger, MVT::i32, 14, 
/*38815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38833*/       /*Scope*/ 66, /*->38900*/
/*38834*/         OPC_RecordChild1, // #1 = $imm
/*38835*/         OPC_MoveChild, 1,
/*38837*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38840*/         OPC_Scope, 30, /*->38872*/ // 2 children in Scope
/*38842*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38844*/           OPC_MoveParent,
/*38845*/           OPC_CheckType, MVT::i32,
/*38847*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38849*/           OPC_EmitConvertToTarget, 1,
/*38851*/           OPC_EmitInteger, MVT::i32, 14, 
/*38854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38872*/         /*Scope*/ 26, /*->38899*/
/*38873*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38875*/           OPC_MoveParent,
/*38876*/           OPC_CheckType, MVT::i32,
/*38878*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38880*/           OPC_EmitConvertToTarget, 1,
/*38882*/           OPC_EmitInteger, MVT::i32, 14, 
/*38885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38899*/         0, /*End of Scope*/
/*38900*/       /*Scope*/ 36, /*->38937*/
/*38901*/         OPC_MoveChild, 0,
/*38903*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38906*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38908*/         OPC_MoveParent,
/*38909*/         OPC_RecordChild1, // #1 = $Rn
/*38910*/         OPC_CheckType, MVT::i32,
/*38912*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38914*/         OPC_EmitConvertToTarget, 0,
/*38916*/         OPC_EmitInteger, MVT::i32, 14, 
/*38919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38937*/       /*Scope*/ 84, /*->39022*/
/*38938*/         OPC_MoveChild, 1,
/*38940*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->38993
/*38944*/           OPC_RecordChild0, // #1 = $Rn
/*38945*/           OPC_RecordChild1, // #2 = $Rm
/*38946*/           OPC_MoveParent,
/*38947*/           OPC_CheckType, MVT::i32,
/*38949*/           OPC_Scope, 20, /*->38971*/ // 2 children in Scope
/*38951*/             OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*38953*/             OPC_EmitInteger, MVT::i32, 14, 
/*38956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38959*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38971*/           /*Scope*/ 20, /*->38992*/
/*38972*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38974*/             OPC_EmitInteger, MVT::i32, 14, 
/*38977*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38980*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38992*/           0, /*End of Scope*/
/*38993*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->39021
/*38996*/           OPC_RecordChild0, // #1 = $Rn
/*38997*/           OPC_RecordChild1, // #2 = $Rm
/*38998*/           OPC_MoveParent,
/*38999*/           OPC_CheckType, MVT::i32,
/*39001*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*39003*/           OPC_EmitInteger, MVT::i32, 14, 
/*39006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39021*/         0, // EndSwitchOpcode
/*39022*/       /*Scope*/ 77, /*->39100*/
/*39023*/         OPC_RecordChild1, // #1 = $Rm
/*39024*/         OPC_CheckType, MVT::i32,
/*39026*/         OPC_Scope, 23, /*->39051*/ // 3 children in Scope
/*39028*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39030*/           OPC_EmitInteger, MVT::i32, 14, 
/*39033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39051*/         /*Scope*/ 23, /*->39075*/
/*39052*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39054*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39057*/           OPC_EmitInteger, MVT::i32, 14, 
/*39060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39075*/         /*Scope*/ 23, /*->39099*/
/*39076*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39078*/           OPC_EmitInteger, MVT::i32, 14, 
/*39081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39099*/         0, /*End of Scope*/
/*39100*/       0, /*End of Scope*/
/*39101*/     /*Scope*/ 66|128,1/*194*/, /*->39297*/
/*39103*/       OPC_MoveChild, 0,
/*39105*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*39108*/       OPC_MoveChild, 0,
/*39110*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*39113*/       OPC_MoveChild, 0,
/*39115*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39118*/       OPC_MoveParent,
/*39119*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*39121*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->39209
/*39124*/         OPC_MoveParent,
/*39125*/         OPC_MoveParent,
/*39126*/         OPC_RecordChild1, // #0 = $Vm
/*39127*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->39168
/*39130*/           OPC_Scope, 18, /*->39150*/ // 2 children in Scope
/*39132*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39134*/             OPC_EmitInteger, MVT::i32, 14, 
/*39137*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39140*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*39150*/           /*Scope*/ 16, /*->39167*/
/*39151*/             OPC_EmitInteger, MVT::i32, 14, 
/*39154*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39157*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*39167*/           0, /*End of Scope*/
/*39168*/         /*SwitchType*/ 38, MVT::v4i16,// ->39208
/*39170*/           OPC_Scope, 18, /*->39190*/ // 2 children in Scope
/*39172*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39174*/             OPC_EmitInteger, MVT::i32, 14, 
/*39177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*39190*/           /*Scope*/ 16, /*->39207*/
/*39191*/             OPC_EmitInteger, MVT::i32, 14, 
/*39194*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39197*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*39207*/           0, /*End of Scope*/
/*39208*/         0, // EndSwitchType
/*39209*/       /*SwitchType*/ 85, MVT::v4i32,// ->39296
/*39211*/         OPC_MoveParent,
/*39212*/         OPC_MoveParent,
/*39213*/         OPC_RecordChild1, // #0 = $Vm
/*39214*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->39255
/*39217*/           OPC_Scope, 18, /*->39237*/ // 2 children in Scope
/*39219*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39221*/             OPC_EmitInteger, MVT::i32, 14, 
/*39224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39227*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*39237*/           /*Scope*/ 16, /*->39254*/
/*39238*/             OPC_EmitInteger, MVT::i32, 14, 
/*39241*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39244*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*39254*/           0, /*End of Scope*/
/*39255*/         /*SwitchType*/ 38, MVT::v8i16,// ->39295
/*39257*/           OPC_Scope, 18, /*->39277*/ // 2 children in Scope
/*39259*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39261*/             OPC_EmitInteger, MVT::i32, 14, 
/*39264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*39277*/           /*Scope*/ 16, /*->39294*/
/*39278*/             OPC_EmitInteger, MVT::i32, 14, 
/*39281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39284*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*39294*/           0, /*End of Scope*/
/*39295*/         0, // EndSwitchType
/*39296*/       0, // EndSwitchType
/*39297*/     /*Scope*/ 71|128,5/*711*/, /*->40010*/
/*39299*/       OPC_RecordChild0, // #0 = $src1
/*39300*/       OPC_MoveChild, 1,
/*39302*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->39817
/*39307*/         OPC_Scope, 9|128,1/*137*/, /*->39447*/ // 4 children in Scope
/*39310*/           OPC_RecordChild0, // #1 = $Vn
/*39311*/           OPC_MoveChild, 1,
/*39313*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39316*/           OPC_RecordChild0, // #2 = $Vm
/*39317*/           OPC_Scope, 63, /*->39382*/ // 2 children in Scope
/*39319*/             OPC_CheckChild0Type, MVT::v4i16,
/*39321*/             OPC_RecordChild1, // #3 = $lane
/*39322*/             OPC_MoveChild, 1,
/*39324*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39327*/             OPC_MoveParent,
/*39328*/             OPC_MoveParent,
/*39329*/             OPC_MoveParent,
/*39330*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39356
/*39333*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39335*/               OPC_EmitConvertToTarget, 3,
/*39337*/               OPC_EmitInteger, MVT::i32, 14, 
/*39340*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39343*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39356*/             /*SwitchType*/ 23, MVT::v8i16,// ->39381
/*39358*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39360*/               OPC_EmitConvertToTarget, 3,
/*39362*/               OPC_EmitInteger, MVT::i32, 14, 
/*39365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39381*/             0, // EndSwitchType
/*39382*/           /*Scope*/ 63, /*->39446*/
/*39383*/             OPC_CheckChild0Type, MVT::v2i32,
/*39385*/             OPC_RecordChild1, // #3 = $lane
/*39386*/             OPC_MoveChild, 1,
/*39388*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39391*/             OPC_MoveParent,
/*39392*/             OPC_MoveParent,
/*39393*/             OPC_MoveParent,
/*39394*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39420
/*39397*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39399*/               OPC_EmitConvertToTarget, 3,
/*39401*/               OPC_EmitInteger, MVT::i32, 14, 
/*39404*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39407*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39420*/             /*SwitchType*/ 23, MVT::v4i32,// ->39445
/*39422*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39424*/               OPC_EmitConvertToTarget, 3,
/*39426*/               OPC_EmitInteger, MVT::i32, 14, 
/*39429*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39432*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39445*/             0, // EndSwitchType
/*39446*/           0, /*End of Scope*/
/*39447*/         /*Scope*/ 10|128,1/*138*/, /*->39587*/
/*39449*/           OPC_MoveChild, 0,
/*39451*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39454*/           OPC_RecordChild0, // #1 = $Vm
/*39455*/           OPC_Scope, 64, /*->39521*/ // 2 children in Scope
/*39457*/             OPC_CheckChild0Type, MVT::v4i16,
/*39459*/             OPC_RecordChild1, // #2 = $lane
/*39460*/             OPC_MoveChild, 1,
/*39462*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39465*/             OPC_MoveParent,
/*39466*/             OPC_MoveParent,
/*39467*/             OPC_RecordChild1, // #3 = $Vn
/*39468*/             OPC_MoveParent,
/*39469*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39495
/*39472*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39474*/               OPC_EmitConvertToTarget, 2,
/*39476*/               OPC_EmitInteger, MVT::i32, 14, 
/*39479*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39482*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39495*/             /*SwitchType*/ 23, MVT::v8i16,// ->39520
/*39497*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39499*/               OPC_EmitConvertToTarget, 2,
/*39501*/               OPC_EmitInteger, MVT::i32, 14, 
/*39504*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39507*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39520*/             0, // EndSwitchType
/*39521*/           /*Scope*/ 64, /*->39586*/
/*39522*/             OPC_CheckChild0Type, MVT::v2i32,
/*39524*/             OPC_RecordChild1, // #2 = $lane
/*39525*/             OPC_MoveChild, 1,
/*39527*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39530*/             OPC_MoveParent,
/*39531*/             OPC_MoveParent,
/*39532*/             OPC_RecordChild1, // #3 = $Vn
/*39533*/             OPC_MoveParent,
/*39534*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39560
/*39537*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39539*/               OPC_EmitConvertToTarget, 2,
/*39541*/               OPC_EmitInteger, MVT::i32, 14, 
/*39544*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39547*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39560*/             /*SwitchType*/ 23, MVT::v4i32,// ->39585
/*39562*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39564*/               OPC_EmitConvertToTarget, 2,
/*39566*/               OPC_EmitInteger, MVT::i32, 14, 
/*39569*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39572*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39585*/             0, // EndSwitchType
/*39586*/           0, /*End of Scope*/
/*39587*/         /*Scope*/ 113, /*->39701*/
/*39588*/           OPC_RecordChild0, // #1 = $src2
/*39589*/           OPC_MoveChild, 1,
/*39591*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39594*/           OPC_RecordChild0, // #2 = $src3
/*39595*/           OPC_Scope, 51, /*->39648*/ // 2 children in Scope
/*39597*/             OPC_CheckChild0Type, MVT::v8i16,
/*39599*/             OPC_RecordChild1, // #3 = $lane
/*39600*/             OPC_MoveChild, 1,
/*39602*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39605*/             OPC_MoveParent,
/*39606*/             OPC_MoveParent,
/*39607*/             OPC_MoveParent,
/*39608*/             OPC_CheckType, MVT::v8i16,
/*39610*/             OPC_EmitConvertToTarget, 3,
/*39612*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39615*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39624*/             OPC_EmitConvertToTarget, 3,
/*39626*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39629*/             OPC_EmitInteger, MVT::i32, 14, 
/*39632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39635*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39648*/           /*Scope*/ 51, /*->39700*/
/*39649*/             OPC_CheckChild0Type, MVT::v4i32,
/*39651*/             OPC_RecordChild1, // #3 = $lane
/*39652*/             OPC_MoveChild, 1,
/*39654*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39657*/             OPC_MoveParent,
/*39658*/             OPC_MoveParent,
/*39659*/             OPC_MoveParent,
/*39660*/             OPC_CheckType, MVT::v4i32,
/*39662*/             OPC_EmitConvertToTarget, 3,
/*39664*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39667*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39676*/             OPC_EmitConvertToTarget, 3,
/*39678*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39681*/             OPC_EmitInteger, MVT::i32, 14, 
/*39684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39687*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39700*/           0, /*End of Scope*/
/*39701*/         /*Scope*/ 114, /*->39816*/
/*39702*/           OPC_MoveChild, 0,
/*39704*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39707*/           OPC_RecordChild0, // #1 = $src3
/*39708*/           OPC_Scope, 52, /*->39762*/ // 2 children in Scope
/*39710*/             OPC_CheckChild0Type, MVT::v8i16,
/*39712*/             OPC_RecordChild1, // #2 = $lane
/*39713*/             OPC_MoveChild, 1,
/*39715*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39718*/             OPC_MoveParent,
/*39719*/             OPC_MoveParent,
/*39720*/             OPC_RecordChild1, // #3 = $src2
/*39721*/             OPC_MoveParent,
/*39722*/             OPC_CheckType, MVT::v8i16,
/*39724*/             OPC_EmitConvertToTarget, 2,
/*39726*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39729*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39738*/             OPC_EmitConvertToTarget, 2,
/*39740*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39743*/             OPC_EmitInteger, MVT::i32, 14, 
/*39746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39749*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39762*/           /*Scope*/ 52, /*->39815*/
/*39763*/             OPC_CheckChild0Type, MVT::v4i32,
/*39765*/             OPC_RecordChild1, // #2 = $lane
/*39766*/             OPC_MoveChild, 1,
/*39768*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39771*/             OPC_MoveParent,
/*39772*/             OPC_MoveParent,
/*39773*/             OPC_RecordChild1, // #3 = $src2
/*39774*/             OPC_MoveParent,
/*39775*/             OPC_CheckType, MVT::v4i32,
/*39777*/             OPC_EmitConvertToTarget, 2,
/*39779*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39782*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39791*/             OPC_EmitConvertToTarget, 2,
/*39793*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39796*/             OPC_EmitInteger, MVT::i32, 14, 
/*39799*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39802*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39815*/           0, /*End of Scope*/
/*39816*/         0, /*End of Scope*/
/*39817*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->39913
/*39820*/         OPC_RecordChild0, // #1 = $Vn
/*39821*/         OPC_Scope, 44, /*->39867*/ // 2 children in Scope
/*39823*/           OPC_CheckChild0Type, MVT::v4i16,
/*39825*/           OPC_MoveChild, 1,
/*39827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39830*/           OPC_RecordChild0, // #2 = $Vm
/*39831*/           OPC_CheckChild0Type, MVT::v4i16,
/*39833*/           OPC_RecordChild1, // #3 = $lane
/*39834*/           OPC_MoveChild, 1,
/*39836*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39839*/           OPC_MoveParent,
/*39840*/           OPC_MoveParent,
/*39841*/           OPC_MoveParent,
/*39842*/           OPC_CheckType, MVT::v4i32,
/*39844*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39846*/           OPC_EmitConvertToTarget, 3,
/*39848*/           OPC_EmitInteger, MVT::i32, 14, 
/*39851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39867*/         /*Scope*/ 44, /*->39912*/
/*39868*/           OPC_CheckChild0Type, MVT::v2i32,
/*39870*/           OPC_MoveChild, 1,
/*39872*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39875*/           OPC_RecordChild0, // #2 = $Vm
/*39876*/           OPC_CheckChild0Type, MVT::v2i32,
/*39878*/           OPC_RecordChild1, // #3 = $lane
/*39879*/           OPC_MoveChild, 1,
/*39881*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39884*/           OPC_MoveParent,
/*39885*/           OPC_MoveParent,
/*39886*/           OPC_MoveParent,
/*39887*/           OPC_CheckType, MVT::v2i64,
/*39889*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39891*/           OPC_EmitConvertToTarget, 3,
/*39893*/           OPC_EmitInteger, MVT::i32, 14, 
/*39896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39899*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39912*/         0, /*End of Scope*/
/*39913*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->40009
/*39916*/         OPC_RecordChild0, // #1 = $Vn
/*39917*/         OPC_Scope, 44, /*->39963*/ // 2 children in Scope
/*39919*/           OPC_CheckChild0Type, MVT::v4i16,
/*39921*/           OPC_MoveChild, 1,
/*39923*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39926*/           OPC_RecordChild0, // #2 = $Vm
/*39927*/           OPC_CheckChild0Type, MVT::v4i16,
/*39929*/           OPC_RecordChild1, // #3 = $lane
/*39930*/           OPC_MoveChild, 1,
/*39932*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39935*/           OPC_MoveParent,
/*39936*/           OPC_MoveParent,
/*39937*/           OPC_MoveParent,
/*39938*/           OPC_CheckType, MVT::v4i32,
/*39940*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39942*/           OPC_EmitConvertToTarget, 3,
/*39944*/           OPC_EmitInteger, MVT::i32, 14, 
/*39947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39950*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39963*/         /*Scope*/ 44, /*->40008*/
/*39964*/           OPC_CheckChild0Type, MVT::v2i32,
/*39966*/           OPC_MoveChild, 1,
/*39968*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39971*/           OPC_RecordChild0, // #2 = $Vm
/*39972*/           OPC_CheckChild0Type, MVT::v2i32,
/*39974*/           OPC_RecordChild1, // #3 = $lane
/*39975*/           OPC_MoveChild, 1,
/*39977*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39980*/           OPC_MoveParent,
/*39981*/           OPC_MoveParent,
/*39982*/           OPC_MoveParent,
/*39983*/           OPC_CheckType, MVT::v2i64,
/*39985*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39987*/           OPC_EmitConvertToTarget, 3,
/*39989*/           OPC_EmitInteger, MVT::i32, 14, 
/*39992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40008*/         0, /*End of Scope*/
/*40009*/       0, // EndSwitchOpcode
/*40010*/     /*Scope*/ 59|128,2/*315*/, /*->40327*/
/*40012*/       OPC_MoveChild, 0,
/*40014*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->40110
/*40018*/         OPC_MoveChild, 0,
/*40020*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40023*/         OPC_MoveParent,
/*40024*/         OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*40026*/         OPC_MoveParent,
/*40027*/         OPC_RecordChild1, // #0 = $Vm
/*40028*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->40069
/*40031*/           OPC_Scope, 18, /*->40051*/ // 2 children in Scope
/*40033*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40035*/             OPC_EmitInteger, MVT::i32, 14, 
/*40038*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40041*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40051*/           /*Scope*/ 16, /*->40068*/
/*40052*/             OPC_EmitInteger, MVT::i32, 14, 
/*40055*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40058*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40068*/           0, /*End of Scope*/
/*40069*/         /*SwitchType*/ 38, MVT::v4i32,// ->40109
/*40071*/           OPC_Scope, 18, /*->40091*/ // 2 children in Scope
/*40073*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40075*/             OPC_EmitInteger, MVT::i32, 14, 
/*40078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40081*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40091*/           /*Scope*/ 16, /*->40108*/
/*40092*/             OPC_EmitInteger, MVT::i32, 14, 
/*40095*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40098*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*40108*/           0, /*End of Scope*/
/*40109*/         0, // EndSwitchType
/*40110*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->40218
/*40113*/         OPC_RecordChild0, // #0 = $Vn
/*40114*/         OPC_Scope, 33, /*->40149*/ // 3 children in Scope
/*40116*/           OPC_CheckChild0Type, MVT::v8i8,
/*40118*/           OPC_MoveParent,
/*40119*/           OPC_MoveChild, 1,
/*40121*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40124*/           OPC_RecordChild0, // #1 = $Vm
/*40125*/           OPC_CheckChild0Type, MVT::v8i8,
/*40127*/           OPC_MoveParent,
/*40128*/           OPC_CheckType, MVT::v8i16,
/*40130*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40132*/           OPC_EmitInteger, MVT::i32, 14, 
/*40135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40149*/         /*Scope*/ 33, /*->40183*/
/*40150*/           OPC_CheckChild0Type, MVT::v4i16,
/*40152*/           OPC_MoveParent,
/*40153*/           OPC_MoveChild, 1,
/*40155*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40158*/           OPC_RecordChild0, // #1 = $Vm
/*40159*/           OPC_CheckChild0Type, MVT::v4i16,
/*40161*/           OPC_MoveParent,
/*40162*/           OPC_CheckType, MVT::v4i32,
/*40164*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40166*/           OPC_EmitInteger, MVT::i32, 14, 
/*40169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40172*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40183*/         /*Scope*/ 33, /*->40217*/
/*40184*/           OPC_CheckChild0Type, MVT::v2i32,
/*40186*/           OPC_MoveParent,
/*40187*/           OPC_MoveChild, 1,
/*40189*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40192*/           OPC_RecordChild0, // #1 = $Vm
/*40193*/           OPC_CheckChild0Type, MVT::v2i32,
/*40195*/           OPC_MoveParent,
/*40196*/           OPC_CheckType, MVT::v2i64,
/*40198*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40200*/           OPC_EmitInteger, MVT::i32, 14, 
/*40203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40217*/         0, /*End of Scope*/
/*40218*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->40326
/*40221*/         OPC_RecordChild0, // #0 = $Vn
/*40222*/         OPC_Scope, 33, /*->40257*/ // 3 children in Scope
/*40224*/           OPC_CheckChild0Type, MVT::v8i8,
/*40226*/           OPC_MoveParent,
/*40227*/           OPC_MoveChild, 1,
/*40229*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40232*/           OPC_RecordChild0, // #1 = $Vm
/*40233*/           OPC_CheckChild0Type, MVT::v8i8,
/*40235*/           OPC_MoveParent,
/*40236*/           OPC_CheckType, MVT::v8i16,
/*40238*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40240*/           OPC_EmitInteger, MVT::i32, 14, 
/*40243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40257*/         /*Scope*/ 33, /*->40291*/
/*40258*/           OPC_CheckChild0Type, MVT::v4i16,
/*40260*/           OPC_MoveParent,
/*40261*/           OPC_MoveChild, 1,
/*40263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40266*/           OPC_RecordChild0, // #1 = $Vm
/*40267*/           OPC_CheckChild0Type, MVT::v4i16,
/*40269*/           OPC_MoveParent,
/*40270*/           OPC_CheckType, MVT::v4i32,
/*40272*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40274*/           OPC_EmitInteger, MVT::i32, 14, 
/*40277*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40280*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40291*/         /*Scope*/ 33, /*->40325*/
/*40292*/           OPC_CheckChild0Type, MVT::v2i32,
/*40294*/           OPC_MoveParent,
/*40295*/           OPC_MoveChild, 1,
/*40297*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40300*/           OPC_RecordChild0, // #1 = $Vm
/*40301*/           OPC_CheckChild0Type, MVT::v2i32,
/*40303*/           OPC_MoveParent,
/*40304*/           OPC_CheckType, MVT::v2i64,
/*40306*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40308*/           OPC_EmitInteger, MVT::i32, 14, 
/*40311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40314*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40325*/         0, /*End of Scope*/
/*40326*/       0, // EndSwitchOpcode
/*40327*/     /*Scope*/ 19|128,5/*659*/, /*->40988*/
/*40329*/       OPC_RecordChild0, // #0 = $src1
/*40330*/       OPC_Scope, 97|128,3/*481*/, /*->40814*/ // 2 children in Scope
/*40333*/         OPC_MoveChild, 1,
/*40335*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->40477
/*40340*/           OPC_RecordChild0, // #1 = $Vn
/*40341*/           OPC_RecordChild1, // #2 = $Vm
/*40342*/           OPC_MoveParent,
/*40343*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->40366
/*40346*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40348*/             OPC_EmitInteger, MVT::i32, 14, 
/*40351*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40354*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40366*/           /*SwitchType*/ 20, MVT::v4i16,// ->40388
/*40368*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40370*/             OPC_EmitInteger, MVT::i32, 14, 
/*40373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40376*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40388*/           /*SwitchType*/ 20, MVT::v2i32,// ->40410
/*40390*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40392*/             OPC_EmitInteger, MVT::i32, 14, 
/*40395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40398*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40410*/           /*SwitchType*/ 20, MVT::v16i8,// ->40432
/*40412*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40414*/             OPC_EmitInteger, MVT::i32, 14, 
/*40417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40420*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40432*/           /*SwitchType*/ 20, MVT::v8i16,// ->40454
/*40434*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40436*/             OPC_EmitInteger, MVT::i32, 14, 
/*40439*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40442*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40454*/           /*SwitchType*/ 20, MVT::v4i32,// ->40476
/*40456*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40458*/             OPC_EmitInteger, MVT::i32, 14, 
/*40461*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40464*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40476*/           0, // EndSwitchType
/*40477*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->40564
/*40480*/           OPC_RecordChild0, // #1 = $Vn
/*40481*/           OPC_Scope, 26, /*->40509*/ // 3 children in Scope
/*40483*/             OPC_CheckChild0Type, MVT::v8i8,
/*40485*/             OPC_RecordChild1, // #2 = $Vm
/*40486*/             OPC_MoveParent,
/*40487*/             OPC_CheckType, MVT::v8i16,
/*40489*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40491*/             OPC_EmitInteger, MVT::i32, 14, 
/*40494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40497*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40509*/           /*Scope*/ 26, /*->40536*/
/*40510*/             OPC_CheckChild0Type, MVT::v4i16,
/*40512*/             OPC_RecordChild1, // #2 = $Vm
/*40513*/             OPC_MoveParent,
/*40514*/             OPC_CheckType, MVT::v4i32,
/*40516*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40518*/             OPC_EmitInteger, MVT::i32, 14, 
/*40521*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40524*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40536*/           /*Scope*/ 26, /*->40563*/
/*40537*/             OPC_CheckChild0Type, MVT::v2i32,
/*40539*/             OPC_RecordChild1, // #2 = $Vm
/*40540*/             OPC_MoveParent,
/*40541*/             OPC_CheckType, MVT::v2i64,
/*40543*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40545*/             OPC_EmitInteger, MVT::i32, 14, 
/*40548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40551*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40563*/           0, /*End of Scope*/
/*40564*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->40651
/*40567*/           OPC_RecordChild0, // #1 = $Vn
/*40568*/           OPC_Scope, 26, /*->40596*/ // 3 children in Scope
/*40570*/             OPC_CheckChild0Type, MVT::v8i8,
/*40572*/             OPC_RecordChild1, // #2 = $Vm
/*40573*/             OPC_MoveParent,
/*40574*/             OPC_CheckType, MVT::v8i16,
/*40576*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40578*/             OPC_EmitInteger, MVT::i32, 14, 
/*40581*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40584*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40596*/           /*Scope*/ 26, /*->40623*/
/*40597*/             OPC_CheckChild0Type, MVT::v4i16,
/*40599*/             OPC_RecordChild1, // #2 = $Vm
/*40600*/             OPC_MoveParent,
/*40601*/             OPC_CheckType, MVT::v4i32,
/*40603*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40605*/             OPC_EmitInteger, MVT::i32, 14, 
/*40608*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40611*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40623*/           /*Scope*/ 26, /*->40650*/
/*40624*/             OPC_CheckChild0Type, MVT::v2i32,
/*40626*/             OPC_RecordChild1, // #2 = $Vm
/*40627*/             OPC_MoveParent,
/*40628*/             OPC_CheckType, MVT::v2i64,
/*40630*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40632*/             OPC_EmitInteger, MVT::i32, 14, 
/*40635*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40638*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40650*/           0, /*End of Scope*/
/*40651*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->40732
/*40654*/           OPC_RecordChild0, // #1 = $Vm
/*40655*/           OPC_Scope, 24, /*->40681*/ // 3 children in Scope
/*40657*/             OPC_CheckChild0Type, MVT::v8i8,
/*40659*/             OPC_MoveParent,
/*40660*/             OPC_CheckType, MVT::v8i16,
/*40662*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40664*/             OPC_EmitInteger, MVT::i32, 14, 
/*40667*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40670*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40681*/           /*Scope*/ 24, /*->40706*/
/*40682*/             OPC_CheckChild0Type, MVT::v4i16,
/*40684*/             OPC_MoveParent,
/*40685*/             OPC_CheckType, MVT::v4i32,
/*40687*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40689*/             OPC_EmitInteger, MVT::i32, 14, 
/*40692*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40695*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40706*/           /*Scope*/ 24, /*->40731*/
/*40707*/             OPC_CheckChild0Type, MVT::v2i32,
/*40709*/             OPC_MoveParent,
/*40710*/             OPC_CheckType, MVT::v2i64,
/*40712*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40714*/             OPC_EmitInteger, MVT::i32, 14, 
/*40717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40720*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40731*/           0, /*End of Scope*/
/*40732*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->40813
/*40735*/           OPC_RecordChild0, // #1 = $Vm
/*40736*/           OPC_Scope, 24, /*->40762*/ // 3 children in Scope
/*40738*/             OPC_CheckChild0Type, MVT::v8i8,
/*40740*/             OPC_MoveParent,
/*40741*/             OPC_CheckType, MVT::v8i16,
/*40743*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40745*/             OPC_EmitInteger, MVT::i32, 14, 
/*40748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40762*/           /*Scope*/ 24, /*->40787*/
/*40763*/             OPC_CheckChild0Type, MVT::v4i16,
/*40765*/             OPC_MoveParent,
/*40766*/             OPC_CheckType, MVT::v4i32,
/*40768*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40770*/             OPC_EmitInteger, MVT::i32, 14, 
/*40773*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40776*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40787*/           /*Scope*/ 24, /*->40812*/
/*40788*/             OPC_CheckChild0Type, MVT::v2i32,
/*40790*/             OPC_MoveParent,
/*40791*/             OPC_CheckType, MVT::v2i64,
/*40793*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40795*/             OPC_EmitInteger, MVT::i32, 14, 
/*40798*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40801*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40812*/           0, /*End of Scope*/
/*40813*/         0, // EndSwitchOpcode
/*40814*/       /*Scope*/ 43|128,1/*171*/, /*->40987*/
/*40816*/         OPC_RecordChild1, // #1 = $Vm
/*40817*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->40839
/*40820*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40822*/           OPC_EmitInteger, MVT::i32, 14, 
/*40825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40839*/         /*SwitchType*/ 19, MVT::v4i16,// ->40860
/*40841*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40843*/           OPC_EmitInteger, MVT::i32, 14, 
/*40846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40849*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40860*/         /*SwitchType*/ 19, MVT::v2i32,// ->40881
/*40862*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40864*/           OPC_EmitInteger, MVT::i32, 14, 
/*40867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40881*/         /*SwitchType*/ 19, MVT::v16i8,// ->40902
/*40883*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40885*/           OPC_EmitInteger, MVT::i32, 14, 
/*40888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40902*/         /*SwitchType*/ 19, MVT::v8i16,// ->40923
/*40904*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40906*/           OPC_EmitInteger, MVT::i32, 14, 
/*40909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40912*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40923*/         /*SwitchType*/ 19, MVT::v4i32,// ->40944
/*40925*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40927*/           OPC_EmitInteger, MVT::i32, 14, 
/*40930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40944*/         /*SwitchType*/ 19, MVT::v1i64,// ->40965
/*40946*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40948*/           OPC_EmitInteger, MVT::i32, 14, 
/*40951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40954*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40965*/         /*SwitchType*/ 19, MVT::v2i64,// ->40986
/*40967*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40969*/           OPC_EmitInteger, MVT::i32, 14, 
/*40972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40986*/         0, // EndSwitchType
/*40987*/       0, /*End of Scope*/
/*40988*/     0, /*End of Scope*/
/*40989*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->41467
/*40993*/     OPC_RecordChild0, // #0 = $Rn
/*40994*/     OPC_RecordChild1, // #1 = $shift
/*40995*/     OPC_Scope, 27|128,1/*155*/, /*->41153*/ // 3 children in Scope
/*40998*/       OPC_CheckType, MVT::i32,
/*41000*/       OPC_Scope, 75, /*->41077*/ // 4 children in Scope
/*41002*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41004*/         OPC_Scope, 23, /*->41029*/ // 3 children in Scope
/*41006*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41009*/           OPC_EmitInteger, MVT::i32, 14, 
/*41012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41029*/         /*Scope*/ 23, /*->41053*/
/*41030*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41033*/           OPC_EmitInteger, MVT::i32, 14, 
/*41036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41053*/         /*Scope*/ 22, /*->41076*/
/*41054*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41057*/           OPC_EmitInteger, MVT::i32, 14, 
/*41060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41076*/         0, /*End of Scope*/
/*41077*/       /*Scope*/ 24, /*->41102*/
/*41078*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41080*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41083*/         OPC_EmitInteger, MVT::i32, 14, 
/*41086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41102*/       /*Scope*/ 24, /*->41127*/
/*41103*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41105*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41108*/         OPC_EmitInteger, MVT::i32, 14, 
/*41111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41127*/       /*Scope*/ 24, /*->41152*/
/*41128*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41130*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41133*/         OPC_EmitInteger, MVT::i32, 14, 
/*41136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41152*/       0, /*End of Scope*/
/*41153*/     /*Scope*/ 120|128,1/*248*/, /*->41403*/
/*41155*/       OPC_MoveChild, 1,
/*41157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41160*/       OPC_Scope, 30, /*->41192*/ // 6 children in Scope
/*41162*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*41164*/         OPC_MoveParent,
/*41165*/         OPC_CheckType, MVT::i32,
/*41167*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41169*/         OPC_EmitConvertToTarget, 1,
/*41171*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41174*/         OPC_EmitInteger, MVT::i32, 14, 
/*41177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*41192*/       /*Scope*/ 27, /*->41220*/
/*41193*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41195*/         OPC_MoveParent,
/*41196*/         OPC_CheckType, MVT::i32,
/*41198*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41200*/         OPC_EmitConvertToTarget, 1,
/*41202*/         OPC_EmitInteger, MVT::i32, 14, 
/*41205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41220*/       /*Scope*/ 30, /*->41251*/
/*41221*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*41223*/         OPC_MoveParent,
/*41224*/         OPC_CheckType, MVT::i32,
/*41226*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41228*/         OPC_EmitConvertToTarget, 1,
/*41230*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41233*/         OPC_EmitInteger, MVT::i32, 14, 
/*41236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*41251*/       /*Scope*/ 27, /*->41279*/
/*41252*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41254*/         OPC_MoveParent,
/*41255*/         OPC_CheckType, MVT::i32,
/*41257*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41259*/         OPC_EmitConvertToTarget, 1,
/*41261*/         OPC_EmitInteger, MVT::i32, 14, 
/*41264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41279*/       /*Scope*/ 30, /*->41310*/
/*41280*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*41282*/         OPC_MoveParent,
/*41283*/         OPC_CheckType, MVT::i32,
/*41285*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41287*/         OPC_EmitConvertToTarget, 1,
/*41289*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*41292*/         OPC_EmitInteger, MVT::i32, 14, 
/*41295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41310*/       /*Scope*/ 91, /*->41402*/
/*41311*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41313*/         OPC_MoveParent,
/*41314*/         OPC_CheckType, MVT::i32,
/*41316*/         OPC_Scope, 41, /*->41359*/ // 2 children in Scope
/*41318*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41320*/           OPC_EmitConvertToTarget, 1,
/*41322*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41325*/           OPC_EmitInteger, MVT::i32, 14, 
/*41328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41331*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41341*/           OPC_EmitInteger, MVT::i32, 14, 
/*41344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41347*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41359*/         /*Scope*/ 41, /*->41401*/
/*41360*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41362*/           OPC_EmitConvertToTarget, 1,
/*41364*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41367*/           OPC_EmitInteger, MVT::i32, 14, 
/*41370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41373*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41383*/           OPC_EmitInteger, MVT::i32, 14, 
/*41386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41389*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41401*/         0, /*End of Scope*/
/*41402*/       0, /*End of Scope*/
/*41403*/     /*Scope*/ 62, /*->41466*/
/*41404*/       OPC_CheckType, MVT::i32,
/*41406*/       OPC_Scope, 20, /*->41428*/ // 2 children in Scope
/*41408*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41410*/         OPC_EmitInteger, MVT::i32, 14, 
/*41413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41428*/       /*Scope*/ 36, /*->41465*/
/*41429*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41431*/         OPC_EmitInteger, MVT::i32, 14, 
/*41434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41437*/         OPC_Scope, 12, /*->41451*/ // 2 children in Scope
/*41439*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41451*/         /*Scope*/ 12, /*->41464*/
/*41452*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41464*/         0, /*End of Scope*/
/*41465*/       0, /*End of Scope*/
/*41466*/     0, /*End of Scope*/
/*41467*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->41818
/*41471*/     OPC_RecordChild0, // #0 = $Rn
/*41472*/     OPC_Scope, 64|128,1/*192*/, /*->41667*/ // 5 children in Scope
/*41475*/       OPC_RecordChild1, // #1 = $shift
/*41476*/       OPC_Scope, 26|128,1/*154*/, /*->41633*/ // 2 children in Scope
/*41479*/         OPC_CheckType, MVT::i32,
/*41481*/         OPC_Scope, 98, /*->41581*/ // 2 children in Scope
/*41483*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41485*/           OPC_Scope, 23, /*->41510*/ // 4 children in Scope
/*41487*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41490*/             OPC_EmitInteger, MVT::i32, 14, 
/*41493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41496*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41510*/           /*Scope*/ 23, /*->41534*/
/*41511*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41514*/             OPC_EmitInteger, MVT::i32, 14, 
/*41517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41534*/           /*Scope*/ 22, /*->41557*/
/*41535*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41538*/             OPC_EmitInteger, MVT::i32, 14, 
/*41541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41557*/           /*Scope*/ 22, /*->41580*/
/*41558*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41561*/             OPC_EmitInteger, MVT::i32, 14, 
/*41564*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41567*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41580*/           0, /*End of Scope*/
/*41581*/         /*Scope*/ 50, /*->41632*/
/*41582*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41584*/           OPC_Scope, 22, /*->41608*/ // 2 children in Scope
/*41586*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41589*/             OPC_EmitInteger, MVT::i32, 14, 
/*41592*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41595*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41608*/           /*Scope*/ 22, /*->41631*/
/*41609*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41612*/             OPC_EmitInteger, MVT::i32, 14, 
/*41615*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41618*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41631*/           0, /*End of Scope*/
/*41632*/         0, /*End of Scope*/
/*41633*/       /*Scope*/ 32, /*->41666*/
/*41634*/         OPC_MoveChild, 1,
/*41636*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41639*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41641*/         OPC_MoveParent,
/*41642*/         OPC_CheckType, MVT::i32,
/*41644*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41646*/         OPC_EmitConvertToTarget, 1,
/*41648*/         OPC_EmitInteger, MVT::i32, 14, 
/*41651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41666*/       0, /*End of Scope*/
/*41667*/     /*Scope*/ 33, /*->41701*/
/*41668*/       OPC_MoveChild, 0,
/*41670*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41673*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41675*/       OPC_MoveParent,
/*41676*/       OPC_RecordChild1, // #1 = $Rn
/*41677*/       OPC_CheckType, MVT::i32,
/*41679*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41681*/       OPC_EmitConvertToTarget, 0,
/*41683*/       OPC_EmitInteger, MVT::i32, 14, 
/*41686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41701*/     /*Scope*/ 33, /*->41735*/
/*41702*/       OPC_RecordChild1, // #1 = $imm
/*41703*/       OPC_MoveChild, 1,
/*41705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41708*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41710*/       OPC_MoveParent,
/*41711*/       OPC_CheckType, MVT::i32,
/*41713*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41715*/       OPC_EmitConvertToTarget, 1,
/*41717*/       OPC_EmitInteger, MVT::i32, 14, 
/*41720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41735*/     /*Scope*/ 33, /*->41769*/
/*41736*/       OPC_MoveChild, 0,
/*41738*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41741*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41743*/       OPC_MoveParent,
/*41744*/       OPC_RecordChild1, // #1 = $Rn
/*41745*/       OPC_CheckType, MVT::i32,
/*41747*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41749*/       OPC_EmitConvertToTarget, 0,
/*41751*/       OPC_EmitInteger, MVT::i32, 14, 
/*41754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41769*/     /*Scope*/ 47, /*->41817*/
/*41770*/       OPC_RecordChild1, // #1 = $Rm
/*41771*/       OPC_CheckType, MVT::i32,
/*41773*/       OPC_Scope, 20, /*->41795*/ // 2 children in Scope
/*41775*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41777*/         OPC_EmitInteger, MVT::i32, 14, 
/*41780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41795*/       /*Scope*/ 20, /*->41816*/
/*41796*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41798*/         OPC_EmitInteger, MVT::i32, 14, 
/*41801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41816*/       0, /*End of Scope*/
/*41817*/     0, /*End of Scope*/
/*41818*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->42297
/*41822*/     OPC_RecordChild0, // #0 = $Rn
/*41823*/     OPC_RecordChild1, // #1 = $shift
/*41824*/     OPC_Scope, 103, /*->41929*/ // 3 children in Scope
/*41826*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41827*/       OPC_CheckType, MVT::i32,
/*41829*/       OPC_Scope, 65, /*->41896*/ // 2 children in Scope
/*41831*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41833*/         OPC_Scope, 30, /*->41865*/ // 2 children in Scope
/*41835*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41838*/           OPC_EmitInteger, MVT::i32, 14, 
/*41841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41847*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41865*/         /*Scope*/ 29, /*->41895*/
/*41866*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41869*/           OPC_EmitInteger, MVT::i32, 14, 
/*41872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41878*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41881*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41895*/         0, /*End of Scope*/
/*41896*/       /*Scope*/ 31, /*->41928*/
/*41897*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41899*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*41902*/         OPC_EmitInteger, MVT::i32, 14, 
/*41905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41911*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41928*/       0, /*End of Scope*/
/*41929*/     /*Scope*/ 47|128,2/*303*/, /*->42234*/
/*41931*/       OPC_MoveChild, 1,
/*41933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41936*/       OPC_Scope, 38, /*->41976*/ // 6 children in Scope
/*41938*/         OPC_CheckPredicate, 110, // Predicate_imm0_255_not
/*41940*/         OPC_MoveParent,
/*41941*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41942*/         OPC_CheckType, MVT::i32,
/*41944*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41946*/         OPC_EmitConvertToTarget, 1,
/*41948*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41951*/         OPC_EmitInteger, MVT::i32, 14, 
/*41954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41960*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41976*/       /*Scope*/ 35, /*->42012*/
/*41977*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41979*/         OPC_MoveParent,
/*41980*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41981*/         OPC_CheckType, MVT::i32,
/*41983*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41985*/         OPC_EmitConvertToTarget, 1,
/*41987*/         OPC_EmitInteger, MVT::i32, 14, 
/*41990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41996*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42012*/       /*Scope*/ 38, /*->42051*/
/*42013*/         OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*42015*/         OPC_MoveParent,
/*42016*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42017*/         OPC_CheckType, MVT::i32,
/*42019*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42021*/         OPC_EmitConvertToTarget, 1,
/*42023*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42026*/         OPC_EmitInteger, MVT::i32, 14, 
/*42029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42035*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42051*/       /*Scope*/ 35, /*->42087*/
/*42052*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42054*/         OPC_MoveParent,
/*42055*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42056*/         OPC_CheckType, MVT::i32,
/*42058*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42060*/         OPC_EmitConvertToTarget, 1,
/*42062*/         OPC_EmitInteger, MVT::i32, 14, 
/*42065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42071*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42087*/       /*Scope*/ 38, /*->42126*/
/*42088*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*42090*/         OPC_MoveParent,
/*42091*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42092*/         OPC_CheckType, MVT::i32,
/*42094*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42096*/         OPC_EmitConvertToTarget, 1,
/*42098*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*42101*/         OPC_EmitInteger, MVT::i32, 14, 
/*42104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42110*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*42126*/       /*Scope*/ 106, /*->42233*/
/*42127*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*42129*/         OPC_MoveParent,
/*42130*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42131*/         OPC_CheckType, MVT::i32,
/*42133*/         OPC_Scope, 48, /*->42183*/ // 2 children in Scope
/*42135*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*42137*/           OPC_EmitConvertToTarget, 1,
/*42139*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42142*/           OPC_EmitInteger, MVT::i32, 14, 
/*42145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42148*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42158*/           OPC_EmitInteger, MVT::i32, 14, 
/*42161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42167*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42170*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42183*/         /*Scope*/ 48, /*->42232*/
/*42184*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42186*/           OPC_EmitConvertToTarget, 1,
/*42188*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42191*/           OPC_EmitInteger, MVT::i32, 14, 
/*42194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42197*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42207*/           OPC_EmitInteger, MVT::i32, 14, 
/*42210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42216*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42232*/         0, /*End of Scope*/
/*42233*/       0, /*End of Scope*/
/*42234*/     /*Scope*/ 61, /*->42296*/
/*42235*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42236*/       OPC_CheckType, MVT::i32,
/*42238*/       OPC_Scope, 27, /*->42267*/ // 2 children in Scope
/*42240*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42242*/         OPC_EmitInteger, MVT::i32, 14, 
/*42245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42251*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42267*/       /*Scope*/ 27, /*->42295*/
/*42268*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42270*/         OPC_EmitInteger, MVT::i32, 14, 
/*42273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42279*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42295*/       0, /*End of Scope*/
/*42296*/     0, /*End of Scope*/
/*42297*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->42665
/*42301*/     OPC_RecordChild0, // #0 = $Rn
/*42302*/     OPC_Scope, 82|128,1/*210*/, /*->42515*/ // 3 children in Scope
/*42305*/       OPC_RecordChild1, // #1 = $shift
/*42306*/       OPC_Scope, 36|128,1/*164*/, /*->42473*/ // 2 children in Scope
/*42309*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42310*/         OPC_CheckType, MVT::i32,
/*42312*/         OPC_Scope, 126, /*->42440*/ // 2 children in Scope
/*42314*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42316*/           OPC_Scope, 30, /*->42348*/ // 4 children in Scope
/*42318*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42321*/             OPC_EmitInteger, MVT::i32, 14, 
/*42324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42330*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42333*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42348*/           /*Scope*/ 30, /*->42379*/
/*42349*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42352*/             OPC_EmitInteger, MVT::i32, 14, 
/*42355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42358*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42361*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42364*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42379*/           /*Scope*/ 29, /*->42409*/
/*42380*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42383*/             OPC_EmitInteger, MVT::i32, 14, 
/*42386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42392*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42395*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42409*/           /*Scope*/ 29, /*->42439*/
/*42410*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42413*/             OPC_EmitInteger, MVT::i32, 14, 
/*42416*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42419*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42422*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42425*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42439*/           0, /*End of Scope*/
/*42440*/         /*Scope*/ 31, /*->42472*/
/*42441*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42443*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*42446*/           OPC_EmitInteger, MVT::i32, 14, 
/*42449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42455*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42458*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42472*/         0, /*End of Scope*/
/*42473*/       /*Scope*/ 40, /*->42514*/
/*42474*/         OPC_MoveChild, 1,
/*42476*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42479*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42481*/         OPC_MoveParent,
/*42482*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42483*/         OPC_CheckType, MVT::i32,
/*42485*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42487*/         OPC_EmitConvertToTarget, 1,
/*42489*/         OPC_EmitInteger, MVT::i32, 14, 
/*42492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42498*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42514*/       0, /*End of Scope*/
/*42515*/     /*Scope*/ 41, /*->42557*/
/*42516*/       OPC_MoveChild, 0,
/*42518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42521*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42523*/       OPC_MoveParent,
/*42524*/       OPC_RecordChild1, // #1 = $Rn
/*42525*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42526*/       OPC_CheckType, MVT::i32,
/*42528*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42530*/       OPC_EmitConvertToTarget, 0,
/*42532*/       OPC_EmitInteger, MVT::i32, 14, 
/*42535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42541*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42557*/     /*Scope*/ 106, /*->42664*/
/*42558*/       OPC_RecordChild1, // #1 = $imm
/*42559*/       OPC_Scope, 40, /*->42601*/ // 2 children in Scope
/*42561*/         OPC_MoveChild, 1,
/*42563*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42566*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42568*/         OPC_MoveParent,
/*42569*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42570*/         OPC_CheckType, MVT::i32,
/*42572*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42574*/         OPC_EmitConvertToTarget, 1,
/*42576*/         OPC_EmitInteger, MVT::i32, 14, 
/*42579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42585*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42601*/       /*Scope*/ 61, /*->42663*/
/*42602*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42603*/         OPC_CheckType, MVT::i32,
/*42605*/         OPC_Scope, 27, /*->42634*/ // 2 children in Scope
/*42607*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42609*/           OPC_EmitInteger, MVT::i32, 14, 
/*42612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42618*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42634*/         /*Scope*/ 27, /*->42662*/
/*42635*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42637*/           OPC_EmitInteger, MVT::i32, 14, 
/*42640*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42646*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42649*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42662*/         0, /*End of Scope*/
/*42663*/       0, /*End of Scope*/
/*42664*/     0, /*End of Scope*/
/*42665*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->42949
/*42669*/     OPC_RecordChild0, // #0 = $Rn
/*42670*/     OPC_CheckChild0Type, MVT::i32,
/*42672*/     OPC_RecordChild1, // #1 = $shift
/*42673*/     OPC_Scope, 49, /*->42724*/ // 6 children in Scope
/*42675*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42677*/       OPC_Scope, 22, /*->42701*/ // 2 children in Scope
/*42679*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42682*/         OPC_EmitInteger, MVT::i32, 14, 
/*42685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42701*/       /*Scope*/ 21, /*->42723*/
/*42702*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42705*/         OPC_EmitInteger, MVT::i32, 14, 
/*42708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42723*/       0, /*End of Scope*/
/*42724*/     /*Scope*/ 23, /*->42748*/
/*42725*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42727*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42730*/       OPC_EmitInteger, MVT::i32, 14, 
/*42733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42748*/     /*Scope*/ 10|128,1/*138*/, /*->42888*/
/*42750*/       OPC_MoveChild, 1,
/*42752*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42755*/       OPC_Scope, 24, /*->42781*/ // 5 children in Scope
/*42757*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42759*/         OPC_MoveParent,
/*42760*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42762*/         OPC_EmitConvertToTarget, 1,
/*42764*/         OPC_EmitInteger, MVT::i32, 14, 
/*42767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42781*/       /*Scope*/ 27, /*->42809*/
/*42782*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42784*/         OPC_MoveParent,
/*42785*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42787*/         OPC_EmitConvertToTarget, 1,
/*42789*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42792*/         OPC_EmitInteger, MVT::i32, 14, 
/*42795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42809*/       /*Scope*/ 24, /*->42834*/
/*42810*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*42812*/         OPC_MoveParent,
/*42813*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42815*/         OPC_EmitConvertToTarget, 1,
/*42817*/         OPC_EmitInteger, MVT::i32, 14, 
/*42820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42834*/       /*Scope*/ 24, /*->42859*/
/*42835*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42837*/         OPC_MoveParent,
/*42838*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42840*/         OPC_EmitConvertToTarget, 1,
/*42842*/         OPC_EmitInteger, MVT::i32, 14, 
/*42845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42859*/       /*Scope*/ 27, /*->42887*/
/*42860*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42862*/         OPC_MoveParent,
/*42863*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42865*/         OPC_EmitConvertToTarget, 1,
/*42867*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42870*/         OPC_EmitInteger, MVT::i32, 14, 
/*42873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42887*/       0, /*End of Scope*/
/*42888*/     /*Scope*/ 19, /*->42908*/
/*42889*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42891*/       OPC_EmitInteger, MVT::i32, 14, 
/*42894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42908*/     /*Scope*/ 19, /*->42928*/
/*42909*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42911*/       OPC_EmitInteger, MVT::i32, 14, 
/*42914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42928*/     /*Scope*/ 19, /*->42948*/
/*42929*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42931*/       OPC_EmitInteger, MVT::i32, 14, 
/*42934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42948*/     0, /*End of Scope*/
/*42949*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->43027
/*42952*/     OPC_RecordChild0, // #0 = $Rn
/*42953*/     OPC_CheckChild0Type, MVT::i32,
/*42955*/     OPC_Scope, 38, /*->42995*/ // 2 children in Scope
/*42957*/       OPC_MoveChild, 1,
/*42959*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42962*/       OPC_CheckChild0Integer, 0, 
/*42964*/       OPC_RecordChild1, // #1 = $imm
/*42965*/       OPC_MoveChild, 1,
/*42967*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42970*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42972*/       OPC_MoveParent,
/*42973*/       OPC_MoveParent,
/*42974*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42976*/       OPC_EmitConvertToTarget, 1,
/*42978*/       OPC_EmitInteger, MVT::i32, 14, 
/*42981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42995*/     /*Scope*/ 30, /*->43026*/
/*42996*/       OPC_RecordChild1, // #1 = $imm
/*42997*/       OPC_MoveChild, 1,
/*42999*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43002*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43004*/       OPC_MoveParent,
/*43005*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43007*/       OPC_EmitConvertToTarget, 1,
/*43009*/       OPC_EmitInteger, MVT::i32, 14, 
/*43012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43026*/     0, /*End of Scope*/
/*43027*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->43223
/*43031*/     OPC_Scope, 58, /*->43091*/ // 2 children in Scope
/*43033*/       OPC_RecordNode, // #0 = $src
/*43034*/       OPC_CheckType, MVT::i32,
/*43036*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43038*/       OPC_Scope, 25, /*->43065*/ // 2 children in Scope
/*43040*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43043*/         OPC_EmitInteger, MVT::i32, 14, 
/*43046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*43065*/       /*Scope*/ 24, /*->43090*/
/*43066*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*43069*/         OPC_EmitInteger, MVT::i32, 14, 
/*43072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43090*/       0, /*End of Scope*/
/*43091*/     /*Scope*/ 1|128,1/*129*/, /*->43222*/
/*43093*/       OPC_RecordChild0, // #0 = $Rm
/*43094*/       OPC_RecordChild1, // #1 = $imm
/*43095*/       OPC_Scope, 69, /*->43166*/ // 2 children in Scope
/*43097*/         OPC_MoveChild, 1,
/*43099*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43102*/         OPC_CheckType, MVT::i32,
/*43104*/         OPC_Scope, 30, /*->43136*/ // 2 children in Scope
/*43106*/           OPC_CheckPredicate, 63, // Predicate_imm0_31
/*43108*/           OPC_MoveParent,
/*43109*/           OPC_CheckType, MVT::i32,
/*43111*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43113*/           OPC_EmitConvertToTarget, 1,
/*43115*/           OPC_EmitInteger, MVT::i32, 14, 
/*43118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43124*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*43136*/         /*Scope*/ 28, /*->43165*/
/*43137*/           OPC_MoveParent,
/*43138*/           OPC_CheckType, MVT::i32,
/*43140*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43142*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43145*/           OPC_EmitConvertToTarget, 1,
/*43147*/           OPC_EmitInteger, MVT::i32, 14, 
/*43150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*43165*/         0, /*End of Scope*/
/*43166*/       /*Scope*/ 54, /*->43221*/
/*43167*/         OPC_CheckChild1Type, MVT::i32,
/*43169*/         OPC_CheckType, MVT::i32,
/*43171*/         OPC_Scope, 23, /*->43196*/ // 2 children in Scope
/*43173*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43175*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43178*/           OPC_EmitInteger, MVT::i32, 14, 
/*43181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43184*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43196*/         /*Scope*/ 23, /*->43220*/
/*43197*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43199*/           OPC_EmitInteger, MVT::i32, 14, 
/*43202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43208*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43220*/         0, /*End of Scope*/
/*43221*/       0, /*End of Scope*/
/*43222*/     0, /*End of Scope*/
/*43223*/   /*SwitchOpcode*/ 22|128,110/*14102*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->57329
/*43227*/     OPC_Scope, 65, /*->43294*/ // 105 children in Scope
/*43229*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*43232*/       OPC_RecordChild1, // #0 = $a
/*43233*/       OPC_RecordChild2, // #1 = $pos
/*43234*/       OPC_MoveChild, 2,
/*43236*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43239*/       OPC_MoveParent,
/*43240*/       OPC_Scope, 25, /*->43267*/ // 2 children in Scope
/*43242*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*43244*/         OPC_EmitConvertToTarget, 1,
/*43246*/         OPC_EmitInteger, MVT::i32, 0, 
/*43249*/         OPC_EmitInteger, MVT::i32, 14, 
/*43252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43267*/       /*Scope*/ 25, /*->43293*/
/*43268*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43270*/         OPC_EmitConvertToTarget, 1,
/*43272*/         OPC_EmitInteger, MVT::i32, 0, 
/*43275*/         OPC_EmitInteger, MVT::i32, 14, 
/*43278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 356:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43293*/       0, /*End of Scope*/
/*43294*/     /*Scope*/ 65, /*->43360*/
/*43295*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*43298*/       OPC_RecordChild1, // #0 = $a
/*43299*/       OPC_RecordChild2, // #1 = $pos
/*43300*/       OPC_MoveChild, 2,
/*43302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43305*/       OPC_MoveParent,
/*43306*/       OPC_Scope, 25, /*->43333*/ // 2 children in Scope
/*43308*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*43310*/         OPC_EmitConvertToTarget, 1,
/*43312*/         OPC_EmitInteger, MVT::i32, 0, 
/*43315*/         OPC_EmitInteger, MVT::i32, 14, 
/*43318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43333*/       /*Scope*/ 25, /*->43359*/
/*43334*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43336*/         OPC_EmitConvertToTarget, 1,
/*43338*/         OPC_EmitInteger, MVT::i32, 0, 
/*43341*/         OPC_EmitInteger, MVT::i32, 14, 
/*43344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 363:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43359*/       0, /*End of Scope*/
/*43360*/     /*Scope*/ 47, /*->43408*/
/*43361*/       OPC_CheckChild0Integer, 95|128,2/*351*/, 
/*43364*/       OPC_RecordChild1, // #0 = $Rm
/*43365*/       OPC_RecordChild2, // #1 = $Rn
/*43366*/       OPC_Scope, 19, /*->43387*/ // 2 children in Scope
/*43368*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43370*/         OPC_EmitInteger, MVT::i32, 14, 
/*43373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 351:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43387*/       /*Scope*/ 19, /*->43407*/
/*43388*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43390*/         OPC_EmitInteger, MVT::i32, 14, 
/*43393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 351:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43407*/       0, /*End of Scope*/
/*43408*/     /*Scope*/ 47, /*->43456*/
/*43409*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*43412*/       OPC_RecordChild1, // #0 = $Rm
/*43413*/       OPC_RecordChild2, // #1 = $Rn
/*43414*/       OPC_Scope, 19, /*->43435*/ // 2 children in Scope
/*43416*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43418*/         OPC_EmitInteger, MVT::i32, 14, 
/*43421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43435*/       /*Scope*/ 19, /*->43455*/
/*43436*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43438*/         OPC_EmitInteger, MVT::i32, 14, 
/*43441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43455*/       0, /*End of Scope*/
/*43456*/     /*Scope*/ 31, /*->43488*/
/*43457*/       OPC_CheckChild0Integer, 78|128,1/*206*/, 
/*43460*/       OPC_RecordChild1, // #0 = $Rn
/*43461*/       OPC_RecordChild2, // #1 = $Rm
/*43462*/       OPC_Scope, 11, /*->43475*/ // 2 children in Scope
/*43464*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43475*/       /*Scope*/ 11, /*->43487*/
/*43476*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43478*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43487*/       0, /*End of Scope*/
/*43488*/     /*Scope*/ 31, /*->43520*/
/*43489*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*43492*/       OPC_RecordChild1, // #0 = $Rn
/*43493*/       OPC_RecordChild2, // #1 = $Rm
/*43494*/       OPC_Scope, 11, /*->43507*/ // 2 children in Scope
/*43496*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43507*/       /*Scope*/ 11, /*->43519*/
/*43508*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43519*/       0, /*End of Scope*/
/*43520*/     /*Scope*/ 31, /*->43552*/
/*43521*/       OPC_CheckChild0Integer, 82|128,1/*210*/, 
/*43524*/       OPC_RecordChild1, // #0 = $Rn
/*43525*/       OPC_RecordChild2, // #1 = $Rm
/*43526*/       OPC_Scope, 11, /*->43539*/ // 2 children in Scope
/*43528*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43539*/       /*Scope*/ 11, /*->43551*/
/*43540*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43551*/       0, /*End of Scope*/
/*43552*/     /*Scope*/ 31, /*->43584*/
/*43553*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*43556*/       OPC_RecordChild1, // #0 = $Rn
/*43557*/       OPC_RecordChild2, // #1 = $Rm
/*43558*/       OPC_Scope, 11, /*->43571*/ // 2 children in Scope
/*43560*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43571*/       /*Scope*/ 11, /*->43583*/
/*43572*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43583*/       0, /*End of Scope*/
/*43584*/     /*Scope*/ 31, /*->43616*/
/*43585*/       OPC_CheckChild0Integer, 83|128,1/*211*/, 
/*43588*/       OPC_RecordChild1, // #0 = $Rn
/*43589*/       OPC_RecordChild2, // #1 = $Rm
/*43590*/       OPC_Scope, 11, /*->43603*/ // 2 children in Scope
/*43592*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43603*/       /*Scope*/ 11, /*->43615*/
/*43604*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43615*/       0, /*End of Scope*/
/*43616*/     /*Scope*/ 31, /*->43648*/
/*43617*/       OPC_CheckChild0Integer, 81|128,1/*209*/, 
/*43620*/       OPC_RecordChild1, // #0 = $Rn
/*43621*/       OPC_RecordChild2, // #1 = $Rm
/*43622*/       OPC_Scope, 11, /*->43635*/ // 2 children in Scope
/*43624*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43635*/       /*Scope*/ 11, /*->43647*/
/*43636*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43647*/       0, /*End of Scope*/
/*43648*/     /*Scope*/ 20, /*->43669*/
/*43649*/       OPC_CheckChild0Integer, 87|128,1/*215*/, 
/*43652*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*43654*/       OPC_EmitInteger, MVT::i32, 14, 
/*43657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 215:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43669*/     /*Scope*/ 64, /*->43734*/
/*43670*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*43673*/       OPC_RecordChild1, // #0 = $Rn
/*43674*/       OPC_EmitInteger, MVT::i64, 0, 
/*43677*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43680*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43689*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43692*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43702*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43710*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43713*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43722*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43725*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 233:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43734*/     /*Scope*/ 48, /*->43783*/
/*43735*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*43738*/       OPC_RecordChild1, // #0 = $Dm
/*43739*/       OPC_Scope, 20, /*->43761*/ // 2 children in Scope
/*43741*/         OPC_CheckChild1Type, MVT::f64,
/*43743*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43745*/         OPC_EmitInteger, MVT::i32, 14, 
/*43748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43761*/       /*Scope*/ 20, /*->43782*/
/*43762*/         OPC_CheckChild1Type, MVT::f32,
/*43764*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43766*/         OPC_EmitInteger, MVT::i32, 14, 
/*43769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 364:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43782*/       0, /*End of Scope*/
/*43783*/     /*Scope*/ 48, /*->43832*/
/*43784*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*43787*/       OPC_RecordChild1, // #0 = $Dm
/*43788*/       OPC_Scope, 20, /*->43810*/ // 2 children in Scope
/*43790*/         OPC_CheckChild1Type, MVT::f64,
/*43792*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43794*/         OPC_EmitInteger, MVT::i32, 14, 
/*43797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43810*/       /*Scope*/ 20, /*->43831*/
/*43811*/         OPC_CheckChild1Type, MVT::f32,
/*43813*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43815*/         OPC_EmitInteger, MVT::i32, 14, 
/*43818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43831*/       0, /*End of Scope*/
/*43832*/     /*Scope*/ 52|128,17/*2228*/, /*->46062*/
/*43834*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*43837*/       OPC_Scope, 36|128,2/*292*/, /*->44132*/ // 15 children in Scope
/*43840*/         OPC_RecordChild1, // #0 = $src1
/*43841*/         OPC_Scope, 112, /*->43955*/ // 4 children in Scope
/*43843*/           OPC_CheckChild1Type, MVT::v4i16,
/*43845*/           OPC_MoveChild, 2,
/*43847*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43850*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*43853*/           OPC_Scope, 49, /*->43904*/ // 2 children in Scope
/*43855*/             OPC_RecordChild1, // #1 = $Vn
/*43856*/             OPC_CheckChild1Type, MVT::v4i16,
/*43858*/             OPC_MoveChild, 2,
/*43860*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43863*/             OPC_RecordChild0, // #2 = $Vm
/*43864*/             OPC_CheckChild0Type, MVT::v4i16,
/*43866*/             OPC_RecordChild1, // #3 = $lane
/*43867*/             OPC_MoveChild, 1,
/*43869*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43872*/             OPC_MoveParent,
/*43873*/             OPC_CheckType, MVT::v4i16,
/*43875*/             OPC_MoveParent,
/*43876*/             OPC_CheckType, MVT::v4i16,
/*43878*/             OPC_MoveParent,
/*43879*/             OPC_CheckType, MVT::v4i16,
/*43881*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43883*/             OPC_EmitConvertToTarget, 3,
/*43885*/             OPC_EmitInteger, MVT::i32, 14, 
/*43888*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43891*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43904*/           /*Scope*/ 49, /*->43954*/
/*43905*/             OPC_MoveChild, 1,
/*43907*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43910*/             OPC_RecordChild0, // #1 = $Vm
/*43911*/             OPC_CheckChild0Type, MVT::v4i16,
/*43913*/             OPC_RecordChild1, // #2 = $lane
/*43914*/             OPC_MoveChild, 1,
/*43916*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43919*/             OPC_MoveParent,
/*43920*/             OPC_CheckType, MVT::v4i16,
/*43922*/             OPC_MoveParent,
/*43923*/             OPC_RecordChild2, // #3 = $Vn
/*43924*/             OPC_CheckChild2Type, MVT::v4i16,
/*43926*/             OPC_CheckType, MVT::v4i16,
/*43928*/             OPC_MoveParent,
/*43929*/             OPC_CheckType, MVT::v4i16,
/*43931*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43933*/             OPC_EmitConvertToTarget, 2,
/*43935*/             OPC_EmitInteger, MVT::i32, 14, 
/*43938*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43941*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43954*/           0, /*End of Scope*/
/*43955*/         /*Scope*/ 59, /*->44015*/
/*43956*/           OPC_CheckChild1Type, MVT::v2i32,
/*43958*/           OPC_MoveChild, 2,
/*43960*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43963*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*43966*/           OPC_RecordChild1, // #1 = $Vn
/*43967*/           OPC_CheckChild1Type, MVT::v2i32,
/*43969*/           OPC_MoveChild, 2,
/*43971*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43974*/           OPC_RecordChild0, // #2 = $Vm
/*43975*/           OPC_CheckChild0Type, MVT::v2i32,
/*43977*/           OPC_RecordChild1, // #3 = $lane
/*43978*/           OPC_MoveChild, 1,
/*43980*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43983*/           OPC_MoveParent,
/*43984*/           OPC_CheckType, MVT::v2i32,
/*43986*/           OPC_MoveParent,
/*43987*/           OPC_CheckType, MVT::v2i32,
/*43989*/           OPC_MoveParent,
/*43990*/           OPC_CheckType, MVT::v2i32,
/*43992*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43994*/           OPC_EmitConvertToTarget, 3,
/*43996*/           OPC_EmitInteger, MVT::i32, 14, 
/*43999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44015*/         /*Scope*/ 57, /*->44073*/
/*44016*/           OPC_CheckChild1Type, MVT::v4i32,
/*44018*/           OPC_MoveChild, 2,
/*44020*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44023*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44026*/           OPC_RecordChild1, // #1 = $Vn
/*44027*/           OPC_CheckChild1Type, MVT::v4i16,
/*44029*/           OPC_MoveChild, 2,
/*44031*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44034*/           OPC_RecordChild0, // #2 = $Vm
/*44035*/           OPC_CheckChild0Type, MVT::v4i16,
/*44037*/           OPC_RecordChild1, // #3 = $lane
/*44038*/           OPC_MoveChild, 1,
/*44040*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44043*/           OPC_MoveParent,
/*44044*/           OPC_CheckType, MVT::v4i16,
/*44046*/           OPC_MoveParent,
/*44047*/           OPC_CheckType, MVT::v4i32,
/*44049*/           OPC_MoveParent,
/*44050*/           OPC_CheckType, MVT::v4i32,
/*44052*/           OPC_EmitConvertToTarget, 3,
/*44054*/           OPC_EmitInteger, MVT::i32, 14, 
/*44057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44073*/         /*Scope*/ 57, /*->44131*/
/*44074*/           OPC_CheckChild1Type, MVT::v2i64,
/*44076*/           OPC_MoveChild, 2,
/*44078*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44081*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44084*/           OPC_RecordChild1, // #1 = $Vn
/*44085*/           OPC_CheckChild1Type, MVT::v2i32,
/*44087*/           OPC_MoveChild, 2,
/*44089*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44092*/           OPC_RecordChild0, // #2 = $Vm
/*44093*/           OPC_CheckChild0Type, MVT::v2i32,
/*44095*/           OPC_RecordChild1, // #3 = $lane
/*44096*/           OPC_MoveChild, 1,
/*44098*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44101*/           OPC_MoveParent,
/*44102*/           OPC_CheckType, MVT::v2i32,
/*44104*/           OPC_MoveParent,
/*44105*/           OPC_CheckType, MVT::v2i64,
/*44107*/           OPC_MoveParent,
/*44108*/           OPC_CheckType, MVT::v2i64,
/*44110*/           OPC_EmitConvertToTarget, 3,
/*44112*/           OPC_EmitInteger, MVT::i32, 14, 
/*44115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44131*/         0, /*End of Scope*/
/*44132*/       /*Scope*/ 116, /*->44249*/
/*44133*/         OPC_MoveChild, 1,
/*44135*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44138*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44141*/         OPC_Scope, 52, /*->44195*/ // 2 children in Scope
/*44143*/           OPC_RecordChild1, // #0 = $Vn
/*44144*/           OPC_CheckChild1Type, MVT::v4i16,
/*44146*/           OPC_MoveChild, 2,
/*44148*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44151*/           OPC_RecordChild0, // #1 = $Vm
/*44152*/           OPC_CheckChild0Type, MVT::v4i16,
/*44154*/           OPC_RecordChild1, // #2 = $lane
/*44155*/           OPC_MoveChild, 1,
/*44157*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44160*/           OPC_MoveParent,
/*44161*/           OPC_CheckType, MVT::v4i16,
/*44163*/           OPC_MoveParent,
/*44164*/           OPC_CheckType, MVT::v4i16,
/*44166*/           OPC_MoveParent,
/*44167*/           OPC_RecordChild2, // #3 = $src1
/*44168*/           OPC_CheckChild2Type, MVT::v4i16,
/*44170*/           OPC_CheckType, MVT::v4i16,
/*44172*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44174*/           OPC_EmitConvertToTarget, 2,
/*44176*/           OPC_EmitInteger, MVT::i32, 14, 
/*44179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44195*/         /*Scope*/ 52, /*->44248*/
/*44196*/           OPC_MoveChild, 1,
/*44198*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44201*/           OPC_RecordChild0, // #0 = $Vm
/*44202*/           OPC_CheckChild0Type, MVT::v4i16,
/*44204*/           OPC_RecordChild1, // #1 = $lane
/*44205*/           OPC_MoveChild, 1,
/*44207*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44210*/           OPC_MoveParent,
/*44211*/           OPC_CheckType, MVT::v4i16,
/*44213*/           OPC_MoveParent,
/*44214*/           OPC_RecordChild2, // #2 = $Vn
/*44215*/           OPC_CheckChild2Type, MVT::v4i16,
/*44217*/           OPC_CheckType, MVT::v4i16,
/*44219*/           OPC_MoveParent,
/*44220*/           OPC_RecordChild2, // #3 = $src1
/*44221*/           OPC_CheckChild2Type, MVT::v4i16,
/*44223*/           OPC_CheckType, MVT::v4i16,
/*44225*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44227*/           OPC_EmitConvertToTarget, 1,
/*44229*/           OPC_EmitInteger, MVT::i32, 14, 
/*44232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44248*/         0, /*End of Scope*/
/*44249*/       /*Scope*/ 60, /*->44310*/
/*44250*/         OPC_RecordChild1, // #0 = $src1
/*44251*/         OPC_CheckChild1Type, MVT::v2i32,
/*44253*/         OPC_MoveChild, 2,
/*44255*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44258*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44261*/         OPC_MoveChild, 1,
/*44263*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44266*/         OPC_RecordChild0, // #1 = $Vm
/*44267*/         OPC_CheckChild0Type, MVT::v2i32,
/*44269*/         OPC_RecordChild1, // #2 = $lane
/*44270*/         OPC_MoveChild, 1,
/*44272*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44275*/         OPC_MoveParent,
/*44276*/         OPC_CheckType, MVT::v2i32,
/*44278*/         OPC_MoveParent,
/*44279*/         OPC_RecordChild2, // #3 = $Vn
/*44280*/         OPC_CheckChild2Type, MVT::v2i32,
/*44282*/         OPC_CheckType, MVT::v2i32,
/*44284*/         OPC_MoveParent,
/*44285*/         OPC_CheckType, MVT::v2i32,
/*44287*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44289*/         OPC_EmitConvertToTarget, 2,
/*44291*/         OPC_EmitInteger, MVT::i32, 14, 
/*44294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44310*/       /*Scope*/ 116, /*->44427*/
/*44311*/         OPC_MoveChild, 1,
/*44313*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44316*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44319*/         OPC_Scope, 52, /*->44373*/ // 2 children in Scope
/*44321*/           OPC_RecordChild1, // #0 = $Vn
/*44322*/           OPC_CheckChild1Type, MVT::v2i32,
/*44324*/           OPC_MoveChild, 2,
/*44326*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44329*/           OPC_RecordChild0, // #1 = $Vm
/*44330*/           OPC_CheckChild0Type, MVT::v2i32,
/*44332*/           OPC_RecordChild1, // #2 = $lane
/*44333*/           OPC_MoveChild, 1,
/*44335*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44338*/           OPC_MoveParent,
/*44339*/           OPC_CheckType, MVT::v2i32,
/*44341*/           OPC_MoveParent,
/*44342*/           OPC_CheckType, MVT::v2i32,
/*44344*/           OPC_MoveParent,
/*44345*/           OPC_RecordChild2, // #3 = $src1
/*44346*/           OPC_CheckChild2Type, MVT::v2i32,
/*44348*/           OPC_CheckType, MVT::v2i32,
/*44350*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44352*/           OPC_EmitConvertToTarget, 2,
/*44354*/           OPC_EmitInteger, MVT::i32, 14, 
/*44357*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44360*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44373*/         /*Scope*/ 52, /*->44426*/
/*44374*/           OPC_MoveChild, 1,
/*44376*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44379*/           OPC_RecordChild0, // #0 = $Vm
/*44380*/           OPC_CheckChild0Type, MVT::v2i32,
/*44382*/           OPC_RecordChild1, // #1 = $lane
/*44383*/           OPC_MoveChild, 1,
/*44385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44388*/           OPC_MoveParent,
/*44389*/           OPC_CheckType, MVT::v2i32,
/*44391*/           OPC_MoveParent,
/*44392*/           OPC_RecordChild2, // #2 = $Vn
/*44393*/           OPC_CheckChild2Type, MVT::v2i32,
/*44395*/           OPC_CheckType, MVT::v2i32,
/*44397*/           OPC_MoveParent,
/*44398*/           OPC_RecordChild2, // #3 = $src1
/*44399*/           OPC_CheckChild2Type, MVT::v2i32,
/*44401*/           OPC_CheckType, MVT::v2i32,
/*44403*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44405*/           OPC_EmitConvertToTarget, 1,
/*44407*/           OPC_EmitInteger, MVT::i32, 14, 
/*44410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44413*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44426*/         0, /*End of Scope*/
/*44427*/       /*Scope*/ 58, /*->44486*/
/*44428*/         OPC_RecordChild1, // #0 = $src1
/*44429*/         OPC_CheckChild1Type, MVT::v4i32,
/*44431*/         OPC_MoveChild, 2,
/*44433*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44436*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44439*/         OPC_MoveChild, 1,
/*44441*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44444*/         OPC_RecordChild0, // #1 = $Vm
/*44445*/         OPC_CheckChild0Type, MVT::v4i16,
/*44447*/         OPC_RecordChild1, // #2 = $lane
/*44448*/         OPC_MoveChild, 1,
/*44450*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44453*/         OPC_MoveParent,
/*44454*/         OPC_CheckType, MVT::v4i16,
/*44456*/         OPC_MoveParent,
/*44457*/         OPC_RecordChild2, // #3 = $Vn
/*44458*/         OPC_CheckChild2Type, MVT::v4i16,
/*44460*/         OPC_CheckType, MVT::v4i32,
/*44462*/         OPC_MoveParent,
/*44463*/         OPC_CheckType, MVT::v4i32,
/*44465*/         OPC_EmitConvertToTarget, 2,
/*44467*/         OPC_EmitInteger, MVT::i32, 14, 
/*44470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44486*/       /*Scope*/ 112, /*->44599*/
/*44487*/         OPC_MoveChild, 1,
/*44489*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44492*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44495*/         OPC_Scope, 50, /*->44547*/ // 2 children in Scope
/*44497*/           OPC_RecordChild1, // #0 = $Vn
/*44498*/           OPC_CheckChild1Type, MVT::v4i16,
/*44500*/           OPC_MoveChild, 2,
/*44502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44505*/           OPC_RecordChild0, // #1 = $Vm
/*44506*/           OPC_CheckChild0Type, MVT::v4i16,
/*44508*/           OPC_RecordChild1, // #2 = $lane
/*44509*/           OPC_MoveChild, 1,
/*44511*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44514*/           OPC_MoveParent,
/*44515*/           OPC_CheckType, MVT::v4i16,
/*44517*/           OPC_MoveParent,
/*44518*/           OPC_CheckType, MVT::v4i32,
/*44520*/           OPC_MoveParent,
/*44521*/           OPC_RecordChild2, // #3 = $src1
/*44522*/           OPC_CheckChild2Type, MVT::v4i32,
/*44524*/           OPC_CheckType, MVT::v4i32,
/*44526*/           OPC_EmitConvertToTarget, 2,
/*44528*/           OPC_EmitInteger, MVT::i32, 14, 
/*44531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44547*/         /*Scope*/ 50, /*->44598*/
/*44548*/           OPC_MoveChild, 1,
/*44550*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44553*/           OPC_RecordChild0, // #0 = $Vm
/*44554*/           OPC_CheckChild0Type, MVT::v4i16,
/*44556*/           OPC_RecordChild1, // #1 = $lane
/*44557*/           OPC_MoveChild, 1,
/*44559*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44562*/           OPC_MoveParent,
/*44563*/           OPC_CheckType, MVT::v4i16,
/*44565*/           OPC_MoveParent,
/*44566*/           OPC_RecordChild2, // #2 = $Vn
/*44567*/           OPC_CheckChild2Type, MVT::v4i16,
/*44569*/           OPC_CheckType, MVT::v4i32,
/*44571*/           OPC_MoveParent,
/*44572*/           OPC_RecordChild2, // #3 = $src1
/*44573*/           OPC_CheckChild2Type, MVT::v4i32,
/*44575*/           OPC_CheckType, MVT::v4i32,
/*44577*/           OPC_EmitConvertToTarget, 1,
/*44579*/           OPC_EmitInteger, MVT::i32, 14, 
/*44582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44585*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44598*/         0, /*End of Scope*/
/*44599*/       /*Scope*/ 58, /*->44658*/
/*44600*/         OPC_RecordChild1, // #0 = $src1
/*44601*/         OPC_CheckChild1Type, MVT::v2i64,
/*44603*/         OPC_MoveChild, 2,
/*44605*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44608*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44611*/         OPC_MoveChild, 1,
/*44613*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44616*/         OPC_RecordChild0, // #1 = $Vm
/*44617*/         OPC_CheckChild0Type, MVT::v2i32,
/*44619*/         OPC_RecordChild1, // #2 = $lane
/*44620*/         OPC_MoveChild, 1,
/*44622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44625*/         OPC_MoveParent,
/*44626*/         OPC_CheckType, MVT::v2i32,
/*44628*/         OPC_MoveParent,
/*44629*/         OPC_RecordChild2, // #3 = $Vn
/*44630*/         OPC_CheckChild2Type, MVT::v2i32,
/*44632*/         OPC_CheckType, MVT::v2i64,
/*44634*/         OPC_MoveParent,
/*44635*/         OPC_CheckType, MVT::v2i64,
/*44637*/         OPC_EmitConvertToTarget, 2,
/*44639*/         OPC_EmitInteger, MVT::i32, 14, 
/*44642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44658*/       /*Scope*/ 112, /*->44771*/
/*44659*/         OPC_MoveChild, 1,
/*44661*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44664*/         OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*44667*/         OPC_Scope, 50, /*->44719*/ // 2 children in Scope
/*44669*/           OPC_RecordChild1, // #0 = $Vn
/*44670*/           OPC_CheckChild1Type, MVT::v2i32,
/*44672*/           OPC_MoveChild, 2,
/*44674*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44677*/           OPC_RecordChild0, // #1 = $Vm
/*44678*/           OPC_CheckChild0Type, MVT::v2i32,
/*44680*/           OPC_RecordChild1, // #2 = $lane
/*44681*/           OPC_MoveChild, 1,
/*44683*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44686*/           OPC_MoveParent,
/*44687*/           OPC_CheckType, MVT::v2i32,
/*44689*/           OPC_MoveParent,
/*44690*/           OPC_CheckType, MVT::v2i64,
/*44692*/           OPC_MoveParent,
/*44693*/           OPC_RecordChild2, // #3 = $src1
/*44694*/           OPC_CheckChild2Type, MVT::v2i64,
/*44696*/           OPC_CheckType, MVT::v2i64,
/*44698*/           OPC_EmitConvertToTarget, 2,
/*44700*/           OPC_EmitInteger, MVT::i32, 14, 
/*44703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44719*/         /*Scope*/ 50, /*->44770*/
/*44720*/           OPC_MoveChild, 1,
/*44722*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44725*/           OPC_RecordChild0, // #0 = $Vm
/*44726*/           OPC_CheckChild0Type, MVT::v2i32,
/*44728*/           OPC_RecordChild1, // #1 = $lane
/*44729*/           OPC_MoveChild, 1,
/*44731*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44734*/           OPC_MoveParent,
/*44735*/           OPC_CheckType, MVT::v2i32,
/*44737*/           OPC_MoveParent,
/*44738*/           OPC_RecordChild2, // #2 = $Vn
/*44739*/           OPC_CheckChild2Type, MVT::v2i32,
/*44741*/           OPC_CheckType, MVT::v2i64,
/*44743*/           OPC_MoveParent,
/*44744*/           OPC_RecordChild2, // #3 = $src1
/*44745*/           OPC_CheckChild2Type, MVT::v2i64,
/*44747*/           OPC_CheckType, MVT::v2i64,
/*44749*/           OPC_EmitConvertToTarget, 1,
/*44751*/           OPC_EmitInteger, MVT::i32, 14, 
/*44754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44770*/         0, /*End of Scope*/
/*44771*/       /*Scope*/ 100|128,1/*228*/, /*->45001*/
/*44773*/         OPC_RecordChild1, // #0 = $src1
/*44774*/         OPC_Scope, 18|128,1/*146*/, /*->44923*/ // 2 children in Scope
/*44777*/           OPC_CheckChild1Type, MVT::v8i16,
/*44779*/           OPC_MoveChild, 2,
/*44781*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44784*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44787*/           OPC_Scope, 66, /*->44855*/ // 2 children in Scope
/*44789*/             OPC_RecordChild1, // #1 = $src2
/*44790*/             OPC_CheckChild1Type, MVT::v8i16,
/*44792*/             OPC_MoveChild, 2,
/*44794*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44797*/             OPC_RecordChild0, // #2 = $src3
/*44798*/             OPC_CheckChild0Type, MVT::v8i16,
/*44800*/             OPC_RecordChild1, // #3 = $lane
/*44801*/             OPC_MoveChild, 1,
/*44803*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44806*/             OPC_MoveParent,
/*44807*/             OPC_CheckType, MVT::v8i16,
/*44809*/             OPC_MoveParent,
/*44810*/             OPC_CheckType, MVT::v8i16,
/*44812*/             OPC_MoveParent,
/*44813*/             OPC_CheckType, MVT::v8i16,
/*44815*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44817*/             OPC_EmitConvertToTarget, 3,
/*44819*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44822*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44831*/             OPC_EmitConvertToTarget, 3,
/*44833*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44836*/             OPC_EmitInteger, MVT::i32, 14, 
/*44839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44842*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44855*/           /*Scope*/ 66, /*->44922*/
/*44856*/             OPC_MoveChild, 1,
/*44858*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44861*/             OPC_RecordChild0, // #1 = $src3
/*44862*/             OPC_CheckChild0Type, MVT::v8i16,
/*44864*/             OPC_RecordChild1, // #2 = $lane
/*44865*/             OPC_MoveChild, 1,
/*44867*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44870*/             OPC_MoveParent,
/*44871*/             OPC_CheckType, MVT::v8i16,
/*44873*/             OPC_MoveParent,
/*44874*/             OPC_RecordChild2, // #3 = $src2
/*44875*/             OPC_CheckChild2Type, MVT::v8i16,
/*44877*/             OPC_CheckType, MVT::v8i16,
/*44879*/             OPC_MoveParent,
/*44880*/             OPC_CheckType, MVT::v8i16,
/*44882*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44884*/             OPC_EmitConvertToTarget, 2,
/*44886*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44889*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44898*/             OPC_EmitConvertToTarget, 2,
/*44900*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44903*/             OPC_EmitInteger, MVT::i32, 14, 
/*44906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44922*/           0, /*End of Scope*/
/*44923*/         /*Scope*/ 76, /*->45000*/
/*44924*/           OPC_CheckChild1Type, MVT::v4i32,
/*44926*/           OPC_MoveChild, 2,
/*44928*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44931*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*44934*/           OPC_RecordChild1, // #1 = $src2
/*44935*/           OPC_CheckChild1Type, MVT::v4i32,
/*44937*/           OPC_MoveChild, 2,
/*44939*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44942*/           OPC_RecordChild0, // #2 = $src3
/*44943*/           OPC_CheckChild0Type, MVT::v4i32,
/*44945*/           OPC_RecordChild1, // #3 = $lane
/*44946*/           OPC_MoveChild, 1,
/*44948*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44951*/           OPC_MoveParent,
/*44952*/           OPC_CheckType, MVT::v4i32,
/*44954*/           OPC_MoveParent,
/*44955*/           OPC_CheckType, MVT::v4i32,
/*44957*/           OPC_MoveParent,
/*44958*/           OPC_CheckType, MVT::v4i32,
/*44960*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44962*/           OPC_EmitConvertToTarget, 3,
/*44964*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44967*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44976*/           OPC_EmitConvertToTarget, 3,
/*44978*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44981*/           OPC_EmitInteger, MVT::i32, 14, 
/*44984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45000*/         0, /*End of Scope*/
/*45001*/       /*Scope*/ 22|128,1/*150*/, /*->45153*/
/*45003*/         OPC_MoveChild, 1,
/*45005*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45008*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45011*/         OPC_Scope, 69, /*->45082*/ // 2 children in Scope
/*45013*/           OPC_RecordChild1, // #0 = $src2
/*45014*/           OPC_CheckChild1Type, MVT::v8i16,
/*45016*/           OPC_MoveChild, 2,
/*45018*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45021*/           OPC_RecordChild0, // #1 = $src3
/*45022*/           OPC_CheckChild0Type, MVT::v8i16,
/*45024*/           OPC_RecordChild1, // #2 = $lane
/*45025*/           OPC_MoveChild, 1,
/*45027*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45030*/           OPC_MoveParent,
/*45031*/           OPC_CheckType, MVT::v8i16,
/*45033*/           OPC_MoveParent,
/*45034*/           OPC_CheckType, MVT::v8i16,
/*45036*/           OPC_MoveParent,
/*45037*/           OPC_RecordChild2, // #3 = $src1
/*45038*/           OPC_CheckChild2Type, MVT::v8i16,
/*45040*/           OPC_CheckType, MVT::v8i16,
/*45042*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45044*/           OPC_EmitConvertToTarget, 2,
/*45046*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45049*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45058*/           OPC_EmitConvertToTarget, 2,
/*45060*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*45063*/           OPC_EmitInteger, MVT::i32, 14, 
/*45066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45082*/         /*Scope*/ 69, /*->45152*/
/*45083*/           OPC_MoveChild, 1,
/*45085*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45088*/           OPC_RecordChild0, // #0 = $src3
/*45089*/           OPC_CheckChild0Type, MVT::v8i16,
/*45091*/           OPC_RecordChild1, // #1 = $lane
/*45092*/           OPC_MoveChild, 1,
/*45094*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45097*/           OPC_MoveParent,
/*45098*/           OPC_CheckType, MVT::v8i16,
/*45100*/           OPC_MoveParent,
/*45101*/           OPC_RecordChild2, // #2 = $src2
/*45102*/           OPC_CheckChild2Type, MVT::v8i16,
/*45104*/           OPC_CheckType, MVT::v8i16,
/*45106*/           OPC_MoveParent,
/*45107*/           OPC_RecordChild2, // #3 = $src1
/*45108*/           OPC_CheckChild2Type, MVT::v8i16,
/*45110*/           OPC_CheckType, MVT::v8i16,
/*45112*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45114*/           OPC_EmitConvertToTarget, 1,
/*45116*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*45119*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*45128*/           OPC_EmitConvertToTarget, 1,
/*45130*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*45133*/           OPC_EmitInteger, MVT::i32, 14, 
/*45136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45152*/         0, /*End of Scope*/
/*45153*/       /*Scope*/ 77, /*->45231*/
/*45154*/         OPC_RecordChild1, // #0 = $src1
/*45155*/         OPC_CheckChild1Type, MVT::v4i32,
/*45157*/         OPC_MoveChild, 2,
/*45159*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45162*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45165*/         OPC_MoveChild, 1,
/*45167*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45170*/         OPC_RecordChild0, // #1 = $src3
/*45171*/         OPC_CheckChild0Type, MVT::v4i32,
/*45173*/         OPC_RecordChild1, // #2 = $lane
/*45174*/         OPC_MoveChild, 1,
/*45176*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45179*/         OPC_MoveParent,
/*45180*/         OPC_CheckType, MVT::v4i32,
/*45182*/         OPC_MoveParent,
/*45183*/         OPC_RecordChild2, // #3 = $src2
/*45184*/         OPC_CheckChild2Type, MVT::v4i32,
/*45186*/         OPC_CheckType, MVT::v4i32,
/*45188*/         OPC_MoveParent,
/*45189*/         OPC_CheckType, MVT::v4i32,
/*45191*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45193*/         OPC_EmitConvertToTarget, 2,
/*45195*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45198*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45207*/         OPC_EmitConvertToTarget, 2,
/*45209*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45212*/         OPC_EmitInteger, MVT::i32, 14, 
/*45215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45231*/       /*Scope*/ 22|128,1/*150*/, /*->45383*/
/*45233*/         OPC_MoveChild, 1,
/*45235*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45238*/         OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45241*/         OPC_Scope, 69, /*->45312*/ // 2 children in Scope
/*45243*/           OPC_RecordChild1, // #0 = $src2
/*45244*/           OPC_CheckChild1Type, MVT::v4i32,
/*45246*/           OPC_MoveChild, 2,
/*45248*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45251*/           OPC_RecordChild0, // #1 = $src3
/*45252*/           OPC_CheckChild0Type, MVT::v4i32,
/*45254*/           OPC_RecordChild1, // #2 = $lane
/*45255*/           OPC_MoveChild, 1,
/*45257*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45260*/           OPC_MoveParent,
/*45261*/           OPC_CheckType, MVT::v4i32,
/*45263*/           OPC_MoveParent,
/*45264*/           OPC_CheckType, MVT::v4i32,
/*45266*/           OPC_MoveParent,
/*45267*/           OPC_RecordChild2, // #3 = $src1
/*45268*/           OPC_CheckChild2Type, MVT::v4i32,
/*45270*/           OPC_CheckType, MVT::v4i32,
/*45272*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45274*/           OPC_EmitConvertToTarget, 2,
/*45276*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45279*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45288*/           OPC_EmitConvertToTarget, 2,
/*45290*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45293*/           OPC_EmitInteger, MVT::i32, 14, 
/*45296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45312*/         /*Scope*/ 69, /*->45382*/
/*45313*/           OPC_MoveChild, 1,
/*45315*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45318*/           OPC_RecordChild0, // #0 = $src3
/*45319*/           OPC_CheckChild0Type, MVT::v4i32,
/*45321*/           OPC_RecordChild1, // #1 = $lane
/*45322*/           OPC_MoveChild, 1,
/*45324*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45327*/           OPC_MoveParent,
/*45328*/           OPC_CheckType, MVT::v4i32,
/*45330*/           OPC_MoveParent,
/*45331*/           OPC_RecordChild2, // #2 = $src2
/*45332*/           OPC_CheckChild2Type, MVT::v4i32,
/*45334*/           OPC_CheckType, MVT::v4i32,
/*45336*/           OPC_MoveParent,
/*45337*/           OPC_RecordChild2, // #3 = $src1
/*45338*/           OPC_CheckChild2Type, MVT::v4i32,
/*45340*/           OPC_CheckType, MVT::v4i32,
/*45342*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45344*/           OPC_EmitConvertToTarget, 1,
/*45346*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45349*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45358*/           OPC_EmitConvertToTarget, 1,
/*45360*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45363*/           OPC_EmitInteger, MVT::i32, 14, 
/*45366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45369*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45382*/         0, /*End of Scope*/
/*45383*/       /*Scope*/ 117|128,1/*245*/, /*->45630*/
/*45385*/         OPC_RecordChild1, // #0 = $src1
/*45386*/         OPC_Scope, 41, /*->45429*/ // 5 children in Scope
/*45388*/           OPC_CheckChild1Type, MVT::v4i16,
/*45390*/           OPC_MoveChild, 2,
/*45392*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45395*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45398*/           OPC_RecordChild1, // #1 = $Vn
/*45399*/           OPC_CheckChild1Type, MVT::v4i16,
/*45401*/           OPC_RecordChild2, // #2 = $Vm
/*45402*/           OPC_CheckChild2Type, MVT::v4i16,
/*45404*/           OPC_CheckType, MVT::v4i16,
/*45406*/           OPC_MoveParent,
/*45407*/           OPC_CheckType, MVT::v4i16,
/*45409*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45411*/           OPC_EmitInteger, MVT::i32, 14, 
/*45414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45429*/         /*Scope*/ 41, /*->45471*/
/*45430*/           OPC_CheckChild1Type, MVT::v2i32,
/*45432*/           OPC_MoveChild, 2,
/*45434*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45437*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45440*/           OPC_RecordChild1, // #1 = $Vn
/*45441*/           OPC_CheckChild1Type, MVT::v2i32,
/*45443*/           OPC_RecordChild2, // #2 = $Vm
/*45444*/           OPC_CheckChild2Type, MVT::v2i32,
/*45446*/           OPC_CheckType, MVT::v2i32,
/*45448*/           OPC_MoveParent,
/*45449*/           OPC_CheckType, MVT::v2i32,
/*45451*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45453*/           OPC_EmitInteger, MVT::i32, 14, 
/*45456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45459*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45471*/         /*Scope*/ 41, /*->45513*/
/*45472*/           OPC_CheckChild1Type, MVT::v8i16,
/*45474*/           OPC_MoveChild, 2,
/*45476*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45479*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45482*/           OPC_RecordChild1, // #1 = $Vn
/*45483*/           OPC_CheckChild1Type, MVT::v8i16,
/*45485*/           OPC_RecordChild2, // #2 = $Vm
/*45486*/           OPC_CheckChild2Type, MVT::v8i16,
/*45488*/           OPC_CheckType, MVT::v8i16,
/*45490*/           OPC_MoveParent,
/*45491*/           OPC_CheckType, MVT::v8i16,
/*45493*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45495*/           OPC_EmitInteger, MVT::i32, 14, 
/*45498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45513*/         /*Scope*/ 75, /*->45589*/
/*45514*/           OPC_CheckChild1Type, MVT::v4i32,
/*45516*/           OPC_MoveChild, 2,
/*45518*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45521*/           OPC_CheckType, MVT::v4i32,
/*45523*/           OPC_Scope, 32, /*->45557*/ // 2 children in Scope
/*45525*/             OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45528*/             OPC_RecordChild1, // #1 = $Vn
/*45529*/             OPC_CheckChild1Type, MVT::v4i32,
/*45531*/             OPC_RecordChild2, // #2 = $Vm
/*45532*/             OPC_CheckChild2Type, MVT::v4i32,
/*45534*/             OPC_MoveParent,
/*45535*/             OPC_CheckType, MVT::v4i32,
/*45537*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45539*/             OPC_EmitInteger, MVT::i32, 14, 
/*45542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45545*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45557*/           /*Scope*/ 30, /*->45588*/
/*45558*/             OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*45561*/             OPC_RecordChild1, // #1 = $Vn
/*45562*/             OPC_CheckChild1Type, MVT::v4i16,
/*45564*/             OPC_RecordChild2, // #2 = $Vm
/*45565*/             OPC_CheckChild2Type, MVT::v4i16,
/*45567*/             OPC_MoveParent,
/*45568*/             OPC_CheckType, MVT::v4i32,
/*45570*/             OPC_EmitInteger, MVT::i32, 14, 
/*45573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45576*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45588*/           0, /*End of Scope*/
/*45589*/         /*Scope*/ 39, /*->45629*/
/*45590*/           OPC_CheckChild1Type, MVT::v2i64,
/*45592*/           OPC_MoveChild, 2,
/*45594*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45597*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*45600*/           OPC_RecordChild1, // #1 = $Vn
/*45601*/           OPC_CheckChild1Type, MVT::v2i32,
/*45603*/           OPC_RecordChild2, // #2 = $Vm
/*45604*/           OPC_CheckChild2Type, MVT::v2i32,
/*45606*/           OPC_CheckType, MVT::v2i64,
/*45608*/           OPC_MoveParent,
/*45609*/           OPC_CheckType, MVT::v2i64,
/*45611*/           OPC_EmitInteger, MVT::i32, 14, 
/*45614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45629*/         0, /*End of Scope*/
/*45630*/       /*Scope*/ 88|128,1/*216*/, /*->45848*/
/*45632*/         OPC_MoveChild, 1,
/*45634*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45637*/         OPC_Scope, 10|128,1/*138*/, /*->45778*/ // 2 children in Scope
/*45640*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*45643*/           OPC_RecordChild1, // #0 = $Vn
/*45644*/           OPC_SwitchType /*4 cases */, 31, MVT::v4i16,// ->45678
/*45647*/             OPC_CheckChild1Type, MVT::v4i16,
/*45649*/             OPC_RecordChild2, // #1 = $Vm
/*45650*/             OPC_CheckChild2Type, MVT::v4i16,
/*45652*/             OPC_MoveParent,
/*45653*/             OPC_RecordChild2, // #2 = $src1
/*45654*/             OPC_CheckChild2Type, MVT::v4i16,
/*45656*/             OPC_CheckType, MVT::v4i16,
/*45658*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45660*/             OPC_EmitInteger, MVT::i32, 14, 
/*45663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45666*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45678*/           /*SwitchType*/ 31, MVT::v2i32,// ->45711
/*45680*/             OPC_CheckChild1Type, MVT::v2i32,
/*45682*/             OPC_RecordChild2, // #1 = $Vm
/*45683*/             OPC_CheckChild2Type, MVT::v2i32,
/*45685*/             OPC_MoveParent,
/*45686*/             OPC_RecordChild2, // #2 = $src1
/*45687*/             OPC_CheckChild2Type, MVT::v2i32,
/*45689*/             OPC_CheckType, MVT::v2i32,
/*45691*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45693*/             OPC_EmitInteger, MVT::i32, 14, 
/*45696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45699*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45711*/           /*SwitchType*/ 31, MVT::v8i16,// ->45744
/*45713*/             OPC_CheckChild1Type, MVT::v8i16,
/*45715*/             OPC_RecordChild2, // #1 = $Vm
/*45716*/             OPC_CheckChild2Type, MVT::v8i16,
/*45718*/             OPC_MoveParent,
/*45719*/             OPC_RecordChild2, // #2 = $src1
/*45720*/             OPC_CheckChild2Type, MVT::v8i16,
/*45722*/             OPC_CheckType, MVT::v8i16,
/*45724*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45726*/             OPC_EmitInteger, MVT::i32, 14, 
/*45729*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45732*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45744*/           /*SwitchType*/ 31, MVT::v4i32,// ->45777
/*45746*/             OPC_CheckChild1Type, MVT::v4i32,
/*45748*/             OPC_RecordChild2, // #1 = $Vm
/*45749*/             OPC_CheckChild2Type, MVT::v4i32,
/*45751*/             OPC_MoveParent,
/*45752*/             OPC_RecordChild2, // #2 = $src1
/*45753*/             OPC_CheckChild2Type, MVT::v4i32,
/*45755*/             OPC_CheckType, MVT::v4i32,
/*45757*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45759*/             OPC_EmitInteger, MVT::i32, 14, 
/*45762*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45765*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45777*/           0, // EndSwitchType
/*45778*/         /*Scope*/ 68, /*->45847*/
/*45779*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*45782*/           OPC_RecordChild1, // #0 = $Vn
/*45783*/           OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->45815
/*45786*/             OPC_CheckChild1Type, MVT::v4i16,
/*45788*/             OPC_RecordChild2, // #1 = $Vm
/*45789*/             OPC_CheckChild2Type, MVT::v4i16,
/*45791*/             OPC_MoveParent,
/*45792*/             OPC_RecordChild2, // #2 = $src1
/*45793*/             OPC_CheckChild2Type, MVT::v4i32,
/*45795*/             OPC_CheckType, MVT::v4i32,
/*45797*/             OPC_EmitInteger, MVT::i32, 14, 
/*45800*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45803*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45815*/           /*SwitchType*/ 29, MVT::v2i64,// ->45846
/*45817*/             OPC_CheckChild1Type, MVT::v2i32,
/*45819*/             OPC_RecordChild2, // #1 = $Vm
/*45820*/             OPC_CheckChild2Type, MVT::v2i32,
/*45822*/             OPC_MoveParent,
/*45823*/             OPC_RecordChild2, // #2 = $src1
/*45824*/             OPC_CheckChild2Type, MVT::v2i64,
/*45826*/             OPC_CheckType, MVT::v2i64,
/*45828*/             OPC_EmitInteger, MVT::i32, 14, 
/*45831*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45834*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 294:iPTR, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45846*/           0, // EndSwitchType
/*45847*/         0, /*End of Scope*/
/*45848*/       /*Scope*/ 83|128,1/*211*/, /*->46061*/
/*45850*/         OPC_RecordChild1, // #0 = $Vn
/*45851*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->45878
/*45854*/           OPC_CheckChild1Type, MVT::v4i16,
/*45856*/           OPC_RecordChild2, // #1 = $Vm
/*45857*/           OPC_CheckChild2Type, MVT::v4i16,
/*45859*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45861*/           OPC_EmitInteger, MVT::i32, 14, 
/*45864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45878*/         /*SwitchType*/ 24, MVT::v2i32,// ->45904
/*45880*/           OPC_CheckChild1Type, MVT::v2i32,
/*45882*/           OPC_RecordChild2, // #1 = $Vm
/*45883*/           OPC_CheckChild2Type, MVT::v2i32,
/*45885*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45887*/           OPC_EmitInteger, MVT::i32, 14, 
/*45890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45893*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45904*/         /*SwitchType*/ 24, MVT::v8i16,// ->45930
/*45906*/           OPC_CheckChild1Type, MVT::v8i16,
/*45908*/           OPC_RecordChild2, // #1 = $Vm
/*45909*/           OPC_CheckChild2Type, MVT::v8i16,
/*45911*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45913*/           OPC_EmitInteger, MVT::i32, 14, 
/*45916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45930*/         /*SwitchType*/ 24, MVT::v4i32,// ->45956
/*45932*/           OPC_CheckChild1Type, MVT::v4i32,
/*45934*/           OPC_RecordChild2, // #1 = $Vm
/*45935*/           OPC_CheckChild2Type, MVT::v4i32,
/*45937*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45939*/           OPC_EmitInteger, MVT::i32, 14, 
/*45942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45956*/         /*SwitchType*/ 24, MVT::v8i8,// ->45982
/*45958*/           OPC_CheckChild1Type, MVT::v8i8,
/*45960*/           OPC_RecordChild2, // #1 = $Vm
/*45961*/           OPC_CheckChild2Type, MVT::v8i8,
/*45963*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45965*/           OPC_EmitInteger, MVT::i32, 14, 
/*45968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45971*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 294:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45982*/         /*SwitchType*/ 24, MVT::v16i8,// ->46008
/*45984*/           OPC_CheckChild1Type, MVT::v16i8,
/*45986*/           OPC_RecordChild2, // #1 = $Vm
/*45987*/           OPC_CheckChild2Type, MVT::v16i8,
/*45989*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45991*/           OPC_EmitInteger, MVT::i32, 14, 
/*45994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 294:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46008*/         /*SwitchType*/ 24, MVT::v1i64,// ->46034
/*46010*/           OPC_CheckChild1Type, MVT::v1i64,
/*46012*/           OPC_RecordChild2, // #1 = $Vm
/*46013*/           OPC_CheckChild2Type, MVT::v1i64,
/*46015*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46017*/           OPC_EmitInteger, MVT::i32, 14, 
/*46020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 294:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46034*/         /*SwitchType*/ 24, MVT::v2i64,// ->46060
/*46036*/           OPC_CheckChild1Type, MVT::v2i64,
/*46038*/           OPC_RecordChild2, // #1 = $Vm
/*46039*/           OPC_CheckChild2Type, MVT::v2i64,
/*46041*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46043*/           OPC_EmitInteger, MVT::i32, 14, 
/*46046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46049*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 294:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46060*/         0, // EndSwitchType
/*46061*/       0, /*End of Scope*/
/*46062*/     /*Scope*/ 9|128,9/*1161*/, /*->47225*/
/*46064*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*46067*/       OPC_RecordChild1, // #0 = $src1
/*46068*/       OPC_Scope, 45|128,1/*173*/, /*->46244*/ // 8 children in Scope
/*46071*/         OPC_CheckChild1Type, MVT::v4i16,
/*46073*/         OPC_Scope, 14|128,1/*142*/, /*->46218*/ // 2 children in Scope
/*46076*/           OPC_MoveChild, 2,
/*46078*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46081*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46084*/           OPC_Scope, 49, /*->46135*/ // 3 children in Scope
/*46086*/             OPC_RecordChild1, // #1 = $Vn
/*46087*/             OPC_CheckChild1Type, MVT::v4i16,
/*46089*/             OPC_MoveChild, 2,
/*46091*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46094*/             OPC_RecordChild0, // #2 = $Vm
/*46095*/             OPC_CheckChild0Type, MVT::v4i16,
/*46097*/             OPC_RecordChild1, // #3 = $lane
/*46098*/             OPC_MoveChild, 1,
/*46100*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46103*/             OPC_MoveParent,
/*46104*/             OPC_CheckType, MVT::v4i16,
/*46106*/             OPC_MoveParent,
/*46107*/             OPC_CheckType, MVT::v4i16,
/*46109*/             OPC_MoveParent,
/*46110*/             OPC_CheckType, MVT::v4i16,
/*46112*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46114*/             OPC_EmitConvertToTarget, 3,
/*46116*/             OPC_EmitInteger, MVT::i32, 14, 
/*46119*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46122*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46135*/           /*Scope*/ 49, /*->46185*/
/*46136*/             OPC_MoveChild, 1,
/*46138*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46141*/             OPC_RecordChild0, // #1 = $Vm
/*46142*/             OPC_CheckChild0Type, MVT::v4i16,
/*46144*/             OPC_RecordChild1, // #2 = $lane
/*46145*/             OPC_MoveChild, 1,
/*46147*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46150*/             OPC_MoveParent,
/*46151*/             OPC_CheckType, MVT::v4i16,
/*46153*/             OPC_MoveParent,
/*46154*/             OPC_RecordChild2, // #3 = $Vn
/*46155*/             OPC_CheckChild2Type, MVT::v4i16,
/*46157*/             OPC_CheckType, MVT::v4i16,
/*46159*/             OPC_MoveParent,
/*46160*/             OPC_CheckType, MVT::v4i16,
/*46162*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46164*/             OPC_EmitConvertToTarget, 2,
/*46166*/             OPC_EmitInteger, MVT::i32, 14, 
/*46169*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46172*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46185*/           /*Scope*/ 31, /*->46217*/
/*46186*/             OPC_RecordChild1, // #1 = $Vn
/*46187*/             OPC_CheckChild1Type, MVT::v4i16,
/*46189*/             OPC_RecordChild2, // #2 = $Vm
/*46190*/             OPC_CheckChild2Type, MVT::v4i16,
/*46192*/             OPC_CheckType, MVT::v4i16,
/*46194*/             OPC_MoveParent,
/*46195*/             OPC_CheckType, MVT::v4i16,
/*46197*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46199*/             OPC_EmitInteger, MVT::i32, 14, 
/*46202*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46205*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46217*/           0, /*End of Scope*/
/*46218*/         /*Scope*/ 24, /*->46243*/
/*46219*/           OPC_RecordChild2, // #1 = $Vm
/*46220*/           OPC_CheckChild2Type, MVT::v4i16,
/*46222*/           OPC_CheckType, MVT::v4i16,
/*46224*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46226*/           OPC_EmitInteger, MVT::i32, 14, 
/*46229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46243*/         0, /*End of Scope*/
/*46244*/       /*Scope*/ 45|128,1/*173*/, /*->46419*/
/*46246*/         OPC_CheckChild1Type, MVT::v2i32,
/*46248*/         OPC_Scope, 14|128,1/*142*/, /*->46393*/ // 2 children in Scope
/*46251*/           OPC_MoveChild, 2,
/*46253*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46256*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46259*/           OPC_Scope, 49, /*->46310*/ // 3 children in Scope
/*46261*/             OPC_RecordChild1, // #1 = $Vn
/*46262*/             OPC_CheckChild1Type, MVT::v2i32,
/*46264*/             OPC_MoveChild, 2,
/*46266*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46269*/             OPC_RecordChild0, // #2 = $Vm
/*46270*/             OPC_CheckChild0Type, MVT::v2i32,
/*46272*/             OPC_RecordChild1, // #3 = $lane
/*46273*/             OPC_MoveChild, 1,
/*46275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46278*/             OPC_MoveParent,
/*46279*/             OPC_CheckType, MVT::v2i32,
/*46281*/             OPC_MoveParent,
/*46282*/             OPC_CheckType, MVT::v2i32,
/*46284*/             OPC_MoveParent,
/*46285*/             OPC_CheckType, MVT::v2i32,
/*46287*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46289*/             OPC_EmitConvertToTarget, 3,
/*46291*/             OPC_EmitInteger, MVT::i32, 14, 
/*46294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46310*/           /*Scope*/ 49, /*->46360*/
/*46311*/             OPC_MoveChild, 1,
/*46313*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46316*/             OPC_RecordChild0, // #1 = $Vm
/*46317*/             OPC_CheckChild0Type, MVT::v2i32,
/*46319*/             OPC_RecordChild1, // #2 = $lane
/*46320*/             OPC_MoveChild, 1,
/*46322*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46325*/             OPC_MoveParent,
/*46326*/             OPC_CheckType, MVT::v2i32,
/*46328*/             OPC_MoveParent,
/*46329*/             OPC_RecordChild2, // #3 = $Vn
/*46330*/             OPC_CheckChild2Type, MVT::v2i32,
/*46332*/             OPC_CheckType, MVT::v2i32,
/*46334*/             OPC_MoveParent,
/*46335*/             OPC_CheckType, MVT::v2i32,
/*46337*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46339*/             OPC_EmitConvertToTarget, 2,
/*46341*/             OPC_EmitInteger, MVT::i32, 14, 
/*46344*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46347*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46360*/           /*Scope*/ 31, /*->46392*/
/*46361*/             OPC_RecordChild1, // #1 = $Vn
/*46362*/             OPC_CheckChild1Type, MVT::v2i32,
/*46364*/             OPC_RecordChild2, // #2 = $Vm
/*46365*/             OPC_CheckChild2Type, MVT::v2i32,
/*46367*/             OPC_CheckType, MVT::v2i32,
/*46369*/             OPC_MoveParent,
/*46370*/             OPC_CheckType, MVT::v2i32,
/*46372*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46374*/             OPC_EmitInteger, MVT::i32, 14, 
/*46377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46380*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46392*/           0, /*End of Scope*/
/*46393*/         /*Scope*/ 24, /*->46418*/
/*46394*/           OPC_RecordChild2, // #1 = $Vm
/*46395*/           OPC_CheckChild2Type, MVT::v2i32,
/*46397*/           OPC_CheckType, MVT::v2i32,
/*46399*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46401*/           OPC_EmitInteger, MVT::i32, 14, 
/*46404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46418*/         0, /*End of Scope*/
/*46419*/       /*Scope*/ 88|128,2/*344*/, /*->46765*/
/*46421*/         OPC_CheckChild1Type, MVT::v4i32,
/*46423*/         OPC_Scope, 57|128,2/*313*/, /*->46739*/ // 2 children in Scope
/*46426*/           OPC_MoveChild, 2,
/*46428*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46431*/           OPC_Scope, 3|128,1/*131*/, /*->46565*/ // 2 children in Scope
/*46434*/             OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*46437*/             OPC_Scope, 47, /*->46486*/ // 3 children in Scope
/*46439*/               OPC_RecordChild1, // #1 = $Vn
/*46440*/               OPC_CheckChild1Type, MVT::v4i16,
/*46442*/               OPC_MoveChild, 2,
/*46444*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46447*/               OPC_RecordChild0, // #2 = $Vm
/*46448*/               OPC_CheckChild0Type, MVT::v4i16,
/*46450*/               OPC_RecordChild1, // #3 = $lane
/*46451*/               OPC_MoveChild, 1,
/*46453*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46456*/               OPC_MoveParent,
/*46457*/               OPC_CheckType, MVT::v4i16,
/*46459*/               OPC_MoveParent,
/*46460*/               OPC_CheckType, MVT::v4i32,
/*46462*/               OPC_MoveParent,
/*46463*/               OPC_CheckType, MVT::v4i32,
/*46465*/               OPC_EmitConvertToTarget, 3,
/*46467*/               OPC_EmitInteger, MVT::i32, 14, 
/*46470*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46473*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46486*/             /*Scope*/ 47, /*->46534*/
/*46487*/               OPC_MoveChild, 1,
/*46489*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46492*/               OPC_RecordChild0, // #1 = $Vm
/*46493*/               OPC_CheckChild0Type, MVT::v4i16,
/*46495*/               OPC_RecordChild1, // #2 = $lane
/*46496*/               OPC_MoveChild, 1,
/*46498*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46501*/               OPC_MoveParent,
/*46502*/               OPC_CheckType, MVT::v4i16,
/*46504*/               OPC_MoveParent,
/*46505*/               OPC_RecordChild2, // #3 = $Vn
/*46506*/               OPC_CheckChild2Type, MVT::v4i16,
/*46508*/               OPC_CheckType, MVT::v4i32,
/*46510*/               OPC_MoveParent,
/*46511*/               OPC_CheckType, MVT::v4i32,
/*46513*/               OPC_EmitConvertToTarget, 2,
/*46515*/               OPC_EmitInteger, MVT::i32, 14, 
/*46518*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46521*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46534*/             /*Scope*/ 29, /*->46564*/
/*46535*/               OPC_RecordChild1, // #1 = $Vn
/*46536*/               OPC_CheckChild1Type, MVT::v4i16,
/*46538*/               OPC_RecordChild2, // #2 = $Vm
/*46539*/               OPC_CheckChild2Type, MVT::v4i16,
/*46541*/               OPC_CheckType, MVT::v4i32,
/*46543*/               OPC_MoveParent,
/*46544*/               OPC_CheckType, MVT::v4i32,
/*46546*/               OPC_EmitInteger, MVT::i32, 14, 
/*46549*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46552*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46564*/             0, /*End of Scope*/
/*46565*/           /*Scope*/ 43|128,1/*171*/, /*->46738*/
/*46567*/             OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46570*/             OPC_Scope, 66, /*->46638*/ // 3 children in Scope
/*46572*/               OPC_RecordChild1, // #1 = $src2
/*46573*/               OPC_CheckChild1Type, MVT::v4i32,
/*46575*/               OPC_MoveChild, 2,
/*46577*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46580*/               OPC_RecordChild0, // #2 = $src3
/*46581*/               OPC_CheckChild0Type, MVT::v4i32,
/*46583*/               OPC_RecordChild1, // #3 = $lane
/*46584*/               OPC_MoveChild, 1,
/*46586*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46589*/               OPC_MoveParent,
/*46590*/               OPC_CheckType, MVT::v4i32,
/*46592*/               OPC_MoveParent,
/*46593*/               OPC_CheckType, MVT::v4i32,
/*46595*/               OPC_MoveParent,
/*46596*/               OPC_CheckType, MVT::v4i32,
/*46598*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46600*/               OPC_EmitConvertToTarget, 3,
/*46602*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46605*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46614*/               OPC_EmitConvertToTarget, 3,
/*46616*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46619*/               OPC_EmitInteger, MVT::i32, 14, 
/*46622*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46625*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46638*/             /*Scope*/ 66, /*->46705*/
/*46639*/               OPC_MoveChild, 1,
/*46641*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46644*/               OPC_RecordChild0, // #1 = $src3
/*46645*/               OPC_CheckChild0Type, MVT::v4i32,
/*46647*/               OPC_RecordChild1, // #2 = $lane
/*46648*/               OPC_MoveChild, 1,
/*46650*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46653*/               OPC_MoveParent,
/*46654*/               OPC_CheckType, MVT::v4i32,
/*46656*/               OPC_MoveParent,
/*46657*/               OPC_RecordChild2, // #3 = $src2
/*46658*/               OPC_CheckChild2Type, MVT::v4i32,
/*46660*/               OPC_CheckType, MVT::v4i32,
/*46662*/               OPC_MoveParent,
/*46663*/               OPC_CheckType, MVT::v4i32,
/*46665*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46667*/               OPC_EmitConvertToTarget, 2,
/*46669*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46672*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46681*/               OPC_EmitConvertToTarget, 2,
/*46683*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46686*/               OPC_EmitInteger, MVT::i32, 14, 
/*46689*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46692*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46705*/             /*Scope*/ 31, /*->46737*/
/*46706*/               OPC_RecordChild1, // #1 = $Vn
/*46707*/               OPC_CheckChild1Type, MVT::v4i32,
/*46709*/               OPC_RecordChild2, // #2 = $Vm
/*46710*/               OPC_CheckChild2Type, MVT::v4i32,
/*46712*/               OPC_CheckType, MVT::v4i32,
/*46714*/               OPC_MoveParent,
/*46715*/               OPC_CheckType, MVT::v4i32,
/*46717*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46719*/               OPC_EmitInteger, MVT::i32, 14, 
/*46722*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46725*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46737*/             0, /*End of Scope*/
/*46738*/           0, /*End of Scope*/
/*46739*/         /*Scope*/ 24, /*->46764*/
/*46740*/           OPC_RecordChild2, // #1 = $Vm
/*46741*/           OPC_CheckChild2Type, MVT::v4i32,
/*46743*/           OPC_CheckType, MVT::v4i32,
/*46745*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46747*/           OPC_EmitInteger, MVT::i32, 14, 
/*46750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46764*/         0, /*End of Scope*/
/*46765*/       /*Scope*/ 39|128,1/*167*/, /*->46934*/
/*46767*/         OPC_CheckChild1Type, MVT::v2i64,
/*46769*/         OPC_Scope, 8|128,1/*136*/, /*->46908*/ // 2 children in Scope
/*46772*/           OPC_MoveChild, 2,
/*46774*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46777*/           OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*46780*/           OPC_Scope, 47, /*->46829*/ // 3 children in Scope
/*46782*/             OPC_RecordChild1, // #1 = $Vn
/*46783*/             OPC_CheckChild1Type, MVT::v2i32,
/*46785*/             OPC_MoveChild, 2,
/*46787*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46790*/             OPC_RecordChild0, // #2 = $Vm
/*46791*/             OPC_CheckChild0Type, MVT::v2i32,
/*46793*/             OPC_RecordChild1, // #3 = $lane
/*46794*/             OPC_MoveChild, 1,
/*46796*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46799*/             OPC_MoveParent,
/*46800*/             OPC_CheckType, MVT::v2i32,
/*46802*/             OPC_MoveParent,
/*46803*/             OPC_CheckType, MVT::v2i64,
/*46805*/             OPC_MoveParent,
/*46806*/             OPC_CheckType, MVT::v2i64,
/*46808*/             OPC_EmitConvertToTarget, 3,
/*46810*/             OPC_EmitInteger, MVT::i32, 14, 
/*46813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46816*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46829*/           /*Scope*/ 47, /*->46877*/
/*46830*/             OPC_MoveChild, 1,
/*46832*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46835*/             OPC_RecordChild0, // #1 = $Vm
/*46836*/             OPC_CheckChild0Type, MVT::v2i32,
/*46838*/             OPC_RecordChild1, // #2 = $lane
/*46839*/             OPC_MoveChild, 1,
/*46841*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46844*/             OPC_MoveParent,
/*46845*/             OPC_CheckType, MVT::v2i32,
/*46847*/             OPC_MoveParent,
/*46848*/             OPC_RecordChild2, // #3 = $Vn
/*46849*/             OPC_CheckChild2Type, MVT::v2i32,
/*46851*/             OPC_CheckType, MVT::v2i64,
/*46853*/             OPC_MoveParent,
/*46854*/             OPC_CheckType, MVT::v2i64,
/*46856*/             OPC_EmitConvertToTarget, 2,
/*46858*/             OPC_EmitInteger, MVT::i32, 14, 
/*46861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46864*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46877*/           /*Scope*/ 29, /*->46907*/
/*46878*/             OPC_RecordChild1, // #1 = $Vn
/*46879*/             OPC_CheckChild1Type, MVT::v2i32,
/*46881*/             OPC_RecordChild2, // #2 = $Vm
/*46882*/             OPC_CheckChild2Type, MVT::v2i32,
/*46884*/             OPC_CheckType, MVT::v2i64,
/*46886*/             OPC_MoveParent,
/*46887*/             OPC_CheckType, MVT::v2i64,
/*46889*/             OPC_EmitInteger, MVT::i32, 14, 
/*46892*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46895*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46907*/           0, /*End of Scope*/
/*46908*/         /*Scope*/ 24, /*->46933*/
/*46909*/           OPC_RecordChild2, // #1 = $Vm
/*46910*/           OPC_CheckChild2Type, MVT::v2i64,
/*46912*/           OPC_CheckType, MVT::v2i64,
/*46914*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46916*/           OPC_EmitInteger, MVT::i32, 14, 
/*46919*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46922*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46933*/         0, /*End of Scope*/
/*46934*/       /*Scope*/ 79|128,1/*207*/, /*->47143*/
/*46936*/         OPC_CheckChild1Type, MVT::v8i16,
/*46938*/         OPC_Scope, 48|128,1/*176*/, /*->47117*/ // 2 children in Scope
/*46941*/           OPC_MoveChild, 2,
/*46943*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46946*/           OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*46949*/           OPC_Scope, 66, /*->47017*/ // 3 children in Scope
/*46951*/             OPC_RecordChild1, // #1 = $src2
/*46952*/             OPC_CheckChild1Type, MVT::v8i16,
/*46954*/             OPC_MoveChild, 2,
/*46956*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46959*/             OPC_RecordChild0, // #2 = $src3
/*46960*/             OPC_CheckChild0Type, MVT::v8i16,
/*46962*/             OPC_RecordChild1, // #3 = $lane
/*46963*/             OPC_MoveChild, 1,
/*46965*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46968*/             OPC_MoveParent,
/*46969*/             OPC_CheckType, MVT::v8i16,
/*46971*/             OPC_MoveParent,
/*46972*/             OPC_CheckType, MVT::v8i16,
/*46974*/             OPC_MoveParent,
/*46975*/             OPC_CheckType, MVT::v8i16,
/*46977*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46979*/             OPC_EmitConvertToTarget, 3,
/*46981*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46984*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46993*/             OPC_EmitConvertToTarget, 3,
/*46995*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46998*/             OPC_EmitInteger, MVT::i32, 14, 
/*47001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47004*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47017*/           /*Scope*/ 66, /*->47084*/
/*47018*/             OPC_MoveChild, 1,
/*47020*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47023*/             OPC_RecordChild0, // #1 = $src3
/*47024*/             OPC_CheckChild0Type, MVT::v8i16,
/*47026*/             OPC_RecordChild1, // #2 = $lane
/*47027*/             OPC_MoveChild, 1,
/*47029*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47032*/             OPC_MoveParent,
/*47033*/             OPC_CheckType, MVT::v8i16,
/*47035*/             OPC_MoveParent,
/*47036*/             OPC_RecordChild2, // #3 = $src2
/*47037*/             OPC_CheckChild2Type, MVT::v8i16,
/*47039*/             OPC_CheckType, MVT::v8i16,
/*47041*/             OPC_MoveParent,
/*47042*/             OPC_CheckType, MVT::v8i16,
/*47044*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47046*/             OPC_EmitConvertToTarget, 2,
/*47048*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*47051*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*47060*/             OPC_EmitConvertToTarget, 2,
/*47062*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*47065*/             OPC_EmitInteger, MVT::i32, 14, 
/*47068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47071*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47084*/           /*Scope*/ 31, /*->47116*/
/*47085*/             OPC_RecordChild1, // #1 = $Vn
/*47086*/             OPC_CheckChild1Type, MVT::v8i16,
/*47088*/             OPC_RecordChild2, // #2 = $Vm
/*47089*/             OPC_CheckChild2Type, MVT::v8i16,
/*47091*/             OPC_CheckType, MVT::v8i16,
/*47093*/             OPC_MoveParent,
/*47094*/             OPC_CheckType, MVT::v8i16,
/*47096*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47098*/             OPC_EmitInteger, MVT::i32, 14, 
/*47101*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47104*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47116*/           0, /*End of Scope*/
/*47117*/         /*Scope*/ 24, /*->47142*/
/*47118*/           OPC_RecordChild2, // #1 = $Vm
/*47119*/           OPC_CheckChild2Type, MVT::v8i16,
/*47121*/           OPC_CheckType, MVT::v8i16,
/*47123*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47125*/           OPC_EmitInteger, MVT::i32, 14, 
/*47128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47142*/         0, /*End of Scope*/
/*47143*/       /*Scope*/ 26, /*->47170*/
/*47144*/         OPC_CheckChild1Type, MVT::v8i8,
/*47146*/         OPC_RecordChild2, // #1 = $Vm
/*47147*/         OPC_CheckChild2Type, MVT::v8i8,
/*47149*/         OPC_CheckType, MVT::v8i8,
/*47151*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47153*/         OPC_EmitInteger, MVT::i32, 14, 
/*47156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47170*/       /*Scope*/ 26, /*->47197*/
/*47171*/         OPC_CheckChild1Type, MVT::v16i8,
/*47173*/         OPC_RecordChild2, // #1 = $Vm
/*47174*/         OPC_CheckChild2Type, MVT::v16i8,
/*47176*/         OPC_CheckType, MVT::v16i8,
/*47178*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47180*/         OPC_EmitInteger, MVT::i32, 14, 
/*47183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47197*/       /*Scope*/ 26, /*->47224*/
/*47198*/         OPC_CheckChild1Type, MVT::v1i64,
/*47200*/         OPC_RecordChild2, // #1 = $Vm
/*47201*/         OPC_CheckChild2Type, MVT::v1i64,
/*47203*/         OPC_CheckType, MVT::v1i64,
/*47205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47207*/         OPC_EmitInteger, MVT::i32, 14, 
/*47210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 314:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47224*/       0, /*End of Scope*/
/*47225*/     /*Scope*/ 55|128,5/*695*/, /*->47922*/
/*47227*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*47230*/       OPC_Scope, 55|128,1/*183*/, /*->47416*/ // 5 children in Scope
/*47233*/         OPC_RecordChild1, // #0 = $Vn
/*47234*/         OPC_Scope, 44, /*->47280*/ // 4 children in Scope
/*47236*/           OPC_CheckChild1Type, MVT::v4i16,
/*47238*/           OPC_MoveChild, 2,
/*47240*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47243*/           OPC_RecordChild0, // #1 = $Vm
/*47244*/           OPC_CheckChild0Type, MVT::v4i16,
/*47246*/           OPC_RecordChild1, // #2 = $lane
/*47247*/           OPC_MoveChild, 1,
/*47249*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47252*/           OPC_MoveParent,
/*47253*/           OPC_CheckType, MVT::v4i16,
/*47255*/           OPC_MoveParent,
/*47256*/           OPC_CheckType, MVT::v4i16,
/*47258*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47260*/           OPC_EmitConvertToTarget, 2,
/*47262*/           OPC_EmitInteger, MVT::i32, 14, 
/*47265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47268*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47280*/         /*Scope*/ 44, /*->47325*/
/*47281*/           OPC_CheckChild1Type, MVT::v2i32,
/*47283*/           OPC_MoveChild, 2,
/*47285*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47288*/           OPC_RecordChild0, // #1 = $Vm
/*47289*/           OPC_CheckChild0Type, MVT::v2i32,
/*47291*/           OPC_RecordChild1, // #2 = $lane
/*47292*/           OPC_MoveChild, 1,
/*47294*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47297*/           OPC_MoveParent,
/*47298*/           OPC_CheckType, MVT::v2i32,
/*47300*/           OPC_MoveParent,
/*47301*/           OPC_CheckType, MVT::v2i32,
/*47303*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47305*/           OPC_EmitConvertToTarget, 2,
/*47307*/           OPC_EmitInteger, MVT::i32, 14, 
/*47310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47325*/         /*Scope*/ 44, /*->47370*/
/*47326*/           OPC_CheckChild1Type, MVT::v8i16,
/*47328*/           OPC_MoveChild, 2,
/*47330*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47333*/           OPC_RecordChild0, // #1 = $Vm
/*47334*/           OPC_CheckChild0Type, MVT::v4i16,
/*47336*/           OPC_RecordChild1, // #2 = $lane
/*47337*/           OPC_MoveChild, 1,
/*47339*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47342*/           OPC_MoveParent,
/*47343*/           OPC_CheckType, MVT::v8i16,
/*47345*/           OPC_MoveParent,
/*47346*/           OPC_CheckType, MVT::v8i16,
/*47348*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47350*/           OPC_EmitConvertToTarget, 2,
/*47352*/           OPC_EmitInteger, MVT::i32, 14, 
/*47355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47358*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47370*/         /*Scope*/ 44, /*->47415*/
/*47371*/           OPC_CheckChild1Type, MVT::v4i32,
/*47373*/           OPC_MoveChild, 2,
/*47375*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47378*/           OPC_RecordChild0, // #1 = $Vm
/*47379*/           OPC_CheckChild0Type, MVT::v2i32,
/*47381*/           OPC_RecordChild1, // #2 = $lane
/*47382*/           OPC_MoveChild, 1,
/*47384*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47387*/           OPC_MoveParent,
/*47388*/           OPC_CheckType, MVT::v4i32,
/*47390*/           OPC_MoveParent,
/*47391*/           OPC_CheckType, MVT::v4i32,
/*47393*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47395*/           OPC_EmitConvertToTarget, 2,
/*47397*/           OPC_EmitInteger, MVT::i32, 14, 
/*47400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47403*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47415*/         0, /*End of Scope*/
/*47416*/       /*Scope*/ 24|128,1/*152*/, /*->47570*/
/*47418*/         OPC_MoveChild, 1,
/*47420*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47423*/         OPC_RecordChild0, // #0 = $Vm
/*47424*/         OPC_Scope, 71, /*->47497*/ // 2 children in Scope
/*47426*/           OPC_CheckChild0Type, MVT::v4i16,
/*47428*/           OPC_RecordChild1, // #1 = $lane
/*47429*/           OPC_MoveChild, 1,
/*47431*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47434*/           OPC_MoveParent,
/*47435*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->47466
/*47438*/             OPC_MoveParent,
/*47439*/             OPC_RecordChild2, // #2 = $Vn
/*47440*/             OPC_CheckChild2Type, MVT::v4i16,
/*47442*/             OPC_CheckType, MVT::v4i16,
/*47444*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47446*/             OPC_EmitConvertToTarget, 1,
/*47448*/             OPC_EmitInteger, MVT::i32, 14, 
/*47451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47454*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 296:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47466*/           /*SwitchType*/ 28, MVT::v8i16,// ->47496
/*47468*/             OPC_MoveParent,
/*47469*/             OPC_RecordChild2, // #2 = $Vn
/*47470*/             OPC_CheckChild2Type, MVT::v8i16,
/*47472*/             OPC_CheckType, MVT::v8i16,
/*47474*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47476*/             OPC_EmitConvertToTarget, 1,
/*47478*/             OPC_EmitInteger, MVT::i32, 14, 
/*47481*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47484*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 296:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47496*/           0, // EndSwitchType
/*47497*/         /*Scope*/ 71, /*->47569*/
/*47498*/           OPC_CheckChild0Type, MVT::v2i32,
/*47500*/           OPC_RecordChild1, // #1 = $lane
/*47501*/           OPC_MoveChild, 1,
/*47503*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47506*/           OPC_MoveParent,
/*47507*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->47538
/*47510*/             OPC_MoveParent,
/*47511*/             OPC_RecordChild2, // #2 = $Vn
/*47512*/             OPC_CheckChild2Type, MVT::v2i32,
/*47514*/             OPC_CheckType, MVT::v2i32,
/*47516*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47518*/             OPC_EmitConvertToTarget, 1,
/*47520*/             OPC_EmitInteger, MVT::i32, 14, 
/*47523*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47526*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 296:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47538*/           /*SwitchType*/ 28, MVT::v4i32,// ->47568
/*47540*/             OPC_MoveParent,
/*47541*/             OPC_RecordChild2, // #2 = $Vn
/*47542*/             OPC_CheckChild2Type, MVT::v4i32,
/*47544*/             OPC_CheckType, MVT::v4i32,
/*47546*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47548*/             OPC_EmitConvertToTarget, 1,
/*47550*/             OPC_EmitInteger, MVT::i32, 14, 
/*47553*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47556*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 296:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47568*/           0, // EndSwitchType
/*47569*/         0, /*End of Scope*/
/*47570*/       /*Scope*/ 123, /*->47694*/
/*47571*/         OPC_RecordChild1, // #0 = $src1
/*47572*/         OPC_Scope, 59, /*->47633*/ // 2 children in Scope
/*47574*/           OPC_CheckChild1Type, MVT::v8i16,
/*47576*/           OPC_MoveChild, 2,
/*47578*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47581*/           OPC_RecordChild0, // #1 = $src2
/*47582*/           OPC_CheckChild0Type, MVT::v8i16,
/*47584*/           OPC_RecordChild1, // #2 = $lane
/*47585*/           OPC_MoveChild, 1,
/*47587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47590*/           OPC_MoveParent,
/*47591*/           OPC_CheckType, MVT::v8i16,
/*47593*/           OPC_MoveParent,
/*47594*/           OPC_CheckType, MVT::v8i16,
/*47596*/           OPC_EmitConvertToTarget, 2,
/*47598*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47601*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47610*/           OPC_EmitConvertToTarget, 2,
/*47612*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47615*/           OPC_EmitInteger, MVT::i32, 14, 
/*47618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47633*/         /*Scope*/ 59, /*->47693*/
/*47634*/           OPC_CheckChild1Type, MVT::v4i32,
/*47636*/           OPC_MoveChild, 2,
/*47638*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47641*/           OPC_RecordChild0, // #1 = $src2
/*47642*/           OPC_CheckChild0Type, MVT::v4i32,
/*47644*/           OPC_RecordChild1, // #2 = $lane
/*47645*/           OPC_MoveChild, 1,
/*47647*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47650*/           OPC_MoveParent,
/*47651*/           OPC_CheckType, MVT::v4i32,
/*47653*/           OPC_MoveParent,
/*47654*/           OPC_CheckType, MVT::v4i32,
/*47656*/           OPC_EmitConvertToTarget, 2,
/*47658*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47661*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47670*/           OPC_EmitConvertToTarget, 2,
/*47672*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47675*/           OPC_EmitInteger, MVT::i32, 14, 
/*47678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47693*/         0, /*End of Scope*/
/*47694*/       /*Scope*/ 118, /*->47813*/
/*47695*/         OPC_MoveChild, 1,
/*47697*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47700*/         OPC_RecordChild0, // #0 = $src2
/*47701*/         OPC_Scope, 54, /*->47757*/ // 2 children in Scope
/*47703*/           OPC_CheckChild0Type, MVT::v8i16,
/*47705*/           OPC_RecordChild1, // #1 = $lane
/*47706*/           OPC_MoveChild, 1,
/*47708*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47711*/           OPC_MoveParent,
/*47712*/           OPC_CheckType, MVT::v8i16,
/*47714*/           OPC_MoveParent,
/*47715*/           OPC_RecordChild2, // #2 = $src1
/*47716*/           OPC_CheckChild2Type, MVT::v8i16,
/*47718*/           OPC_CheckType, MVT::v8i16,
/*47720*/           OPC_EmitConvertToTarget, 1,
/*47722*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47725*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47734*/           OPC_EmitConvertToTarget, 1,
/*47736*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47739*/           OPC_EmitInteger, MVT::i32, 14, 
/*47742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47757*/         /*Scope*/ 54, /*->47812*/
/*47758*/           OPC_CheckChild0Type, MVT::v4i32,
/*47760*/           OPC_RecordChild1, // #1 = $lane
/*47761*/           OPC_MoveChild, 1,
/*47763*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47766*/           OPC_MoveParent,
/*47767*/           OPC_CheckType, MVT::v4i32,
/*47769*/           OPC_MoveParent,
/*47770*/           OPC_RecordChild2, // #2 = $src1
/*47771*/           OPC_CheckChild2Type, MVT::v4i32,
/*47773*/           OPC_CheckType, MVT::v4i32,
/*47775*/           OPC_EmitConvertToTarget, 1,
/*47777*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47780*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47789*/           OPC_EmitConvertToTarget, 1,
/*47791*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47794*/           OPC_EmitInteger, MVT::i32, 14, 
/*47797*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47800*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47812*/         0, /*End of Scope*/
/*47813*/       /*Scope*/ 107, /*->47921*/
/*47814*/         OPC_RecordChild1, // #0 = $Vn
/*47815*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->47842
/*47818*/           OPC_CheckChild1Type, MVT::v4i16,
/*47820*/           OPC_RecordChild2, // #1 = $Vm
/*47821*/           OPC_CheckChild2Type, MVT::v4i16,
/*47823*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47825*/           OPC_EmitInteger, MVT::i32, 14, 
/*47828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47842*/         /*SwitchType*/ 24, MVT::v2i32,// ->47868
/*47844*/           OPC_CheckChild1Type, MVT::v2i32,
/*47846*/           OPC_RecordChild2, // #1 = $Vm
/*47847*/           OPC_CheckChild2Type, MVT::v2i32,
/*47849*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47851*/           OPC_EmitInteger, MVT::i32, 14, 
/*47854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47868*/         /*SwitchType*/ 24, MVT::v8i16,// ->47894
/*47870*/           OPC_CheckChild1Type, MVT::v8i16,
/*47872*/           OPC_RecordChild2, // #1 = $Vm
/*47873*/           OPC_CheckChild2Type, MVT::v8i16,
/*47875*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47877*/           OPC_EmitInteger, MVT::i32, 14, 
/*47880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47883*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47894*/         /*SwitchType*/ 24, MVT::v4i32,// ->47920
/*47896*/           OPC_CheckChild1Type, MVT::v4i32,
/*47898*/           OPC_RecordChild2, // #1 = $Vm
/*47899*/           OPC_CheckChild2Type, MVT::v4i32,
/*47901*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47903*/           OPC_EmitInteger, MVT::i32, 14, 
/*47906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47920*/         0, // EndSwitchType
/*47921*/       0, /*End of Scope*/
/*47922*/     /*Scope*/ 55|128,5/*695*/, /*->48619*/
/*47924*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*47927*/       OPC_Scope, 55|128,1/*183*/, /*->48113*/ // 5 children in Scope
/*47930*/         OPC_RecordChild1, // #0 = $Vn
/*47931*/         OPC_Scope, 44, /*->47977*/ // 4 children in Scope
/*47933*/           OPC_CheckChild1Type, MVT::v4i16,
/*47935*/           OPC_MoveChild, 2,
/*47937*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47940*/           OPC_RecordChild0, // #1 = $Vm
/*47941*/           OPC_CheckChild0Type, MVT::v4i16,
/*47943*/           OPC_RecordChild1, // #2 = $lane
/*47944*/           OPC_MoveChild, 1,
/*47946*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47949*/           OPC_MoveParent,
/*47950*/           OPC_CheckType, MVT::v4i16,
/*47952*/           OPC_MoveParent,
/*47953*/           OPC_CheckType, MVT::v4i16,
/*47955*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47957*/           OPC_EmitConvertToTarget, 2,
/*47959*/           OPC_EmitInteger, MVT::i32, 14, 
/*47962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47977*/         /*Scope*/ 44, /*->48022*/
/*47978*/           OPC_CheckChild1Type, MVT::v2i32,
/*47980*/           OPC_MoveChild, 2,
/*47982*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47985*/           OPC_RecordChild0, // #1 = $Vm
/*47986*/           OPC_CheckChild0Type, MVT::v2i32,
/*47988*/           OPC_RecordChild1, // #2 = $lane
/*47989*/           OPC_MoveChild, 1,
/*47991*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47994*/           OPC_MoveParent,
/*47995*/           OPC_CheckType, MVT::v2i32,
/*47997*/           OPC_MoveParent,
/*47998*/           OPC_CheckType, MVT::v2i32,
/*48000*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48002*/           OPC_EmitConvertToTarget, 2,
/*48004*/           OPC_EmitInteger, MVT::i32, 14, 
/*48007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48022*/         /*Scope*/ 44, /*->48067*/
/*48023*/           OPC_CheckChild1Type, MVT::v8i16,
/*48025*/           OPC_MoveChild, 2,
/*48027*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48030*/           OPC_RecordChild0, // #1 = $Vm
/*48031*/           OPC_CheckChild0Type, MVT::v4i16,
/*48033*/           OPC_RecordChild1, // #2 = $lane
/*48034*/           OPC_MoveChild, 1,
/*48036*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48039*/           OPC_MoveParent,
/*48040*/           OPC_CheckType, MVT::v8i16,
/*48042*/           OPC_MoveParent,
/*48043*/           OPC_CheckType, MVT::v8i16,
/*48045*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48047*/           OPC_EmitConvertToTarget, 2,
/*48049*/           OPC_EmitInteger, MVT::i32, 14, 
/*48052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48067*/         /*Scope*/ 44, /*->48112*/
/*48068*/           OPC_CheckChild1Type, MVT::v4i32,
/*48070*/           OPC_MoveChild, 2,
/*48072*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48075*/           OPC_RecordChild0, // #1 = $Vm
/*48076*/           OPC_CheckChild0Type, MVT::v2i32,
/*48078*/           OPC_RecordChild1, // #2 = $lane
/*48079*/           OPC_MoveChild, 1,
/*48081*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48084*/           OPC_MoveParent,
/*48085*/           OPC_CheckType, MVT::v4i32,
/*48087*/           OPC_MoveParent,
/*48088*/           OPC_CheckType, MVT::v4i32,
/*48090*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48092*/           OPC_EmitConvertToTarget, 2,
/*48094*/           OPC_EmitInteger, MVT::i32, 14, 
/*48097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48112*/         0, /*End of Scope*/
/*48113*/       /*Scope*/ 24|128,1/*152*/, /*->48267*/
/*48115*/         OPC_MoveChild, 1,
/*48117*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48120*/         OPC_RecordChild0, // #0 = $Vm
/*48121*/         OPC_Scope, 71, /*->48194*/ // 2 children in Scope
/*48123*/           OPC_CheckChild0Type, MVT::v4i16,
/*48125*/           OPC_RecordChild1, // #1 = $lane
/*48126*/           OPC_MoveChild, 1,
/*48128*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48131*/           OPC_MoveParent,
/*48132*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->48163
/*48135*/             OPC_MoveParent,
/*48136*/             OPC_RecordChild2, // #2 = $Vn
/*48137*/             OPC_CheckChild2Type, MVT::v4i16,
/*48139*/             OPC_CheckType, MVT::v4i16,
/*48141*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48143*/             OPC_EmitConvertToTarget, 1,
/*48145*/             OPC_EmitInteger, MVT::i32, 14, 
/*48148*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48151*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 302:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48163*/           /*SwitchType*/ 28, MVT::v8i16,// ->48193
/*48165*/             OPC_MoveParent,
/*48166*/             OPC_RecordChild2, // #2 = $Vn
/*48167*/             OPC_CheckChild2Type, MVT::v8i16,
/*48169*/             OPC_CheckType, MVT::v8i16,
/*48171*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48173*/             OPC_EmitConvertToTarget, 1,
/*48175*/             OPC_EmitInteger, MVT::i32, 14, 
/*48178*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48181*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48193*/           0, // EndSwitchType
/*48194*/         /*Scope*/ 71, /*->48266*/
/*48195*/           OPC_CheckChild0Type, MVT::v2i32,
/*48197*/           OPC_RecordChild1, // #1 = $lane
/*48198*/           OPC_MoveChild, 1,
/*48200*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48203*/           OPC_MoveParent,
/*48204*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->48235
/*48207*/             OPC_MoveParent,
/*48208*/             OPC_RecordChild2, // #2 = $Vn
/*48209*/             OPC_CheckChild2Type, MVT::v2i32,
/*48211*/             OPC_CheckType, MVT::v2i32,
/*48213*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48215*/             OPC_EmitConvertToTarget, 1,
/*48217*/             OPC_EmitInteger, MVT::i32, 14, 
/*48220*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48223*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 302:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48235*/           /*SwitchType*/ 28, MVT::v4i32,// ->48265
/*48237*/             OPC_MoveParent,
/*48238*/             OPC_RecordChild2, // #2 = $Vn
/*48239*/             OPC_CheckChild2Type, MVT::v4i32,
/*48241*/             OPC_CheckType, MVT::v4i32,
/*48243*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48245*/             OPC_EmitConvertToTarget, 1,
/*48247*/             OPC_EmitInteger, MVT::i32, 14, 
/*48250*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48253*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48265*/           0, // EndSwitchType
/*48266*/         0, /*End of Scope*/
/*48267*/       /*Scope*/ 123, /*->48391*/
/*48268*/         OPC_RecordChild1, // #0 = $src1
/*48269*/         OPC_Scope, 59, /*->48330*/ // 2 children in Scope
/*48271*/           OPC_CheckChild1Type, MVT::v8i16,
/*48273*/           OPC_MoveChild, 2,
/*48275*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48278*/           OPC_RecordChild0, // #1 = $src2
/*48279*/           OPC_CheckChild0Type, MVT::v8i16,
/*48281*/           OPC_RecordChild1, // #2 = $lane
/*48282*/           OPC_MoveChild, 1,
/*48284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48287*/           OPC_MoveParent,
/*48288*/           OPC_CheckType, MVT::v8i16,
/*48290*/           OPC_MoveParent,
/*48291*/           OPC_CheckType, MVT::v8i16,
/*48293*/           OPC_EmitConvertToTarget, 2,
/*48295*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48298*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48307*/           OPC_EmitConvertToTarget, 2,
/*48309*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48312*/           OPC_EmitInteger, MVT::i32, 14, 
/*48315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48330*/         /*Scope*/ 59, /*->48390*/
/*48331*/           OPC_CheckChild1Type, MVT::v4i32,
/*48333*/           OPC_MoveChild, 2,
/*48335*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48338*/           OPC_RecordChild0, // #1 = $src2
/*48339*/           OPC_CheckChild0Type, MVT::v4i32,
/*48341*/           OPC_RecordChild1, // #2 = $lane
/*48342*/           OPC_MoveChild, 1,
/*48344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48347*/           OPC_MoveParent,
/*48348*/           OPC_CheckType, MVT::v4i32,
/*48350*/           OPC_MoveParent,
/*48351*/           OPC_CheckType, MVT::v4i32,
/*48353*/           OPC_EmitConvertToTarget, 2,
/*48355*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48358*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48367*/           OPC_EmitConvertToTarget, 2,
/*48369*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48372*/           OPC_EmitInteger, MVT::i32, 14, 
/*48375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48378*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48390*/         0, /*End of Scope*/
/*48391*/       /*Scope*/ 118, /*->48510*/
/*48392*/         OPC_MoveChild, 1,
/*48394*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48397*/         OPC_RecordChild0, // #0 = $src2
/*48398*/         OPC_Scope, 54, /*->48454*/ // 2 children in Scope
/*48400*/           OPC_CheckChild0Type, MVT::v8i16,
/*48402*/           OPC_RecordChild1, // #1 = $lane
/*48403*/           OPC_MoveChild, 1,
/*48405*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48408*/           OPC_MoveParent,
/*48409*/           OPC_CheckType, MVT::v8i16,
/*48411*/           OPC_MoveParent,
/*48412*/           OPC_RecordChild2, // #2 = $src1
/*48413*/           OPC_CheckChild2Type, MVT::v8i16,
/*48415*/           OPC_CheckType, MVT::v8i16,
/*48417*/           OPC_EmitConvertToTarget, 1,
/*48419*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48422*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48431*/           OPC_EmitConvertToTarget, 1,
/*48433*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48436*/           OPC_EmitInteger, MVT::i32, 14, 
/*48439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48454*/         /*Scope*/ 54, /*->48509*/
/*48455*/           OPC_CheckChild0Type, MVT::v4i32,
/*48457*/           OPC_RecordChild1, // #1 = $lane
/*48458*/           OPC_MoveChild, 1,
/*48460*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48463*/           OPC_MoveParent,
/*48464*/           OPC_CheckType, MVT::v4i32,
/*48466*/           OPC_MoveParent,
/*48467*/           OPC_RecordChild2, // #2 = $src1
/*48468*/           OPC_CheckChild2Type, MVT::v4i32,
/*48470*/           OPC_CheckType, MVT::v4i32,
/*48472*/           OPC_EmitConvertToTarget, 1,
/*48474*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48477*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48486*/           OPC_EmitConvertToTarget, 1,
/*48488*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48491*/           OPC_EmitInteger, MVT::i32, 14, 
/*48494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48509*/         0, /*End of Scope*/
/*48510*/       /*Scope*/ 107, /*->48618*/
/*48511*/         OPC_RecordChild1, // #0 = $Vn
/*48512*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->48539
/*48515*/           OPC_CheckChild1Type, MVT::v4i16,
/*48517*/           OPC_RecordChild2, // #1 = $Vm
/*48518*/           OPC_CheckChild2Type, MVT::v4i16,
/*48520*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48522*/           OPC_EmitInteger, MVT::i32, 14, 
/*48525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48528*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48539*/         /*SwitchType*/ 24, MVT::v2i32,// ->48565
/*48541*/           OPC_CheckChild1Type, MVT::v2i32,
/*48543*/           OPC_RecordChild2, // #1 = $Vm
/*48544*/           OPC_CheckChild2Type, MVT::v2i32,
/*48546*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48548*/           OPC_EmitInteger, MVT::i32, 14, 
/*48551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48565*/         /*SwitchType*/ 24, MVT::v8i16,// ->48591
/*48567*/           OPC_CheckChild1Type, MVT::v8i16,
/*48569*/           OPC_RecordChild2, // #1 = $Vm
/*48570*/           OPC_CheckChild2Type, MVT::v8i16,
/*48572*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48574*/           OPC_EmitInteger, MVT::i32, 14, 
/*48577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48580*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48591*/         /*SwitchType*/ 24, MVT::v4i32,// ->48617
/*48593*/           OPC_CheckChild1Type, MVT::v4i32,
/*48595*/           OPC_RecordChild2, // #1 = $Vm
/*48596*/           OPC_CheckChild2Type, MVT::v4i32,
/*48598*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48600*/           OPC_EmitInteger, MVT::i32, 14, 
/*48603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48617*/         0, // EndSwitchType
/*48618*/       0, /*End of Scope*/
/*48619*/     /*Scope*/ 116|128,1/*244*/, /*->48865*/
/*48621*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*48624*/       OPC_Scope, 93, /*->48719*/ // 3 children in Scope
/*48626*/         OPC_RecordChild1, // #0 = $Vn
/*48627*/         OPC_Scope, 44, /*->48673*/ // 2 children in Scope
/*48629*/           OPC_CheckChild1Type, MVT::v4i16,
/*48631*/           OPC_MoveChild, 2,
/*48633*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48636*/           OPC_RecordChild0, // #1 = $Vm
/*48637*/           OPC_CheckChild0Type, MVT::v4i16,
/*48639*/           OPC_RecordChild1, // #2 = $lane
/*48640*/           OPC_MoveChild, 1,
/*48642*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48645*/           OPC_MoveParent,
/*48646*/           OPC_CheckType, MVT::v4i16,
/*48648*/           OPC_MoveParent,
/*48649*/           OPC_CheckType, MVT::v4i32,
/*48651*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48653*/           OPC_EmitConvertToTarget, 2,
/*48655*/           OPC_EmitInteger, MVT::i32, 14, 
/*48658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48661*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48673*/         /*Scope*/ 44, /*->48718*/
/*48674*/           OPC_CheckChild1Type, MVT::v2i32,
/*48676*/           OPC_MoveChild, 2,
/*48678*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48681*/           OPC_RecordChild0, // #1 = $Vm
/*48682*/           OPC_CheckChild0Type, MVT::v2i32,
/*48684*/           OPC_RecordChild1, // #2 = $lane
/*48685*/           OPC_MoveChild, 1,
/*48687*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48690*/           OPC_MoveParent,
/*48691*/           OPC_CheckType, MVT::v2i32,
/*48693*/           OPC_MoveParent,
/*48694*/           OPC_CheckType, MVT::v2i64,
/*48696*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48698*/           OPC_EmitConvertToTarget, 2,
/*48700*/           OPC_EmitInteger, MVT::i32, 14, 
/*48703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48718*/         0, /*End of Scope*/
/*48719*/       /*Scope*/ 88, /*->48808*/
/*48720*/         OPC_MoveChild, 1,
/*48722*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48725*/         OPC_RecordChild0, // #0 = $Vm
/*48726*/         OPC_Scope, 39, /*->48767*/ // 2 children in Scope
/*48728*/           OPC_CheckChild0Type, MVT::v4i16,
/*48730*/           OPC_RecordChild1, // #1 = $lane
/*48731*/           OPC_MoveChild, 1,
/*48733*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48736*/           OPC_MoveParent,
/*48737*/           OPC_CheckType, MVT::v4i16,
/*48739*/           OPC_MoveParent,
/*48740*/           OPC_RecordChild2, // #2 = $Vn
/*48741*/           OPC_CheckChild2Type, MVT::v4i16,
/*48743*/           OPC_CheckType, MVT::v4i32,
/*48745*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48747*/           OPC_EmitConvertToTarget, 1,
/*48749*/           OPC_EmitInteger, MVT::i32, 14, 
/*48752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48755*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48767*/         /*Scope*/ 39, /*->48807*/
/*48768*/           OPC_CheckChild0Type, MVT::v2i32,
/*48770*/           OPC_RecordChild1, // #1 = $lane
/*48771*/           OPC_MoveChild, 1,
/*48773*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48776*/           OPC_MoveParent,
/*48777*/           OPC_CheckType, MVT::v2i32,
/*48779*/           OPC_MoveParent,
/*48780*/           OPC_RecordChild2, // #2 = $Vn
/*48781*/           OPC_CheckChild2Type, MVT::v2i32,
/*48783*/           OPC_CheckType, MVT::v2i64,
/*48785*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48787*/           OPC_EmitConvertToTarget, 1,
/*48789*/           OPC_EmitInteger, MVT::i32, 14, 
/*48792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48795*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48807*/         0, /*End of Scope*/
/*48808*/       /*Scope*/ 55, /*->48864*/
/*48809*/         OPC_RecordChild1, // #0 = $Vn
/*48810*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->48837
/*48813*/           OPC_CheckChild1Type, MVT::v4i16,
/*48815*/           OPC_RecordChild2, // #1 = $Vm
/*48816*/           OPC_CheckChild2Type, MVT::v4i16,
/*48818*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48820*/           OPC_EmitInteger, MVT::i32, 14, 
/*48823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48837*/         /*SwitchType*/ 24, MVT::v2i64,// ->48863
/*48839*/           OPC_CheckChild1Type, MVT::v2i32,
/*48841*/           OPC_RecordChild2, // #1 = $Vm
/*48842*/           OPC_CheckChild2Type, MVT::v2i32,
/*48844*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48846*/           OPC_EmitInteger, MVT::i32, 14, 
/*48849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48863*/         0, // EndSwitchType
/*48864*/       0, /*End of Scope*/
/*48865*/     /*Scope*/ 72, /*->48938*/
/*48866*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*48869*/       OPC_RecordChild1, // #0 = $Vm
/*48870*/       OPC_Scope, 32, /*->48904*/ // 2 children in Scope
/*48872*/         OPC_CheckChild1Type, MVT::v2f32,
/*48874*/         OPC_RecordChild2, // #1 = $SIMM
/*48875*/         OPC_MoveChild, 2,
/*48877*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48880*/         OPC_MoveParent,
/*48881*/         OPC_CheckType, MVT::v2i32,
/*48883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48885*/         OPC_EmitConvertToTarget, 1,
/*48887*/         OPC_EmitInteger, MVT::i32, 14, 
/*48890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 251:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48904*/       /*Scope*/ 32, /*->48937*/
/*48905*/         OPC_CheckChild1Type, MVT::v4f32,
/*48907*/         OPC_RecordChild2, // #1 = $SIMM
/*48908*/         OPC_MoveChild, 2,
/*48910*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48913*/         OPC_MoveParent,
/*48914*/         OPC_CheckType, MVT::v4i32,
/*48916*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48918*/         OPC_EmitConvertToTarget, 1,
/*48920*/         OPC_EmitInteger, MVT::i32, 14, 
/*48923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 251:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48937*/       0, /*End of Scope*/
/*48938*/     /*Scope*/ 72, /*->49011*/
/*48939*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*48942*/       OPC_RecordChild1, // #0 = $Vm
/*48943*/       OPC_Scope, 32, /*->48977*/ // 2 children in Scope
/*48945*/         OPC_CheckChild1Type, MVT::v2f32,
/*48947*/         OPC_RecordChild2, // #1 = $SIMM
/*48948*/         OPC_MoveChild, 2,
/*48950*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48953*/         OPC_MoveParent,
/*48954*/         OPC_CheckType, MVT::v2i32,
/*48956*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48958*/         OPC_EmitConvertToTarget, 1,
/*48960*/         OPC_EmitInteger, MVT::i32, 14, 
/*48963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 252:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48977*/       /*Scope*/ 32, /*->49010*/
/*48978*/         OPC_CheckChild1Type, MVT::v4f32,
/*48980*/         OPC_RecordChild2, // #1 = $SIMM
/*48981*/         OPC_MoveChild, 2,
/*48983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48986*/         OPC_MoveParent,
/*48987*/         OPC_CheckType, MVT::v4i32,
/*48989*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48991*/         OPC_EmitConvertToTarget, 1,
/*48993*/         OPC_EmitInteger, MVT::i32, 14, 
/*48996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 252:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*49010*/       0, /*End of Scope*/
/*49011*/     /*Scope*/ 34|128,1/*162*/, /*->49175*/
/*49013*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*49016*/       OPC_RecordChild1, // #0 = $Vn
/*49017*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49044
/*49020*/         OPC_CheckChild1Type, MVT::v4i16,
/*49022*/         OPC_RecordChild2, // #1 = $Vm
/*49023*/         OPC_CheckChild2Type, MVT::v4i16,
/*49025*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49027*/         OPC_EmitInteger, MVT::i32, 14, 
/*49030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49044*/       /*SwitchType*/ 24, MVT::v2i32,// ->49070
/*49046*/         OPC_CheckChild1Type, MVT::v2i32,
/*49048*/         OPC_RecordChild2, // #1 = $Vm
/*49049*/         OPC_CheckChild2Type, MVT::v2i32,
/*49051*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49053*/         OPC_EmitInteger, MVT::i32, 14, 
/*49056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49070*/       /*SwitchType*/ 24, MVT::v8i16,// ->49096
/*49072*/         OPC_CheckChild1Type, MVT::v8i16,
/*49074*/         OPC_RecordChild2, // #1 = $Vm
/*49075*/         OPC_CheckChild2Type, MVT::v8i16,
/*49077*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49079*/         OPC_EmitInteger, MVT::i32, 14, 
/*49082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49096*/       /*SwitchType*/ 24, MVT::v4i32,// ->49122
/*49098*/         OPC_CheckChild1Type, MVT::v4i32,
/*49100*/         OPC_RecordChild2, // #1 = $Vm
/*49101*/         OPC_CheckChild2Type, MVT::v4i32,
/*49103*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49105*/         OPC_EmitInteger, MVT::i32, 14, 
/*49108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49122*/       /*SwitchType*/ 24, MVT::v8i8,// ->49148
/*49124*/         OPC_CheckChild1Type, MVT::v8i8,
/*49126*/         OPC_RecordChild2, // #1 = $Vm
/*49127*/         OPC_CheckChild2Type, MVT::v8i8,
/*49129*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49131*/         OPC_EmitInteger, MVT::i32, 14, 
/*49134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 263:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49148*/       /*SwitchType*/ 24, MVT::v16i8,// ->49174
/*49150*/         OPC_CheckChild1Type, MVT::v16i8,
/*49152*/         OPC_RecordChild2, // #1 = $Vm
/*49153*/         OPC_CheckChild2Type, MVT::v16i8,
/*49155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49157*/         OPC_EmitInteger, MVT::i32, 14, 
/*49160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 263:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49174*/       0, // EndSwitchType
/*49175*/     /*Scope*/ 34|128,1/*162*/, /*->49339*/
/*49177*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*49180*/       OPC_RecordChild1, // #0 = $Vn
/*49181*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49208
/*49184*/         OPC_CheckChild1Type, MVT::v4i16,
/*49186*/         OPC_RecordChild2, // #1 = $Vm
/*49187*/         OPC_CheckChild2Type, MVT::v4i16,
/*49189*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49191*/         OPC_EmitInteger, MVT::i32, 14, 
/*49194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49208*/       /*SwitchType*/ 24, MVT::v2i32,// ->49234
/*49210*/         OPC_CheckChild1Type, MVT::v2i32,
/*49212*/         OPC_RecordChild2, // #1 = $Vm
/*49213*/         OPC_CheckChild2Type, MVT::v2i32,
/*49215*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49217*/         OPC_EmitInteger, MVT::i32, 14, 
/*49220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49234*/       /*SwitchType*/ 24, MVT::v8i16,// ->49260
/*49236*/         OPC_CheckChild1Type, MVT::v8i16,
/*49238*/         OPC_RecordChild2, // #1 = $Vm
/*49239*/         OPC_CheckChild2Type, MVT::v8i16,
/*49241*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49243*/         OPC_EmitInteger, MVT::i32, 14, 
/*49246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49260*/       /*SwitchType*/ 24, MVT::v4i32,// ->49286
/*49262*/         OPC_CheckChild1Type, MVT::v4i32,
/*49264*/         OPC_RecordChild2, // #1 = $Vm
/*49265*/         OPC_CheckChild2Type, MVT::v4i32,
/*49267*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49269*/         OPC_EmitInteger, MVT::i32, 14, 
/*49272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49286*/       /*SwitchType*/ 24, MVT::v8i8,// ->49312
/*49288*/         OPC_CheckChild1Type, MVT::v8i8,
/*49290*/         OPC_RecordChild2, // #1 = $Vm
/*49291*/         OPC_CheckChild2Type, MVT::v8i8,
/*49293*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49295*/         OPC_EmitInteger, MVT::i32, 14, 
/*49298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49301*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49312*/       /*SwitchType*/ 24, MVT::v16i8,// ->49338
/*49314*/         OPC_CheckChild1Type, MVT::v16i8,
/*49316*/         OPC_RecordChild2, // #1 = $Vm
/*49317*/         OPC_CheckChild2Type, MVT::v16i8,
/*49319*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49321*/         OPC_EmitInteger, MVT::i32, 14, 
/*49324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49338*/       0, // EndSwitchType
/*49339*/     /*Scope*/ 34|128,1/*162*/, /*->49503*/
/*49341*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*49344*/       OPC_RecordChild1, // #0 = $Vn
/*49345*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49372
/*49348*/         OPC_CheckChild1Type, MVT::v4i16,
/*49350*/         OPC_RecordChild2, // #1 = $Vm
/*49351*/         OPC_CheckChild2Type, MVT::v4i16,
/*49353*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49355*/         OPC_EmitInteger, MVT::i32, 14, 
/*49358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 319:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49372*/       /*SwitchType*/ 24, MVT::v2i32,// ->49398
/*49374*/         OPC_CheckChild1Type, MVT::v2i32,
/*49376*/         OPC_RecordChild2, // #1 = $Vm
/*49377*/         OPC_CheckChild2Type, MVT::v2i32,
/*49379*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49381*/         OPC_EmitInteger, MVT::i32, 14, 
/*49384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 319:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49398*/       /*SwitchType*/ 24, MVT::v8i16,// ->49424
/*49400*/         OPC_CheckChild1Type, MVT::v8i16,
/*49402*/         OPC_RecordChild2, // #1 = $Vm
/*49403*/         OPC_CheckChild2Type, MVT::v8i16,
/*49405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49407*/         OPC_EmitInteger, MVT::i32, 14, 
/*49410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 319:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49424*/       /*SwitchType*/ 24, MVT::v4i32,// ->49450
/*49426*/         OPC_CheckChild1Type, MVT::v4i32,
/*49428*/         OPC_RecordChild2, // #1 = $Vm
/*49429*/         OPC_CheckChild2Type, MVT::v4i32,
/*49431*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49433*/         OPC_EmitInteger, MVT::i32, 14, 
/*49436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 319:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49450*/       /*SwitchType*/ 24, MVT::v8i8,// ->49476
/*49452*/         OPC_CheckChild1Type, MVT::v8i8,
/*49454*/         OPC_RecordChild2, // #1 = $Vm
/*49455*/         OPC_CheckChild2Type, MVT::v8i8,
/*49457*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49459*/         OPC_EmitInteger, MVT::i32, 14, 
/*49462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 319:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49476*/       /*SwitchType*/ 24, MVT::v16i8,// ->49502
/*49478*/         OPC_CheckChild1Type, MVT::v16i8,
/*49480*/         OPC_RecordChild2, // #1 = $Vm
/*49481*/         OPC_CheckChild2Type, MVT::v16i8,
/*49483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49485*/         OPC_EmitInteger, MVT::i32, 14, 
/*49488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 319:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49502*/       0, // EndSwitchType
/*49503*/     /*Scope*/ 34|128,1/*162*/, /*->49667*/
/*49505*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*49508*/       OPC_RecordChild1, // #0 = $Vn
/*49509*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49536
/*49512*/         OPC_CheckChild1Type, MVT::v4i16,
/*49514*/         OPC_RecordChild2, // #1 = $Vm
/*49515*/         OPC_CheckChild2Type, MVT::v4i16,
/*49517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49519*/         OPC_EmitInteger, MVT::i32, 14, 
/*49522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49536*/       /*SwitchType*/ 24, MVT::v2i32,// ->49562
/*49538*/         OPC_CheckChild1Type, MVT::v2i32,
/*49540*/         OPC_RecordChild2, // #1 = $Vm
/*49541*/         OPC_CheckChild2Type, MVT::v2i32,
/*49543*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49545*/         OPC_EmitInteger, MVT::i32, 14, 
/*49548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49562*/       /*SwitchType*/ 24, MVT::v8i16,// ->49588
/*49564*/         OPC_CheckChild1Type, MVT::v8i16,
/*49566*/         OPC_RecordChild2, // #1 = $Vm
/*49567*/         OPC_CheckChild2Type, MVT::v8i16,
/*49569*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49571*/         OPC_EmitInteger, MVT::i32, 14, 
/*49574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49588*/       /*SwitchType*/ 24, MVT::v4i32,// ->49614
/*49590*/         OPC_CheckChild1Type, MVT::v4i32,
/*49592*/         OPC_RecordChild2, // #1 = $Vm
/*49593*/         OPC_CheckChild2Type, MVT::v4i32,
/*49595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49597*/         OPC_EmitInteger, MVT::i32, 14, 
/*49600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49614*/       /*SwitchType*/ 24, MVT::v8i8,// ->49640
/*49616*/         OPC_CheckChild1Type, MVT::v8i8,
/*49618*/         OPC_RecordChild2, // #1 = $Vm
/*49619*/         OPC_CheckChild2Type, MVT::v8i8,
/*49621*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49623*/         OPC_EmitInteger, MVT::i32, 14, 
/*49626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49640*/       /*SwitchType*/ 24, MVT::v16i8,// ->49666
/*49642*/         OPC_CheckChild1Type, MVT::v16i8,
/*49644*/         OPC_RecordChild2, // #1 = $Vm
/*49645*/         OPC_CheckChild2Type, MVT::v16i8,
/*49647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49649*/         OPC_EmitInteger, MVT::i32, 14, 
/*49652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49666*/       0, // EndSwitchType
/*49667*/     /*Scope*/ 86|128,1/*214*/, /*->49883*/
/*49669*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*49672*/       OPC_RecordChild1, // #0 = $Vn
/*49673*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49700
/*49676*/         OPC_CheckChild1Type, MVT::v4i16,
/*49678*/         OPC_RecordChild2, // #1 = $Vm
/*49679*/         OPC_CheckChild2Type, MVT::v4i16,
/*49681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49683*/         OPC_EmitInteger, MVT::i32, 14, 
/*49686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49700*/       /*SwitchType*/ 24, MVT::v2i32,// ->49726
/*49702*/         OPC_CheckChild1Type, MVT::v2i32,
/*49704*/         OPC_RecordChild2, // #1 = $Vm
/*49705*/         OPC_CheckChild2Type, MVT::v2i32,
/*49707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49709*/         OPC_EmitInteger, MVT::i32, 14, 
/*49712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49726*/       /*SwitchType*/ 24, MVT::v8i16,// ->49752
/*49728*/         OPC_CheckChild1Type, MVT::v8i16,
/*49730*/         OPC_RecordChild2, // #1 = $Vm
/*49731*/         OPC_CheckChild2Type, MVT::v8i16,
/*49733*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49735*/         OPC_EmitInteger, MVT::i32, 14, 
/*49738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49752*/       /*SwitchType*/ 24, MVT::v4i32,// ->49778
/*49754*/         OPC_CheckChild1Type, MVT::v4i32,
/*49756*/         OPC_RecordChild2, // #1 = $Vm
/*49757*/         OPC_CheckChild2Type, MVT::v4i32,
/*49759*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49761*/         OPC_EmitInteger, MVT::i32, 14, 
/*49764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49778*/       /*SwitchType*/ 24, MVT::v8i8,// ->49804
/*49780*/         OPC_CheckChild1Type, MVT::v8i8,
/*49782*/         OPC_RecordChild2, // #1 = $Vm
/*49783*/         OPC_CheckChild2Type, MVT::v8i8,
/*49785*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49787*/         OPC_EmitInteger, MVT::i32, 14, 
/*49790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 295:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49804*/       /*SwitchType*/ 24, MVT::v16i8,// ->49830
/*49806*/         OPC_CheckChild1Type, MVT::v16i8,
/*49808*/         OPC_RecordChild2, // #1 = $Vm
/*49809*/         OPC_CheckChild2Type, MVT::v16i8,
/*49811*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49813*/         OPC_EmitInteger, MVT::i32, 14, 
/*49816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 295:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49830*/       /*SwitchType*/ 24, MVT::v1i64,// ->49856
/*49832*/         OPC_CheckChild1Type, MVT::v1i64,
/*49834*/         OPC_RecordChild2, // #1 = $Vm
/*49835*/         OPC_CheckChild2Type, MVT::v1i64,
/*49837*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49839*/         OPC_EmitInteger, MVT::i32, 14, 
/*49842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 295:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49856*/       /*SwitchType*/ 24, MVT::v2i64,// ->49882
/*49858*/         OPC_CheckChild1Type, MVT::v2i64,
/*49860*/         OPC_RecordChild2, // #1 = $Vm
/*49861*/         OPC_CheckChild2Type, MVT::v2i64,
/*49863*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49865*/         OPC_EmitInteger, MVT::i32, 14, 
/*49868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49882*/       0, // EndSwitchType
/*49883*/     /*Scope*/ 84, /*->49968*/
/*49884*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*49887*/       OPC_RecordChild1, // #0 = $Vn
/*49888*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->49915
/*49891*/         OPC_CheckChild1Type, MVT::v8i16,
/*49893*/         OPC_RecordChild2, // #1 = $Vm
/*49894*/         OPC_CheckChild2Type, MVT::v8i16,
/*49896*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49898*/         OPC_EmitInteger, MVT::i32, 14, 
/*49901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 316:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49915*/       /*SwitchType*/ 24, MVT::v4i16,// ->49941
/*49917*/         OPC_CheckChild1Type, MVT::v4i32,
/*49919*/         OPC_RecordChild2, // #1 = $Vm
/*49920*/         OPC_CheckChild2Type, MVT::v4i32,
/*49922*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49924*/         OPC_EmitInteger, MVT::i32, 14, 
/*49927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 316:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49941*/       /*SwitchType*/ 24, MVT::v2i32,// ->49967
/*49943*/         OPC_CheckChild1Type, MVT::v2i64,
/*49945*/         OPC_RecordChild2, // #1 = $Vm
/*49946*/         OPC_CheckChild2Type, MVT::v2i64,
/*49948*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49950*/         OPC_EmitInteger, MVT::i32, 14, 
/*49953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 316:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49967*/       0, // EndSwitchType
/*49968*/     /*Scope*/ 58, /*->50027*/
/*49969*/       OPC_CheckChild0Integer, 27|128,2/*283*/, 
/*49972*/       OPC_RecordChild1, // #0 = $Vn
/*49973*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->50000
/*49976*/         OPC_CheckChild1Type, MVT::v8i8,
/*49978*/         OPC_RecordChild2, // #1 = $Vm
/*49979*/         OPC_CheckChild2Type, MVT::v8i8,
/*49981*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49983*/         OPC_EmitInteger, MVT::i32, 14, 
/*49986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 283:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50000*/       /*SwitchType*/ 24, MVT::v16i8,// ->50026
/*50002*/         OPC_CheckChild1Type, MVT::v16i8,
/*50004*/         OPC_RecordChild2, // #1 = $Vm
/*50005*/         OPC_CheckChild2Type, MVT::v16i8,
/*50007*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50009*/         OPC_EmitInteger, MVT::i32, 14, 
/*50012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 283:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50026*/       0, // EndSwitchType
/*50027*/     /*Scope*/ 50, /*->50078*/
/*50028*/       OPC_CheckChild0Integer, 24|128,2/*280*/, 
/*50031*/       OPC_RecordChild1, // #0 = $Vn
/*50032*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->50059
/*50035*/         OPC_CheckChild1Type, MVT::v8i8,
/*50037*/         OPC_RecordChild2, // #1 = $Vm
/*50038*/         OPC_CheckChild2Type, MVT::v8i8,
/*50040*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50042*/         OPC_EmitInteger, MVT::i32, 14, 
/*50045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 280:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50059*/       /*SwitchType*/ 16, MVT::v2i64,// ->50077
/*50061*/         OPC_CheckChild1Type, MVT::v1i64,
/*50063*/         OPC_RecordChild2, // #1 = $Vm
/*50064*/         OPC_CheckChild2Type, MVT::v1i64,
/*50066*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*50068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 280:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50077*/       0, // EndSwitchType
/*50078*/     /*Scope*/ 34|128,1/*162*/, /*->50242*/
/*50080*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*50083*/       OPC_RecordChild1, // #0 = $Vn
/*50084*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50111
/*50087*/         OPC_CheckChild1Type, MVT::v4i16,
/*50089*/         OPC_RecordChild2, // #1 = $Vm
/*50090*/         OPC_CheckChild2Type, MVT::v4i16,
/*50092*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50094*/         OPC_EmitInteger, MVT::i32, 14, 
/*50097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 265:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50111*/       /*SwitchType*/ 24, MVT::v2i32,// ->50137
/*50113*/         OPC_CheckChild1Type, MVT::v2i32,
/*50115*/         OPC_RecordChild2, // #1 = $Vm
/*50116*/         OPC_CheckChild2Type, MVT::v2i32,
/*50118*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50120*/         OPC_EmitInteger, MVT::i32, 14, 
/*50123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 265:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50137*/       /*SwitchType*/ 24, MVT::v8i16,// ->50163
/*50139*/         OPC_CheckChild1Type, MVT::v8i16,
/*50141*/         OPC_RecordChild2, // #1 = $Vm
/*50142*/         OPC_CheckChild2Type, MVT::v8i16,
/*50144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50146*/         OPC_EmitInteger, MVT::i32, 14, 
/*50149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 265:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50163*/       /*SwitchType*/ 24, MVT::v4i32,// ->50189
/*50165*/         OPC_CheckChild1Type, MVT::v4i32,
/*50167*/         OPC_RecordChild2, // #1 = $Vm
/*50168*/         OPC_CheckChild2Type, MVT::v4i32,
/*50170*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50172*/         OPC_EmitInteger, MVT::i32, 14, 
/*50175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 265:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50189*/       /*SwitchType*/ 24, MVT::v8i8,// ->50215
/*50191*/         OPC_CheckChild1Type, MVT::v8i8,
/*50193*/         OPC_RecordChild2, // #1 = $Vm
/*50194*/         OPC_CheckChild2Type, MVT::v8i8,
/*50196*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50198*/         OPC_EmitInteger, MVT::i32, 14, 
/*50201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 265:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50215*/       /*SwitchType*/ 24, MVT::v16i8,// ->50241
/*50217*/         OPC_CheckChild1Type, MVT::v16i8,
/*50219*/         OPC_RecordChild2, // #1 = $Vm
/*50220*/         OPC_CheckChild2Type, MVT::v16i8,
/*50222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50224*/         OPC_EmitInteger, MVT::i32, 14, 
/*50227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 265:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50241*/       0, // EndSwitchType
/*50242*/     /*Scope*/ 34|128,1/*162*/, /*->50406*/
/*50244*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*50247*/       OPC_RecordChild1, // #0 = $Vn
/*50248*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50275
/*50251*/         OPC_CheckChild1Type, MVT::v4i16,
/*50253*/         OPC_RecordChild2, // #1 = $Vm
/*50254*/         OPC_CheckChild2Type, MVT::v4i16,
/*50256*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50258*/         OPC_EmitInteger, MVT::i32, 14, 
/*50261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 266:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50275*/       /*SwitchType*/ 24, MVT::v2i32,// ->50301
/*50277*/         OPC_CheckChild1Type, MVT::v2i32,
/*50279*/         OPC_RecordChild2, // #1 = $Vm
/*50280*/         OPC_CheckChild2Type, MVT::v2i32,
/*50282*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50284*/         OPC_EmitInteger, MVT::i32, 14, 
/*50287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 266:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50301*/       /*SwitchType*/ 24, MVT::v8i16,// ->50327
/*50303*/         OPC_CheckChild1Type, MVT::v8i16,
/*50305*/         OPC_RecordChild2, // #1 = $Vm
/*50306*/         OPC_CheckChild2Type, MVT::v8i16,
/*50308*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50310*/         OPC_EmitInteger, MVT::i32, 14, 
/*50313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 266:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50327*/       /*SwitchType*/ 24, MVT::v4i32,// ->50353
/*50329*/         OPC_CheckChild1Type, MVT::v4i32,
/*50331*/         OPC_RecordChild2, // #1 = $Vm
/*50332*/         OPC_CheckChild2Type, MVT::v4i32,
/*50334*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50336*/         OPC_EmitInteger, MVT::i32, 14, 
/*50339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 266:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50353*/       /*SwitchType*/ 24, MVT::v8i8,// ->50379
/*50355*/         OPC_CheckChild1Type, MVT::v8i8,
/*50357*/         OPC_RecordChild2, // #1 = $Vm
/*50358*/         OPC_CheckChild2Type, MVT::v8i8,
/*50360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50362*/         OPC_EmitInteger, MVT::i32, 14, 
/*50365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 266:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50379*/       /*SwitchType*/ 24, MVT::v16i8,// ->50405
/*50381*/         OPC_CheckChild1Type, MVT::v16i8,
/*50383*/         OPC_RecordChild2, // #1 = $Vm
/*50384*/         OPC_CheckChild2Type, MVT::v16i8,
/*50386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50388*/         OPC_EmitInteger, MVT::i32, 14, 
/*50391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 266:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50405*/       0, // EndSwitchType
/*50406*/     /*Scope*/ 86|128,1/*214*/, /*->50622*/
/*50408*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*50411*/       OPC_RecordChild1, // #0 = $Vn
/*50412*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50439
/*50415*/         OPC_CheckChild1Type, MVT::v4i16,
/*50417*/         OPC_RecordChild2, // #1 = $Vm
/*50418*/         OPC_CheckChild2Type, MVT::v4i16,
/*50420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50422*/         OPC_EmitInteger, MVT::i32, 14, 
/*50425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50439*/       /*SwitchType*/ 24, MVT::v2i32,// ->50465
/*50441*/         OPC_CheckChild1Type, MVT::v2i32,
/*50443*/         OPC_RecordChild2, // #1 = $Vm
/*50444*/         OPC_CheckChild2Type, MVT::v2i32,
/*50446*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50448*/         OPC_EmitInteger, MVT::i32, 14, 
/*50451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50465*/       /*SwitchType*/ 24, MVT::v8i16,// ->50491
/*50467*/         OPC_CheckChild1Type, MVT::v8i16,
/*50469*/         OPC_RecordChild2, // #1 = $Vm
/*50470*/         OPC_CheckChild2Type, MVT::v8i16,
/*50472*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50474*/         OPC_EmitInteger, MVT::i32, 14, 
/*50477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50491*/       /*SwitchType*/ 24, MVT::v4i32,// ->50517
/*50493*/         OPC_CheckChild1Type, MVT::v4i32,
/*50495*/         OPC_RecordChild2, // #1 = $Vm
/*50496*/         OPC_CheckChild2Type, MVT::v4i32,
/*50498*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50500*/         OPC_EmitInteger, MVT::i32, 14, 
/*50503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50517*/       /*SwitchType*/ 24, MVT::v8i8,// ->50543
/*50519*/         OPC_CheckChild1Type, MVT::v8i8,
/*50521*/         OPC_RecordChild2, // #1 = $Vm
/*50522*/         OPC_CheckChild2Type, MVT::v8i8,
/*50524*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50526*/         OPC_EmitInteger, MVT::i32, 14, 
/*50529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 315:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50543*/       /*SwitchType*/ 24, MVT::v16i8,// ->50569
/*50545*/         OPC_CheckChild1Type, MVT::v16i8,
/*50547*/         OPC_RecordChild2, // #1 = $Vm
/*50548*/         OPC_CheckChild2Type, MVT::v16i8,
/*50550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50552*/         OPC_EmitInteger, MVT::i32, 14, 
/*50555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50569*/       /*SwitchType*/ 24, MVT::v1i64,// ->50595
/*50571*/         OPC_CheckChild1Type, MVT::v1i64,
/*50573*/         OPC_RecordChild2, // #1 = $Vm
/*50574*/         OPC_CheckChild2Type, MVT::v1i64,
/*50576*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50578*/         OPC_EmitInteger, MVT::i32, 14, 
/*50581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 315:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50595*/       /*SwitchType*/ 24, MVT::v2i64,// ->50621
/*50597*/         OPC_CheckChild1Type, MVT::v2i64,
/*50599*/         OPC_RecordChild2, // #1 = $Vm
/*50600*/         OPC_CheckChild2Type, MVT::v2i64,
/*50602*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50604*/         OPC_EmitInteger, MVT::i32, 14, 
/*50607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50610*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50621*/       0, // EndSwitchType
/*50622*/     /*Scope*/ 84, /*->50707*/
/*50623*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*50626*/       OPC_RecordChild1, // #0 = $Vn
/*50627*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50654
/*50630*/         OPC_CheckChild1Type, MVT::v8i16,
/*50632*/         OPC_RecordChild2, // #1 = $Vm
/*50633*/         OPC_CheckChild2Type, MVT::v8i16,
/*50635*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50637*/         OPC_EmitInteger, MVT::i32, 14, 
/*50640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 332:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50654*/       /*SwitchType*/ 24, MVT::v4i16,// ->50680
/*50656*/         OPC_CheckChild1Type, MVT::v4i32,
/*50658*/         OPC_RecordChild2, // #1 = $Vm
/*50659*/         OPC_CheckChild2Type, MVT::v4i32,
/*50661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50663*/         OPC_EmitInteger, MVT::i32, 14, 
/*50666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50680*/       /*SwitchType*/ 24, MVT::v2i32,// ->50706
/*50682*/         OPC_CheckChild1Type, MVT::v2i64,
/*50684*/         OPC_RecordChild2, // #1 = $Vm
/*50685*/         OPC_CheckChild2Type, MVT::v2i64,
/*50687*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50689*/         OPC_EmitInteger, MVT::i32, 14, 
/*50692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50706*/       0, // EndSwitchType
/*50707*/     /*Scope*/ 58, /*->50766*/
/*50708*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*50711*/       OPC_RecordChild1, // #0 = $Vn
/*50712*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50739
/*50715*/         OPC_CheckChild1Type, MVT::v2f32,
/*50717*/         OPC_RecordChild2, // #1 = $Vm
/*50718*/         OPC_CheckChild2Type, MVT::v2f32,
/*50720*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50722*/         OPC_EmitInteger, MVT::i32, 14, 
/*50725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50728*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 245:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50739*/       /*SwitchType*/ 24, MVT::v4i32,// ->50765
/*50741*/         OPC_CheckChild1Type, MVT::v4f32,
/*50743*/         OPC_RecordChild2, // #1 = $Vm
/*50744*/         OPC_CheckChild2Type, MVT::v4f32,
/*50746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50748*/         OPC_EmitInteger, MVT::i32, 14, 
/*50751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50765*/       0, // EndSwitchType
/*50766*/     /*Scope*/ 58, /*->50825*/
/*50767*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*50770*/       OPC_RecordChild1, // #0 = $Vn
/*50771*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50798
/*50774*/         OPC_CheckChild1Type, MVT::v2f32,
/*50776*/         OPC_RecordChild2, // #1 = $Vm
/*50777*/         OPC_CheckChild2Type, MVT::v2f32,
/*50779*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50781*/         OPC_EmitInteger, MVT::i32, 14, 
/*50784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 246:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50798*/       /*SwitchType*/ 24, MVT::v4i32,// ->50824
/*50800*/         OPC_CheckChild1Type, MVT::v4f32,
/*50802*/         OPC_RecordChild2, // #1 = $Vm
/*50803*/         OPC_CheckChild2Type, MVT::v4f32,
/*50805*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50807*/         OPC_EmitInteger, MVT::i32, 14, 
/*50810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50824*/       0, // EndSwitchType
/*50825*/     /*Scope*/ 50|128,2/*306*/, /*->51133*/
/*50827*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*50830*/       OPC_RecordChild1, // #0 = $src1
/*50831*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->50862
/*50834*/         OPC_CheckChild1Type, MVT::v8i8,
/*50836*/         OPC_RecordChild2, // #1 = $Vn
/*50837*/         OPC_CheckChild2Type, MVT::v8i8,
/*50839*/         OPC_RecordChild3, // #2 = $Vm
/*50840*/         OPC_CheckChild3Type, MVT::v8i8,
/*50842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50844*/         OPC_EmitInteger, MVT::i32, 14, 
/*50847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 247:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50862*/       /*SwitchType*/ 28, MVT::v4i16,// ->50892
/*50864*/         OPC_CheckChild1Type, MVT::v4i16,
/*50866*/         OPC_RecordChild2, // #1 = $Vn
/*50867*/         OPC_CheckChild2Type, MVT::v4i16,
/*50869*/         OPC_RecordChild3, // #2 = $Vm
/*50870*/         OPC_CheckChild3Type, MVT::v4i16,
/*50872*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50874*/         OPC_EmitInteger, MVT::i32, 14, 
/*50877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 247:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50892*/       /*SwitchType*/ 28, MVT::v2i32,// ->50922
/*50894*/         OPC_CheckChild1Type, MVT::v2i32,
/*50896*/         OPC_RecordChild2, // #1 = $Vn
/*50897*/         OPC_CheckChild2Type, MVT::v2i32,
/*50899*/         OPC_RecordChild3, // #2 = $Vm
/*50900*/         OPC_CheckChild3Type, MVT::v2i32,
/*50902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50904*/         OPC_EmitInteger, MVT::i32, 14, 
/*50907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50922*/       /*SwitchType*/ 28, MVT::v1i64,// ->50952
/*50924*/         OPC_CheckChild1Type, MVT::v1i64,
/*50926*/         OPC_RecordChild2, // #1 = $Vn
/*50927*/         OPC_CheckChild2Type, MVT::v1i64,
/*50929*/         OPC_RecordChild3, // #2 = $Vm
/*50930*/         OPC_CheckChild3Type, MVT::v1i64,
/*50932*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50934*/         OPC_EmitInteger, MVT::i32, 14, 
/*50937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 247:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50952*/       /*SwitchType*/ 28, MVT::v16i8,// ->50982
/*50954*/         OPC_CheckChild1Type, MVT::v16i8,
/*50956*/         OPC_RecordChild2, // #1 = $Vn
/*50957*/         OPC_CheckChild2Type, MVT::v16i8,
/*50959*/         OPC_RecordChild3, // #2 = $Vm
/*50960*/         OPC_CheckChild3Type, MVT::v16i8,
/*50962*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50964*/         OPC_EmitInteger, MVT::i32, 14, 
/*50967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 247:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50982*/       /*SwitchType*/ 28, MVT::v8i16,// ->51012
/*50984*/         OPC_CheckChild1Type, MVT::v8i16,
/*50986*/         OPC_RecordChild2, // #1 = $Vn
/*50987*/         OPC_CheckChild2Type, MVT::v8i16,
/*50989*/         OPC_RecordChild3, // #2 = $Vm
/*50990*/         OPC_CheckChild3Type, MVT::v8i16,
/*50992*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50994*/         OPC_EmitInteger, MVT::i32, 14, 
/*50997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 247:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51012*/       /*SwitchType*/ 28, MVT::v4i32,// ->51042
/*51014*/         OPC_CheckChild1Type, MVT::v4i32,
/*51016*/         OPC_RecordChild2, // #1 = $Vn
/*51017*/         OPC_CheckChild2Type, MVT::v4i32,
/*51019*/         OPC_RecordChild3, // #2 = $Vm
/*51020*/         OPC_CheckChild3Type, MVT::v4i32,
/*51022*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51024*/         OPC_EmitInteger, MVT::i32, 14, 
/*51027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51042*/       /*SwitchType*/ 28, MVT::v2i64,// ->51072
/*51044*/         OPC_CheckChild1Type, MVT::v2i64,
/*51046*/         OPC_RecordChild2, // #1 = $Vn
/*51047*/         OPC_CheckChild2Type, MVT::v2i64,
/*51049*/         OPC_RecordChild3, // #2 = $Vm
/*51050*/         OPC_CheckChild3Type, MVT::v2i64,
/*51052*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51054*/         OPC_EmitInteger, MVT::i32, 14, 
/*51057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 247:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51072*/       /*SwitchType*/ 28, MVT::v2f32,// ->51102
/*51074*/         OPC_CheckChild1Type, MVT::v2f32,
/*51076*/         OPC_RecordChild2, // #1 = $Vn
/*51077*/         OPC_CheckChild2Type, MVT::v2f32,
/*51079*/         OPC_RecordChild3, // #2 = $Vm
/*51080*/         OPC_CheckChild3Type, MVT::v2f32,
/*51082*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51084*/         OPC_EmitInteger, MVT::i32, 14, 
/*51087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 247:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51102*/       /*SwitchType*/ 28, MVT::v4f32,// ->51132
/*51104*/         OPC_CheckChild1Type, MVT::v4f32,
/*51106*/         OPC_RecordChild2, // #1 = $Vn
/*51107*/         OPC_CheckChild2Type, MVT::v4f32,
/*51109*/         OPC_RecordChild3, // #2 = $Vm
/*51110*/         OPC_CheckChild3Type, MVT::v4f32,
/*51112*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51114*/         OPC_EmitInteger, MVT::i32, 14, 
/*51117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 247:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51132*/       0, // EndSwitchType
/*51133*/     /*Scope*/ 86|128,1/*214*/, /*->51349*/
/*51135*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*51138*/       OPC_RecordChild1, // #0 = $Vn
/*51139*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51166
/*51142*/         OPC_CheckChild1Type, MVT::v4i16,
/*51144*/         OPC_RecordChild2, // #1 = $Vm
/*51145*/         OPC_CheckChild2Type, MVT::v4i16,
/*51147*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51149*/         OPC_EmitInteger, MVT::i32, 14, 
/*51152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51166*/       /*SwitchType*/ 24, MVT::v2i32,// ->51192
/*51168*/         OPC_CheckChild1Type, MVT::v2i32,
/*51170*/         OPC_RecordChild2, // #1 = $Vm
/*51171*/         OPC_CheckChild2Type, MVT::v2i32,
/*51173*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51175*/         OPC_EmitInteger, MVT::i32, 14, 
/*51178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51192*/       /*SwitchType*/ 24, MVT::v8i16,// ->51218
/*51194*/         OPC_CheckChild1Type, MVT::v8i16,
/*51196*/         OPC_RecordChild2, // #1 = $Vm
/*51197*/         OPC_CheckChild2Type, MVT::v8i16,
/*51199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51201*/         OPC_EmitInteger, MVT::i32, 14, 
/*51204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51218*/       /*SwitchType*/ 24, MVT::v4i32,// ->51244
/*51220*/         OPC_CheckChild1Type, MVT::v4i32,
/*51222*/         OPC_RecordChild2, // #1 = $Vm
/*51223*/         OPC_CheckChild2Type, MVT::v4i32,
/*51225*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51227*/         OPC_EmitInteger, MVT::i32, 14, 
/*51230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51244*/       /*SwitchType*/ 24, MVT::v8i8,// ->51270
/*51246*/         OPC_CheckChild1Type, MVT::v8i8,
/*51248*/         OPC_RecordChild2, // #1 = $Vm
/*51249*/         OPC_CheckChild2Type, MVT::v8i8,
/*51251*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51253*/         OPC_EmitInteger, MVT::i32, 14, 
/*51256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51270*/       /*SwitchType*/ 24, MVT::v16i8,// ->51296
/*51272*/         OPC_CheckChild1Type, MVT::v16i8,
/*51274*/         OPC_RecordChild2, // #1 = $Vm
/*51275*/         OPC_CheckChild2Type, MVT::v16i8,
/*51277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51279*/         OPC_EmitInteger, MVT::i32, 14, 
/*51282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51296*/       /*SwitchType*/ 24, MVT::v2f32,// ->51322
/*51298*/         OPC_CheckChild1Type, MVT::v2f32,
/*51300*/         OPC_RecordChild2, // #1 = $Vm
/*51301*/         OPC_CheckChild2Type, MVT::v2f32,
/*51303*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51305*/         OPC_EmitInteger, MVT::i32, 14, 
/*51308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 242:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51322*/       /*SwitchType*/ 24, MVT::v4f32,// ->51348
/*51324*/         OPC_CheckChild1Type, MVT::v4f32,
/*51326*/         OPC_RecordChild2, // #1 = $Vm
/*51327*/         OPC_CheckChild2Type, MVT::v4f32,
/*51329*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51331*/         OPC_EmitInteger, MVT::i32, 14, 
/*51334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 242:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51348*/       0, // EndSwitchType
/*51349*/     /*Scope*/ 34|128,1/*162*/, /*->51513*/
/*51351*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*51354*/       OPC_RecordChild1, // #0 = $Vn
/*51355*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51382
/*51358*/         OPC_CheckChild1Type, MVT::v4i16,
/*51360*/         OPC_RecordChild2, // #1 = $Vm
/*51361*/         OPC_CheckChild2Type, MVT::v4i16,
/*51363*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51365*/         OPC_EmitInteger, MVT::i32, 14, 
/*51368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51382*/       /*SwitchType*/ 24, MVT::v2i32,// ->51408
/*51384*/         OPC_CheckChild1Type, MVT::v2i32,
/*51386*/         OPC_RecordChild2, // #1 = $Vm
/*51387*/         OPC_CheckChild2Type, MVT::v2i32,
/*51389*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51391*/         OPC_EmitInteger, MVT::i32, 14, 
/*51394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51408*/       /*SwitchType*/ 24, MVT::v8i16,// ->51434
/*51410*/         OPC_CheckChild1Type, MVT::v8i16,
/*51412*/         OPC_RecordChild2, // #1 = $Vm
/*51413*/         OPC_CheckChild2Type, MVT::v8i16,
/*51415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51417*/         OPC_EmitInteger, MVT::i32, 14, 
/*51420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51434*/       /*SwitchType*/ 24, MVT::v4i32,// ->51460
/*51436*/         OPC_CheckChild1Type, MVT::v4i32,
/*51438*/         OPC_RecordChild2, // #1 = $Vm
/*51439*/         OPC_CheckChild2Type, MVT::v4i32,
/*51441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51443*/         OPC_EmitInteger, MVT::i32, 14, 
/*51446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51460*/       /*SwitchType*/ 24, MVT::v8i8,// ->51486
/*51462*/         OPC_CheckChild1Type, MVT::v8i8,
/*51464*/         OPC_RecordChild2, // #1 = $Vm
/*51465*/         OPC_CheckChild2Type, MVT::v8i8,
/*51467*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51469*/         OPC_EmitInteger, MVT::i32, 14, 
/*51472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51486*/       /*SwitchType*/ 24, MVT::v16i8,// ->51512
/*51488*/         OPC_CheckChild1Type, MVT::v16i8,
/*51490*/         OPC_RecordChild2, // #1 = $Vm
/*51491*/         OPC_CheckChild2Type, MVT::v16i8,
/*51493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51495*/         OPC_EmitInteger, MVT::i32, 14, 
/*51498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51512*/       0, // EndSwitchType
/*51513*/     /*Scope*/ 86|128,1/*214*/, /*->51729*/
/*51515*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*51518*/       OPC_RecordChild1, // #0 = $Vn
/*51519*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51546
/*51522*/         OPC_CheckChild1Type, MVT::v4i16,
/*51524*/         OPC_RecordChild2, // #1 = $Vm
/*51525*/         OPC_CheckChild2Type, MVT::v4i16,
/*51527*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51529*/         OPC_EmitInteger, MVT::i32, 14, 
/*51532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 275:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51546*/       /*SwitchType*/ 24, MVT::v2i32,// ->51572
/*51548*/         OPC_CheckChild1Type, MVT::v2i32,
/*51550*/         OPC_RecordChild2, // #1 = $Vm
/*51551*/         OPC_CheckChild2Type, MVT::v2i32,
/*51553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51555*/         OPC_EmitInteger, MVT::i32, 14, 
/*51558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 275:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51572*/       /*SwitchType*/ 24, MVT::v8i16,// ->51598
/*51574*/         OPC_CheckChild1Type, MVT::v8i16,
/*51576*/         OPC_RecordChild2, // #1 = $Vm
/*51577*/         OPC_CheckChild2Type, MVT::v8i16,
/*51579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51581*/         OPC_EmitInteger, MVT::i32, 14, 
/*51584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 275:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51598*/       /*SwitchType*/ 24, MVT::v4i32,// ->51624
/*51600*/         OPC_CheckChild1Type, MVT::v4i32,
/*51602*/         OPC_RecordChild2, // #1 = $Vm
/*51603*/         OPC_CheckChild2Type, MVT::v4i32,
/*51605*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51607*/         OPC_EmitInteger, MVT::i32, 14, 
/*51610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 275:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51624*/       /*SwitchType*/ 24, MVT::v8i8,// ->51650
/*51626*/         OPC_CheckChild1Type, MVT::v8i8,
/*51628*/         OPC_RecordChild2, // #1 = $Vm
/*51629*/         OPC_CheckChild2Type, MVT::v8i8,
/*51631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51633*/         OPC_EmitInteger, MVT::i32, 14, 
/*51636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 275:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51650*/       /*SwitchType*/ 24, MVT::v16i8,// ->51676
/*51652*/         OPC_CheckChild1Type, MVT::v16i8,
/*51654*/         OPC_RecordChild2, // #1 = $Vm
/*51655*/         OPC_CheckChild2Type, MVT::v16i8,
/*51657*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51659*/         OPC_EmitInteger, MVT::i32, 14, 
/*51662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 275:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51676*/       /*SwitchType*/ 24, MVT::v2f32,// ->51702
/*51678*/         OPC_CheckChild1Type, MVT::v2f32,
/*51680*/         OPC_RecordChild2, // #1 = $Vm
/*51681*/         OPC_CheckChild2Type, MVT::v2f32,
/*51683*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51685*/         OPC_EmitInteger, MVT::i32, 14, 
/*51688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 275:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51702*/       /*SwitchType*/ 24, MVT::v4f32,// ->51728
/*51704*/         OPC_CheckChild1Type, MVT::v4f32,
/*51706*/         OPC_RecordChild2, // #1 = $Vm
/*51707*/         OPC_CheckChild2Type, MVT::v4f32,
/*51709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51711*/         OPC_EmitInteger, MVT::i32, 14, 
/*51714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 275:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51728*/       0, // EndSwitchType
/*51729*/     /*Scope*/ 34|128,1/*162*/, /*->51893*/
/*51731*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*51734*/       OPC_RecordChild1, // #0 = $Vn
/*51735*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51762
/*51738*/         OPC_CheckChild1Type, MVT::v4i16,
/*51740*/         OPC_RecordChild2, // #1 = $Vm
/*51741*/         OPC_CheckChild2Type, MVT::v4i16,
/*51743*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51745*/         OPC_EmitInteger, MVT::i32, 14, 
/*51748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51762*/       /*SwitchType*/ 24, MVT::v2i32,// ->51788
/*51764*/         OPC_CheckChild1Type, MVT::v2i32,
/*51766*/         OPC_RecordChild2, // #1 = $Vm
/*51767*/         OPC_CheckChild2Type, MVT::v2i32,
/*51769*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51771*/         OPC_EmitInteger, MVT::i32, 14, 
/*51774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51788*/       /*SwitchType*/ 24, MVT::v8i16,// ->51814
/*51790*/         OPC_CheckChild1Type, MVT::v8i16,
/*51792*/         OPC_RecordChild2, // #1 = $Vm
/*51793*/         OPC_CheckChild2Type, MVT::v8i16,
/*51795*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51797*/         OPC_EmitInteger, MVT::i32, 14, 
/*51800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51814*/       /*SwitchType*/ 24, MVT::v4i32,// ->51840
/*51816*/         OPC_CheckChild1Type, MVT::v4i32,
/*51818*/         OPC_RecordChild2, // #1 = $Vm
/*51819*/         OPC_CheckChild2Type, MVT::v4i32,
/*51821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51823*/         OPC_EmitInteger, MVT::i32, 14, 
/*51826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51840*/       /*SwitchType*/ 24, MVT::v8i8,// ->51866
/*51842*/         OPC_CheckChild1Type, MVT::v8i8,
/*51844*/         OPC_RecordChild2, // #1 = $Vm
/*51845*/         OPC_CheckChild2Type, MVT::v8i8,
/*51847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51849*/         OPC_EmitInteger, MVT::i32, 14, 
/*51852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51866*/       /*SwitchType*/ 24, MVT::v16i8,// ->51892
/*51868*/         OPC_CheckChild1Type, MVT::v16i8,
/*51870*/         OPC_RecordChild2, // #1 = $Vm
/*51871*/         OPC_CheckChild2Type, MVT::v16i8,
/*51873*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51875*/         OPC_EmitInteger, MVT::i32, 14, 
/*51878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51892*/       0, // EndSwitchType
/*51893*/     /*Scope*/ 86|128,1/*214*/, /*->52109*/
/*51895*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*51898*/       OPC_RecordChild1, // #0 = $Vn
/*51899*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51926
/*51902*/         OPC_CheckChild1Type, MVT::v4i16,
/*51904*/         OPC_RecordChild2, // #1 = $Vm
/*51905*/         OPC_CheckChild2Type, MVT::v4i16,
/*51907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51909*/         OPC_EmitInteger, MVT::i32, 14, 
/*51912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 278:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51926*/       /*SwitchType*/ 24, MVT::v2i32,// ->51952
/*51928*/         OPC_CheckChild1Type, MVT::v2i32,
/*51930*/         OPC_RecordChild2, // #1 = $Vm
/*51931*/         OPC_CheckChild2Type, MVT::v2i32,
/*51933*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51935*/         OPC_EmitInteger, MVT::i32, 14, 
/*51938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 278:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51952*/       /*SwitchType*/ 24, MVT::v8i16,// ->51978
/*51954*/         OPC_CheckChild1Type, MVT::v8i16,
/*51956*/         OPC_RecordChild2, // #1 = $Vm
/*51957*/         OPC_CheckChild2Type, MVT::v8i16,
/*51959*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51961*/         OPC_EmitInteger, MVT::i32, 14, 
/*51964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 278:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51978*/       /*SwitchType*/ 24, MVT::v4i32,// ->52004
/*51980*/         OPC_CheckChild1Type, MVT::v4i32,
/*51982*/         OPC_RecordChild2, // #1 = $Vm
/*51983*/         OPC_CheckChild2Type, MVT::v4i32,
/*51985*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51987*/         OPC_EmitInteger, MVT::i32, 14, 
/*51990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 278:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52004*/       /*SwitchType*/ 24, MVT::v8i8,// ->52030
/*52006*/         OPC_CheckChild1Type, MVT::v8i8,
/*52008*/         OPC_RecordChild2, // #1 = $Vm
/*52009*/         OPC_CheckChild2Type, MVT::v8i8,
/*52011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52013*/         OPC_EmitInteger, MVT::i32, 14, 
/*52016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 278:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52030*/       /*SwitchType*/ 24, MVT::v16i8,// ->52056
/*52032*/         OPC_CheckChild1Type, MVT::v16i8,
/*52034*/         OPC_RecordChild2, // #1 = $Vm
/*52035*/         OPC_CheckChild2Type, MVT::v16i8,
/*52037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52039*/         OPC_EmitInteger, MVT::i32, 14, 
/*52042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 278:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52056*/       /*SwitchType*/ 24, MVT::v2f32,// ->52082
/*52058*/         OPC_CheckChild1Type, MVT::v2f32,
/*52060*/         OPC_RecordChild2, // #1 = $Vm
/*52061*/         OPC_CheckChild2Type, MVT::v2f32,
/*52063*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52065*/         OPC_EmitInteger, MVT::i32, 14, 
/*52068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 278:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52082*/       /*SwitchType*/ 24, MVT::v4f32,// ->52108
/*52084*/         OPC_CheckChild1Type, MVT::v4f32,
/*52086*/         OPC_RecordChild2, // #1 = $Vm
/*52087*/         OPC_CheckChild2Type, MVT::v4f32,
/*52089*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52091*/         OPC_EmitInteger, MVT::i32, 14, 
/*52094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 278:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52108*/       0, // EndSwitchType
/*52109*/     /*Scope*/ 34|128,1/*162*/, /*->52273*/
/*52111*/       OPC_CheckChild0Integer, 23|128,2/*279*/, 
/*52114*/       OPC_RecordChild1, // #0 = $Vn
/*52115*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52142
/*52118*/         OPC_CheckChild1Type, MVT::v4i16,
/*52120*/         OPC_RecordChild2, // #1 = $Vm
/*52121*/         OPC_CheckChild2Type, MVT::v4i16,
/*52123*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52125*/         OPC_EmitInteger, MVT::i32, 14, 
/*52128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 279:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52142*/       /*SwitchType*/ 24, MVT::v2i32,// ->52168
/*52144*/         OPC_CheckChild1Type, MVT::v2i32,
/*52146*/         OPC_RecordChild2, // #1 = $Vm
/*52147*/         OPC_CheckChild2Type, MVT::v2i32,
/*52149*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52151*/         OPC_EmitInteger, MVT::i32, 14, 
/*52154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 279:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52168*/       /*SwitchType*/ 24, MVT::v8i16,// ->52194
/*52170*/         OPC_CheckChild1Type, MVT::v8i16,
/*52172*/         OPC_RecordChild2, // #1 = $Vm
/*52173*/         OPC_CheckChild2Type, MVT::v8i16,
/*52175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52177*/         OPC_EmitInteger, MVT::i32, 14, 
/*52180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 279:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52194*/       /*SwitchType*/ 24, MVT::v4i32,// ->52220
/*52196*/         OPC_CheckChild1Type, MVT::v4i32,
/*52198*/         OPC_RecordChild2, // #1 = $Vm
/*52199*/         OPC_CheckChild2Type, MVT::v4i32,
/*52201*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52203*/         OPC_EmitInteger, MVT::i32, 14, 
/*52206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 279:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52220*/       /*SwitchType*/ 24, MVT::v8i8,// ->52246
/*52222*/         OPC_CheckChild1Type, MVT::v8i8,
/*52224*/         OPC_RecordChild2, // #1 = $Vm
/*52225*/         OPC_CheckChild2Type, MVT::v8i8,
/*52227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52229*/         OPC_EmitInteger, MVT::i32, 14, 
/*52232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 279:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52246*/       /*SwitchType*/ 24, MVT::v16i8,// ->52272
/*52248*/         OPC_CheckChild1Type, MVT::v16i8,
/*52250*/         OPC_RecordChild2, // #1 = $Vm
/*52251*/         OPC_CheckChild2Type, MVT::v16i8,
/*52253*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52255*/         OPC_EmitInteger, MVT::i32, 14, 
/*52258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 279:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52272*/       0, // EndSwitchType
/*52273*/     /*Scope*/ 110, /*->52384*/
/*52274*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*52277*/       OPC_RecordChild1, // #0 = $Vn
/*52278*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52305
/*52281*/         OPC_CheckChild1Type, MVT::v8i8,
/*52283*/         OPC_RecordChild2, // #1 = $Vm
/*52284*/         OPC_CheckChild2Type, MVT::v8i8,
/*52286*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52288*/         OPC_EmitInteger, MVT::i32, 14, 
/*52291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 286:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52305*/       /*SwitchType*/ 24, MVT::v4i16,// ->52331
/*52307*/         OPC_CheckChild1Type, MVT::v4i16,
/*52309*/         OPC_RecordChild2, // #1 = $Vm
/*52310*/         OPC_CheckChild2Type, MVT::v4i16,
/*52312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52314*/         OPC_EmitInteger, MVT::i32, 14, 
/*52317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52331*/       /*SwitchType*/ 24, MVT::v2i32,// ->52357
/*52333*/         OPC_CheckChild1Type, MVT::v2i32,
/*52335*/         OPC_RecordChild2, // #1 = $Vm
/*52336*/         OPC_CheckChild2Type, MVT::v2i32,
/*52338*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52340*/         OPC_EmitInteger, MVT::i32, 14, 
/*52343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52357*/       /*SwitchType*/ 24, MVT::v2f32,// ->52383
/*52359*/         OPC_CheckChild1Type, MVT::v2f32,
/*52361*/         OPC_RecordChild2, // #1 = $Vm
/*52362*/         OPC_CheckChild2Type, MVT::v2f32,
/*52364*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52366*/         OPC_EmitInteger, MVT::i32, 14, 
/*52369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 286:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52383*/       0, // EndSwitchType
/*52384*/     /*Scope*/ 10|128,1/*138*/, /*->52524*/
/*52386*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*52389*/       OPC_RecordChild1, // #0 = $Vm
/*52390*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->52413
/*52393*/         OPC_CheckChild1Type, MVT::v8i8,
/*52395*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52397*/         OPC_EmitInteger, MVT::i32, 14, 
/*52400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*52413*/       /*SwitchType*/ 20, MVT::v2i32,// ->52435
/*52415*/         OPC_CheckChild1Type, MVT::v4i16,
/*52417*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52419*/         OPC_EmitInteger, MVT::i32, 14, 
/*52422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*52435*/       /*SwitchType*/ 20, MVT::v1i64,// ->52457
/*52437*/         OPC_CheckChild1Type, MVT::v2i32,
/*52439*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52441*/         OPC_EmitInteger, MVT::i32, 14, 
/*52444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 287:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*52457*/       /*SwitchType*/ 20, MVT::v8i16,// ->52479
/*52459*/         OPC_CheckChild1Type, MVT::v16i8,
/*52461*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52463*/         OPC_EmitInteger, MVT::i32, 14, 
/*52466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 287:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*52479*/       /*SwitchType*/ 20, MVT::v4i32,// ->52501
/*52481*/         OPC_CheckChild1Type, MVT::v8i16,
/*52483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52485*/         OPC_EmitInteger, MVT::i32, 14, 
/*52488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 287:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*52501*/       /*SwitchType*/ 20, MVT::v2i64,// ->52523
/*52503*/         OPC_CheckChild1Type, MVT::v4i32,
/*52505*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52507*/         OPC_EmitInteger, MVT::i32, 14, 
/*52510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 287:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*52523*/       0, // EndSwitchType
/*52524*/     /*Scope*/ 10|128,1/*138*/, /*->52664*/
/*52526*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*52529*/       OPC_RecordChild1, // #0 = $Vm
/*52530*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->52553
/*52533*/         OPC_CheckChild1Type, MVT::v8i8,
/*52535*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52537*/         OPC_EmitInteger, MVT::i32, 14, 
/*52540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*52553*/       /*SwitchType*/ 20, MVT::v2i32,// ->52575
/*52555*/         OPC_CheckChild1Type, MVT::v4i16,
/*52557*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52559*/         OPC_EmitInteger, MVT::i32, 14, 
/*52562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*52575*/       /*SwitchType*/ 20, MVT::v1i64,// ->52597
/*52577*/         OPC_CheckChild1Type, MVT::v2i32,
/*52579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52581*/         OPC_EmitInteger, MVT::i32, 14, 
/*52584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 288:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*52597*/       /*SwitchType*/ 20, MVT::v8i16,// ->52619
/*52599*/         OPC_CheckChild1Type, MVT::v16i8,
/*52601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52603*/         OPC_EmitInteger, MVT::i32, 14, 
/*52606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 288:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*52619*/       /*SwitchType*/ 20, MVT::v4i32,// ->52641
/*52621*/         OPC_CheckChild1Type, MVT::v8i16,
/*52623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52625*/         OPC_EmitInteger, MVT::i32, 14, 
/*52628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 288:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*52641*/       /*SwitchType*/ 20, MVT::v2i64,// ->52663
/*52643*/         OPC_CheckChild1Type, MVT::v4i32,
/*52645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52647*/         OPC_EmitInteger, MVT::i32, 14, 
/*52650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 288:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*52663*/       0, // EndSwitchType
/*52664*/     /*Scope*/ 34|128,1/*162*/, /*->52828*/
/*52666*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*52669*/       OPC_RecordChild1, // #0 = $src1
/*52670*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52697
/*52673*/         OPC_CheckChild1Type, MVT::v4i16,
/*52675*/         OPC_RecordChild2, // #1 = $Vm
/*52676*/         OPC_CheckChild2Type, MVT::v8i8,
/*52678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52680*/         OPC_EmitInteger, MVT::i32, 14, 
/*52683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 284:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52697*/       /*SwitchType*/ 24, MVT::v2i32,// ->52723
/*52699*/         OPC_CheckChild1Type, MVT::v2i32,
/*52701*/         OPC_RecordChild2, // #1 = $Vm
/*52702*/         OPC_CheckChild2Type, MVT::v4i16,
/*52704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52706*/         OPC_EmitInteger, MVT::i32, 14, 
/*52709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 284:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52723*/       /*SwitchType*/ 24, MVT::v1i64,// ->52749
/*52725*/         OPC_CheckChild1Type, MVT::v1i64,
/*52727*/         OPC_RecordChild2, // #1 = $Vm
/*52728*/         OPC_CheckChild2Type, MVT::v2i32,
/*52730*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52732*/         OPC_EmitInteger, MVT::i32, 14, 
/*52735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 284:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52749*/       /*SwitchType*/ 24, MVT::v8i16,// ->52775
/*52751*/         OPC_CheckChild1Type, MVT::v8i16,
/*52753*/         OPC_RecordChild2, // #1 = $Vm
/*52754*/         OPC_CheckChild2Type, MVT::v16i8,
/*52756*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52758*/         OPC_EmitInteger, MVT::i32, 14, 
/*52761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 284:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52775*/       /*SwitchType*/ 24, MVT::v4i32,// ->52801
/*52777*/         OPC_CheckChild1Type, MVT::v4i32,
/*52779*/         OPC_RecordChild2, // #1 = $Vm
/*52780*/         OPC_CheckChild2Type, MVT::v8i16,
/*52782*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52784*/         OPC_EmitInteger, MVT::i32, 14, 
/*52787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 284:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52801*/       /*SwitchType*/ 24, MVT::v2i64,// ->52827
/*52803*/         OPC_CheckChild1Type, MVT::v2i64,
/*52805*/         OPC_RecordChild2, // #1 = $Vm
/*52806*/         OPC_CheckChild2Type, MVT::v4i32,
/*52808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52810*/         OPC_EmitInteger, MVT::i32, 14, 
/*52813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 284:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52827*/       0, // EndSwitchType
/*52828*/     /*Scope*/ 34|128,1/*162*/, /*->52992*/
/*52830*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*52833*/       OPC_RecordChild1, // #0 = $src1
/*52834*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52861
/*52837*/         OPC_CheckChild1Type, MVT::v4i16,
/*52839*/         OPC_RecordChild2, // #1 = $Vm
/*52840*/         OPC_CheckChild2Type, MVT::v8i8,
/*52842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52844*/         OPC_EmitInteger, MVT::i32, 14, 
/*52847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52861*/       /*SwitchType*/ 24, MVT::v2i32,// ->52887
/*52863*/         OPC_CheckChild1Type, MVT::v2i32,
/*52865*/         OPC_RecordChild2, // #1 = $Vm
/*52866*/         OPC_CheckChild2Type, MVT::v4i16,
/*52868*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52870*/         OPC_EmitInteger, MVT::i32, 14, 
/*52873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52887*/       /*SwitchType*/ 24, MVT::v1i64,// ->52913
/*52889*/         OPC_CheckChild1Type, MVT::v1i64,
/*52891*/         OPC_RecordChild2, // #1 = $Vm
/*52892*/         OPC_CheckChild2Type, MVT::v2i32,
/*52894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52896*/         OPC_EmitInteger, MVT::i32, 14, 
/*52899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52913*/       /*SwitchType*/ 24, MVT::v8i16,// ->52939
/*52915*/         OPC_CheckChild1Type, MVT::v8i16,
/*52917*/         OPC_RecordChild2, // #1 = $Vm
/*52918*/         OPC_CheckChild2Type, MVT::v16i8,
/*52920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52922*/         OPC_EmitInteger, MVT::i32, 14, 
/*52925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52939*/       /*SwitchType*/ 24, MVT::v4i32,// ->52965
/*52941*/         OPC_CheckChild1Type, MVT::v4i32,
/*52943*/         OPC_RecordChild2, // #1 = $Vm
/*52944*/         OPC_CheckChild2Type, MVT::v8i16,
/*52946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52948*/         OPC_EmitInteger, MVT::i32, 14, 
/*52951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52965*/       /*SwitchType*/ 24, MVT::v2i64,// ->52991
/*52967*/         OPC_CheckChild1Type, MVT::v2i64,
/*52969*/         OPC_RecordChild2, // #1 = $Vm
/*52970*/         OPC_CheckChild2Type, MVT::v4i32,
/*52972*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52974*/         OPC_EmitInteger, MVT::i32, 14, 
/*52977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52991*/       0, // EndSwitchType
/*52992*/     /*Scope*/ 110, /*->53103*/
/*52993*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*52996*/       OPC_RecordChild1, // #0 = $Vn
/*52997*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->53024
/*53000*/         OPC_CheckChild1Type, MVT::v8i8,
/*53002*/         OPC_RecordChild2, // #1 = $Vm
/*53003*/         OPC_CheckChild2Type, MVT::v8i8,
/*53005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53007*/         OPC_EmitInteger, MVT::i32, 14, 
/*53010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 289:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53024*/       /*SwitchType*/ 24, MVT::v4i16,// ->53050
/*53026*/         OPC_CheckChild1Type, MVT::v4i16,
/*53028*/         OPC_RecordChild2, // #1 = $Vm
/*53029*/         OPC_CheckChild2Type, MVT::v4i16,
/*53031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53033*/         OPC_EmitInteger, MVT::i32, 14, 
/*53036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53050*/       /*SwitchType*/ 24, MVT::v2i32,// ->53076
/*53052*/         OPC_CheckChild1Type, MVT::v2i32,
/*53054*/         OPC_RecordChild2, // #1 = $Vm
/*53055*/         OPC_CheckChild2Type, MVT::v2i32,
/*53057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53059*/         OPC_EmitInteger, MVT::i32, 14, 
/*53062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53076*/       /*SwitchType*/ 24, MVT::v2f32,// ->53102
/*53078*/         OPC_CheckChild1Type, MVT::v2f32,
/*53080*/         OPC_RecordChild2, // #1 = $Vm
/*53081*/         OPC_CheckChild2Type, MVT::v2f32,
/*53083*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53085*/         OPC_EmitInteger, MVT::i32, 14, 
/*53088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 289:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53102*/       0, // EndSwitchType
/*53103*/     /*Scope*/ 84, /*->53188*/
/*53104*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*53107*/       OPC_RecordChild1, // #0 = $Vn
/*53108*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->53135
/*53111*/         OPC_CheckChild1Type, MVT::v8i8,
/*53113*/         OPC_RecordChild2, // #1 = $Vm
/*53114*/         OPC_CheckChild2Type, MVT::v8i8,
/*53116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53118*/         OPC_EmitInteger, MVT::i32, 14, 
/*53121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53135*/       /*SwitchType*/ 24, MVT::v4i16,// ->53161
/*53137*/         OPC_CheckChild1Type, MVT::v4i16,
/*53139*/         OPC_RecordChild2, // #1 = $Vm
/*53140*/         OPC_CheckChild2Type, MVT::v4i16,
/*53142*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53144*/         OPC_EmitInteger, MVT::i32, 14, 
/*53147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53161*/       /*SwitchType*/ 24, MVT::v2i32,// ->53187
/*53163*/         OPC_CheckChild1Type, MVT::v2i32,
/*53165*/         OPC_RecordChild2, // #1 = $Vm
/*53166*/         OPC_CheckChild2Type, MVT::v2i32,
/*53168*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53170*/         OPC_EmitInteger, MVT::i32, 14, 
/*53173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53187*/       0, // EndSwitchType
/*53188*/     /*Scope*/ 110, /*->53299*/
/*53189*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*53192*/       OPC_RecordChild1, // #0 = $Vn
/*53193*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->53220
/*53196*/         OPC_CheckChild1Type, MVT::v8i8,
/*53198*/         OPC_RecordChild2, // #1 = $Vm
/*53199*/         OPC_CheckChild2Type, MVT::v8i8,
/*53201*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53203*/         OPC_EmitInteger, MVT::i32, 14, 
/*53206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53220*/       /*SwitchType*/ 24, MVT::v4i16,// ->53246
/*53222*/         OPC_CheckChild1Type, MVT::v4i16,
/*53224*/         OPC_RecordChild2, // #1 = $Vm
/*53225*/         OPC_CheckChild2Type, MVT::v4i16,
/*53227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53229*/         OPC_EmitInteger, MVT::i32, 14, 
/*53232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53246*/       /*SwitchType*/ 24, MVT::v2i32,// ->53272
/*53248*/         OPC_CheckChild1Type, MVT::v2i32,
/*53250*/         OPC_RecordChild2, // #1 = $Vm
/*53251*/         OPC_CheckChild2Type, MVT::v2i32,
/*53253*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53255*/         OPC_EmitInteger, MVT::i32, 14, 
/*53258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53272*/       /*SwitchType*/ 24, MVT::v2f32,// ->53298
/*53274*/         OPC_CheckChild1Type, MVT::v2f32,
/*53276*/         OPC_RecordChild2, // #1 = $Vm
/*53277*/         OPC_CheckChild2Type, MVT::v2f32,
/*53279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53281*/         OPC_EmitInteger, MVT::i32, 14, 
/*53284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 291:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53298*/       0, // EndSwitchType
/*53299*/     /*Scope*/ 84, /*->53384*/
/*53300*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*53303*/       OPC_RecordChild1, // #0 = $Vn
/*53304*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->53331
/*53307*/         OPC_CheckChild1Type, MVT::v8i8,
/*53309*/         OPC_RecordChild2, // #1 = $Vm
/*53310*/         OPC_CheckChild2Type, MVT::v8i8,
/*53312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53314*/         OPC_EmitInteger, MVT::i32, 14, 
/*53317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53331*/       /*SwitchType*/ 24, MVT::v4i16,// ->53357
/*53333*/         OPC_CheckChild1Type, MVT::v4i16,
/*53335*/         OPC_RecordChild2, // #1 = $Vm
/*53336*/         OPC_CheckChild2Type, MVT::v4i16,
/*53338*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53340*/         OPC_EmitInteger, MVT::i32, 14, 
/*53343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53357*/       /*SwitchType*/ 24, MVT::v2i32,// ->53383
/*53359*/         OPC_CheckChild1Type, MVT::v2i32,
/*53361*/         OPC_RecordChild2, // #1 = $Vm
/*53362*/         OPC_CheckChild2Type, MVT::v2i32,
/*53364*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53366*/         OPC_EmitInteger, MVT::i32, 14, 
/*53369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53383*/       0, // EndSwitchType
/*53384*/     /*Scope*/ 94, /*->53479*/
/*53385*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*53388*/       OPC_RecordChild1, // #0 = $Vm
/*53389*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->53412
/*53392*/         OPC_CheckChild1Type, MVT::v2i32,
/*53394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53396*/         OPC_EmitInteger, MVT::i32, 14, 
/*53399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*53412*/       /*SwitchType*/ 20, MVT::v4i32,// ->53434
/*53414*/         OPC_CheckChild1Type, MVT::v4i32,
/*53416*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53418*/         OPC_EmitInteger, MVT::i32, 14, 
/*53421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 317:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*53434*/       /*SwitchType*/ 20, MVT::v2f32,// ->53456
/*53436*/         OPC_CheckChild1Type, MVT::v2f32,
/*53438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53440*/         OPC_EmitInteger, MVT::i32, 14, 
/*53443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 317:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*53456*/       /*SwitchType*/ 20, MVT::v4f32,// ->53478
/*53458*/         OPC_CheckChild1Type, MVT::v4f32,
/*53460*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53462*/         OPC_EmitInteger, MVT::i32, 14, 
/*53465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 317:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*53478*/       0, // EndSwitchType
/*53479*/     /*Scope*/ 94, /*->53574*/
/*53480*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*53483*/       OPC_RecordChild1, // #0 = $Vm
/*53484*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->53507
/*53487*/         OPC_CheckChild1Type, MVT::v2i32,
/*53489*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53491*/         OPC_EmitInteger, MVT::i32, 14, 
/*53494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*53507*/       /*SwitchType*/ 20, MVT::v4i32,// ->53529
/*53509*/         OPC_CheckChild1Type, MVT::v4i32,
/*53511*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53513*/         OPC_EmitInteger, MVT::i32, 14, 
/*53516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*53529*/       /*SwitchType*/ 20, MVT::v2f32,// ->53551
/*53531*/         OPC_CheckChild1Type, MVT::v2f32,
/*53533*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53535*/         OPC_EmitInteger, MVT::i32, 14, 
/*53538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 330:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*53551*/       /*SwitchType*/ 20, MVT::v4f32,// ->53573
/*53553*/         OPC_CheckChild1Type, MVT::v4f32,
/*53555*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53557*/         OPC_EmitInteger, MVT::i32, 14, 
/*53560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53563*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 330:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*53573*/       0, // EndSwitchType
/*53574*/     /*Scope*/ 86|128,1/*214*/, /*->53790*/
/*53576*/       OPC_CheckChild0Integer, 78|128,2/*334*/, 
/*53579*/       OPC_RecordChild1, // #0 = $Vm
/*53580*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53607
/*53583*/         OPC_CheckChild1Type, MVT::v4i16,
/*53585*/         OPC_RecordChild2, // #1 = $Vn
/*53586*/         OPC_CheckChild2Type, MVT::v4i16,
/*53588*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53590*/         OPC_EmitInteger, MVT::i32, 14, 
/*53593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 334:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53607*/       /*SwitchType*/ 24, MVT::v2i32,// ->53633
/*53609*/         OPC_CheckChild1Type, MVT::v2i32,
/*53611*/         OPC_RecordChild2, // #1 = $Vn
/*53612*/         OPC_CheckChild2Type, MVT::v2i32,
/*53614*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53616*/         OPC_EmitInteger, MVT::i32, 14, 
/*53619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 334:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53633*/       /*SwitchType*/ 24, MVT::v8i16,// ->53659
/*53635*/         OPC_CheckChild1Type, MVT::v8i16,
/*53637*/         OPC_RecordChild2, // #1 = $Vn
/*53638*/         OPC_CheckChild2Type, MVT::v8i16,
/*53640*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53642*/         OPC_EmitInteger, MVT::i32, 14, 
/*53645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 334:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53659*/       /*SwitchType*/ 24, MVT::v4i32,// ->53685
/*53661*/         OPC_CheckChild1Type, MVT::v4i32,
/*53663*/         OPC_RecordChild2, // #1 = $Vn
/*53664*/         OPC_CheckChild2Type, MVT::v4i32,
/*53666*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53668*/         OPC_EmitInteger, MVT::i32, 14, 
/*53671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 334:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53685*/       /*SwitchType*/ 24, MVT::v8i8,// ->53711
/*53687*/         OPC_CheckChild1Type, MVT::v8i8,
/*53689*/         OPC_RecordChild2, // #1 = $Vn
/*53690*/         OPC_CheckChild2Type, MVT::v8i8,
/*53692*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53694*/         OPC_EmitInteger, MVT::i32, 14, 
/*53697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 334:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53711*/       /*SwitchType*/ 24, MVT::v16i8,// ->53737
/*53713*/         OPC_CheckChild1Type, MVT::v16i8,
/*53715*/         OPC_RecordChild2, // #1 = $Vn
/*53716*/         OPC_CheckChild2Type, MVT::v16i8,
/*53718*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53720*/         OPC_EmitInteger, MVT::i32, 14, 
/*53723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 334:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53737*/       /*SwitchType*/ 24, MVT::v1i64,// ->53763
/*53739*/         OPC_CheckChild1Type, MVT::v1i64,
/*53741*/         OPC_RecordChild2, // #1 = $Vn
/*53742*/         OPC_CheckChild2Type, MVT::v1i64,
/*53744*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53746*/         OPC_EmitInteger, MVT::i32, 14, 
/*53749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 334:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53763*/       /*SwitchType*/ 24, MVT::v2i64,// ->53789
/*53765*/         OPC_CheckChild1Type, MVT::v2i64,
/*53767*/         OPC_RecordChild2, // #1 = $Vn
/*53768*/         OPC_CheckChild2Type, MVT::v2i64,
/*53770*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53772*/         OPC_EmitInteger, MVT::i32, 14, 
/*53775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 334:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53789*/       0, // EndSwitchType
/*53790*/     /*Scope*/ 86|128,1/*214*/, /*->54006*/
/*53792*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*53795*/       OPC_RecordChild1, // #0 = $Vm
/*53796*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53823
/*53799*/         OPC_CheckChild1Type, MVT::v4i16,
/*53801*/         OPC_RecordChild2, // #1 = $Vn
/*53802*/         OPC_CheckChild2Type, MVT::v4i16,
/*53804*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53806*/         OPC_EmitInteger, MVT::i32, 14, 
/*53809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 335:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53823*/       /*SwitchType*/ 24, MVT::v2i32,// ->53849
/*53825*/         OPC_CheckChild1Type, MVT::v2i32,
/*53827*/         OPC_RecordChild2, // #1 = $Vn
/*53828*/         OPC_CheckChild2Type, MVT::v2i32,
/*53830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53832*/         OPC_EmitInteger, MVT::i32, 14, 
/*53835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 335:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53849*/       /*SwitchType*/ 24, MVT::v8i16,// ->53875
/*53851*/         OPC_CheckChild1Type, MVT::v8i16,
/*53853*/         OPC_RecordChild2, // #1 = $Vn
/*53854*/         OPC_CheckChild2Type, MVT::v8i16,
/*53856*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53858*/         OPC_EmitInteger, MVT::i32, 14, 
/*53861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 335:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53875*/       /*SwitchType*/ 24, MVT::v4i32,// ->53901
/*53877*/         OPC_CheckChild1Type, MVT::v4i32,
/*53879*/         OPC_RecordChild2, // #1 = $Vn
/*53880*/         OPC_CheckChild2Type, MVT::v4i32,
/*53882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53884*/         OPC_EmitInteger, MVT::i32, 14, 
/*53887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 335:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53901*/       /*SwitchType*/ 24, MVT::v8i8,// ->53927
/*53903*/         OPC_CheckChild1Type, MVT::v8i8,
/*53905*/         OPC_RecordChild2, // #1 = $Vn
/*53906*/         OPC_CheckChild2Type, MVT::v8i8,
/*53908*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53910*/         OPC_EmitInteger, MVT::i32, 14, 
/*53913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53916*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 335:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53927*/       /*SwitchType*/ 24, MVT::v16i8,// ->53953
/*53929*/         OPC_CheckChild1Type, MVT::v16i8,
/*53931*/         OPC_RecordChild2, // #1 = $Vn
/*53932*/         OPC_CheckChild2Type, MVT::v16i8,
/*53934*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53936*/         OPC_EmitInteger, MVT::i32, 14, 
/*53939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 335:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53953*/       /*SwitchType*/ 24, MVT::v1i64,// ->53979
/*53955*/         OPC_CheckChild1Type, MVT::v1i64,
/*53957*/         OPC_RecordChild2, // #1 = $Vn
/*53958*/         OPC_CheckChild2Type, MVT::v1i64,
/*53960*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53962*/         OPC_EmitInteger, MVT::i32, 14, 
/*53965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 335:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53979*/       /*SwitchType*/ 24, MVT::v2i64,// ->54005
/*53981*/         OPC_CheckChild1Type, MVT::v2i64,
/*53983*/         OPC_RecordChild2, // #1 = $Vn
/*53984*/         OPC_CheckChild2Type, MVT::v2i64,
/*53986*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53988*/         OPC_EmitInteger, MVT::i32, 14, 
/*53991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 335:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54005*/       0, // EndSwitchType
/*54006*/     /*Scope*/ 86|128,1/*214*/, /*->54222*/
/*54008*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*54011*/       OPC_RecordChild1, // #0 = $Vm
/*54012*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54039
/*54015*/         OPC_CheckChild1Type, MVT::v4i16,
/*54017*/         OPC_RecordChild2, // #1 = $Vn
/*54018*/         OPC_CheckChild2Type, MVT::v4i16,
/*54020*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54022*/         OPC_EmitInteger, MVT::i32, 14, 
/*54025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54039*/       /*SwitchType*/ 24, MVT::v2i32,// ->54065
/*54041*/         OPC_CheckChild1Type, MVT::v2i32,
/*54043*/         OPC_RecordChild2, // #1 = $Vn
/*54044*/         OPC_CheckChild2Type, MVT::v2i32,
/*54046*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54048*/         OPC_EmitInteger, MVT::i32, 14, 
/*54051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54065*/       /*SwitchType*/ 24, MVT::v8i16,// ->54091
/*54067*/         OPC_CheckChild1Type, MVT::v8i16,
/*54069*/         OPC_RecordChild2, // #1 = $Vn
/*54070*/         OPC_CheckChild2Type, MVT::v8i16,
/*54072*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54074*/         OPC_EmitInteger, MVT::i32, 14, 
/*54077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54091*/       /*SwitchType*/ 24, MVT::v4i32,// ->54117
/*54093*/         OPC_CheckChild1Type, MVT::v4i32,
/*54095*/         OPC_RecordChild2, // #1 = $Vn
/*54096*/         OPC_CheckChild2Type, MVT::v4i32,
/*54098*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54100*/         OPC_EmitInteger, MVT::i32, 14, 
/*54103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54117*/       /*SwitchType*/ 24, MVT::v8i8,// ->54143
/*54119*/         OPC_CheckChild1Type, MVT::v8i8,
/*54121*/         OPC_RecordChild2, // #1 = $Vn
/*54122*/         OPC_CheckChild2Type, MVT::v8i8,
/*54124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54126*/         OPC_EmitInteger, MVT::i32, 14, 
/*54129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54143*/       /*SwitchType*/ 24, MVT::v16i8,// ->54169
/*54145*/         OPC_CheckChild1Type, MVT::v16i8,
/*54147*/         OPC_RecordChild2, // #1 = $Vn
/*54148*/         OPC_CheckChild2Type, MVT::v16i8,
/*54150*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54152*/         OPC_EmitInteger, MVT::i32, 14, 
/*54155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54169*/       /*SwitchType*/ 24, MVT::v1i64,// ->54195
/*54171*/         OPC_CheckChild1Type, MVT::v1i64,
/*54173*/         OPC_RecordChild2, // #1 = $Vn
/*54174*/         OPC_CheckChild2Type, MVT::v1i64,
/*54176*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54178*/         OPC_EmitInteger, MVT::i32, 14, 
/*54181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 328:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54195*/       /*SwitchType*/ 24, MVT::v2i64,// ->54221
/*54197*/         OPC_CheckChild1Type, MVT::v2i64,
/*54199*/         OPC_RecordChild2, // #1 = $Vn
/*54200*/         OPC_CheckChild2Type, MVT::v2i64,
/*54202*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54204*/         OPC_EmitInteger, MVT::i32, 14, 
/*54207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 328:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54221*/       0, // EndSwitchType
/*54222*/     /*Scope*/ 86|128,1/*214*/, /*->54438*/
/*54224*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*54227*/       OPC_RecordChild1, // #0 = $Vm
/*54228*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54255
/*54231*/         OPC_CheckChild1Type, MVT::v4i16,
/*54233*/         OPC_RecordChild2, // #1 = $Vn
/*54234*/         OPC_CheckChild2Type, MVT::v4i16,
/*54236*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54238*/         OPC_EmitInteger, MVT::i32, 14, 
/*54241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54255*/       /*SwitchType*/ 24, MVT::v2i32,// ->54281
/*54257*/         OPC_CheckChild1Type, MVT::v2i32,
/*54259*/         OPC_RecordChild2, // #1 = $Vn
/*54260*/         OPC_CheckChild2Type, MVT::v2i32,
/*54262*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54264*/         OPC_EmitInteger, MVT::i32, 14, 
/*54267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54281*/       /*SwitchType*/ 24, MVT::v8i16,// ->54307
/*54283*/         OPC_CheckChild1Type, MVT::v8i16,
/*54285*/         OPC_RecordChild2, // #1 = $Vn
/*54286*/         OPC_CheckChild2Type, MVT::v8i16,
/*54288*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54290*/         OPC_EmitInteger, MVT::i32, 14, 
/*54293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54307*/       /*SwitchType*/ 24, MVT::v4i32,// ->54333
/*54309*/         OPC_CheckChild1Type, MVT::v4i32,
/*54311*/         OPC_RecordChild2, // #1 = $Vn
/*54312*/         OPC_CheckChild2Type, MVT::v4i32,
/*54314*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54316*/         OPC_EmitInteger, MVT::i32, 14, 
/*54319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54333*/       /*SwitchType*/ 24, MVT::v8i8,// ->54359
/*54335*/         OPC_CheckChild1Type, MVT::v8i8,
/*54337*/         OPC_RecordChild2, // #1 = $Vn
/*54338*/         OPC_CheckChild2Type, MVT::v8i8,
/*54340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54342*/         OPC_EmitInteger, MVT::i32, 14, 
/*54345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54359*/       /*SwitchType*/ 24, MVT::v16i8,// ->54385
/*54361*/         OPC_CheckChild1Type, MVT::v16i8,
/*54363*/         OPC_RecordChild2, // #1 = $Vn
/*54364*/         OPC_CheckChild2Type, MVT::v16i8,
/*54366*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54368*/         OPC_EmitInteger, MVT::i32, 14, 
/*54371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54385*/       /*SwitchType*/ 24, MVT::v1i64,// ->54411
/*54387*/         OPC_CheckChild1Type, MVT::v1i64,
/*54389*/         OPC_RecordChild2, // #1 = $Vn
/*54390*/         OPC_CheckChild2Type, MVT::v1i64,
/*54392*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54394*/         OPC_EmitInteger, MVT::i32, 14, 
/*54397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 329:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54411*/       /*SwitchType*/ 24, MVT::v2i64,// ->54437
/*54413*/         OPC_CheckChild1Type, MVT::v2i64,
/*54415*/         OPC_RecordChild2, // #1 = $Vn
/*54416*/         OPC_CheckChild2Type, MVT::v2i64,
/*54418*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54420*/         OPC_EmitInteger, MVT::i32, 14, 
/*54423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 329:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54437*/       0, // EndSwitchType
/*54438*/     /*Scope*/ 86|128,1/*214*/, /*->54654*/
/*54440*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*54443*/       OPC_RecordChild1, // #0 = $Vm
/*54444*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54471
/*54447*/         OPC_CheckChild1Type, MVT::v4i16,
/*54449*/         OPC_RecordChild2, // #1 = $Vn
/*54450*/         OPC_CheckChild2Type, MVT::v4i16,
/*54452*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54454*/         OPC_EmitInteger, MVT::i32, 14, 
/*54457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54460*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54471*/       /*SwitchType*/ 24, MVT::v2i32,// ->54497
/*54473*/         OPC_CheckChild1Type, MVT::v2i32,
/*54475*/         OPC_RecordChild2, // #1 = $Vn
/*54476*/         OPC_CheckChild2Type, MVT::v2i32,
/*54478*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54480*/         OPC_EmitInteger, MVT::i32, 14, 
/*54483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54497*/       /*SwitchType*/ 24, MVT::v8i16,// ->54523
/*54499*/         OPC_CheckChild1Type, MVT::v8i16,
/*54501*/         OPC_RecordChild2, // #1 = $Vn
/*54502*/         OPC_CheckChild2Type, MVT::v8i16,
/*54504*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54506*/         OPC_EmitInteger, MVT::i32, 14, 
/*54509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54523*/       /*SwitchType*/ 24, MVT::v4i32,// ->54549
/*54525*/         OPC_CheckChild1Type, MVT::v4i32,
/*54527*/         OPC_RecordChild2, // #1 = $Vn
/*54528*/         OPC_CheckChild2Type, MVT::v4i32,
/*54530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54532*/         OPC_EmitInteger, MVT::i32, 14, 
/*54535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54549*/       /*SwitchType*/ 24, MVT::v8i8,// ->54575
/*54551*/         OPC_CheckChild1Type, MVT::v8i8,
/*54553*/         OPC_RecordChild2, // #1 = $Vn
/*54554*/         OPC_CheckChild2Type, MVT::v8i8,
/*54556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54558*/         OPC_EmitInteger, MVT::i32, 14, 
/*54561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 311:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54575*/       /*SwitchType*/ 24, MVT::v16i8,// ->54601
/*54577*/         OPC_CheckChild1Type, MVT::v16i8,
/*54579*/         OPC_RecordChild2, // #1 = $Vn
/*54580*/         OPC_CheckChild2Type, MVT::v16i8,
/*54582*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54584*/         OPC_EmitInteger, MVT::i32, 14, 
/*54587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 311:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54601*/       /*SwitchType*/ 24, MVT::v1i64,// ->54627
/*54603*/         OPC_CheckChild1Type, MVT::v1i64,
/*54605*/         OPC_RecordChild2, // #1 = $Vn
/*54606*/         OPC_CheckChild2Type, MVT::v1i64,
/*54608*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54610*/         OPC_EmitInteger, MVT::i32, 14, 
/*54613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 311:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54627*/       /*SwitchType*/ 24, MVT::v2i64,// ->54653
/*54629*/         OPC_CheckChild1Type, MVT::v2i64,
/*54631*/         OPC_RecordChild2, // #1 = $Vn
/*54632*/         OPC_CheckChild2Type, MVT::v2i64,
/*54634*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54636*/         OPC_EmitInteger, MVT::i32, 14, 
/*54639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 311:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54653*/       0, // EndSwitchType
/*54654*/     /*Scope*/ 86|128,1/*214*/, /*->54870*/
/*54656*/       OPC_CheckChild0Integer, 57|128,2/*313*/, 
/*54659*/       OPC_RecordChild1, // #0 = $Vm
/*54660*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54687
/*54663*/         OPC_CheckChild1Type, MVT::v4i16,
/*54665*/         OPC_RecordChild2, // #1 = $Vn
/*54666*/         OPC_CheckChild2Type, MVT::v4i16,
/*54668*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54670*/         OPC_EmitInteger, MVT::i32, 14, 
/*54673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 313:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54687*/       /*SwitchType*/ 24, MVT::v2i32,// ->54713
/*54689*/         OPC_CheckChild1Type, MVT::v2i32,
/*54691*/         OPC_RecordChild2, // #1 = $Vn
/*54692*/         OPC_CheckChild2Type, MVT::v2i32,
/*54694*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54696*/         OPC_EmitInteger, MVT::i32, 14, 
/*54699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 313:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54713*/       /*SwitchType*/ 24, MVT::v8i16,// ->54739
/*54715*/         OPC_CheckChild1Type, MVT::v8i16,
/*54717*/         OPC_RecordChild2, // #1 = $Vn
/*54718*/         OPC_CheckChild2Type, MVT::v8i16,
/*54720*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54722*/         OPC_EmitInteger, MVT::i32, 14, 
/*54725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54728*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 313:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54739*/       /*SwitchType*/ 24, MVT::v4i32,// ->54765
/*54741*/         OPC_CheckChild1Type, MVT::v4i32,
/*54743*/         OPC_RecordChild2, // #1 = $Vn
/*54744*/         OPC_CheckChild2Type, MVT::v4i32,
/*54746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54748*/         OPC_EmitInteger, MVT::i32, 14, 
/*54751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 313:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54765*/       /*SwitchType*/ 24, MVT::v8i8,// ->54791
/*54767*/         OPC_CheckChild1Type, MVT::v8i8,
/*54769*/         OPC_RecordChild2, // #1 = $Vn
/*54770*/         OPC_CheckChild2Type, MVT::v8i8,
/*54772*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54774*/         OPC_EmitInteger, MVT::i32, 14, 
/*54777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 313:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54791*/       /*SwitchType*/ 24, MVT::v16i8,// ->54817
/*54793*/         OPC_CheckChild1Type, MVT::v16i8,
/*54795*/         OPC_RecordChild2, // #1 = $Vn
/*54796*/         OPC_CheckChild2Type, MVT::v16i8,
/*54798*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54800*/         OPC_EmitInteger, MVT::i32, 14, 
/*54803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 313:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54817*/       /*SwitchType*/ 24, MVT::v1i64,// ->54843
/*54819*/         OPC_CheckChild1Type, MVT::v1i64,
/*54821*/         OPC_RecordChild2, // #1 = $Vn
/*54822*/         OPC_CheckChild2Type, MVT::v1i64,
/*54824*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54826*/         OPC_EmitInteger, MVT::i32, 14, 
/*54829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 313:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54843*/       /*SwitchType*/ 24, MVT::v2i64,// ->54869
/*54845*/         OPC_CheckChild1Type, MVT::v2i64,
/*54847*/         OPC_RecordChild2, // #1 = $Vn
/*54848*/         OPC_CheckChild2Type, MVT::v2i64,
/*54850*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54852*/         OPC_EmitInteger, MVT::i32, 14, 
/*54855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 313:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54869*/       0, // EndSwitchType
/*54870*/     /*Scope*/ 86|128,1/*214*/, /*->55086*/
/*54872*/       OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*54875*/       OPC_RecordChild1, // #0 = $Vm
/*54876*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54903
/*54879*/         OPC_CheckChild1Type, MVT::v4i16,
/*54881*/         OPC_RecordChild2, // #1 = $Vn
/*54882*/         OPC_CheckChild2Type, MVT::v4i16,
/*54884*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54886*/         OPC_EmitInteger, MVT::i32, 14, 
/*54889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 306:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54903*/       /*SwitchType*/ 24, MVT::v2i32,// ->54929
/*54905*/         OPC_CheckChild1Type, MVT::v2i32,
/*54907*/         OPC_RecordChild2, // #1 = $Vn
/*54908*/         OPC_CheckChild2Type, MVT::v2i32,
/*54910*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54912*/         OPC_EmitInteger, MVT::i32, 14, 
/*54915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 306:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54929*/       /*SwitchType*/ 24, MVT::v8i16,// ->54955
/*54931*/         OPC_CheckChild1Type, MVT::v8i16,
/*54933*/         OPC_RecordChild2, // #1 = $Vn
/*54934*/         OPC_CheckChild2Type, MVT::v8i16,
/*54936*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54938*/         OPC_EmitInteger, MVT::i32, 14, 
/*54941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 306:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54955*/       /*SwitchType*/ 24, MVT::v4i32,// ->54981
/*54957*/         OPC_CheckChild1Type, MVT::v4i32,
/*54959*/         OPC_RecordChild2, // #1 = $Vn
/*54960*/         OPC_CheckChild2Type, MVT::v4i32,
/*54962*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54964*/         OPC_EmitInteger, MVT::i32, 14, 
/*54967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 306:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54981*/       /*SwitchType*/ 24, MVT::v8i8,// ->55007
/*54983*/         OPC_CheckChild1Type, MVT::v8i8,
/*54985*/         OPC_RecordChild2, // #1 = $Vn
/*54986*/         OPC_CheckChild2Type, MVT::v8i8,
/*54988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54990*/         OPC_EmitInteger, MVT::i32, 14, 
/*54993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 306:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55007*/       /*SwitchType*/ 24, MVT::v16i8,// ->55033
/*55009*/         OPC_CheckChild1Type, MVT::v16i8,
/*55011*/         OPC_RecordChild2, // #1 = $Vn
/*55012*/         OPC_CheckChild2Type, MVT::v16i8,
/*55014*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55016*/         OPC_EmitInteger, MVT::i32, 14, 
/*55019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 306:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55033*/       /*SwitchType*/ 24, MVT::v1i64,// ->55059
/*55035*/         OPC_CheckChild1Type, MVT::v1i64,
/*55037*/         OPC_RecordChild2, // #1 = $Vn
/*55038*/         OPC_CheckChild2Type, MVT::v1i64,
/*55040*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55042*/         OPC_EmitInteger, MVT::i32, 14, 
/*55045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 306:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55059*/       /*SwitchType*/ 24, MVT::v2i64,// ->55085
/*55061*/         OPC_CheckChild1Type, MVT::v2i64,
/*55063*/         OPC_RecordChild2, // #1 = $Vn
/*55064*/         OPC_CheckChild2Type, MVT::v2i64,
/*55066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55068*/         OPC_EmitInteger, MVT::i32, 14, 
/*55071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 306:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55085*/       0, // EndSwitchType
/*55086*/     /*Scope*/ 86|128,1/*214*/, /*->55302*/
/*55088*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*55091*/       OPC_RecordChild1, // #0 = $Vm
/*55092*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->55119
/*55095*/         OPC_CheckChild1Type, MVT::v4i16,
/*55097*/         OPC_RecordChild2, // #1 = $Vn
/*55098*/         OPC_CheckChild2Type, MVT::v4i16,
/*55100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55102*/         OPC_EmitInteger, MVT::i32, 14, 
/*55105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*55119*/       /*SwitchType*/ 24, MVT::v2i32,// ->55145
/*55121*/         OPC_CheckChild1Type, MVT::v2i32,
/*55123*/         OPC_RecordChild2, // #1 = $Vn
/*55124*/         OPC_CheckChild2Type, MVT::v2i32,
/*55126*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55128*/         OPC_EmitInteger, MVT::i32, 14, 
/*55131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55134*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55145*/       /*SwitchType*/ 24, MVT::v8i16,// ->55171
/*55147*/         OPC_CheckChild1Type, MVT::v8i16,
/*55149*/         OPC_RecordChild2, // #1 = $Vn
/*55150*/         OPC_CheckChild2Type, MVT::v8i16,
/*55152*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55154*/         OPC_EmitInteger, MVT::i32, 14, 
/*55157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55171*/       /*SwitchType*/ 24, MVT::v4i32,// ->55197
/*55173*/         OPC_CheckChild1Type, MVT::v4i32,
/*55175*/         OPC_RecordChild2, // #1 = $Vn
/*55176*/         OPC_CheckChild2Type, MVT::v4i32,
/*55178*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55180*/         OPC_EmitInteger, MVT::i32, 14, 
/*55183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55197*/       /*SwitchType*/ 24, MVT::v8i8,// ->55223
/*55199*/         OPC_CheckChild1Type, MVT::v8i8,
/*55201*/         OPC_RecordChild2, // #1 = $Vn
/*55202*/         OPC_CheckChild2Type, MVT::v8i8,
/*55204*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55206*/         OPC_EmitInteger, MVT::i32, 14, 
/*55209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 307:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55223*/       /*SwitchType*/ 24, MVT::v16i8,// ->55249
/*55225*/         OPC_CheckChild1Type, MVT::v16i8,
/*55227*/         OPC_RecordChild2, // #1 = $Vn
/*55228*/         OPC_CheckChild2Type, MVT::v16i8,
/*55230*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55232*/         OPC_EmitInteger, MVT::i32, 14, 
/*55235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 307:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55249*/       /*SwitchType*/ 24, MVT::v1i64,// ->55275
/*55251*/         OPC_CheckChild1Type, MVT::v1i64,
/*55253*/         OPC_RecordChild2, // #1 = $Vn
/*55254*/         OPC_CheckChild2Type, MVT::v1i64,
/*55256*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55258*/         OPC_EmitInteger, MVT::i32, 14, 
/*55261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 307:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55275*/       /*SwitchType*/ 24, MVT::v2i64,// ->55301
/*55277*/         OPC_CheckChild1Type, MVT::v2i64,
/*55279*/         OPC_RecordChild2, // #1 = $Vn
/*55280*/         OPC_CheckChild2Type, MVT::v2i64,
/*55282*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55284*/         OPC_EmitInteger, MVT::i32, 14, 
/*55287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55301*/       0, // EndSwitchType
/*55302*/     /*Scope*/ 10|128,1/*138*/, /*->55442*/
/*55304*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*55307*/       OPC_RecordChild1, // #0 = $Vm
/*55308*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55331
/*55311*/         OPC_CheckChild1Type, MVT::v8i8,
/*55313*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55315*/         OPC_EmitInteger, MVT::i32, 14, 
/*55318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 244:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*55331*/       /*SwitchType*/ 20, MVT::v4i16,// ->55353
/*55333*/         OPC_CheckChild1Type, MVT::v4i16,
/*55335*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55337*/         OPC_EmitInteger, MVT::i32, 14, 
/*55340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 244:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*55353*/       /*SwitchType*/ 20, MVT::v2i32,// ->55375
/*55355*/         OPC_CheckChild1Type, MVT::v2i32,
/*55357*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55359*/         OPC_EmitInteger, MVT::i32, 14, 
/*55362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 244:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*55375*/       /*SwitchType*/ 20, MVT::v16i8,// ->55397
/*55377*/         OPC_CheckChild1Type, MVT::v16i8,
/*55379*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55381*/         OPC_EmitInteger, MVT::i32, 14, 
/*55384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 244:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*55397*/       /*SwitchType*/ 20, MVT::v8i16,// ->55419
/*55399*/         OPC_CheckChild1Type, MVT::v8i16,
/*55401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55403*/         OPC_EmitInteger, MVT::i32, 14, 
/*55406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 244:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*55419*/       /*SwitchType*/ 20, MVT::v4i32,// ->55441
/*55421*/         OPC_CheckChild1Type, MVT::v4i32,
/*55423*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55425*/         OPC_EmitInteger, MVT::i32, 14, 
/*55428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 244:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*55441*/       0, // EndSwitchType
/*55442*/     /*Scope*/ 10|128,1/*138*/, /*->55582*/
/*55444*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*55447*/       OPC_RecordChild1, // #0 = $Vm
/*55448*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55471
/*55451*/         OPC_CheckChild1Type, MVT::v8i8,
/*55453*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55455*/         OPC_EmitInteger, MVT::i32, 14, 
/*55458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*55471*/       /*SwitchType*/ 20, MVT::v4i16,// ->55493
/*55473*/         OPC_CheckChild1Type, MVT::v4i16,
/*55475*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55477*/         OPC_EmitInteger, MVT::i32, 14, 
/*55480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55483*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*55493*/       /*SwitchType*/ 20, MVT::v2i32,// ->55515
/*55495*/         OPC_CheckChild1Type, MVT::v2i32,
/*55497*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55499*/         OPC_EmitInteger, MVT::i32, 14, 
/*55502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*55515*/       /*SwitchType*/ 20, MVT::v16i8,// ->55537
/*55517*/         OPC_CheckChild1Type, MVT::v16i8,
/*55519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55521*/         OPC_EmitInteger, MVT::i32, 14, 
/*55524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 293:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*55537*/       /*SwitchType*/ 20, MVT::v8i16,// ->55559
/*55539*/         OPC_CheckChild1Type, MVT::v8i16,
/*55541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55543*/         OPC_EmitInteger, MVT::i32, 14, 
/*55546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*55559*/       /*SwitchType*/ 20, MVT::v4i32,// ->55581
/*55561*/         OPC_CheckChild1Type, MVT::v4i32,
/*55563*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55565*/         OPC_EmitInteger, MVT::i32, 14, 
/*55568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 293:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*55581*/       0, // EndSwitchType
/*55582*/     /*Scope*/ 10|128,1/*138*/, /*->55722*/
/*55584*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*55587*/       OPC_RecordChild1, // #0 = $Vm
/*55588*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55611
/*55591*/         OPC_CheckChild1Type, MVT::v8i8,
/*55593*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55595*/         OPC_EmitInteger, MVT::i32, 14, 
/*55598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 301:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*55611*/       /*SwitchType*/ 20, MVT::v4i16,// ->55633
/*55613*/         OPC_CheckChild1Type, MVT::v4i16,
/*55615*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55617*/         OPC_EmitInteger, MVT::i32, 14, 
/*55620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*55633*/       /*SwitchType*/ 20, MVT::v2i32,// ->55655
/*55635*/         OPC_CheckChild1Type, MVT::v2i32,
/*55637*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55639*/         OPC_EmitInteger, MVT::i32, 14, 
/*55642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*55655*/       /*SwitchType*/ 20, MVT::v16i8,// ->55677
/*55657*/         OPC_CheckChild1Type, MVT::v16i8,
/*55659*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55661*/         OPC_EmitInteger, MVT::i32, 14, 
/*55664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 301:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*55677*/       /*SwitchType*/ 20, MVT::v8i16,// ->55699
/*55679*/         OPC_CheckChild1Type, MVT::v8i16,
/*55681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55683*/         OPC_EmitInteger, MVT::i32, 14, 
/*55686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 301:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*55699*/       /*SwitchType*/ 20, MVT::v4i32,// ->55721
/*55701*/         OPC_CheckChild1Type, MVT::v4i32,
/*55703*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55705*/         OPC_EmitInteger, MVT::i32, 14, 
/*55708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 301:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*55721*/       0, // EndSwitchType
/*55722*/     /*Scope*/ 10|128,1/*138*/, /*->55862*/
/*55724*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*55727*/       OPC_RecordChild1, // #0 = $Vm
/*55728*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->55751
/*55731*/         OPC_CheckChild1Type, MVT::v8i8,
/*55733*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55735*/         OPC_EmitInteger, MVT::i32, 14, 
/*55738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 248:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*55751*/       /*SwitchType*/ 20, MVT::v4i16,// ->55773
/*55753*/         OPC_CheckChild1Type, MVT::v4i16,
/*55755*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55757*/         OPC_EmitInteger, MVT::i32, 14, 
/*55760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 248:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55773*/       /*SwitchType*/ 20, MVT::v2i32,// ->55795
/*55775*/         OPC_CheckChild1Type, MVT::v2i32,
/*55777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55779*/         OPC_EmitInteger, MVT::i32, 14, 
/*55782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 248:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55795*/       /*SwitchType*/ 20, MVT::v16i8,// ->55817
/*55797*/         OPC_CheckChild1Type, MVT::v16i8,
/*55799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55801*/         OPC_EmitInteger, MVT::i32, 14, 
/*55804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 248:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55817*/       /*SwitchType*/ 20, MVT::v8i16,// ->55839
/*55819*/         OPC_CheckChild1Type, MVT::v8i16,
/*55821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55823*/         OPC_EmitInteger, MVT::i32, 14, 
/*55826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 248:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55839*/       /*SwitchType*/ 20, MVT::v4i32,// ->55861
/*55841*/         OPC_CheckChild1Type, MVT::v4i32,
/*55843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55845*/         OPC_EmitInteger, MVT::i32, 14, 
/*55848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55861*/       0, // EndSwitchType
/*55862*/     /*Scope*/ 72, /*->55935*/
/*55863*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*55866*/       OPC_RecordChild1, // #0 = $Vm
/*55867*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55890
/*55870*/         OPC_CheckChild1Type, MVT::v8i16,
/*55872*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55874*/         OPC_EmitInteger, MVT::i32, 14, 
/*55877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 298:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55890*/       /*SwitchType*/ 20, MVT::v4i16,// ->55912
/*55892*/         OPC_CheckChild1Type, MVT::v4i32,
/*55894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55896*/         OPC_EmitInteger, MVT::i32, 14, 
/*55899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55912*/       /*SwitchType*/ 20, MVT::v2i32,// ->55934
/*55914*/         OPC_CheckChild1Type, MVT::v2i64,
/*55916*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55918*/         OPC_EmitInteger, MVT::i32, 14, 
/*55921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55934*/       0, // EndSwitchType
/*55935*/     /*Scope*/ 72, /*->56008*/
/*55936*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*55939*/       OPC_RecordChild1, // #0 = $Vm
/*55940*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55963
/*55943*/         OPC_CheckChild1Type, MVT::v8i16,
/*55945*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55947*/         OPC_EmitInteger, MVT::i32, 14, 
/*55950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 300:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55963*/       /*SwitchType*/ 20, MVT::v4i16,// ->55985
/*55965*/         OPC_CheckChild1Type, MVT::v4i32,
/*55967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55969*/         OPC_EmitInteger, MVT::i32, 14, 
/*55972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55985*/       /*SwitchType*/ 20, MVT::v2i32,// ->56007
/*55987*/         OPC_CheckChild1Type, MVT::v2i64,
/*55989*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55991*/         OPC_EmitInteger, MVT::i32, 14, 
/*55994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*56007*/       0, // EndSwitchType
/*56008*/     /*Scope*/ 72, /*->56081*/
/*56009*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*56012*/       OPC_RecordChild1, // #0 = $Vm
/*56013*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->56036
/*56016*/         OPC_CheckChild1Type, MVT::v8i16,
/*56018*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56020*/         OPC_EmitInteger, MVT::i32, 14, 
/*56023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*56036*/       /*SwitchType*/ 20, MVT::v4i16,// ->56058
/*56038*/         OPC_CheckChild1Type, MVT::v4i32,
/*56040*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56042*/         OPC_EmitInteger, MVT::i32, 14, 
/*56045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*56058*/       /*SwitchType*/ 20, MVT::v2i32,// ->56080
/*56060*/         OPC_CheckChild1Type, MVT::v2i64,
/*56062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56064*/         OPC_EmitInteger, MVT::i32, 14, 
/*56067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*56080*/       0, // EndSwitchType
/*56081*/     /*Scope*/ 34, /*->56116*/
/*56082*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*56085*/       OPC_RecordChild1, // #0 = $Vm
/*56086*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56101
/*56089*/         OPC_CheckChild1Type, MVT::v2f32,
/*56091*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 249:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*56101*/       /*SwitchType*/ 12, MVT::v4i32,// ->56115
/*56103*/         OPC_CheckChild1Type, MVT::v4f32,
/*56105*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*56115*/       0, // EndSwitchType
/*56116*/     /*Scope*/ 34, /*->56151*/
/*56117*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*56120*/       OPC_RecordChild1, // #0 = $Vm
/*56121*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56136
/*56124*/         OPC_CheckChild1Type, MVT::v2f32,
/*56126*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*56136*/       /*SwitchType*/ 12, MVT::v4i32,// ->56150
/*56138*/         OPC_CheckChild1Type, MVT::v4f32,
/*56140*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*56150*/       0, // EndSwitchType
/*56151*/     /*Scope*/ 34, /*->56186*/
/*56152*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*56155*/       OPC_RecordChild1, // #0 = $Vm
/*56156*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56171
/*56159*/         OPC_CheckChild1Type, MVT::v2f32,
/*56161*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*56171*/       /*SwitchType*/ 12, MVT::v4i32,// ->56185
/*56173*/         OPC_CheckChild1Type, MVT::v4f32,
/*56175*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*56185*/       0, // EndSwitchType
/*56186*/     /*Scope*/ 34, /*->56221*/
/*56187*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*56190*/       OPC_RecordChild1, // #0 = $Vm
/*56191*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56206
/*56194*/         OPC_CheckChild1Type, MVT::v2f32,
/*56196*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*56206*/       /*SwitchType*/ 12, MVT::v4i32,// ->56220
/*56208*/         OPC_CheckChild1Type, MVT::v4f32,
/*56210*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*56220*/       0, // EndSwitchType
/*56221*/     /*Scope*/ 34, /*->56256*/
/*56222*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*56225*/       OPC_RecordChild1, // #0 = $Vm
/*56226*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56241
/*56229*/         OPC_CheckChild1Type, MVT::v2f32,
/*56231*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*56241*/       /*SwitchType*/ 12, MVT::v4i32,// ->56255
/*56243*/         OPC_CheckChild1Type, MVT::v4f32,
/*56245*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*56255*/       0, // EndSwitchType
/*56256*/     /*Scope*/ 34, /*->56291*/
/*56257*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*56260*/       OPC_RecordChild1, // #0 = $Vm
/*56261*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56276
/*56264*/         OPC_CheckChild1Type, MVT::v2f32,
/*56266*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*56276*/       /*SwitchType*/ 12, MVT::v4i32,// ->56290
/*56278*/         OPC_CheckChild1Type, MVT::v4f32,
/*56280*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*56290*/       0, // EndSwitchType
/*56291*/     /*Scope*/ 34, /*->56326*/
/*56292*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*56295*/       OPC_RecordChild1, // #0 = $Vm
/*56296*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56311
/*56299*/         OPC_CheckChild1Type, MVT::v2f32,
/*56301*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*56311*/       /*SwitchType*/ 12, MVT::v4i32,// ->56325
/*56313*/         OPC_CheckChild1Type, MVT::v4f32,
/*56315*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*56325*/       0, // EndSwitchType
/*56326*/     /*Scope*/ 34, /*->56361*/
/*56327*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*56330*/       OPC_RecordChild1, // #0 = $Vm
/*56331*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->56346
/*56334*/         OPC_CheckChild1Type, MVT::v2f32,
/*56336*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*56346*/       /*SwitchType*/ 12, MVT::v4i32,// ->56360
/*56348*/         OPC_CheckChild1Type, MVT::v4f32,
/*56350*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*56360*/       0, // EndSwitchType
/*56361*/     /*Scope*/ 22, /*->56384*/
/*56362*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*56365*/       OPC_RecordChild1, // #0 = $Vm
/*56366*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*56368*/       OPC_EmitInteger, MVT::i32, 14, 
/*56371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 253:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*56384*/     /*Scope*/ 24, /*->56409*/
/*56385*/       OPC_CheckChild0Integer, 87|128,2/*343*/, 
/*56388*/       OPC_RecordChild1, // #0 = $Vn
/*56389*/       OPC_RecordChild2, // #1 = $Vm
/*56390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56392*/       OPC_EmitInteger, MVT::i32, 14, 
/*56395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 343:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*56409*/     /*Scope*/ 26, /*->56436*/
/*56410*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*56413*/       OPC_RecordChild1, // #0 = $orig
/*56414*/       OPC_RecordChild2, // #1 = $Vn
/*56415*/       OPC_RecordChild3, // #2 = $Vm
/*56416*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56418*/       OPC_EmitInteger, MVT::i32, 14, 
/*56421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 347:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*56436*/     /*Scope*/ 16, /*->56453*/
/*56437*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*56440*/       OPC_RecordChild1, // #0 = $src
/*56441*/       OPC_RecordChild2, // #1 = $Vm
/*56442*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 228:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56453*/     /*Scope*/ 16, /*->56470*/
/*56454*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*56457*/       OPC_RecordChild1, // #0 = $src
/*56458*/       OPC_RecordChild2, // #1 = $Vm
/*56459*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 229:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56470*/     /*Scope*/ 14, /*->56485*/
/*56471*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*56474*/       OPC_RecordChild1, // #0 = $Vm
/*56475*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 230:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*56485*/     /*Scope*/ 14, /*->56500*/
/*56486*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*56489*/       OPC_RecordChild1, // #0 = $Vm
/*56490*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 231:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*56500*/     /*Scope*/ 16, /*->56517*/
/*56501*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*56504*/       OPC_RecordChild1, // #0 = $src
/*56505*/       OPC_RecordChild2, // #1 = $Vm
/*56506*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56517*/     /*Scope*/ 16, /*->56534*/
/*56518*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*56521*/       OPC_RecordChild1, // #0 = $src
/*56522*/       OPC_RecordChild2, // #1 = $Vm
/*56523*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56534*/     /*Scope*/ 18, /*->56553*/
/*56535*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*56538*/       OPC_RecordChild1, // #0 = $src
/*56539*/       OPC_RecordChild2, // #1 = $Vn
/*56540*/       OPC_RecordChild3, // #2 = $Vm
/*56541*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56553*/     /*Scope*/ 18, /*->56572*/
/*56554*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*56557*/       OPC_RecordChild1, // #0 = $src
/*56558*/       OPC_RecordChild2, // #1 = $Vn
/*56559*/       OPC_RecordChild3, // #2 = $Vm
/*56560*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56572*/     /*Scope*/ 18, /*->56591*/
/*56573*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*56576*/       OPC_RecordChild1, // #0 = $src
/*56577*/       OPC_RecordChild2, // #1 = $Vn
/*56578*/       OPC_RecordChild3, // #2 = $Vm
/*56579*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56591*/     /*Scope*/ 18, /*->56610*/
/*56592*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*56595*/       OPC_RecordChild1, // #0 = $src
/*56596*/       OPC_RecordChild2, // #1 = $Vn
/*56597*/       OPC_RecordChild3, // #2 = $Vm
/*56598*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*56600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56610*/     /*Scope*/ 44, /*->56655*/
/*56611*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*56614*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56615*/       OPC_RecordChild2, // #1 = $hash_e
/*56616*/       OPC_RecordChild3, // #2 = $wk
/*56617*/       OPC_EmitInteger, MVT::i64, 0, 
/*56620*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56623*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56632*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56635*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 232:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56655*/     /*Scope*/ 44, /*->56700*/
/*56656*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*56659*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56660*/       OPC_RecordChild2, // #1 = $hash_e
/*56661*/       OPC_RecordChild3, // #2 = $wk
/*56662*/       OPC_EmitInteger, MVT::i64, 0, 
/*56665*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56668*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56677*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56680*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 234:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56700*/     /*Scope*/ 44, /*->56745*/
/*56701*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*56704*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56705*/       OPC_RecordChild2, // #1 = $hash_e
/*56706*/       OPC_RecordChild3, // #2 = $wk
/*56707*/       OPC_EmitInteger, MVT::i64, 0, 
/*56710*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56713*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56722*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56725*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56745*/     /*Scope*/ 72, /*->56818*/
/*56746*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*56749*/       OPC_RecordChild1, // #0 = $Vm
/*56750*/       OPC_Scope, 32, /*->56784*/ // 2 children in Scope
/*56752*/         OPC_CheckChild1Type, MVT::v2i32,
/*56754*/         OPC_RecordChild2, // #1 = $SIMM
/*56755*/         OPC_MoveChild, 2,
/*56757*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56760*/         OPC_MoveParent,
/*56761*/         OPC_CheckType, MVT::v2f32,
/*56763*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56765*/         OPC_EmitConvertToTarget, 1,
/*56767*/         OPC_EmitInteger, MVT::i32, 14, 
/*56770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 254:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56784*/       /*Scope*/ 32, /*->56817*/
/*56785*/         OPC_CheckChild1Type, MVT::v4i32,
/*56787*/         OPC_RecordChild2, // #1 = $SIMM
/*56788*/         OPC_MoveChild, 2,
/*56790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56793*/         OPC_MoveParent,
/*56794*/         OPC_CheckType, MVT::v4f32,
/*56796*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56798*/         OPC_EmitConvertToTarget, 1,
/*56800*/         OPC_EmitInteger, MVT::i32, 14, 
/*56803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 254:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56817*/       0, /*End of Scope*/
/*56818*/     /*Scope*/ 72, /*->56891*/
/*56819*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*56822*/       OPC_RecordChild1, // #0 = $Vm
/*56823*/       OPC_Scope, 32, /*->56857*/ // 2 children in Scope
/*56825*/         OPC_CheckChild1Type, MVT::v2i32,
/*56827*/         OPC_RecordChild2, // #1 = $SIMM
/*56828*/         OPC_MoveChild, 2,
/*56830*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56833*/         OPC_MoveParent,
/*56834*/         OPC_CheckType, MVT::v2f32,
/*56836*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56838*/         OPC_EmitConvertToTarget, 1,
/*56840*/         OPC_EmitInteger, MVT::i32, 14, 
/*56843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 255:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56857*/       /*Scope*/ 32, /*->56890*/
/*56858*/         OPC_CheckChild1Type, MVT::v4i32,
/*56860*/         OPC_RecordChild2, // #1 = $SIMM
/*56861*/         OPC_MoveChild, 2,
/*56863*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56866*/         OPC_MoveParent,
/*56867*/         OPC_CheckType, MVT::v4f32,
/*56869*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56871*/         OPC_EmitConvertToTarget, 1,
/*56873*/         OPC_EmitInteger, MVT::i32, 14, 
/*56876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 255:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56890*/       0, /*End of Scope*/
/*56891*/     /*Scope*/ 42, /*->56934*/
/*56892*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*56895*/       OPC_RecordChild1, // #0 = $Vn
/*56896*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->56915
/*56899*/         OPC_CheckChild1Type, MVT::v2f32,
/*56901*/         OPC_RecordChild2, // #1 = $Vm
/*56902*/         OPC_CheckChild2Type, MVT::v2f32,
/*56904*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 274:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56915*/       /*SwitchType*/ 16, MVT::v4f32,// ->56933
/*56917*/         OPC_CheckChild1Type, MVT::v4f32,
/*56919*/         OPC_RecordChild2, // #1 = $Vm
/*56920*/         OPC_CheckChild2Type, MVT::v4f32,
/*56922*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 274:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56933*/       0, // EndSwitchType
/*56934*/     /*Scope*/ 42, /*->56977*/
/*56935*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*56938*/       OPC_RecordChild1, // #0 = $Vn
/*56939*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->56958
/*56942*/         OPC_CheckChild1Type, MVT::v2f32,
/*56944*/         OPC_RecordChild2, // #1 = $Vm
/*56945*/         OPC_CheckChild2Type, MVT::v2f32,
/*56947*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 277:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56958*/       /*SwitchType*/ 16, MVT::v4f32,// ->56976
/*56960*/         OPC_CheckChild1Type, MVT::v4f32,
/*56962*/         OPC_RecordChild2, // #1 = $Vm
/*56963*/         OPC_CheckChild2Type, MVT::v4f32,
/*56965*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 277:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56976*/       0, // EndSwitchType
/*56977*/     /*Scope*/ 58, /*->57036*/
/*56978*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*56981*/       OPC_RecordChild1, // #0 = $Vn
/*56982*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->57009
/*56985*/         OPC_CheckChild1Type, MVT::v2f32,
/*56987*/         OPC_RecordChild2, // #1 = $Vm
/*56988*/         OPC_CheckChild2Type, MVT::v2f32,
/*56990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56992*/         OPC_EmitInteger, MVT::i32, 14, 
/*56995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 318:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57009*/       /*SwitchType*/ 24, MVT::v4f32,// ->57035
/*57011*/         OPC_CheckChild1Type, MVT::v4f32,
/*57013*/         OPC_RecordChild2, // #1 = $Vm
/*57014*/         OPC_CheckChild2Type, MVT::v4f32,
/*57016*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57018*/         OPC_EmitInteger, MVT::i32, 14, 
/*57021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 318:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57035*/       0, // EndSwitchType
/*57036*/     /*Scope*/ 58, /*->57095*/
/*57037*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*57040*/       OPC_RecordChild1, // #0 = $Vn
/*57041*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->57068
/*57044*/         OPC_CheckChild1Type, MVT::v2f32,
/*57046*/         OPC_RecordChild2, // #1 = $Vm
/*57047*/         OPC_CheckChild2Type, MVT::v2f32,
/*57049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57051*/         OPC_EmitInteger, MVT::i32, 14, 
/*57054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57068*/       /*SwitchType*/ 24, MVT::v4f32,// ->57094
/*57070*/         OPC_CheckChild1Type, MVT::v4f32,
/*57072*/         OPC_RecordChild2, // #1 = $Vm
/*57073*/         OPC_CheckChild2Type, MVT::v4f32,
/*57075*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57077*/         OPC_EmitInteger, MVT::i32, 14, 
/*57080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57094*/       0, // EndSwitchType
/*57095*/     /*Scope*/ 22, /*->57118*/
/*57096*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*57099*/       OPC_RecordChild1, // #0 = $Vm
/*57100*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*57102*/       OPC_EmitInteger, MVT::i32, 14, 
/*57105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 256:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*57118*/     /*Scope*/ 34, /*->57153*/
/*57119*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*57122*/       OPC_RecordChild1, // #0 = $Vm
/*57123*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57138
/*57126*/         OPC_CheckChild1Type, MVT::v2f32,
/*57128*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*57138*/       /*SwitchType*/ 12, MVT::v4f32,// ->57152
/*57140*/         OPC_CheckChild1Type, MVT::v4f32,
/*57142*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*57152*/       0, // EndSwitchType
/*57153*/     /*Scope*/ 34, /*->57188*/
/*57154*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*57157*/       OPC_RecordChild1, // #0 = $Vm
/*57158*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57173
/*57161*/         OPC_CheckChild1Type, MVT::v2f32,
/*57163*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 325:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*57173*/       /*SwitchType*/ 12, MVT::v4f32,// ->57187
/*57175*/         OPC_CheckChild1Type, MVT::v4f32,
/*57177*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 325:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*57187*/       0, // EndSwitchType
/*57188*/     /*Scope*/ 34, /*->57223*/
/*57189*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*57192*/       OPC_RecordChild1, // #0 = $Vm
/*57193*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57208
/*57196*/         OPC_CheckChild1Type, MVT::v2f32,
/*57198*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 321:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*57208*/       /*SwitchType*/ 12, MVT::v4f32,// ->57222
/*57210*/         OPC_CheckChild1Type, MVT::v4f32,
/*57212*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 321:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*57222*/       0, // EndSwitchType
/*57223*/     /*Scope*/ 34, /*->57258*/
/*57224*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*57227*/       OPC_RecordChild1, // #0 = $Vm
/*57228*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57243
/*57231*/         OPC_CheckChild1Type, MVT::v2f32,
/*57233*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 326:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*57243*/       /*SwitchType*/ 12, MVT::v4f32,// ->57257
/*57245*/         OPC_CheckChild1Type, MVT::v4f32,
/*57247*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 326:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*57257*/       0, // EndSwitchType
/*57258*/     /*Scope*/ 34, /*->57293*/
/*57259*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*57262*/       OPC_RecordChild1, // #0 = $Vm
/*57263*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57278
/*57266*/         OPC_CheckChild1Type, MVT::v2f32,
/*57268*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*57278*/       /*SwitchType*/ 12, MVT::v4f32,// ->57292
/*57280*/         OPC_CheckChild1Type, MVT::v4f32,
/*57282*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*57292*/       0, // EndSwitchType
/*57293*/     /*Scope*/ 34, /*->57328*/
/*57294*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*57297*/       OPC_RecordChild1, // #0 = $Vm
/*57298*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->57313
/*57301*/         OPC_CheckChild1Type, MVT::v2f32,
/*57303*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*57313*/       /*SwitchType*/ 12, MVT::v4f32,// ->57327
/*57315*/         OPC_CheckChild1Type, MVT::v4f32,
/*57317*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*57319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*57327*/       0, // EndSwitchType
/*57328*/     0, /*End of Scope*/
/*57329*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57620
/*57333*/     OPC_Scope, 6|128,1/*134*/, /*->57470*/ // 2 children in Scope
/*57336*/       OPC_MoveChild, 0,
/*57338*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*57341*/       OPC_RecordChild0, // #0 = $Rm
/*57342*/       OPC_RecordChild1, // #1 = $rot
/*57343*/       OPC_MoveChild, 1,
/*57345*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57348*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*57350*/       OPC_CheckType, MVT::i32,
/*57352*/       OPC_MoveParent,
/*57353*/       OPC_MoveParent,
/*57354*/       OPC_MoveChild, 1,
/*57356*/       OPC_Scope, 55, /*->57413*/ // 2 children in Scope
/*57358*/         OPC_CheckValueType, MVT::i8,
/*57360*/         OPC_MoveParent,
/*57361*/         OPC_Scope, 24, /*->57387*/ // 2 children in Scope
/*57363*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57365*/           OPC_EmitConvertToTarget, 1,
/*57367*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57370*/           OPC_EmitInteger, MVT::i32, 14, 
/*57373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57387*/         /*Scope*/ 24, /*->57412*/
/*57388*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57390*/           OPC_EmitConvertToTarget, 1,
/*57392*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57395*/           OPC_EmitInteger, MVT::i32, 14, 
/*57398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57412*/         0, /*End of Scope*/
/*57413*/       /*Scope*/ 55, /*->57469*/
/*57414*/         OPC_CheckValueType, MVT::i16,
/*57416*/         OPC_MoveParent,
/*57417*/         OPC_Scope, 24, /*->57443*/ // 2 children in Scope
/*57419*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57421*/           OPC_EmitConvertToTarget, 1,
/*57423*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57426*/           OPC_EmitInteger, MVT::i32, 14, 
/*57429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57432*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57443*/         /*Scope*/ 24, /*->57468*/
/*57444*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57446*/           OPC_EmitConvertToTarget, 1,
/*57448*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*57451*/           OPC_EmitInteger, MVT::i32, 14, 
/*57454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57468*/         0, /*End of Scope*/
/*57469*/       0, /*End of Scope*/
/*57470*/     /*Scope*/ 19|128,1/*147*/, /*->57619*/
/*57472*/       OPC_RecordChild0, // #0 = $Src
/*57473*/       OPC_MoveChild, 1,
/*57475*/       OPC_Scope, 70, /*->57547*/ // 2 children in Scope
/*57477*/         OPC_CheckValueType, MVT::i8,
/*57479*/         OPC_MoveParent,
/*57480*/         OPC_Scope, 22, /*->57504*/ // 3 children in Scope
/*57482*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57484*/           OPC_EmitInteger, MVT::i32, 0, 
/*57487*/           OPC_EmitInteger, MVT::i32, 14, 
/*57490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57493*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*57504*/         /*Scope*/ 18, /*->57523*/
/*57505*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*57507*/           OPC_EmitInteger, MVT::i32, 14, 
/*57510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57513*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57523*/         /*Scope*/ 22, /*->57546*/
/*57524*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57526*/           OPC_EmitInteger, MVT::i32, 0, 
/*57529*/           OPC_EmitInteger, MVT::i32, 14, 
/*57532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57535*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57546*/         0, /*End of Scope*/
/*57547*/       /*Scope*/ 70, /*->57618*/
/*57548*/         OPC_CheckValueType, MVT::i16,
/*57550*/         OPC_MoveParent,
/*57551*/         OPC_Scope, 22, /*->57575*/ // 3 children in Scope
/*57553*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57555*/           OPC_EmitInteger, MVT::i32, 0, 
/*57558*/           OPC_EmitInteger, MVT::i32, 14, 
/*57561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57564*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57575*/         /*Scope*/ 18, /*->57594*/
/*57576*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*57578*/           OPC_EmitInteger, MVT::i32, 14, 
/*57581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57584*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57594*/         /*Scope*/ 22, /*->57617*/
/*57595*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57597*/           OPC_EmitInteger, MVT::i32, 0, 
/*57600*/           OPC_EmitInteger, MVT::i32, 14, 
/*57603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57617*/         0, /*End of Scope*/
/*57618*/       0, /*End of Scope*/
/*57619*/     0, /*End of Scope*/
/*57620*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->57686
/*57623*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57624*/     OPC_CaptureGlueInput,
/*57625*/     OPC_RecordChild1, // #1 = $amt1
/*57626*/     OPC_MoveChild, 1,
/*57628*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->57658
/*57632*/       OPC_MoveParent,
/*57633*/       OPC_RecordChild2, // #2 = $amt2
/*57634*/       OPC_MoveChild, 2,
/*57636*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57639*/       OPC_MoveParent,
/*57640*/       OPC_EmitMergeInputChains1_0,
/*57641*/       OPC_EmitInteger, MVT::i32, 14, 
/*57644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57658*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->57685
/*57661*/       OPC_MoveParent,
/*57662*/       OPC_RecordChild2, // #2 = $amt2
/*57663*/       OPC_MoveChild, 2,
/*57665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57668*/       OPC_MoveParent,
/*57669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57671*/       OPC_EmitMergeInputChains1_0,
/*57672*/       OPC_EmitConvertToTarget, 1,
/*57674*/       OPC_EmitConvertToTarget, 2,
/*57676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57685*/     0, // EndSwitchOpcode
/*57686*/   /*SwitchOpcode*/ 82, TARGET_VAL(ARMISD::WrapperJT),// ->57771
/*57689*/     OPC_RecordChild0, // #0 = $dst
/*57690*/     OPC_MoveChild, 0,
/*57692*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57695*/     OPC_MoveParent,
/*57696*/     OPC_RecordChild1, // #1 = $id
/*57697*/     OPC_MoveChild, 1,
/*57699*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57702*/     OPC_MoveParent,
/*57703*/     OPC_Scope, 21, /*->57726*/ // 3 children in Scope
/*57705*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57707*/       OPC_EmitConvertToTarget, 1,
/*57709*/       OPC_EmitInteger, MVT::i32, 14, 
/*57712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57726*/     /*Scope*/ 21, /*->57748*/
/*57727*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57729*/       OPC_EmitConvertToTarget, 1,
/*57731*/       OPC_EmitInteger, MVT::i32, 14, 
/*57734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57748*/     /*Scope*/ 21, /*->57770*/
/*57749*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57751*/       OPC_EmitConvertToTarget, 1,
/*57753*/       OPC_EmitInteger, MVT::i32, 14, 
/*57756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57770*/     0, /*End of Scope*/
/*57771*/   /*SwitchOpcode*/ 34, TARGET_VAL(ARMISD::BR2_JT),// ->57808
/*57774*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*57775*/     OPC_RecordChild1, // #1 = $target
/*57776*/     OPC_CheckChild1Type, MVT::i32,
/*57778*/     OPC_RecordChild2, // #2 = $index
/*57779*/     OPC_RecordChild3, // #3 = $jt
/*57780*/     OPC_MoveChild, 3,
/*57782*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57785*/     OPC_MoveParent,
/*57786*/     OPC_RecordChild4, // #4 = $id
/*57787*/     OPC_MoveChild, 4,
/*57789*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57792*/     OPC_MoveParent,
/*57793*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57795*/     OPC_EmitMergeInputChains1_0,
/*57796*/     OPC_EmitConvertToTarget, 4,
/*57798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
/*57808*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57844
/*57811*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57812*/     OPC_CaptureGlueInput,
/*57813*/     OPC_RecordChild1, // #1 = $dst
/*57814*/     OPC_RecordChild2, // #2 = $src
/*57815*/     OPC_RecordChild3, // #3 = $size
/*57816*/     OPC_MoveChild, 3,
/*57818*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57821*/     OPC_MoveParent,
/*57822*/     OPC_RecordChild4, // #4 = $alignment
/*57823*/     OPC_MoveChild, 4,
/*57825*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57828*/     OPC_MoveParent,
/*57829*/     OPC_EmitMergeInputChains1_0,
/*57830*/     OPC_EmitConvertToTarget, 3,
/*57832*/     OPC_EmitConvertToTarget, 4,
/*57834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57844*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->57906
/*57847*/     OPC_RecordChild0, // #0 = $src
/*57848*/     OPC_RecordChild1, // #1 = $Rn
/*57849*/     OPC_RecordChild2, // #2 = $imm
/*57850*/     OPC_MoveChild, 2,
/*57852*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57855*/     OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*57857*/     OPC_MoveParent,
/*57858*/     OPC_Scope, 22, /*->57882*/ // 2 children in Scope
/*57860*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57862*/       OPC_EmitConvertToTarget, 2,
/*57864*/       OPC_EmitInteger, MVT::i32, 14, 
/*57867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57882*/     /*Scope*/ 22, /*->57905*/
/*57883*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57885*/       OPC_EmitConvertToTarget, 2,
/*57887*/       OPC_EmitInteger, MVT::i32, 14, 
/*57890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57905*/     0, /*End of Scope*/
/*57906*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->58079
/*57910*/     OPC_RecordChild0, // #0 = $lhs
/*57911*/     OPC_RecordChild1, // #1 = $rhs
/*57912*/     OPC_Scope, 9|128,1/*137*/, /*->58052*/ // 2 children in Scope
/*57915*/       OPC_MoveChild, 1,
/*57917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57920*/       OPC_Scope, 30, /*->57952*/ // 4 children in Scope
/*57922*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*57924*/         OPC_MoveParent,
/*57925*/         OPC_CheckType, MVT::i32,
/*57927*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57929*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57932*/         OPC_EmitConvertToTarget, 1,
/*57934*/         OPC_EmitInteger, MVT::i32, 14, 
/*57937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57952*/       /*Scope*/ 30, /*->57983*/
/*57953*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*57955*/         OPC_MoveParent,
/*57956*/         OPC_CheckType, MVT::i32,
/*57958*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57960*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57963*/         OPC_EmitConvertToTarget, 1,
/*57965*/         OPC_EmitInteger, MVT::i32, 14, 
/*57968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57983*/       /*Scope*/ 33, /*->58017*/
/*57984*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*57986*/         OPC_MoveParent,
/*57987*/         OPC_CheckType, MVT::i32,
/*57989*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57991*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57994*/         OPC_EmitConvertToTarget, 1,
/*57996*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57999*/         OPC_EmitInteger, MVT::i32, 14, 
/*58002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*58017*/       /*Scope*/ 33, /*->58051*/
/*58018*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*58020*/         OPC_MoveParent,
/*58021*/         OPC_CheckType, MVT::i32,
/*58023*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58025*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58028*/         OPC_EmitConvertToTarget, 1,
/*58030*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*58033*/         OPC_EmitInteger, MVT::i32, 14, 
/*58036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*58051*/       0, /*End of Scope*/
/*58052*/     /*Scope*/ 25, /*->58078*/
/*58053*/       OPC_CheckType, MVT::i32,
/*58055*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58057*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58060*/       OPC_EmitInteger, MVT::i32, 14, 
/*58063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*58078*/     0, /*End of Scope*/
/*58079*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->58141
/*58082*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*58083*/     OPC_CaptureGlueInput,
/*58084*/     OPC_RecordChild1, // #1 = $imm
/*58085*/     OPC_MoveChild, 1,
/*58087*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58090*/     OPC_Scope, 26, /*->58118*/ // 2 children in Scope
/*58092*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*58094*/       OPC_CheckType, MVT::i32,
/*58096*/       OPC_MoveParent,
/*58097*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (!Subtarget->isMClass())
/*58099*/       OPC_EmitMergeInputChains1_0,
/*58100*/       OPC_EmitConvertToTarget, 1,
/*58102*/       OPC_EmitInteger, MVT::i32, 14, 
/*58105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*58118*/     /*Scope*/ 21, /*->58140*/
/*58119*/       OPC_MoveParent,
/*58120*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58122*/       OPC_EmitMergeInputChains1_0,
/*58123*/       OPC_EmitConvertToTarget, 1,
/*58125*/       OPC_EmitInteger, MVT::i32, 14, 
/*58128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*58140*/     0, /*End of Scope*/
/*58141*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->58188
/*58144*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*58145*/     OPC_RecordChild1, // #1 = $amt
/*58146*/     OPC_MoveChild, 1,
/*58148*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->58170
/*58152*/       OPC_MoveParent,
/*58153*/       OPC_EmitMergeInputChains1_0,
/*58154*/       OPC_EmitInteger, MVT::i32, 14, 
/*58157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*58170*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->58187
/*58173*/       OPC_MoveParent,
/*58174*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58176*/       OPC_EmitMergeInputChains1_0,
/*58177*/       OPC_EmitConvertToTarget, 1,
/*58179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*58187*/     0, // EndSwitchOpcode
/*58188*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->58314
/*58191*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*58192*/     OPC_CaptureGlueInput,
/*58193*/     OPC_RecordChild1, // #1 = $func
/*58194*/     OPC_Scope, 80, /*->58276*/ // 2 children in Scope
/*58196*/       OPC_MoveChild, 1,
/*58198*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->58237
/*58202*/         OPC_MoveParent,
/*58203*/         OPC_Scope, 11, /*->58216*/ // 2 children in Scope
/*58205*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58207*/           OPC_EmitMergeInputChains1_0,
/*58208*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*58216*/         /*Scope*/ 19, /*->58236*/
/*58217*/           OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*58219*/           OPC_EmitMergeInputChains1_0,
/*58220*/           OPC_EmitInteger, MVT::i32, 14, 
/*58223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*58236*/         0, /*End of Scope*/
/*58237*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->58275
/*58240*/         OPC_MoveParent,
/*58241*/         OPC_Scope, 11, /*->58254*/ // 2 children in Scope
/*58243*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58245*/           OPC_EmitMergeInputChains1_0,
/*58246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*58254*/         /*Scope*/ 19, /*->58274*/
/*58255*/           OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*58257*/           OPC_EmitMergeInputChains1_0,
/*58258*/           OPC_EmitInteger, MVT::i32, 14, 
/*58261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58264*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*58274*/         0, /*End of Scope*/
/*58275*/       0, // EndSwitchOpcode
/*58276*/     /*Scope*/ 36, /*->58313*/
/*58277*/       OPC_CheckChild1Type, MVT::i32,
/*58279*/       OPC_Scope, 11, /*->58292*/ // 2 children in Scope
/*58281*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58283*/         OPC_EmitMergeInputChains1_0,
/*58284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*58292*/       /*Scope*/ 19, /*->58312*/
/*58293*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58295*/         OPC_EmitMergeInputChains1_0,
/*58296*/         OPC_EmitInteger, MVT::i32, 14, 
/*58299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*58312*/       0, /*End of Scope*/
/*58313*/     0, /*End of Scope*/
/*58314*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->58370
/*58317*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*58318*/     OPC_CaptureGlueInput,
/*58319*/     OPC_RecordChild1, // #1 = $func
/*58320*/     OPC_Scope, 25, /*->58347*/ // 2 children in Scope
/*58322*/       OPC_MoveChild, 1,
/*58324*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58327*/       OPC_MoveParent,
/*58328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58330*/       OPC_EmitMergeInputChains1_0,
/*58331*/       OPC_EmitInteger, MVT::i32, 14, 
/*58334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*58347*/     /*Scope*/ 21, /*->58369*/
/*58348*/       OPC_CheckChild1Type, MVT::i32,
/*58350*/       OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58352*/       OPC_EmitMergeInputChains1_0,
/*58353*/       OPC_EmitInteger, MVT::i32, 14, 
/*58356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*58369*/     0, /*End of Scope*/
/*58370*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->58454
/*58373*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*58374*/     OPC_CaptureGlueInput,
/*58375*/     OPC_RecordChild1, // #1 = $func
/*58376*/     OPC_Scope, 34, /*->58412*/ // 2 children in Scope
/*58378*/       OPC_MoveChild, 1,
/*58380*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->58396
/*58384*/         OPC_MoveParent,
/*58385*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58387*/         OPC_EmitMergeInputChains1_0,
/*58388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*58396*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->58411
/*58399*/         OPC_MoveParent,
/*58400*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58402*/         OPC_EmitMergeInputChains1_0,
/*58403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*58411*/       0, // EndSwitchOpcode
/*58412*/     /*Scope*/ 40, /*->58453*/
/*58413*/       OPC_CheckChild1Type, MVT::i32,
/*58415*/       OPC_Scope, 11, /*->58428*/ // 3 children in Scope
/*58417*/         OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*58419*/         OPC_EmitMergeInputChains1_0,
/*58420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*58428*/       /*Scope*/ 11, /*->58440*/
/*58429*/         OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58431*/         OPC_EmitMergeInputChains1_0,
/*58432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*58440*/       /*Scope*/ 11, /*->58452*/
/*58441*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58443*/         OPC_EmitMergeInputChains1_0,
/*58444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*58452*/       0, /*End of Scope*/
/*58453*/     0, /*End of Scope*/
/*58454*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->58579
/*58457*/     OPC_RecordChild0, // #0 = $src
/*58458*/     OPC_MoveChild, 0,
/*58460*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->58513
/*58464*/       OPC_MoveParent,
/*58465*/       OPC_CheckType, MVT::i32,
/*58467*/       OPC_Scope, 10, /*->58479*/ // 4 children in Scope
/*58469*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58479*/       /*Scope*/ 10, /*->58490*/
/*58480*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58490*/       /*Scope*/ 10, /*->58501*/
/*58491*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58501*/       /*Scope*/ 10, /*->58512*/
/*58502*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58512*/       0, /*End of Scope*/
/*58513*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->58578
/*58516*/       OPC_MoveParent,
/*58517*/       OPC_CheckType, MVT::i32,
/*58519*/       OPC_Scope, 18, /*->58539*/ // 3 children in Scope
/*58521*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58523*/         OPC_EmitInteger, MVT::i32, 14, 
/*58526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58539*/       /*Scope*/ 18, /*->58558*/
/*58540*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58542*/         OPC_EmitInteger, MVT::i32, 14, 
/*58545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58558*/       /*Scope*/ 18, /*->58577*/
/*58559*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58561*/         OPC_EmitInteger, MVT::i32, 14, 
/*58564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58577*/       0, /*End of Scope*/
/*58578*/     0, // EndSwitchOpcode
/*58579*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->58637
/*58582*/     OPC_RecordChild0, // #0 = $addr
/*58583*/     OPC_MoveChild, 0,
/*58585*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58588*/     OPC_MoveParent,
/*58589*/     OPC_CheckType, MVT::i32,
/*58591*/     OPC_Scope, 10, /*->58603*/ // 4 children in Scope
/*58593*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58603*/     /*Scope*/ 10, /*->58614*/
/*58604*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58614*/     /*Scope*/ 10, /*->58625*/
/*58615*/       OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*58617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58625*/     /*Scope*/ 10, /*->58636*/
/*58626*/       OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58636*/     0, /*End of Scope*/
/*58637*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->58689
/*58640*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58641*/     OPC_CaptureGlueInput,
/*58642*/     OPC_RecordChild1, // #1 = $dst
/*58643*/     OPC_Scope, 32, /*->58677*/ // 2 children in Scope
/*58645*/       OPC_MoveChild, 1,
/*58647*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->58662
/*58651*/         OPC_CheckType, MVT::i32,
/*58653*/         OPC_MoveParent,
/*58654*/         OPC_EmitMergeInputChains1_0,
/*58655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58662*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->58676
/*58665*/         OPC_CheckType, MVT::i32,
/*58667*/         OPC_MoveParent,
/*58668*/         OPC_EmitMergeInputChains1_0,
/*58669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58676*/       0, // EndSwitchOpcode
/*58677*/     /*Scope*/ 10, /*->58688*/
/*58678*/       OPC_CheckChild1Type, MVT::i32,
/*58680*/       OPC_EmitMergeInputChains1_0,
/*58681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58688*/     0, /*End of Scope*/
/*58689*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->58770
/*58692*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*58693*/     OPC_CaptureGlueInput,
/*58694*/     OPC_RecordChild1, // #1 = $func
/*58695*/     OPC_Scope, 50, /*->58747*/ // 2 children in Scope
/*58697*/       OPC_MoveChild, 1,
/*58699*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->58723
/*58703*/         OPC_MoveParent,
/*58704*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58706*/         OPC_EmitMergeInputChains1_0,
/*58707*/         OPC_EmitInteger, MVT::i32, 14, 
/*58710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*58723*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->58746
/*58726*/         OPC_MoveParent,
/*58727*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58729*/         OPC_EmitMergeInputChains1_0,
/*58730*/         OPC_EmitInteger, MVT::i32, 14, 
/*58733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*58746*/       0, // EndSwitchOpcode
/*58747*/     /*Scope*/ 21, /*->58769*/
/*58748*/       OPC_CheckChild1Type, MVT::i32,
/*58750*/       OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*58752*/       OPC_EmitMergeInputChains1_0,
/*58753*/       OPC_EmitInteger, MVT::i32, 14, 
/*58756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*58769*/     0, /*End of Scope*/
/*58770*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58931
/*58774*/     OPC_RecordChild0, // #0 = $V
/*58775*/     OPC_Scope, 30, /*->58807*/ // 4 children in Scope
/*58777*/       OPC_CheckChild0Type, MVT::v8i8,
/*58779*/       OPC_RecordChild1, // #1 = $lane
/*58780*/       OPC_MoveChild, 1,
/*58782*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58785*/       OPC_MoveParent,
/*58786*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58788*/       OPC_EmitConvertToTarget, 1,
/*58790*/       OPC_EmitInteger, MVT::i32, 14, 
/*58793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58807*/     /*Scope*/ 30, /*->58838*/
/*58808*/       OPC_CheckChild0Type, MVT::v4i16,
/*58810*/       OPC_RecordChild1, // #1 = $lane
/*58811*/       OPC_MoveChild, 1,
/*58813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58816*/       OPC_MoveParent,
/*58817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58819*/       OPC_EmitConvertToTarget, 1,
/*58821*/       OPC_EmitInteger, MVT::i32, 14, 
/*58824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58838*/     /*Scope*/ 45, /*->58884*/
/*58839*/       OPC_CheckChild0Type, MVT::v16i8,
/*58841*/       OPC_RecordChild1, // #1 = $lane
/*58842*/       OPC_MoveChild, 1,
/*58844*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58847*/       OPC_MoveParent,
/*58848*/       OPC_EmitConvertToTarget, 1,
/*58850*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58853*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58862*/       OPC_EmitConvertToTarget, 1,
/*58864*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58867*/       OPC_EmitInteger, MVT::i32, 14, 
/*58870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58884*/     /*Scope*/ 45, /*->58930*/
/*58885*/       OPC_CheckChild0Type, MVT::v8i16,
/*58887*/       OPC_RecordChild1, // #1 = $lane
/*58888*/       OPC_MoveChild, 1,
/*58890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58893*/       OPC_MoveParent,
/*58894*/       OPC_EmitConvertToTarget, 1,
/*58896*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58899*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58908*/       OPC_EmitConvertToTarget, 1,
/*58910*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58913*/       OPC_EmitInteger, MVT::i32, 14, 
/*58916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58930*/     0, /*End of Scope*/
/*58931*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->59092
/*58935*/     OPC_RecordChild0, // #0 = $V
/*58936*/     OPC_Scope, 30, /*->58968*/ // 4 children in Scope
/*58938*/       OPC_CheckChild0Type, MVT::v8i8,
/*58940*/       OPC_RecordChild1, // #1 = $lane
/*58941*/       OPC_MoveChild, 1,
/*58943*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58946*/       OPC_MoveParent,
/*58947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58949*/       OPC_EmitConvertToTarget, 1,
/*58951*/       OPC_EmitInteger, MVT::i32, 14, 
/*58954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58968*/     /*Scope*/ 30, /*->58999*/
/*58969*/       OPC_CheckChild0Type, MVT::v4i16,
/*58971*/       OPC_RecordChild1, // #1 = $lane
/*58972*/       OPC_MoveChild, 1,
/*58974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58977*/       OPC_MoveParent,
/*58978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58980*/       OPC_EmitConvertToTarget, 1,
/*58982*/       OPC_EmitInteger, MVT::i32, 14, 
/*58985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58999*/     /*Scope*/ 45, /*->59045*/
/*59000*/       OPC_CheckChild0Type, MVT::v16i8,
/*59002*/       OPC_RecordChild1, // #1 = $lane
/*59003*/       OPC_MoveChild, 1,
/*59005*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59008*/       OPC_MoveParent,
/*59009*/       OPC_EmitConvertToTarget, 1,
/*59011*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*59014*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*59023*/       OPC_EmitConvertToTarget, 1,
/*59025*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*59028*/       OPC_EmitInteger, MVT::i32, 14, 
/*59031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*59045*/     /*Scope*/ 45, /*->59091*/
/*59046*/       OPC_CheckChild0Type, MVT::v8i16,
/*59048*/       OPC_RecordChild1, // #1 = $lane
/*59049*/       OPC_MoveChild, 1,
/*59051*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59054*/       OPC_MoveParent,
/*59055*/       OPC_EmitConvertToTarget, 1,
/*59057*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*59060*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*59069*/       OPC_EmitConvertToTarget, 1,
/*59071*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*59074*/       OPC_EmitInteger, MVT::i32, 14, 
/*59077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*59091*/     0, /*End of Scope*/
/*59092*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->59346
/*59096*/     OPC_RecordChild0, // #0 = $V
/*59097*/     OPC_Scope, 64, /*->59163*/ // 5 children in Scope
/*59099*/       OPC_CheckChild0Type, MVT::v2i32,
/*59101*/       OPC_RecordChild1, // #1 = $lane
/*59102*/       OPC_MoveChild, 1,
/*59104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59107*/       OPC_MoveParent,
/*59108*/       OPC_CheckType, MVT::i32,
/*59110*/       OPC_Scope, 21, /*->59133*/ // 2 children in Scope
/*59112*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP2()) && (!Subtarget->isSwift())
/*59114*/         OPC_EmitConvertToTarget, 1,
/*59116*/         OPC_EmitInteger, MVT::i32, 14, 
/*59119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*59133*/       /*Scope*/ 28, /*->59162*/
/*59134*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*59136*/         OPC_EmitConvertToTarget, 1,
/*59138*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59141*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59150*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59153*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59162*/       0, /*End of Scope*/
/*59163*/     /*Scope*/ 81, /*->59245*/
/*59164*/       OPC_CheckChild0Type, MVT::v4i32,
/*59166*/       OPC_RecordChild1, // #1 = $lane
/*59167*/       OPC_MoveChild, 1,
/*59169*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59172*/       OPC_MoveParent,
/*59173*/       OPC_CheckType, MVT::i32,
/*59175*/       OPC_Scope, 38, /*->59215*/ // 2 children in Scope
/*59177*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*59179*/         OPC_EmitConvertToTarget, 1,
/*59181*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*59184*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59193*/         OPC_EmitConvertToTarget, 1,
/*59195*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*59198*/         OPC_EmitInteger, MVT::i32, 14, 
/*59201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*59215*/       /*Scope*/ 28, /*->59244*/
/*59216*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*59218*/         OPC_EmitConvertToTarget, 1,
/*59220*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59223*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59232*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59235*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59244*/       0, /*End of Scope*/
/*59245*/     /*Scope*/ 23, /*->59269*/
/*59246*/       OPC_RecordChild1, // #1 = $src2
/*59247*/       OPC_MoveChild, 1,
/*59249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59252*/       OPC_MoveParent,
/*59253*/       OPC_CheckType, MVT::f64,
/*59255*/       OPC_EmitConvertToTarget, 1,
/*59257*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*59260*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*59269*/     /*Scope*/ 37, /*->59307*/
/*59270*/       OPC_CheckChild0Type, MVT::v2f32,
/*59272*/       OPC_RecordChild1, // #1 = $src2
/*59273*/       OPC_MoveChild, 1,
/*59275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59278*/       OPC_MoveParent,
/*59279*/       OPC_CheckType, MVT::f32,
/*59281*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59284*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59293*/       OPC_EmitConvertToTarget, 1,
/*59295*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59298*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59307*/     /*Scope*/ 37, /*->59345*/
/*59308*/       OPC_CheckChild0Type, MVT::v4f32,
/*59310*/       OPC_RecordChild1, // #1 = $src2
/*59311*/       OPC_MoveChild, 1,
/*59313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59316*/       OPC_MoveParent,
/*59317*/       OPC_CheckType, MVT::f32,
/*59319*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59322*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59331*/       OPC_EmitConvertToTarget, 1,
/*59333*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59336*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59345*/     0, /*End of Scope*/
/*59346*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59711
/*59350*/     OPC_Scope, 56|128,1/*184*/, /*->59537*/ // 2 children in Scope
/*59353*/       OPC_MoveChild, 0,
/*59355*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->59416
/*59359*/         OPC_RecordChild0, // #0 = $a
/*59360*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59388
/*59363*/           OPC_MoveParent,
/*59364*/           OPC_CheckType, MVT::i32,
/*59366*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59368*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59376*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59379*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*59388*/         /*SwitchType*/ 25, MVT::f64,// ->59415
/*59390*/           OPC_MoveParent,
/*59391*/           OPC_CheckType, MVT::i32,
/*59393*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59395*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59403*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59406*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*59415*/         0, // EndSwitchType
/*59416*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->59476
/*59419*/         OPC_RecordChild0, // #0 = $a
/*59420*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59448
/*59423*/           OPC_MoveParent,
/*59424*/           OPC_CheckType, MVT::i32,
/*59426*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59428*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59436*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59439*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*59448*/         /*SwitchType*/ 25, MVT::f64,// ->59475
/*59450*/           OPC_MoveParent,
/*59451*/           OPC_CheckType, MVT::i32,
/*59453*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59455*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59463*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59466*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*59475*/         0, // EndSwitchType
/*59476*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->59536
/*59479*/         OPC_RecordChild0, // #0 = $a
/*59480*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59508
/*59483*/           OPC_MoveParent,
/*59484*/           OPC_CheckType, MVT::i32,
/*59486*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59488*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59496*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59499*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59508*/         /*SwitchType*/ 25, MVT::f64,// ->59535
/*59510*/           OPC_MoveParent,
/*59511*/           OPC_CheckType, MVT::i32,
/*59513*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59515*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59523*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59526*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59535*/         0, // EndSwitchType
/*59536*/       0, // EndSwitchOpcode
/*59537*/     /*Scope*/ 43|128,1/*171*/, /*->59710*/
/*59539*/       OPC_RecordChild0, // #0 = $a
/*59540*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->59665
/*59543*/         OPC_Scope, 32, /*->59577*/ // 2 children in Scope
/*59545*/           OPC_CheckChild0Type, MVT::f64,
/*59547*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59549*/           OPC_EmitInteger, MVT::i32, 14, 
/*59552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59555*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59565*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59568*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59577*/         /*Scope*/ 86, /*->59664*/
/*59578*/           OPC_CheckChild0Type, MVT::f32,
/*59580*/           OPC_Scope, 30, /*->59612*/ // 2 children in Scope
/*59582*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59584*/             OPC_EmitInteger, MVT::i32, 14, 
/*59587*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59590*/             OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59600*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59603*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59612*/           /*Scope*/ 50, /*->59663*/
/*59613*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59615*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59622*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59625*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59635*/             OPC_EmitInteger, MVT::i32, 14, 
/*59638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59641*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59651*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59654*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59663*/           0, /*End of Scope*/
/*59664*/         0, /*End of Scope*/
/*59665*/       /*SwitchType*/ 20, MVT::v2i32,// ->59687
/*59667*/         OPC_CheckChild0Type, MVT::v2f32,
/*59669*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59671*/         OPC_EmitInteger, MVT::i32, 14, 
/*59674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59687*/       /*SwitchType*/ 20, MVT::v4i32,// ->59709
/*59689*/         OPC_CheckChild0Type, MVT::v4f32,
/*59691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59693*/         OPC_EmitInteger, MVT::i32, 14, 
/*59696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59709*/       0, // EndSwitchType
/*59710*/     0, /*End of Scope*/
/*59711*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_UINT),// ->60076
/*59715*/     OPC_Scope, 56|128,1/*184*/, /*->59902*/ // 2 children in Scope
/*59718*/       OPC_MoveChild, 0,
/*59720*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->59781
/*59724*/         OPC_RecordChild0, // #0 = $a
/*59725*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59753
/*59728*/           OPC_MoveParent,
/*59729*/           OPC_CheckType, MVT::i32,
/*59731*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59733*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59741*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59744*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59753*/         /*SwitchType*/ 25, MVT::f64,// ->59780
/*59755*/           OPC_MoveParent,
/*59756*/           OPC_CheckType, MVT::i32,
/*59758*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59760*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59768*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59771*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59780*/         0, // EndSwitchType
/*59781*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->59841
/*59784*/         OPC_RecordChild0, // #0 = $a
/*59785*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59813
/*59788*/           OPC_MoveParent,
/*59789*/           OPC_CheckType, MVT::i32,
/*59791*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59793*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59801*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59804*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59813*/         /*SwitchType*/ 25, MVT::f64,// ->59840
/*59815*/           OPC_MoveParent,
/*59816*/           OPC_CheckType, MVT::i32,
/*59818*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59820*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59828*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59831*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59840*/         0, // EndSwitchType
/*59841*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->59901
/*59844*/         OPC_RecordChild0, // #0 = $a
/*59845*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->59873
/*59848*/           OPC_MoveParent,
/*59849*/           OPC_CheckType, MVT::i32,
/*59851*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*59853*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59861*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59864*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59873*/         /*SwitchType*/ 25, MVT::f64,// ->59900
/*59875*/           OPC_MoveParent,
/*59876*/           OPC_CheckType, MVT::i32,
/*59878*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*59880*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59888*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59891*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59900*/         0, // EndSwitchType
/*59901*/       0, // EndSwitchOpcode
/*59902*/     /*Scope*/ 43|128,1/*171*/, /*->60075*/
/*59904*/       OPC_RecordChild0, // #0 = $a
/*59905*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->60030
/*59908*/         OPC_Scope, 32, /*->59942*/ // 2 children in Scope
/*59910*/           OPC_CheckChild0Type, MVT::f64,
/*59912*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59914*/           OPC_EmitInteger, MVT::i32, 14, 
/*59917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59920*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59930*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59933*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59942*/         /*Scope*/ 86, /*->60029*/
/*59943*/           OPC_CheckChild0Type, MVT::f32,
/*59945*/           OPC_Scope, 30, /*->59977*/ // 2 children in Scope
/*59947*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59949*/             OPC_EmitInteger, MVT::i32, 14, 
/*59952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59955*/             OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59965*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59968*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59977*/           /*Scope*/ 50, /*->60028*/
/*59978*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59980*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59987*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59990*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*60000*/             OPC_EmitInteger, MVT::i32, 14, 
/*60003*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60006*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*60016*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60019*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*60028*/           0, /*End of Scope*/
/*60029*/         0, /*End of Scope*/
/*60030*/       /*SwitchType*/ 20, MVT::v2i32,// ->60052
/*60032*/         OPC_CheckChild0Type, MVT::v2f32,
/*60034*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60036*/         OPC_EmitInteger, MVT::i32, 14, 
/*60039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60042*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*60052*/       /*SwitchType*/ 20, MVT::v4i32,// ->60074
/*60054*/         OPC_CheckChild0Type, MVT::v4f32,
/*60056*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60058*/         OPC_EmitInteger, MVT::i32, 14, 
/*60061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*60074*/       0, // EndSwitchType
/*60075*/     0, /*End of Scope*/
/*60076*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->60406
/*60080*/     OPC_RecordNode, // #0 = $imm
/*60081*/     OPC_CheckType, MVT::i32,
/*60083*/     OPC_Scope, 26, /*->60111*/ // 11 children in Scope
/*60085*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*60087*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60089*/       OPC_EmitConvertToTarget, 0,
/*60091*/       OPC_EmitInteger, MVT::i32, 14, 
/*60094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*60111*/     /*Scope*/ 26, /*->60138*/
/*60112*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*60114*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60116*/       OPC_EmitConvertToTarget, 0,
/*60118*/       OPC_EmitInteger, MVT::i32, 14, 
/*60121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*60138*/     /*Scope*/ 22, /*->60161*/
/*60139*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*60141*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*60143*/       OPC_EmitConvertToTarget, 0,
/*60145*/       OPC_EmitInteger, MVT::i32, 14, 
/*60148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*60161*/     /*Scope*/ 29, /*->60191*/
/*60162*/       OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*60164*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60166*/       OPC_EmitConvertToTarget, 0,
/*60168*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*60171*/       OPC_EmitInteger, MVT::i32, 14, 
/*60174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*60191*/     /*Scope*/ 14, /*->60206*/
/*60192*/       OPC_CheckPredicate, 111, // Predicate_arm_i32imm
/*60194*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60196*/       OPC_EmitConvertToTarget, 0,
/*60198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*60206*/     /*Scope*/ 26, /*->60233*/
/*60207*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*60209*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60211*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60214*/       OPC_EmitConvertToTarget, 0,
/*60216*/       OPC_EmitInteger, MVT::i32, 14, 
/*60219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*60233*/     /*Scope*/ 22, /*->60256*/
/*60234*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*60236*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60238*/       OPC_EmitConvertToTarget, 0,
/*60240*/       OPC_EmitInteger, MVT::i32, 14, 
/*60243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*60256*/     /*Scope*/ 29, /*->60286*/
/*60257*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*60259*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60261*/       OPC_EmitConvertToTarget, 0,
/*60263*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*60266*/       OPC_EmitInteger, MVT::i32, 14, 
/*60269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*60286*/     /*Scope*/ 55, /*->60342*/
/*60287*/       OPC_CheckPredicate, 112, // Predicate_thumb_immshifted
/*60289*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60291*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60294*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60297*/       OPC_EmitConvertToTarget, 0,
/*60299*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*60302*/       OPC_EmitInteger, MVT::i32, 14, 
/*60305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60308*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60319*/       OPC_EmitConvertToTarget, 0,
/*60321*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*60324*/       OPC_EmitInteger, MVT::i32, 14, 
/*60327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*60342*/     /*Scope*/ 49, /*->60392*/
/*60343*/       OPC_CheckPredicate, 113, // Predicate_imm0_255_comp
/*60345*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60347*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60350*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60353*/       OPC_EmitConvertToTarget, 0,
/*60355*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*60358*/       OPC_EmitInteger, MVT::i32, 14, 
/*60361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60364*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60375*/       OPC_EmitInteger, MVT::i32, 14, 
/*60378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*60392*/     /*Scope*/ 12, /*->60405*/
/*60393*/       OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60395*/       OPC_EmitConvertToTarget, 0,
/*60397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*60405*/     0, /*End of Scope*/
/*60406*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->60442
/*60409*/     OPC_RecordNode, // #0 = 'trap' chained node
/*60410*/     OPC_Scope, 9, /*->60421*/ // 3 children in Scope
/*60412*/       OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*60414*/       OPC_EmitMergeInputChains1_0,
/*60415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60421*/     /*Scope*/ 9, /*->60431*/
/*60422*/       OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*60424*/       OPC_EmitMergeInputChains1_0,
/*60425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60431*/     /*Scope*/ 9, /*->60441*/
/*60432*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60434*/       OPC_EmitMergeInputChains1_0,
/*60435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60441*/     0, /*End of Scope*/
/*60442*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->60503
/*60445*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60446*/     OPC_CaptureGlueInput,
/*60447*/     OPC_Scope, 17, /*->60466*/ // 3 children in Scope
/*60449*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*60451*/       OPC_EmitMergeInputChains1_0,
/*60452*/       OPC_EmitInteger, MVT::i32, 14, 
/*60455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60466*/     /*Scope*/ 17, /*->60484*/
/*60467*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60469*/       OPC_EmitMergeInputChains1_0,
/*60470*/       OPC_EmitInteger, MVT::i32, 14, 
/*60473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60484*/     /*Scope*/ 17, /*->60502*/
/*60485*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60487*/       OPC_EmitMergeInputChains1_0,
/*60488*/       OPC_EmitInteger, MVT::i32, 14, 
/*60491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60502*/     0, /*End of Scope*/
/*60503*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->60553
/*60506*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60507*/     OPC_RecordChild1, // #1 = $dst
/*60508*/     OPC_CheckChild1Type, MVT::i32,
/*60510*/     OPC_Scope, 10, /*->60522*/ // 3 children in Scope
/*60512*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*60514*/       OPC_EmitMergeInputChains1_0,
/*60515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60522*/     /*Scope*/ 10, /*->60533*/
/*60523*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60525*/       OPC_EmitMergeInputChains1_0,
/*60526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60533*/     /*Scope*/ 18, /*->60552*/
/*60534*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60536*/       OPC_EmitMergeInputChains1_0,
/*60537*/       OPC_EmitInteger, MVT::i32, 14, 
/*60540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60552*/     0, /*End of Scope*/
/*60553*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->60615
/*60556*/     OPC_RecordNode, // #0 = 'br' chained node
/*60557*/     OPC_RecordChild1, // #1 = $target
/*60558*/     OPC_MoveChild, 1,
/*60560*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60563*/     OPC_MoveParent,
/*60564*/     OPC_Scope, 10, /*->60576*/ // 3 children in Scope
/*60566*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60568*/       OPC_EmitMergeInputChains1_0,
/*60569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60576*/     /*Scope*/ 18, /*->60595*/
/*60577*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60579*/       OPC_EmitMergeInputChains1_0,
/*60580*/       OPC_EmitInteger, MVT::i32, 14, 
/*60583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60595*/     /*Scope*/ 18, /*->60614*/
/*60596*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60598*/       OPC_EmitMergeInputChains1_0,
/*60599*/       OPC_EmitInteger, MVT::i32, 14, 
/*60602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60614*/     0, /*End of Scope*/
/*60615*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->60658
/*60618*/     OPC_CaptureGlueInput,
/*60619*/     OPC_RecordChild0, // #0 = $Rm
/*60620*/     OPC_CheckType, MVT::i32,
/*60622*/     OPC_Scope, 10, /*->60634*/ // 2 children in Scope
/*60624*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60634*/     /*Scope*/ 22, /*->60657*/
/*60635*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60637*/       OPC_EmitInteger, MVT::i32, 14, 
/*60640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60657*/     0, /*End of Scope*/
/*60658*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->60698
/*60661*/     OPC_RecordChild0, // #0 = $src
/*60662*/     OPC_CheckType, MVT::i32,
/*60664*/     OPC_Scope, 11, /*->60677*/ // 2 children in Scope
/*60666*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60677*/     /*Scope*/ 19, /*->60697*/
/*60678*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60680*/       OPC_EmitInteger, MVT::i32, 14, 
/*60683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60697*/     0, /*End of Scope*/
/*60698*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->60738
/*60701*/     OPC_RecordChild0, // #0 = $src
/*60702*/     OPC_CheckType, MVT::i32,
/*60704*/     OPC_Scope, 11, /*->60717*/ // 2 children in Scope
/*60706*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60717*/     /*Scope*/ 19, /*->60737*/
/*60718*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60720*/       OPC_EmitInteger, MVT::i32, 14, 
/*60723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60737*/     0, /*End of Scope*/
/*60738*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->60787
/*60741*/     OPC_RecordChild0, // #0 = $Rn
/*60742*/     OPC_RecordChild1, // #1 = $Rm
/*60743*/     OPC_CheckType, MVT::i32,
/*60745*/     OPC_Scope, 19, /*->60766*/ // 2 children in Scope
/*60747*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*60749*/       OPC_EmitInteger, MVT::i32, 14, 
/*60752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60766*/     /*Scope*/ 19, /*->60786*/
/*60767*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*60769*/       OPC_EmitInteger, MVT::i32, 14, 
/*60772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60786*/     0, /*End of Scope*/
/*60787*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->60836
/*60790*/     OPC_RecordChild0, // #0 = $Rn
/*60791*/     OPC_RecordChild1, // #1 = $Rm
/*60792*/     OPC_CheckType, MVT::i32,
/*60794*/     OPC_Scope, 19, /*->60815*/ // 2 children in Scope
/*60796*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*60798*/       OPC_EmitInteger, MVT::i32, 14, 
/*60801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60815*/     /*Scope*/ 19, /*->60835*/
/*60816*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60818*/       OPC_EmitInteger, MVT::i32, 14, 
/*60821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60835*/     0, /*End of Scope*/
/*60836*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->60885
/*60839*/     OPC_RecordChild0, // #0 = $Rn
/*60840*/     OPC_RecordChild1, // #1 = $Rm
/*60841*/     OPC_CheckType, MVT::i32,
/*60843*/     OPC_Scope, 19, /*->60864*/ // 2 children in Scope
/*60845*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*60847*/       OPC_EmitInteger, MVT::i32, 14, 
/*60850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60864*/     /*Scope*/ 19, /*->60884*/
/*60865*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60867*/       OPC_EmitInteger, MVT::i32, 14, 
/*60870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60884*/     0, /*End of Scope*/
/*60885*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->61054
/*60889*/     OPC_RecordChild0, // #0 = $Rm
/*60890*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->60933
/*60893*/       OPC_Scope, 18, /*->60913*/ // 2 children in Scope
/*60895*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*60897*/         OPC_EmitInteger, MVT::i32, 14, 
/*60900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60913*/       /*Scope*/ 18, /*->60932*/
/*60914*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60916*/         OPC_EmitInteger, MVT::i32, 14, 
/*60919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60932*/       0, /*End of Scope*/
/*60933*/     /*SwitchType*/ 18, MVT::v8i8,// ->60953
/*60935*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60937*/       OPC_EmitInteger, MVT::i32, 14, 
/*60940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60953*/     /*SwitchType*/ 18, MVT::v4i16,// ->60973
/*60955*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60957*/       OPC_EmitInteger, MVT::i32, 14, 
/*60960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60973*/     /*SwitchType*/ 18, MVT::v2i32,// ->60993
/*60975*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60977*/       OPC_EmitInteger, MVT::i32, 14, 
/*60980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60993*/     /*SwitchType*/ 18, MVT::v16i8,// ->61013
/*60995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60997*/       OPC_EmitInteger, MVT::i32, 14, 
/*61000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*61013*/     /*SwitchType*/ 18, MVT::v8i16,// ->61033
/*61015*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61017*/       OPC_EmitInteger, MVT::i32, 14, 
/*61020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*61033*/     /*SwitchType*/ 18, MVT::v4i32,// ->61053
/*61035*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61037*/       OPC_EmitInteger, MVT::i32, 14, 
/*61040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*61053*/     0, // EndSwitchType
/*61054*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->61100
/*61057*/     OPC_RecordChild0, // #0 = $Rm
/*61058*/     OPC_CheckType, MVT::i32,
/*61060*/     OPC_Scope, 18, /*->61080*/ // 2 children in Scope
/*61062*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*61064*/       OPC_EmitInteger, MVT::i32, 14, 
/*61067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*61080*/     /*Scope*/ 18, /*->61099*/
/*61081*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61083*/       OPC_EmitInteger, MVT::i32, 14, 
/*61086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*61099*/     0, /*End of Scope*/
/*61100*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->61165
/*61103*/     OPC_RecordChild0, // #0 = $Rm
/*61104*/     OPC_CheckType, MVT::i32,
/*61106*/     OPC_Scope, 18, /*->61126*/ // 3 children in Scope
/*61108*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*61110*/       OPC_EmitInteger, MVT::i32, 14, 
/*61113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*61126*/     /*Scope*/ 18, /*->61145*/
/*61127*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*61129*/       OPC_EmitInteger, MVT::i32, 14, 
/*61132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*61145*/     /*Scope*/ 18, /*->61164*/
/*61146*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61148*/       OPC_EmitInteger, MVT::i32, 14, 
/*61151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*61164*/     0, /*End of Scope*/
/*61165*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->61192
/*61168*/     OPC_CheckType, MVT::i32,
/*61170*/     OPC_Scope, 9, /*->61181*/ // 2 children in Scope
/*61172*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*61181*/     /*Scope*/ 9, /*->61191*/
/*61182*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*61184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*61191*/     0, /*End of Scope*/
/*61192*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->61230
/*61195*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*61196*/     OPC_RecordChild1, // #1 = $src
/*61197*/     OPC_CheckChild1Type, MVT::i32,
/*61199*/     OPC_RecordChild2, // #2 = $scratch
/*61200*/     OPC_CheckChild2Type, MVT::i32,
/*61202*/     OPC_Scope, 12, /*->61216*/ // 2 children in Scope
/*61204*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61206*/       OPC_EmitMergeInputChains1_0,
/*61207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61216*/     /*Scope*/ 12, /*->61229*/
/*61217*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*61219*/       OPC_EmitMergeInputChains1_0,
/*61220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61229*/     0, /*End of Scope*/
/*61230*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61275
/*61233*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*61234*/     OPC_RecordChild1, // #1 = $zero
/*61235*/     OPC_CheckChild1Type, MVT::i32,
/*61237*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*61239*/     OPC_EmitMergeInputChains1_0,
/*61240*/     OPC_EmitInteger, MVT::i32, 15, 
/*61243*/     OPC_EmitInteger, MVT::i32, 0, 
/*61246*/     OPC_EmitInteger, MVT::i32, 7, 
/*61249*/     OPC_EmitInteger, MVT::i32, 10, 
/*61252*/     OPC_EmitInteger, MVT::i32, 5, 
/*61255*/     OPC_EmitInteger, MVT::i32, 14, 
/*61258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61261*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*61275*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->61306
/*61278*/     OPC_CaptureGlueInput,
/*61279*/     OPC_RecordChild0, // #0 = $Rn
/*61280*/     OPC_RecordChild1, // #1 = $Rm
/*61281*/     OPC_CheckType, MVT::i32,
/*61283*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61285*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61288*/     OPC_EmitInteger, MVT::i32, 14, 
/*61291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61306*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->61337
/*61309*/     OPC_CaptureGlueInput,
/*61310*/     OPC_RecordChild0, // #0 = $Rn
/*61311*/     OPC_RecordChild1, // #1 = $Rm
/*61312*/     OPC_CheckType, MVT::i32,
/*61314*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61316*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61319*/     OPC_EmitInteger, MVT::i32, 14, 
/*61322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61337*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->61367
/*61340*/     OPC_RecordChild0, // #0 = $lhs
/*61341*/     OPC_RecordChild1, // #1 = $rhs
/*61342*/     OPC_CheckType, MVT::i32,
/*61344*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61346*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61349*/     OPC_EmitInteger, MVT::i32, 14, 
/*61352*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61355*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*61367*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->61417
/*61370*/     OPC_RecordChild0, // #0 = $Dd
/*61371*/     OPC_Scope, 21, /*->61394*/ // 2 children in Scope
/*61373*/       OPC_CheckChild0Type, MVT::f64,
/*61375*/       OPC_RecordChild1, // #1 = $Dm
/*61376*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61378*/       OPC_EmitInteger, MVT::i32, 14, 
/*61381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*61394*/     /*Scope*/ 21, /*->61416*/
/*61395*/       OPC_CheckChild0Type, MVT::f32,
/*61397*/       OPC_RecordChild1, // #1 = $Sm
/*61398*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61400*/       OPC_EmitInteger, MVT::i32, 14, 
/*61403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*61416*/     0, /*End of Scope*/
/*61417*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->61463
/*61420*/     OPC_RecordChild0, // #0 = $Dd
/*61421*/     OPC_Scope, 19, /*->61442*/ // 2 children in Scope
/*61423*/       OPC_CheckChild0Type, MVT::f64,
/*61425*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61427*/       OPC_EmitInteger, MVT::i32, 14, 
/*61430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*61442*/     /*Scope*/ 19, /*->61462*/
/*61443*/       OPC_CheckChild0Type, MVT::f32,
/*61445*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61447*/       OPC_EmitInteger, MVT::i32, 14, 
/*61450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*61462*/     0, /*End of Scope*/
/*61463*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->63203
/*61467*/     OPC_Scope, 23, /*->61492*/ // 3 children in Scope
/*61469*/       OPC_RecordChild0, // #0 = $Sn
/*61470*/       OPC_CheckChild0Type, MVT::f32,
/*61472*/       OPC_CheckType, MVT::i32,
/*61474*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61476*/       OPC_EmitInteger, MVT::i32, 14, 
/*61479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61492*/     /*Scope*/ 34, /*->61527*/
/*61493*/       OPC_MoveChild, 0,
/*61495*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61498*/       OPC_RecordChild0, // #0 = $src
/*61499*/       OPC_CheckChild0Type, MVT::v2i32,
/*61501*/       OPC_RecordChild1, // #1 = $lane
/*61502*/       OPC_MoveChild, 1,
/*61504*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61507*/       OPC_MoveParent,
/*61508*/       OPC_CheckType, MVT::i32,
/*61510*/       OPC_MoveParent,
/*61511*/       OPC_CheckType, MVT::f32,
/*61513*/       OPC_EmitConvertToTarget, 1,
/*61515*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*61518*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61527*/     /*Scope*/ 9|128,13/*1673*/, /*->63202*/
/*61529*/       OPC_RecordChild0, // #0 = $src
/*61530*/       OPC_Scope, 125, /*->61657*/ // 13 children in Scope
/*61532*/         OPC_CheckChild0Type, MVT::v1i64,
/*61534*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61540
/*61537*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61540*/         /*SwitchType*/ 27, MVT::v2i32,// ->61569
/*61542*/           OPC_Scope, 5, /*->61549*/ // 2 children in Scope
/*61544*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61546*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61549*/           /*Scope*/ 18, /*->61568*/
/*61550*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61552*/             OPC_EmitInteger, MVT::i32, 14, 
/*61555*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61558*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61568*/           0, /*End of Scope*/
/*61569*/         /*SwitchType*/ 27, MVT::v4i16,// ->61598
/*61571*/           OPC_Scope, 5, /*->61578*/ // 2 children in Scope
/*61573*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61575*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61578*/           /*Scope*/ 18, /*->61597*/
/*61579*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61581*/             OPC_EmitInteger, MVT::i32, 14, 
/*61584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61587*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61597*/           0, /*End of Scope*/
/*61598*/         /*SwitchType*/ 27, MVT::v8i8,// ->61627
/*61600*/           OPC_Scope, 5, /*->61607*/ // 2 children in Scope
/*61602*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61604*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61607*/           /*Scope*/ 18, /*->61626*/
/*61608*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61610*/             OPC_EmitInteger, MVT::i32, 14, 
/*61613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61616*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61626*/           0, /*End of Scope*/
/*61627*/         /*SwitchType*/ 27, MVT::v2f32,// ->61656
/*61629*/           OPC_Scope, 5, /*->61636*/ // 2 children in Scope
/*61631*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61633*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61636*/           /*Scope*/ 18, /*->61655*/
/*61637*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61639*/             OPC_EmitInteger, MVT::i32, 14, 
/*61642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61655*/           0, /*End of Scope*/
/*61656*/         0, // EndSwitchType
/*61657*/       /*Scope*/ 125, /*->61783*/
/*61658*/         OPC_CheckChild0Type, MVT::v2i32,
/*61660*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61690
/*61663*/           OPC_Scope, 5, /*->61670*/ // 2 children in Scope
/*61665*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61667*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61670*/           /*Scope*/ 18, /*->61689*/
/*61671*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61673*/             OPC_EmitInteger, MVT::i32, 14, 
/*61676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61679*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61689*/           0, /*End of Scope*/
/*61690*/         /*SwitchType*/ 27, MVT::v1i64,// ->61719
/*61692*/           OPC_Scope, 5, /*->61699*/ // 2 children in Scope
/*61694*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61696*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61699*/           /*Scope*/ 18, /*->61718*/
/*61700*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61702*/             OPC_EmitInteger, MVT::i32, 14, 
/*61705*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61708*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61718*/           0, /*End of Scope*/
/*61719*/         /*SwitchType*/ 27, MVT::v4i16,// ->61748
/*61721*/           OPC_Scope, 5, /*->61728*/ // 2 children in Scope
/*61723*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61725*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61728*/           /*Scope*/ 18, /*->61747*/
/*61729*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61731*/             OPC_EmitInteger, MVT::i32, 14, 
/*61734*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61737*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61747*/           0, /*End of Scope*/
/*61748*/         /*SwitchType*/ 27, MVT::v8i8,// ->61777
/*61750*/           OPC_Scope, 5, /*->61757*/ // 2 children in Scope
/*61752*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61754*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61757*/           /*Scope*/ 18, /*->61776*/
/*61758*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61760*/             OPC_EmitInteger, MVT::i32, 14, 
/*61763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61766*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61776*/           0, /*End of Scope*/
/*61777*/         /*SwitchType*/ 3, MVT::v2f32,// ->61782
/*61779*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61782*/         0, // EndSwitchType
/*61783*/       /*Scope*/ 21|128,1/*149*/, /*->61934*/
/*61785*/         OPC_CheckChild0Type, MVT::v4i16,
/*61787*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61817
/*61790*/           OPC_Scope, 5, /*->61797*/ // 2 children in Scope
/*61792*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61794*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61797*/           /*Scope*/ 18, /*->61816*/
/*61798*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61800*/             OPC_EmitInteger, MVT::i32, 14, 
/*61803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61816*/           0, /*End of Scope*/
/*61817*/         /*SwitchType*/ 27, MVT::v1i64,// ->61846
/*61819*/           OPC_Scope, 5, /*->61826*/ // 2 children in Scope
/*61821*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61823*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61826*/           /*Scope*/ 18, /*->61845*/
/*61827*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61829*/             OPC_EmitInteger, MVT::i32, 14, 
/*61832*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61835*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61845*/           0, /*End of Scope*/
/*61846*/         /*SwitchType*/ 27, MVT::v2i32,// ->61875
/*61848*/           OPC_Scope, 5, /*->61855*/ // 2 children in Scope
/*61850*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61852*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61855*/           /*Scope*/ 18, /*->61874*/
/*61856*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61858*/             OPC_EmitInteger, MVT::i32, 14, 
/*61861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61864*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61874*/           0, /*End of Scope*/
/*61875*/         /*SwitchType*/ 27, MVT::v8i8,// ->61904
/*61877*/           OPC_Scope, 5, /*->61884*/ // 2 children in Scope
/*61879*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61881*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61884*/           /*Scope*/ 18, /*->61903*/
/*61885*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61887*/             OPC_EmitInteger, MVT::i32, 14, 
/*61890*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61893*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*61903*/           0, /*End of Scope*/
/*61904*/         /*SwitchType*/ 27, MVT::v2f32,// ->61933
/*61906*/           OPC_Scope, 5, /*->61913*/ // 2 children in Scope
/*61908*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61910*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61913*/           /*Scope*/ 18, /*->61932*/
/*61914*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61916*/             OPC_EmitInteger, MVT::i32, 14, 
/*61919*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61922*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*61932*/           0, /*End of Scope*/
/*61933*/         0, // EndSwitchType
/*61934*/       /*Scope*/ 21|128,1/*149*/, /*->62085*/
/*61936*/         OPC_CheckChild0Type, MVT::v8i8,
/*61938*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->61968
/*61941*/           OPC_Scope, 5, /*->61948*/ // 2 children in Scope
/*61943*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61945*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61948*/           /*Scope*/ 18, /*->61967*/
/*61949*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61951*/             OPC_EmitInteger, MVT::i32, 14, 
/*61954*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61957*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61967*/           0, /*End of Scope*/
/*61968*/         /*SwitchType*/ 27, MVT::v1i64,// ->61997
/*61970*/           OPC_Scope, 5, /*->61977*/ // 2 children in Scope
/*61972*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*61974*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61977*/           /*Scope*/ 18, /*->61996*/
/*61978*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*61980*/             OPC_EmitInteger, MVT::i32, 14, 
/*61983*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61986*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61996*/           0, /*End of Scope*/
/*61997*/         /*SwitchType*/ 27, MVT::v2i32,// ->62026
/*61999*/           OPC_Scope, 5, /*->62006*/ // 2 children in Scope
/*62001*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62003*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62006*/           /*Scope*/ 18, /*->62025*/
/*62007*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62009*/             OPC_EmitInteger, MVT::i32, 14, 
/*62012*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62015*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*62025*/           0, /*End of Scope*/
/*62026*/         /*SwitchType*/ 27, MVT::v4i16,// ->62055
/*62028*/           OPC_Scope, 5, /*->62035*/ // 2 children in Scope
/*62030*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62032*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62035*/           /*Scope*/ 18, /*->62054*/
/*62036*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62038*/             OPC_EmitInteger, MVT::i32, 14, 
/*62041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62044*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*62054*/           0, /*End of Scope*/
/*62055*/         /*SwitchType*/ 27, MVT::v2f32,// ->62084
/*62057*/           OPC_Scope, 5, /*->62064*/ // 2 children in Scope
/*62059*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62061*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62064*/           /*Scope*/ 18, /*->62083*/
/*62065*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62067*/             OPC_EmitInteger, MVT::i32, 14, 
/*62070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62073*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*62083*/           0, /*End of Scope*/
/*62084*/         0, // EndSwitchType
/*62085*/       /*Scope*/ 125, /*->62211*/
/*62086*/         OPC_CheckChild0Type, MVT::v2f32,
/*62088*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->62118
/*62091*/           OPC_Scope, 5, /*->62098*/ // 2 children in Scope
/*62093*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62095*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*62098*/           /*Scope*/ 18, /*->62117*/
/*62099*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62101*/             OPC_EmitInteger, MVT::i32, 14, 
/*62104*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62107*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*62117*/           0, /*End of Scope*/
/*62118*/         /*SwitchType*/ 27, MVT::v1i64,// ->62147
/*62120*/           OPC_Scope, 5, /*->62127*/ // 2 children in Scope
/*62122*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62124*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*62127*/           /*Scope*/ 18, /*->62146*/
/*62128*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62130*/             OPC_EmitInteger, MVT::i32, 14, 
/*62133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*62146*/           0, /*End of Scope*/
/*62147*/         /*SwitchType*/ 3, MVT::v2i32,// ->62152
/*62149*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*62152*/         /*SwitchType*/ 27, MVT::v4i16,// ->62181
/*62154*/           OPC_Scope, 5, /*->62161*/ // 2 children in Scope
/*62156*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62158*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62161*/           /*Scope*/ 18, /*->62180*/
/*62162*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62164*/             OPC_EmitInteger, MVT::i32, 14, 
/*62167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*62180*/           0, /*End of Scope*/
/*62181*/         /*SwitchType*/ 27, MVT::v8i8,// ->62210
/*62183*/           OPC_Scope, 5, /*->62190*/ // 2 children in Scope
/*62185*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62187*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62190*/           /*Scope*/ 18, /*->62209*/
/*62191*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62193*/             OPC_EmitInteger, MVT::i32, 14, 
/*62196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62199*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*62209*/           0, /*End of Scope*/
/*62210*/         0, // EndSwitchType
/*62211*/       /*Scope*/ 57, /*->62269*/
/*62212*/         OPC_CheckChild0Type, MVT::i32,
/*62214*/         OPC_CheckType, MVT::f32,
/*62216*/         OPC_Scope, 18, /*->62236*/ // 2 children in Scope
/*62218*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*62220*/           OPC_EmitInteger, MVT::i32, 14, 
/*62223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62226*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*62236*/         /*Scope*/ 31, /*->62268*/
/*62237*/           OPC_CheckPatternPredicate, 64, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*62239*/           OPC_EmitInteger, MVT::i32, 14, 
/*62242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62245*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*62256*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62259*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*62268*/         0, /*End of Scope*/
/*62269*/       /*Scope*/ 125, /*->62395*/
/*62270*/         OPC_CheckChild0Type, MVT::f64,
/*62272*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->62278
/*62275*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*62278*/         /*SwitchType*/ 27, MVT::v2i32,// ->62307
/*62280*/           OPC_Scope, 5, /*->62287*/ // 2 children in Scope
/*62282*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62284*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62287*/           /*Scope*/ 18, /*->62306*/
/*62288*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62290*/             OPC_EmitInteger, MVT::i32, 14, 
/*62293*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62296*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*62306*/           0, /*End of Scope*/
/*62307*/         /*SwitchType*/ 27, MVT::v4i16,// ->62336
/*62309*/           OPC_Scope, 5, /*->62316*/ // 2 children in Scope
/*62311*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62313*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62316*/           /*Scope*/ 18, /*->62335*/
/*62317*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62319*/             OPC_EmitInteger, MVT::i32, 14, 
/*62322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62325*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*62335*/           0, /*End of Scope*/
/*62336*/         /*SwitchType*/ 27, MVT::v8i8,// ->62365
/*62338*/           OPC_Scope, 5, /*->62345*/ // 2 children in Scope
/*62340*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62342*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62345*/           /*Scope*/ 18, /*->62364*/
/*62346*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62348*/             OPC_EmitInteger, MVT::i32, 14, 
/*62351*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62354*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*62364*/           0, /*End of Scope*/
/*62365*/         /*SwitchType*/ 27, MVT::v2f32,// ->62394
/*62367*/           OPC_Scope, 5, /*->62374*/ // 2 children in Scope
/*62369*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62371*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62374*/           /*Scope*/ 18, /*->62393*/
/*62375*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62377*/             OPC_EmitInteger, MVT::i32, 14, 
/*62380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62383*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*62393*/           0, /*End of Scope*/
/*62394*/         0, // EndSwitchType
/*62395*/       /*Scope*/ 125, /*->62521*/
/*62396*/         OPC_CheckChild0Type, MVT::v4i32,
/*62398*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62428
/*62401*/           OPC_Scope, 5, /*->62408*/ // 2 children in Scope
/*62403*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62405*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62408*/           /*Scope*/ 18, /*->62427*/
/*62409*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62411*/             OPC_EmitInteger, MVT::i32, 14, 
/*62414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*62427*/           0, /*End of Scope*/
/*62428*/         /*SwitchType*/ 27, MVT::v8i16,// ->62457
/*62430*/           OPC_Scope, 5, /*->62437*/ // 2 children in Scope
/*62432*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62434*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62437*/           /*Scope*/ 18, /*->62456*/
/*62438*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62440*/             OPC_EmitInteger, MVT::i32, 14, 
/*62443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62446*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*62456*/           0, /*End of Scope*/
/*62457*/         /*SwitchType*/ 27, MVT::v16i8,// ->62486
/*62459*/           OPC_Scope, 5, /*->62466*/ // 2 children in Scope
/*62461*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62463*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62466*/           /*Scope*/ 18, /*->62485*/
/*62467*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62469*/             OPC_EmitInteger, MVT::i32, 14, 
/*62472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62475*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*62485*/           0, /*End of Scope*/
/*62486*/         /*SwitchType*/ 3, MVT::v4f32,// ->62491
/*62488*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62491*/         /*SwitchType*/ 27, MVT::v2f64,// ->62520
/*62493*/           OPC_Scope, 5, /*->62500*/ // 2 children in Scope
/*62495*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62497*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62500*/           /*Scope*/ 18, /*->62519*/
/*62501*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62503*/             OPC_EmitInteger, MVT::i32, 14, 
/*62506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62509*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62519*/           0, /*End of Scope*/
/*62520*/         0, // EndSwitchType
/*62521*/       /*Scope*/ 21|128,1/*149*/, /*->62672*/
/*62523*/         OPC_CheckChild0Type, MVT::v8i16,
/*62525*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62555
/*62528*/           OPC_Scope, 5, /*->62535*/ // 2 children in Scope
/*62530*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62532*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62535*/           /*Scope*/ 18, /*->62554*/
/*62536*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62538*/             OPC_EmitInteger, MVT::i32, 14, 
/*62541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62554*/           0, /*End of Scope*/
/*62555*/         /*SwitchType*/ 27, MVT::v4i32,// ->62584
/*62557*/           OPC_Scope, 5, /*->62564*/ // 2 children in Scope
/*62559*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62561*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62564*/           /*Scope*/ 18, /*->62583*/
/*62565*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62567*/             OPC_EmitInteger, MVT::i32, 14, 
/*62570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62573*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62583*/           0, /*End of Scope*/
/*62584*/         /*SwitchType*/ 27, MVT::v16i8,// ->62613
/*62586*/           OPC_Scope, 5, /*->62593*/ // 2 children in Scope
/*62588*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62590*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62593*/           /*Scope*/ 18, /*->62612*/
/*62594*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62596*/             OPC_EmitInteger, MVT::i32, 14, 
/*62599*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62602*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62612*/           0, /*End of Scope*/
/*62613*/         /*SwitchType*/ 27, MVT::v4f32,// ->62642
/*62615*/           OPC_Scope, 5, /*->62622*/ // 2 children in Scope
/*62617*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62619*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62622*/           /*Scope*/ 18, /*->62641*/
/*62623*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62625*/             OPC_EmitInteger, MVT::i32, 14, 
/*62628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62631*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62641*/           0, /*End of Scope*/
/*62642*/         /*SwitchType*/ 27, MVT::v2f64,// ->62671
/*62644*/           OPC_Scope, 5, /*->62651*/ // 2 children in Scope
/*62646*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62648*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62651*/           /*Scope*/ 18, /*->62670*/
/*62652*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62654*/             OPC_EmitInteger, MVT::i32, 14, 
/*62657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62660*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62670*/           0, /*End of Scope*/
/*62671*/         0, // EndSwitchType
/*62672*/       /*Scope*/ 21|128,1/*149*/, /*->62823*/
/*62674*/         OPC_CheckChild0Type, MVT::v16i8,
/*62676*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62706
/*62679*/           OPC_Scope, 5, /*->62686*/ // 2 children in Scope
/*62681*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62683*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62686*/           /*Scope*/ 18, /*->62705*/
/*62687*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62689*/             OPC_EmitInteger, MVT::i32, 14, 
/*62692*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62695*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62705*/           0, /*End of Scope*/
/*62706*/         /*SwitchType*/ 27, MVT::v4i32,// ->62735
/*62708*/           OPC_Scope, 5, /*->62715*/ // 2 children in Scope
/*62710*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62712*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62715*/           /*Scope*/ 18, /*->62734*/
/*62716*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62718*/             OPC_EmitInteger, MVT::i32, 14, 
/*62721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62724*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62734*/           0, /*End of Scope*/
/*62735*/         /*SwitchType*/ 27, MVT::v8i16,// ->62764
/*62737*/           OPC_Scope, 5, /*->62744*/ // 2 children in Scope
/*62739*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62741*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62744*/           /*Scope*/ 18, /*->62763*/
/*62745*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62747*/             OPC_EmitInteger, MVT::i32, 14, 
/*62750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62753*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62763*/           0, /*End of Scope*/
/*62764*/         /*SwitchType*/ 27, MVT::v4f32,// ->62793
/*62766*/           OPC_Scope, 5, /*->62773*/ // 2 children in Scope
/*62768*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62770*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62773*/           /*Scope*/ 18, /*->62792*/
/*62774*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62776*/             OPC_EmitInteger, MVT::i32, 14, 
/*62779*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62782*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62792*/           0, /*End of Scope*/
/*62793*/         /*SwitchType*/ 27, MVT::v2f64,// ->62822
/*62795*/           OPC_Scope, 5, /*->62802*/ // 2 children in Scope
/*62797*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62799*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62802*/           /*Scope*/ 18, /*->62821*/
/*62803*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62805*/             OPC_EmitInteger, MVT::i32, 14, 
/*62808*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62811*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62821*/           0, /*End of Scope*/
/*62822*/         0, // EndSwitchType
/*62823*/       /*Scope*/ 125, /*->62949*/
/*62824*/         OPC_CheckChild0Type, MVT::v2f64,
/*62826*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62832
/*62829*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62832*/         /*SwitchType*/ 27, MVT::v4i32,// ->62861
/*62834*/           OPC_Scope, 5, /*->62841*/ // 2 children in Scope
/*62836*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62838*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62841*/           /*Scope*/ 18, /*->62860*/
/*62842*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62844*/             OPC_EmitInteger, MVT::i32, 14, 
/*62847*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62850*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62860*/           0, /*End of Scope*/
/*62861*/         /*SwitchType*/ 27, MVT::v8i16,// ->62890
/*62863*/           OPC_Scope, 5, /*->62870*/ // 2 children in Scope
/*62865*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62867*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62870*/           /*Scope*/ 18, /*->62889*/
/*62871*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62873*/             OPC_EmitInteger, MVT::i32, 14, 
/*62876*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62879*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62889*/           0, /*End of Scope*/
/*62890*/         /*SwitchType*/ 27, MVT::v16i8,// ->62919
/*62892*/           OPC_Scope, 5, /*->62899*/ // 2 children in Scope
/*62894*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62896*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62899*/           /*Scope*/ 18, /*->62918*/
/*62900*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62902*/             OPC_EmitInteger, MVT::i32, 14, 
/*62905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62908*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*62918*/           0, /*End of Scope*/
/*62919*/         /*SwitchType*/ 27, MVT::v4f32,// ->62948
/*62921*/           OPC_Scope, 5, /*->62928*/ // 2 children in Scope
/*62923*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62925*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62928*/           /*Scope*/ 18, /*->62947*/
/*62929*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62931*/             OPC_EmitInteger, MVT::i32, 14, 
/*62934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62937*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*62947*/           0, /*End of Scope*/
/*62948*/         0, // EndSwitchType
/*62949*/       /*Scope*/ 125, /*->63075*/
/*62950*/         OPC_CheckChild0Type, MVT::v4f32,
/*62952*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->62982
/*62955*/           OPC_Scope, 5, /*->62962*/ // 2 children in Scope
/*62957*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62959*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62962*/           /*Scope*/ 18, /*->62981*/
/*62963*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62965*/             OPC_EmitInteger, MVT::i32, 14, 
/*62968*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62971*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62981*/           0, /*End of Scope*/
/*62982*/         /*SwitchType*/ 3, MVT::v4i32,// ->62987
/*62984*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62987*/         /*SwitchType*/ 27, MVT::v8i16,// ->63016
/*62989*/           OPC_Scope, 5, /*->62996*/ // 2 children in Scope
/*62991*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*62993*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62996*/           /*Scope*/ 18, /*->63015*/
/*62997*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*62999*/             OPC_EmitInteger, MVT::i32, 14, 
/*63002*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63005*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*63015*/           0, /*End of Scope*/
/*63016*/         /*SwitchType*/ 27, MVT::v16i8,// ->63045
/*63018*/           OPC_Scope, 5, /*->63025*/ // 2 children in Scope
/*63020*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*63022*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63025*/           /*Scope*/ 18, /*->63044*/
/*63026*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*63028*/             OPC_EmitInteger, MVT::i32, 14, 
/*63031*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63034*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*63044*/           0, /*End of Scope*/
/*63045*/         /*SwitchType*/ 27, MVT::v2f64,// ->63074
/*63047*/           OPC_Scope, 5, /*->63054*/ // 2 children in Scope
/*63049*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*63051*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*63054*/           /*Scope*/ 18, /*->63073*/
/*63055*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*63057*/             OPC_EmitInteger, MVT::i32, 14, 
/*63060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*63073*/           0, /*End of Scope*/
/*63074*/         0, // EndSwitchType
/*63075*/       /*Scope*/ 125, /*->63201*/
/*63076*/         OPC_CheckChild0Type, MVT::v2i64,
/*63078*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->63108
/*63081*/           OPC_Scope, 5, /*->63088*/ // 2 children in Scope
/*63083*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*63085*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*63088*/           /*Scope*/ 18, /*->63107*/
/*63089*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*63091*/             OPC_EmitInteger, MVT::i32, 14, 
/*63094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63097*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*63107*/           0, /*End of Scope*/
/*63108*/         /*SwitchType*/ 27, MVT::v8i16,// ->63137
/*63110*/           OPC_Scope, 5, /*->63117*/ // 2 children in Scope
/*63112*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*63114*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*63117*/           /*Scope*/ 18, /*->63136*/
/*63118*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*63120*/             OPC_EmitInteger, MVT::i32, 14, 
/*63123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63126*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*63136*/           0, /*End of Scope*/
/*63137*/         /*SwitchType*/ 27, MVT::v16i8,// ->63166
/*63139*/           OPC_Scope, 5, /*->63146*/ // 2 children in Scope
/*63141*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*63143*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63146*/           /*Scope*/ 18, /*->63165*/
/*63147*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*63149*/             OPC_EmitInteger, MVT::i32, 14, 
/*63152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63155*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*63165*/           0, /*End of Scope*/
/*63166*/         /*SwitchType*/ 27, MVT::v4f32,// ->63195
/*63168*/           OPC_Scope, 5, /*->63175*/ // 2 children in Scope
/*63170*/             OPC_CheckPatternPredicate, 19, // (getTargetLowering()->isLittleEndian())
/*63172*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*63175*/           /*Scope*/ 18, /*->63194*/
/*63176*/             OPC_CheckPatternPredicate, 20, // (getTargetLowering()->isBigEndian())
/*63178*/             OPC_EmitInteger, MVT::i32, 14, 
/*63181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63184*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*63194*/           0, /*End of Scope*/
/*63195*/         /*SwitchType*/ 3, MVT::v2f64,// ->63200
/*63197*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*63200*/         0, // EndSwitchType
/*63201*/       0, /*End of Scope*/
/*63202*/     0, /*End of Scope*/
/*63203*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->63224
/*63206*/     OPC_CaptureGlueInput,
/*63207*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63209*/     OPC_EmitInteger, MVT::i32, 14, 
/*63212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*63224*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->63294
/*63227*/     OPC_RecordChild0, // #0 = $a
/*63228*/     OPC_CheckType, MVT::i32,
/*63230*/     OPC_Scope, 30, /*->63262*/ // 2 children in Scope
/*63232*/       OPC_CheckChild0Type, MVT::f32,
/*63234*/       OPC_EmitInteger, MVT::i32, 14, 
/*63237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63240*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63250*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63253*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*63262*/     /*Scope*/ 30, /*->63293*/
/*63263*/       OPC_CheckChild0Type, MVT::f64,
/*63265*/       OPC_EmitInteger, MVT::i32, 14, 
/*63268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63271*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63281*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63284*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*63293*/     0, /*End of Scope*/
/*63294*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->63306
/*63297*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*63298*/     OPC_EmitMergeInputChains1_0,
/*63299*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*63306*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->63385
/*63309*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*63310*/     OPC_RecordChild1, // #1 = $src
/*63311*/     OPC_CheckChild1Type, MVT::i32,
/*63313*/     OPC_RecordChild2, // #2 = $val
/*63314*/     OPC_CheckChild2Type, MVT::i32,
/*63316*/     OPC_CheckType, MVT::i32,
/*63318*/     OPC_Scope, 12, /*->63332*/ // 5 children in Scope
/*63320*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*63322*/       OPC_EmitMergeInputChains1_0,
/*63323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*63332*/     /*Scope*/ 12, /*->63345*/
/*63333*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*63335*/       OPC_EmitMergeInputChains1_0,
/*63336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*63345*/     /*Scope*/ 12, /*->63358*/
/*63346*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63348*/       OPC_EmitMergeInputChains1_0,
/*63349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63358*/     /*Scope*/ 12, /*->63371*/
/*63359*/       OPC_CheckPatternPredicate, 67, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*63361*/       OPC_EmitMergeInputChains1_0,
/*63362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63371*/     /*Scope*/ 12, /*->63384*/
/*63372*/       OPC_CheckPatternPredicate, 68, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*63374*/       OPC_EmitMergeInputChains1_0,
/*63375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63384*/     0, /*End of Scope*/
/*63385*/   /*SwitchOpcode*/ 6|128,3/*390*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63779
/*63389*/     OPC_Scope, 71|128,1/*199*/, /*->63591*/ // 2 children in Scope
/*63392*/       OPC_MoveChild, 0,
/*63394*/       OPC_SwitchOpcode /*2 cases */, 96, TARGET_VAL(ISD::LOAD),// ->63494
/*63398*/         OPC_RecordMemRef,
/*63399*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63400*/         OPC_RecordChild1, // #1 = $a
/*63401*/         OPC_CheckChild1Type, MVT::i32,
/*63403*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*63405*/         OPC_CheckPredicate, 60, // Predicate_load
/*63407*/         OPC_CheckType, MVT::i32,
/*63409*/         OPC_MoveParent,
/*63410*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->63452
/*63413*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63415*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63418*/           OPC_EmitMergeInputChains1_0,
/*63419*/           OPC_EmitInteger, MVT::i32, 14, 
/*63422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63425*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63436*/           OPC_EmitInteger, MVT::i32, 14, 
/*63439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63452*/         /*SwitchType*/ 39, MVT::f32,// ->63493
/*63454*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63456*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63459*/           OPC_EmitMergeInputChains1_0,
/*63460*/           OPC_EmitInteger, MVT::i32, 14, 
/*63463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63466*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63477*/           OPC_EmitInteger, MVT::i32, 14, 
/*63480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63493*/         0, // EndSwitchType
/*63494*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63590
/*63497*/         OPC_RecordChild0, // #0 = $src
/*63498*/         OPC_Scope, 44, /*->63544*/ // 2 children in Scope
/*63500*/           OPC_CheckChild0Type, MVT::v2i32,
/*63502*/           OPC_RecordChild1, // #1 = $lane
/*63503*/           OPC_MoveChild, 1,
/*63505*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63508*/           OPC_MoveParent,
/*63509*/           OPC_MoveParent,
/*63510*/           OPC_CheckType, MVT::f64,
/*63512*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63514*/           OPC_EmitConvertToTarget, 1,
/*63516*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63519*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63528*/           OPC_EmitInteger, MVT::i32, 14, 
/*63531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63544*/         /*Scope*/ 44, /*->63589*/
/*63545*/           OPC_CheckChild0Type, MVT::v4i32,
/*63547*/           OPC_RecordChild1, // #1 = $lane
/*63548*/           OPC_MoveChild, 1,
/*63550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63553*/           OPC_MoveParent,
/*63554*/           OPC_MoveParent,
/*63555*/           OPC_CheckType, MVT::f64,
/*63557*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63559*/           OPC_EmitConvertToTarget, 1,
/*63561*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63564*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63573*/           OPC_EmitInteger, MVT::i32, 14, 
/*63576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63579*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63589*/         0, /*End of Scope*/
/*63590*/       0, // EndSwitchOpcode
/*63591*/     /*Scope*/ 57|128,1/*185*/, /*->63778*/
/*63593*/       OPC_RecordChild0, // #0 = $a
/*63594*/       OPC_Scope, 6|128,1/*134*/, /*->63731*/ // 3 children in Scope
/*63597*/         OPC_CheckChild0Type, MVT::i32,
/*63599*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->63632
/*63602*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63604*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63607*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63616*/           OPC_EmitInteger, MVT::i32, 14, 
/*63619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63622*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63632*/         /*SwitchType*/ 96, MVT::f32,// ->63730
/*63634*/           OPC_Scope, 30, /*->63666*/ // 2 children in Scope
/*63636*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63638*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63641*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63650*/             OPC_EmitInteger, MVT::i32, 14, 
/*63653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63666*/           /*Scope*/ 62, /*->63729*/
/*63667*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63669*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63676*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63679*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63688*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63691*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63701*/             OPC_EmitInteger, MVT::i32, 14, 
/*63704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63707*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63717*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63720*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63729*/           0, /*End of Scope*/
/*63730*/         0, // EndSwitchType
/*63731*/       /*Scope*/ 22, /*->63754*/
/*63732*/         OPC_CheckChild0Type, MVT::v2i32,
/*63734*/         OPC_CheckType, MVT::v2f32,
/*63736*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63738*/         OPC_EmitInteger, MVT::i32, 14, 
/*63741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63754*/       /*Scope*/ 22, /*->63777*/
/*63755*/         OPC_CheckChild0Type, MVT::v4i32,
/*63757*/         OPC_CheckType, MVT::v4f32,
/*63759*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63761*/         OPC_EmitInteger, MVT::i32, 14, 
/*63764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63777*/       0, /*End of Scope*/
/*63778*/     0, /*End of Scope*/
/*63779*/   /*SwitchOpcode*/ 6|128,3/*390*/, TARGET_VAL(ISD::UINT_TO_FP),// ->64173
/*63783*/     OPC_Scope, 71|128,1/*199*/, /*->63985*/ // 2 children in Scope
/*63786*/       OPC_MoveChild, 0,
/*63788*/       OPC_SwitchOpcode /*2 cases */, 96, TARGET_VAL(ISD::LOAD),// ->63888
/*63792*/         OPC_RecordMemRef,
/*63793*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63794*/         OPC_RecordChild1, // #1 = $a
/*63795*/         OPC_CheckChild1Type, MVT::i32,
/*63797*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*63799*/         OPC_CheckPredicate, 60, // Predicate_load
/*63801*/         OPC_CheckType, MVT::i32,
/*63803*/         OPC_MoveParent,
/*63804*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->63846
/*63807*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63809*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63812*/           OPC_EmitMergeInputChains1_0,
/*63813*/           OPC_EmitInteger, MVT::i32, 14, 
/*63816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63819*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63830*/           OPC_EmitInteger, MVT::i32, 14, 
/*63833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63846*/         /*SwitchType*/ 39, MVT::f32,// ->63887
/*63848*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63850*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63853*/           OPC_EmitMergeInputChains1_0,
/*63854*/           OPC_EmitInteger, MVT::i32, 14, 
/*63857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63860*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63871*/           OPC_EmitInteger, MVT::i32, 14, 
/*63874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63887*/         0, // EndSwitchType
/*63888*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63984
/*63891*/         OPC_RecordChild0, // #0 = $src
/*63892*/         OPC_Scope, 44, /*->63938*/ // 2 children in Scope
/*63894*/           OPC_CheckChild0Type, MVT::v2i32,
/*63896*/           OPC_RecordChild1, // #1 = $lane
/*63897*/           OPC_MoveChild, 1,
/*63899*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63902*/           OPC_MoveParent,
/*63903*/           OPC_MoveParent,
/*63904*/           OPC_CheckType, MVT::f64,
/*63906*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63908*/           OPC_EmitConvertToTarget, 1,
/*63910*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63913*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63922*/           OPC_EmitInteger, MVT::i32, 14, 
/*63925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63938*/         /*Scope*/ 44, /*->63983*/
/*63939*/           OPC_CheckChild0Type, MVT::v4i32,
/*63941*/           OPC_RecordChild1, // #1 = $lane
/*63942*/           OPC_MoveChild, 1,
/*63944*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63947*/           OPC_MoveParent,
/*63948*/           OPC_MoveParent,
/*63949*/           OPC_CheckType, MVT::f64,
/*63951*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63953*/           OPC_EmitConvertToTarget, 1,
/*63955*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63958*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63967*/           OPC_EmitInteger, MVT::i32, 14, 
/*63970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63983*/         0, /*End of Scope*/
/*63984*/       0, // EndSwitchOpcode
/*63985*/     /*Scope*/ 57|128,1/*185*/, /*->64172*/
/*63987*/       OPC_RecordChild0, // #0 = $a
/*63988*/       OPC_Scope, 6|128,1/*134*/, /*->64125*/ // 3 children in Scope
/*63991*/         OPC_CheckChild0Type, MVT::i32,
/*63993*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->64026
/*63996*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63998*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64001*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64010*/           OPC_EmitInteger, MVT::i32, 14, 
/*64013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64016*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64026*/         /*SwitchType*/ 96, MVT::f32,// ->64124
/*64028*/           OPC_Scope, 30, /*->64060*/ // 2 children in Scope
/*64030*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64032*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64035*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64044*/             OPC_EmitInteger, MVT::i32, 14, 
/*64047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64060*/           /*Scope*/ 62, /*->64123*/
/*64061*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64063*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64070*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64073*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*64082*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64085*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*64095*/             OPC_EmitInteger, MVT::i32, 14, 
/*64098*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64101*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64111*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64114*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*64123*/           0, /*End of Scope*/
/*64124*/         0, // EndSwitchType
/*64125*/       /*Scope*/ 22, /*->64148*/
/*64126*/         OPC_CheckChild0Type, MVT::v2i32,
/*64128*/         OPC_CheckType, MVT::v2f32,
/*64130*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64132*/         OPC_EmitInteger, MVT::i32, 14, 
/*64135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*64148*/       /*Scope*/ 22, /*->64171*/
/*64149*/         OPC_CheckChild0Type, MVT::v4i32,
/*64151*/         OPC_CheckType, MVT::v4f32,
/*64153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64155*/         OPC_EmitInteger, MVT::i32, 14, 
/*64158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*64171*/       0, /*End of Scope*/
/*64172*/     0, /*End of Scope*/
/*64173*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->66347
/*64177*/     OPC_Scope, 113, /*->64292*/ // 16 children in Scope
/*64179*/       OPC_MoveChild, 0,
/*64181*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64184*/       OPC_MoveChild, 0,
/*64186*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64189*/       OPC_RecordChild0, // #0 = $Dn
/*64190*/       OPC_RecordChild1, // #1 = $Dm
/*64191*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64193*/       OPC_MoveParent,
/*64194*/       OPC_MoveParent,
/*64195*/       OPC_RecordChild1, // #2 = $Ddin
/*64196*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64198*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64245
/*64201*/         OPC_Scope, 20, /*->64223*/ // 2 children in Scope
/*64203*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64205*/           OPC_EmitInteger, MVT::i32, 14, 
/*64208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64223*/         /*Scope*/ 20, /*->64244*/
/*64224*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64226*/           OPC_EmitInteger, MVT::i32, 14, 
/*64229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64244*/         0, /*End of Scope*/
/*64245*/       /*SwitchType*/ 44, MVT::f32,// ->64291
/*64247*/         OPC_Scope, 20, /*->64269*/ // 2 children in Scope
/*64249*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64251*/           OPC_EmitInteger, MVT::i32, 14, 
/*64254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64269*/         /*Scope*/ 20, /*->64290*/
/*64270*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64272*/           OPC_EmitInteger, MVT::i32, 14, 
/*64275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64290*/         0, /*End of Scope*/
/*64291*/       0, // EndSwitchType
/*64292*/     /*Scope*/ 113, /*->64406*/
/*64293*/       OPC_RecordChild0, // #0 = $Ddin
/*64294*/       OPC_MoveChild, 1,
/*64296*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64299*/       OPC_MoveChild, 0,
/*64301*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64304*/       OPC_RecordChild0, // #1 = $Dn
/*64305*/       OPC_RecordChild1, // #2 = $Dm
/*64306*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64308*/       OPC_MoveParent,
/*64309*/       OPC_MoveParent,
/*64310*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64312*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64359
/*64315*/         OPC_Scope, 20, /*->64337*/ // 2 children in Scope
/*64317*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64319*/           OPC_EmitInteger, MVT::i32, 14, 
/*64322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64325*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64337*/         /*Scope*/ 20, /*->64358*/
/*64338*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64340*/           OPC_EmitInteger, MVT::i32, 14, 
/*64343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64358*/         0, /*End of Scope*/
/*64359*/       /*SwitchType*/ 44, MVT::f32,// ->64405
/*64361*/         OPC_Scope, 20, /*->64383*/ // 2 children in Scope
/*64363*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64365*/           OPC_EmitInteger, MVT::i32, 14, 
/*64368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64383*/         /*Scope*/ 20, /*->64404*/
/*64384*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64386*/           OPC_EmitInteger, MVT::i32, 14, 
/*64389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64404*/         0, /*End of Scope*/
/*64405*/       0, // EndSwitchType
/*64406*/     /*Scope*/ 59, /*->64466*/
/*64407*/       OPC_MoveChild, 0,
/*64409*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64412*/       OPC_RecordChild0, // #0 = $Dn
/*64413*/       OPC_RecordChild1, // #1 = $Dm
/*64414*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64416*/       OPC_MoveParent,
/*64417*/       OPC_RecordChild1, // #2 = $Ddin
/*64418*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64420*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64443
/*64423*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64425*/         OPC_EmitInteger, MVT::i32, 14, 
/*64428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64443*/       /*SwitchType*/ 20, MVT::f32,// ->64465
/*64445*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64447*/         OPC_EmitInteger, MVT::i32, 14, 
/*64450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64465*/       0, // EndSwitchType
/*64466*/     /*Scope*/ 59, /*->64526*/
/*64467*/       OPC_RecordChild0, // #0 = $dstin
/*64468*/       OPC_MoveChild, 1,
/*64470*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64473*/       OPC_RecordChild0, // #1 = $a
/*64474*/       OPC_RecordChild1, // #2 = $b
/*64475*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64477*/       OPC_MoveParent,
/*64478*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64480*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64503
/*64483*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64485*/         OPC_EmitInteger, MVT::i32, 14, 
/*64488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64503*/       /*SwitchType*/ 20, MVT::f32,// ->64525
/*64505*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64507*/         OPC_EmitInteger, MVT::i32, 14, 
/*64510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64525*/       0, // EndSwitchType
/*64526*/     /*Scope*/ 59, /*->64586*/
/*64527*/       OPC_MoveChild, 0,
/*64529*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64532*/       OPC_RecordChild0, // #0 = $Dn
/*64533*/       OPC_RecordChild1, // #1 = $Dm
/*64534*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64536*/       OPC_MoveParent,
/*64537*/       OPC_RecordChild1, // #2 = $Ddin
/*64538*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64540*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64563
/*64543*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64545*/         OPC_EmitInteger, MVT::i32, 14, 
/*64548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64563*/       /*SwitchType*/ 20, MVT::f32,// ->64585
/*64565*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64567*/         OPC_EmitInteger, MVT::i32, 14, 
/*64570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64585*/       0, // EndSwitchType
/*64586*/     /*Scope*/ 97|128,2/*353*/, /*->64941*/
/*64588*/       OPC_RecordChild0, // #0 = $dstin
/*64589*/       OPC_MoveChild, 1,
/*64591*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64594*/       OPC_RecordChild0, // #1 = $a
/*64595*/       OPC_RecordChild1, // #2 = $b
/*64596*/       OPC_Scope, 51, /*->64649*/ // 2 children in Scope
/*64598*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64600*/         OPC_MoveParent,
/*64601*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64603*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64626
/*64606*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64608*/           OPC_EmitInteger, MVT::i32, 14, 
/*64611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64614*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64626*/         /*SwitchType*/ 20, MVT::f32,// ->64648
/*64628*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64630*/           OPC_EmitInteger, MVT::i32, 14, 
/*64633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64636*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64648*/         0, // EndSwitchType
/*64649*/       /*Scope*/ 33|128,2/*289*/, /*->64940*/
/*64651*/         OPC_MoveParent,
/*64652*/         OPC_CheckType, MVT::f32,
/*64654*/         OPC_Scope, 12|128,1/*140*/, /*->64797*/ // 2 children in Scope
/*64657*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64659*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64666*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64669*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64678*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64681*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64691*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64698*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64701*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64710*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64713*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64723*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64730*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64733*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64742*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64745*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64755*/           OPC_EmitInteger, MVT::i32, 14, 
/*64758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64761*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64773*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64776*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64785*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64788*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64797*/         /*Scope*/ 12|128,1/*140*/, /*->64939*/
/*64799*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64801*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64808*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64811*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64820*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64823*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64833*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64840*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64843*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64852*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64855*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64865*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64872*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64875*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64884*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64887*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64897*/           OPC_EmitInteger, MVT::i32, 14, 
/*64900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64903*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64915*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64918*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64927*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64930*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64939*/         0, /*End of Scope*/
/*64940*/       0, /*End of Scope*/
/*64941*/     /*Scope*/ 41|128,2/*297*/, /*->65240*/
/*64943*/       OPC_MoveChild, 0,
/*64945*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64948*/       OPC_RecordChild0, // #0 = $a
/*64949*/       OPC_RecordChild1, // #1 = $b
/*64950*/       OPC_MoveParent,
/*64951*/       OPC_RecordChild1, // #2 = $acc
/*64952*/       OPC_CheckType, MVT::f32,
/*64954*/       OPC_Scope, 12|128,1/*140*/, /*->65097*/ // 2 children in Scope
/*64957*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64959*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64966*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64969*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64978*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64981*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64991*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64998*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65001*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65010*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65013*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65023*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65030*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65033*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65042*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65045*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65055*/         OPC_EmitInteger, MVT::i32, 14, 
/*65058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65061*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65073*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65085*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65088*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65097*/       /*Scope*/ 12|128,1/*140*/, /*->65239*/
/*65099*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65101*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65108*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65111*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65120*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65123*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*65133*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65140*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65143*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65152*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65155*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65165*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65172*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65175*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65184*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65187*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65197*/         OPC_EmitInteger, MVT::i32, 14, 
/*65200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65203*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65215*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65218*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65227*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65230*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65239*/       0, /*End of Scope*/
/*65240*/     /*Scope*/ 38|128,2/*294*/, /*->65536*/
/*65242*/       OPC_RecordChild0, // #0 = $Dn
/*65243*/       OPC_Scope, 29|128,1/*157*/, /*->65403*/ // 2 children in Scope
/*65246*/         OPC_RecordChild1, // #1 = $Dm
/*65247*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65269
/*65250*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65252*/           OPC_EmitInteger, MVT::i32, 14, 
/*65255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65258*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65269*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->65402
/*65272*/           OPC_Scope, 19, /*->65293*/ // 2 children in Scope
/*65274*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65276*/             OPC_EmitInteger, MVT::i32, 14, 
/*65279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65282*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65293*/           /*Scope*/ 107, /*->65401*/
/*65294*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65296*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65303*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65306*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65315*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65318*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65328*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65335*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65338*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65347*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65350*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65360*/             OPC_EmitInteger, MVT::i32, 14, 
/*65363*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65366*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65377*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65380*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65389*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65392*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65401*/           0, /*End of Scope*/
/*65402*/         0, // EndSwitchType
/*65403*/       /*Scope*/ 2|128,1/*130*/, /*->65535*/
/*65405*/         OPC_MoveChild, 1,
/*65407*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65410*/         OPC_Scope, 74, /*->65486*/ // 2 children in Scope
/*65412*/           OPC_RecordChild0, // #1 = $Vn
/*65413*/           OPC_MoveChild, 1,
/*65415*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65418*/           OPC_RecordChild0, // #2 = $Vm
/*65419*/           OPC_CheckChild0Type, MVT::v2f32,
/*65421*/           OPC_RecordChild1, // #3 = $lane
/*65422*/           OPC_MoveChild, 1,
/*65424*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65427*/           OPC_MoveParent,
/*65428*/           OPC_MoveParent,
/*65429*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65431*/           OPC_MoveParent,
/*65432*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65434*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->65460
/*65437*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65439*/             OPC_EmitConvertToTarget, 3,
/*65441*/             OPC_EmitInteger, MVT::i32, 14, 
/*65444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65460*/           /*SwitchType*/ 23, MVT::v4f32,// ->65485
/*65462*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65464*/             OPC_EmitConvertToTarget, 3,
/*65466*/             OPC_EmitInteger, MVT::i32, 14, 
/*65469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65472*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65485*/           0, // EndSwitchType
/*65486*/         /*Scope*/ 47, /*->65534*/
/*65487*/           OPC_MoveChild, 0,
/*65489*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65492*/           OPC_RecordChild0, // #1 = $Vm
/*65493*/           OPC_CheckChild0Type, MVT::v2f32,
/*65495*/           OPC_RecordChild1, // #2 = $lane
/*65496*/           OPC_MoveChild, 1,
/*65498*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65501*/           OPC_MoveParent,
/*65502*/           OPC_MoveParent,
/*65503*/           OPC_RecordChild1, // #3 = $Vn
/*65504*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65506*/           OPC_MoveParent,
/*65507*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65509*/           OPC_CheckType, MVT::v2f32,
/*65511*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65513*/           OPC_EmitConvertToTarget, 2,
/*65515*/           OPC_EmitInteger, MVT::i32, 14, 
/*65518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65521*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65534*/         0, /*End of Scope*/
/*65535*/       0, /*End of Scope*/
/*65536*/     /*Scope*/ 105, /*->65642*/
/*65537*/       OPC_MoveChild, 0,
/*65539*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65542*/       OPC_Scope, 48, /*->65592*/ // 2 children in Scope
/*65544*/         OPC_RecordChild0, // #0 = $Vn
/*65545*/         OPC_MoveChild, 1,
/*65547*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65550*/         OPC_RecordChild0, // #1 = $Vm
/*65551*/         OPC_CheckChild0Type, MVT::v2f32,
/*65553*/         OPC_RecordChild1, // #2 = $lane
/*65554*/         OPC_MoveChild, 1,
/*65556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65559*/         OPC_MoveParent,
/*65560*/         OPC_MoveParent,
/*65561*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65563*/         OPC_MoveParent,
/*65564*/         OPC_RecordChild1, // #3 = $src1
/*65565*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65567*/         OPC_CheckType, MVT::v2f32,
/*65569*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65571*/         OPC_EmitConvertToTarget, 2,
/*65573*/         OPC_EmitInteger, MVT::i32, 14, 
/*65576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65592*/       /*Scope*/ 48, /*->65641*/
/*65593*/         OPC_MoveChild, 0,
/*65595*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65598*/         OPC_RecordChild0, // #0 = $Vm
/*65599*/         OPC_CheckChild0Type, MVT::v2f32,
/*65601*/         OPC_RecordChild1, // #1 = $lane
/*65602*/         OPC_MoveChild, 1,
/*65604*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65607*/         OPC_MoveParent,
/*65608*/         OPC_MoveParent,
/*65609*/         OPC_RecordChild1, // #2 = $Vn
/*65610*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65612*/         OPC_MoveParent,
/*65613*/         OPC_RecordChild1, // #3 = $src1
/*65614*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65616*/         OPC_CheckType, MVT::v2f32,
/*65618*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65620*/         OPC_EmitConvertToTarget, 1,
/*65622*/         OPC_EmitInteger, MVT::i32, 14, 
/*65625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65641*/       0, /*End of Scope*/
/*65642*/     /*Scope*/ 53, /*->65696*/
/*65643*/       OPC_RecordChild0, // #0 = $src1
/*65644*/       OPC_MoveChild, 1,
/*65646*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65649*/       OPC_MoveChild, 0,
/*65651*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65654*/       OPC_RecordChild0, // #1 = $Vm
/*65655*/       OPC_CheckChild0Type, MVT::v2f32,
/*65657*/       OPC_RecordChild1, // #2 = $lane
/*65658*/       OPC_MoveChild, 1,
/*65660*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65663*/       OPC_MoveParent,
/*65664*/       OPC_MoveParent,
/*65665*/       OPC_RecordChild1, // #3 = $Vn
/*65666*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65668*/       OPC_MoveParent,
/*65669*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65671*/       OPC_CheckType, MVT::v4f32,
/*65673*/       OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65675*/       OPC_EmitConvertToTarget, 2,
/*65677*/       OPC_EmitInteger, MVT::i32, 14, 
/*65680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65696*/     /*Scope*/ 105, /*->65802*/
/*65697*/       OPC_MoveChild, 0,
/*65699*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65702*/       OPC_Scope, 48, /*->65752*/ // 2 children in Scope
/*65704*/         OPC_RecordChild0, // #0 = $Vn
/*65705*/         OPC_MoveChild, 1,
/*65707*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65710*/         OPC_RecordChild0, // #1 = $Vm
/*65711*/         OPC_CheckChild0Type, MVT::v2f32,
/*65713*/         OPC_RecordChild1, // #2 = $lane
/*65714*/         OPC_MoveChild, 1,
/*65716*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65719*/         OPC_MoveParent,
/*65720*/         OPC_MoveParent,
/*65721*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65723*/         OPC_MoveParent,
/*65724*/         OPC_RecordChild1, // #3 = $src1
/*65725*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65727*/         OPC_CheckType, MVT::v4f32,
/*65729*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65731*/         OPC_EmitConvertToTarget, 2,
/*65733*/         OPC_EmitInteger, MVT::i32, 14, 
/*65736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65752*/       /*Scope*/ 48, /*->65801*/
/*65753*/         OPC_MoveChild, 0,
/*65755*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65758*/         OPC_RecordChild0, // #0 = $Vm
/*65759*/         OPC_CheckChild0Type, MVT::v2f32,
/*65761*/         OPC_RecordChild1, // #1 = $lane
/*65762*/         OPC_MoveChild, 1,
/*65764*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65767*/         OPC_MoveParent,
/*65768*/         OPC_MoveParent,
/*65769*/         OPC_RecordChild1, // #2 = $Vn
/*65770*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65772*/         OPC_MoveParent,
/*65773*/         OPC_RecordChild1, // #3 = $src1
/*65774*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65776*/         OPC_CheckType, MVT::v4f32,
/*65778*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65780*/         OPC_EmitConvertToTarget, 1,
/*65782*/         OPC_EmitInteger, MVT::i32, 14, 
/*65785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65801*/       0, /*End of Scope*/
/*65802*/     /*Scope*/ 10|128,1/*138*/, /*->65942*/
/*65804*/       OPC_RecordChild0, // #0 = $src1
/*65805*/       OPC_MoveChild, 1,
/*65807*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65810*/       OPC_Scope, 64, /*->65876*/ // 2 children in Scope
/*65812*/         OPC_RecordChild0, // #1 = $src2
/*65813*/         OPC_MoveChild, 1,
/*65815*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65818*/         OPC_RecordChild0, // #2 = $src3
/*65819*/         OPC_CheckChild0Type, MVT::v4f32,
/*65821*/         OPC_RecordChild1, // #3 = $lane
/*65822*/         OPC_MoveChild, 1,
/*65824*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65827*/         OPC_MoveParent,
/*65828*/         OPC_MoveParent,
/*65829*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65831*/         OPC_MoveParent,
/*65832*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65834*/         OPC_CheckType, MVT::v4f32,
/*65836*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65838*/         OPC_EmitConvertToTarget, 3,
/*65840*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65843*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65852*/         OPC_EmitConvertToTarget, 3,
/*65854*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65857*/         OPC_EmitInteger, MVT::i32, 14, 
/*65860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65876*/       /*Scope*/ 64, /*->65941*/
/*65877*/         OPC_MoveChild, 0,
/*65879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65882*/         OPC_RecordChild0, // #1 = $src3
/*65883*/         OPC_CheckChild0Type, MVT::v4f32,
/*65885*/         OPC_RecordChild1, // #2 = $lane
/*65886*/         OPC_MoveChild, 1,
/*65888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65891*/         OPC_MoveParent,
/*65892*/         OPC_MoveParent,
/*65893*/         OPC_RecordChild1, // #3 = $src2
/*65894*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65896*/         OPC_MoveParent,
/*65897*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65899*/         OPC_CheckType, MVT::v4f32,
/*65901*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65903*/         OPC_EmitConvertToTarget, 2,
/*65905*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65908*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65917*/         OPC_EmitConvertToTarget, 2,
/*65919*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65922*/         OPC_EmitInteger, MVT::i32, 14, 
/*65925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65941*/       0, /*End of Scope*/
/*65942*/     /*Scope*/ 11|128,1/*139*/, /*->66083*/
/*65944*/       OPC_MoveChild, 0,
/*65946*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65949*/       OPC_Scope, 65, /*->66016*/ // 2 children in Scope
/*65951*/         OPC_RecordChild0, // #0 = $src2
/*65952*/         OPC_MoveChild, 1,
/*65954*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65957*/         OPC_RecordChild0, // #1 = $src3
/*65958*/         OPC_CheckChild0Type, MVT::v4f32,
/*65960*/         OPC_RecordChild1, // #2 = $lane
/*65961*/         OPC_MoveChild, 1,
/*65963*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65966*/         OPC_MoveParent,
/*65967*/         OPC_MoveParent,
/*65968*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65970*/         OPC_MoveParent,
/*65971*/         OPC_RecordChild1, // #3 = $src1
/*65972*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*65974*/         OPC_CheckType, MVT::v4f32,
/*65976*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65978*/         OPC_EmitConvertToTarget, 2,
/*65980*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65983*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65992*/         OPC_EmitConvertToTarget, 2,
/*65994*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65997*/         OPC_EmitInteger, MVT::i32, 14, 
/*66000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66016*/       /*Scope*/ 65, /*->66082*/
/*66017*/         OPC_MoveChild, 0,
/*66019*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66022*/         OPC_RecordChild0, // #0 = $src3
/*66023*/         OPC_CheckChild0Type, MVT::v4f32,
/*66025*/         OPC_RecordChild1, // #1 = $lane
/*66026*/         OPC_MoveChild, 1,
/*66028*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66031*/         OPC_MoveParent,
/*66032*/         OPC_MoveParent,
/*66033*/         OPC_RecordChild1, // #2 = $src2
/*66034*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66036*/         OPC_MoveParent,
/*66037*/         OPC_RecordChild1, // #3 = $src1
/*66038*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*66040*/         OPC_CheckType, MVT::v4f32,
/*66042*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66044*/         OPC_EmitConvertToTarget, 1,
/*66046*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*66049*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*66058*/         OPC_EmitConvertToTarget, 1,
/*66060*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*66063*/         OPC_EmitInteger, MVT::i32, 14, 
/*66066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66082*/       0, /*End of Scope*/
/*66083*/     /*Scope*/ 107, /*->66191*/
/*66084*/       OPC_RecordChild0, // #0 = $src1
/*66085*/       OPC_MoveChild, 1,
/*66087*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66090*/       OPC_RecordChild0, // #1 = $Vn
/*66091*/       OPC_RecordChild1, // #2 = $Vm
/*66092*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66094*/       OPC_MoveParent,
/*66095*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*66097*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->66144
/*66100*/         OPC_Scope, 20, /*->66122*/ // 2 children in Scope
/*66102*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66104*/           OPC_EmitInteger, MVT::i32, 14, 
/*66107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66122*/         /*Scope*/ 20, /*->66143*/
/*66123*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66125*/           OPC_EmitInteger, MVT::i32, 14, 
/*66128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66143*/         0, /*End of Scope*/
/*66144*/       /*SwitchType*/ 44, MVT::v4f32,// ->66190
/*66146*/         OPC_Scope, 20, /*->66168*/ // 2 children in Scope
/*66148*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66150*/           OPC_EmitInteger, MVT::i32, 14, 
/*66153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66156*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66168*/         /*Scope*/ 20, /*->66189*/
/*66169*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66171*/           OPC_EmitInteger, MVT::i32, 14, 
/*66174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66177*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66189*/         0, /*End of Scope*/
/*66190*/       0, // EndSwitchType
/*66191*/     /*Scope*/ 107, /*->66299*/
/*66192*/       OPC_MoveChild, 0,
/*66194*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66197*/       OPC_RecordChild0, // #0 = $Vn
/*66198*/       OPC_RecordChild1, // #1 = $Vm
/*66199*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66201*/       OPC_MoveParent,
/*66202*/       OPC_RecordChild1, // #2 = $src1
/*66203*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*66205*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->66252
/*66208*/         OPC_Scope, 20, /*->66230*/ // 2 children in Scope
/*66210*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66212*/           OPC_EmitInteger, MVT::i32, 14, 
/*66215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66230*/         /*Scope*/ 20, /*->66251*/
/*66231*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66233*/           OPC_EmitInteger, MVT::i32, 14, 
/*66236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66239*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66251*/         0, /*End of Scope*/
/*66252*/       /*SwitchType*/ 44, MVT::v4f32,// ->66298
/*66254*/         OPC_Scope, 20, /*->66276*/ // 2 children in Scope
/*66256*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66258*/           OPC_EmitInteger, MVT::i32, 14, 
/*66261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66264*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66276*/         /*Scope*/ 20, /*->66297*/
/*66277*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66279*/           OPC_EmitInteger, MVT::i32, 14, 
/*66282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66297*/         0, /*End of Scope*/
/*66298*/       0, // EndSwitchType
/*66299*/     /*Scope*/ 46, /*->66346*/
/*66300*/       OPC_RecordChild0, // #0 = $Vn
/*66301*/       OPC_RecordChild1, // #1 = $Vm
/*66302*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->66324
/*66305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66307*/         OPC_EmitInteger, MVT::i32, 14, 
/*66310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66324*/       /*SwitchType*/ 19, MVT::v4f32,// ->66345
/*66326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66328*/         OPC_EmitInteger, MVT::i32, 14, 
/*66331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66345*/       0, // EndSwitchType
/*66346*/     0, /*End of Scope*/
/*66347*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->67606
/*66351*/     OPC_Scope, 113, /*->66466*/ // 6 children in Scope
/*66353*/       OPC_MoveChild, 0,
/*66355*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66358*/       OPC_MoveChild, 0,
/*66360*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66363*/       OPC_RecordChild0, // #0 = $Dn
/*66364*/       OPC_RecordChild1, // #1 = $Dm
/*66365*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66367*/       OPC_MoveParent,
/*66368*/       OPC_MoveParent,
/*66369*/       OPC_RecordChild1, // #2 = $Ddin
/*66370*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66372*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->66419
/*66375*/         OPC_Scope, 20, /*->66397*/ // 2 children in Scope
/*66377*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66379*/           OPC_EmitInteger, MVT::i32, 14, 
/*66382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66397*/         /*Scope*/ 20, /*->66418*/
/*66398*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66400*/           OPC_EmitInteger, MVT::i32, 14, 
/*66403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66406*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66418*/         0, /*End of Scope*/
/*66419*/       /*SwitchType*/ 44, MVT::f32,// ->66465
/*66421*/         OPC_Scope, 20, /*->66443*/ // 2 children in Scope
/*66423*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66425*/           OPC_EmitInteger, MVT::i32, 14, 
/*66428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66431*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66443*/         /*Scope*/ 20, /*->66464*/
/*66444*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66446*/           OPC_EmitInteger, MVT::i32, 14, 
/*66449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66452*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66464*/         0, /*End of Scope*/
/*66465*/       0, // EndSwitchType
/*66466*/     /*Scope*/ 59, /*->66526*/
/*66467*/       OPC_RecordChild0, // #0 = $dstin
/*66468*/       OPC_MoveChild, 1,
/*66470*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66473*/       OPC_RecordChild0, // #1 = $a
/*66474*/       OPC_RecordChild1, // #2 = $b
/*66475*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66477*/       OPC_MoveParent,
/*66478*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66480*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66503
/*66483*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66485*/         OPC_EmitInteger, MVT::i32, 14, 
/*66488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66503*/       /*SwitchType*/ 20, MVT::f32,// ->66525
/*66505*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66507*/         OPC_EmitInteger, MVT::i32, 14, 
/*66510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66525*/       0, // EndSwitchType
/*66526*/     /*Scope*/ 59, /*->66586*/
/*66527*/       OPC_MoveChild, 0,
/*66529*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66532*/       OPC_RecordChild0, // #0 = $Dn
/*66533*/       OPC_RecordChild1, // #1 = $Dm
/*66534*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66536*/       OPC_MoveParent,
/*66537*/       OPC_RecordChild1, // #2 = $Ddin
/*66538*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66540*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66563
/*66543*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66545*/         OPC_EmitInteger, MVT::i32, 14, 
/*66548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66563*/       /*SwitchType*/ 20, MVT::f32,// ->66585
/*66565*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66567*/         OPC_EmitInteger, MVT::i32, 14, 
/*66570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66585*/       0, // EndSwitchType
/*66586*/     /*Scope*/ 59, /*->66646*/
/*66587*/       OPC_RecordChild0, // #0 = $dstin
/*66588*/       OPC_MoveChild, 1,
/*66590*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66593*/       OPC_RecordChild0, // #1 = $a
/*66594*/       OPC_RecordChild1, // #2 = $b
/*66595*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66597*/       OPC_MoveParent,
/*66598*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66600*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66623
/*66603*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66605*/         OPC_EmitInteger, MVT::i32, 14, 
/*66608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66623*/       /*SwitchType*/ 20, MVT::f32,// ->66645
/*66625*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66627*/         OPC_EmitInteger, MVT::i32, 14, 
/*66630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66645*/       0, // EndSwitchType
/*66646*/     /*Scope*/ 59, /*->66706*/
/*66647*/       OPC_MoveChild, 0,
/*66649*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66652*/       OPC_RecordChild0, // #0 = $Dn
/*66653*/       OPC_RecordChild1, // #1 = $Dm
/*66654*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*66656*/       OPC_MoveParent,
/*66657*/       OPC_RecordChild1, // #2 = $Ddin
/*66658*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*66660*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66683
/*66663*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66665*/         OPC_EmitInteger, MVT::i32, 14, 
/*66668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66683*/       /*SwitchType*/ 20, MVT::f32,// ->66705
/*66685*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66687*/         OPC_EmitInteger, MVT::i32, 14, 
/*66690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66705*/       0, // EndSwitchType
/*66706*/     /*Scope*/ 1|128,7/*897*/, /*->67605*/
/*66708*/       OPC_RecordChild0, // #0 = $acc
/*66709*/       OPC_Scope, 40|128,2/*296*/, /*->67008*/ // 4 children in Scope
/*66712*/         OPC_MoveChild, 1,
/*66714*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66717*/         OPC_RecordChild0, // #1 = $a
/*66718*/         OPC_RecordChild1, // #2 = $b
/*66719*/         OPC_MoveParent,
/*66720*/         OPC_CheckType, MVT::f32,
/*66722*/         OPC_Scope, 12|128,1/*140*/, /*->66865*/ // 2 children in Scope
/*66725*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66727*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66734*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66737*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66746*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66749*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66759*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66766*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66769*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66778*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66781*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66791*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66798*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66801*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66810*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66813*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66823*/           OPC_EmitInteger, MVT::i32, 14, 
/*66826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66829*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66841*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66844*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66853*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66856*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66865*/         /*Scope*/ 12|128,1/*140*/, /*->67007*/
/*66867*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66869*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66876*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66879*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66888*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66891*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66901*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66908*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66911*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66920*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66923*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66933*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66940*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66943*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66952*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66955*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66965*/           OPC_EmitInteger, MVT::i32, 14, 
/*66968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66971*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66983*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66986*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66995*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66998*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67007*/         0, /*End of Scope*/
/*67008*/       /*Scope*/ 29|128,1/*157*/, /*->67167*/
/*67010*/         OPC_RecordChild1, // #1 = $Dm
/*67011*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67033
/*67014*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67016*/           OPC_EmitInteger, MVT::i32, 14, 
/*67019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67033*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->67166
/*67036*/           OPC_Scope, 19, /*->67057*/ // 2 children in Scope
/*67038*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67040*/             OPC_EmitInteger, MVT::i32, 14, 
/*67043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67046*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67057*/           /*Scope*/ 107, /*->67165*/
/*67058*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67060*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67067*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67070*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67079*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67082*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67092*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67099*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67102*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67111*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67114*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67124*/             OPC_EmitInteger, MVT::i32, 14, 
/*67127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67130*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67141*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67144*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67153*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67156*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67165*/           0, /*End of Scope*/
/*67166*/         0, // EndSwitchType
/*67167*/       /*Scope*/ 5|128,3/*389*/, /*->67558*/
/*67169*/         OPC_MoveChild, 1,
/*67171*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67174*/         OPC_Scope, 74, /*->67250*/ // 5 children in Scope
/*67176*/           OPC_RecordChild0, // #1 = $Vn
/*67177*/           OPC_MoveChild, 1,
/*67179*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67182*/           OPC_RecordChild0, // #2 = $Vm
/*67183*/           OPC_CheckChild0Type, MVT::v2f32,
/*67185*/           OPC_RecordChild1, // #3 = $lane
/*67186*/           OPC_MoveChild, 1,
/*67188*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67191*/           OPC_MoveParent,
/*67192*/           OPC_MoveParent,
/*67193*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67195*/           OPC_MoveParent,
/*67196*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67198*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67224
/*67201*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67203*/             OPC_EmitConvertToTarget, 3,
/*67205*/             OPC_EmitInteger, MVT::i32, 14, 
/*67208*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67211*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67224*/           /*SwitchType*/ 23, MVT::v4f32,// ->67249
/*67226*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67228*/             OPC_EmitConvertToTarget, 3,
/*67230*/             OPC_EmitInteger, MVT::i32, 14, 
/*67233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67236*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67249*/           0, // EndSwitchType
/*67250*/         /*Scope*/ 74, /*->67325*/
/*67251*/           OPC_MoveChild, 0,
/*67253*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67256*/           OPC_RecordChild0, // #1 = $Vm
/*67257*/           OPC_CheckChild0Type, MVT::v2f32,
/*67259*/           OPC_RecordChild1, // #2 = $lane
/*67260*/           OPC_MoveChild, 1,
/*67262*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67265*/           OPC_MoveParent,
/*67266*/           OPC_MoveParent,
/*67267*/           OPC_RecordChild1, // #3 = $Vn
/*67268*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67270*/           OPC_MoveParent,
/*67271*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67273*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67299
/*67276*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67278*/             OPC_EmitConvertToTarget, 2,
/*67280*/             OPC_EmitInteger, MVT::i32, 14, 
/*67283*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67286*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67299*/           /*SwitchType*/ 23, MVT::v4f32,// ->67324
/*67301*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67303*/             OPC_EmitConvertToTarget, 2,
/*67305*/             OPC_EmitInteger, MVT::i32, 14, 
/*67308*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67311*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67324*/           0, // EndSwitchType
/*67325*/         /*Scope*/ 64, /*->67390*/
/*67326*/           OPC_RecordChild0, // #1 = $src2
/*67327*/           OPC_MoveChild, 1,
/*67329*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67332*/           OPC_RecordChild0, // #2 = $src3
/*67333*/           OPC_CheckChild0Type, MVT::v4f32,
/*67335*/           OPC_RecordChild1, // #3 = $lane
/*67336*/           OPC_MoveChild, 1,
/*67338*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67341*/           OPC_MoveParent,
/*67342*/           OPC_MoveParent,
/*67343*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67345*/           OPC_MoveParent,
/*67346*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67348*/           OPC_CheckType, MVT::v4f32,
/*67350*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67352*/           OPC_EmitConvertToTarget, 3,
/*67354*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67357*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67366*/           OPC_EmitConvertToTarget, 3,
/*67368*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67371*/           OPC_EmitInteger, MVT::i32, 14, 
/*67374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67377*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67390*/         /*Scope*/ 64, /*->67455*/
/*67391*/           OPC_MoveChild, 0,
/*67393*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67396*/           OPC_RecordChild0, // #1 = $src3
/*67397*/           OPC_CheckChild0Type, MVT::v4f32,
/*67399*/           OPC_RecordChild1, // #2 = $lane
/*67400*/           OPC_MoveChild, 1,
/*67402*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67405*/           OPC_MoveParent,
/*67406*/           OPC_MoveParent,
/*67407*/           OPC_RecordChild1, // #3 = $src2
/*67408*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67410*/           OPC_MoveParent,
/*67411*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67413*/           OPC_CheckType, MVT::v4f32,
/*67415*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67417*/           OPC_EmitConvertToTarget, 2,
/*67419*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67422*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67431*/           OPC_EmitConvertToTarget, 2,
/*67433*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67436*/           OPC_EmitInteger, MVT::i32, 14, 
/*67439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67455*/         /*Scope*/ 101, /*->67557*/
/*67456*/           OPC_RecordChild0, // #1 = $Vn
/*67457*/           OPC_RecordChild1, // #2 = $Vm
/*67458*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*67460*/           OPC_MoveParent,
/*67461*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*67463*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->67510
/*67466*/             OPC_Scope, 20, /*->67488*/ // 2 children in Scope
/*67468*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*67470*/               OPC_EmitInteger, MVT::i32, 14, 
/*67473*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67476*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67488*/             /*Scope*/ 20, /*->67509*/
/*67489*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67491*/               OPC_EmitInteger, MVT::i32, 14, 
/*67494*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67497*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67509*/             0, /*End of Scope*/
/*67510*/           /*SwitchType*/ 44, MVT::v4f32,// ->67556
/*67512*/             OPC_Scope, 20, /*->67534*/ // 2 children in Scope
/*67514*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*67516*/               OPC_EmitInteger, MVT::i32, 14, 
/*67519*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67522*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67534*/             /*Scope*/ 20, /*->67555*/
/*67535*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67537*/               OPC_EmitInteger, MVT::i32, 14, 
/*67540*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67543*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67555*/             0, /*End of Scope*/
/*67556*/           0, // EndSwitchType
/*67557*/         0, /*End of Scope*/
/*67558*/       /*Scope*/ 45, /*->67604*/
/*67559*/         OPC_RecordChild1, // #1 = $Vm
/*67560*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67582
/*67563*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67565*/           OPC_EmitInteger, MVT::i32, 14, 
/*67568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67571*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67582*/         /*SwitchType*/ 19, MVT::v4f32,// ->67603
/*67584*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67586*/           OPC_EmitInteger, MVT::i32, 14, 
/*67589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67603*/         0, // EndSwitchType
/*67604*/       0, /*End of Scope*/
/*67605*/     0, /*End of Scope*/
/*67606*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->67997
/*67610*/     OPC_Scope, 112, /*->67724*/ // 4 children in Scope
/*67612*/       OPC_MoveChild, 0,
/*67614*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67617*/       OPC_RecordChild0, // #0 = $Dn
/*67618*/       OPC_MoveParent,
/*67619*/       OPC_RecordChild1, // #1 = $Dm
/*67620*/       OPC_Scope, 53, /*->67675*/ // 2 children in Scope
/*67622*/         OPC_MoveChild, 2,
/*67624*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67627*/         OPC_RecordChild0, // #2 = $Ddin
/*67628*/         OPC_MoveParent,
/*67629*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67652
/*67632*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67634*/           OPC_EmitInteger, MVT::i32, 14, 
/*67637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67640*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67652*/         /*SwitchType*/ 20, MVT::f32,// ->67674
/*67654*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67656*/           OPC_EmitInteger, MVT::i32, 14, 
/*67659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67662*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67674*/         0, // EndSwitchType
/*67675*/       /*Scope*/ 47, /*->67723*/
/*67676*/         OPC_RecordChild2, // #2 = $Ddin
/*67677*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67700
/*67680*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67682*/           OPC_EmitInteger, MVT::i32, 14, 
/*67685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67688*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67700*/         /*SwitchType*/ 20, MVT::f32,// ->67722
/*67702*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67704*/           OPC_EmitInteger, MVT::i32, 14, 
/*67707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67722*/         0, // EndSwitchType
/*67723*/       0, /*End of Scope*/
/*67724*/     /*Scope*/ 36|128,1/*164*/, /*->67890*/
/*67726*/       OPC_RecordChild0, // #0 = $Dn
/*67727*/       OPC_Scope, 54, /*->67783*/ // 2 children in Scope
/*67729*/         OPC_MoveChild, 1,
/*67731*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67734*/         OPC_RecordChild0, // #1 = $Dm
/*67735*/         OPC_MoveParent,
/*67736*/         OPC_RecordChild2, // #2 = $Ddin
/*67737*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67760
/*67740*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67742*/           OPC_EmitInteger, MVT::i32, 14, 
/*67745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67760*/         /*SwitchType*/ 20, MVT::f32,// ->67782
/*67762*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67764*/           OPC_EmitInteger, MVT::i32, 14, 
/*67767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67770*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67782*/         0, // EndSwitchType
/*67783*/       /*Scope*/ 105, /*->67889*/
/*67784*/         OPC_RecordChild1, // #1 = $Dm
/*67785*/         OPC_Scope, 53, /*->67840*/ // 2 children in Scope
/*67787*/           OPC_MoveChild, 2,
/*67789*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67792*/           OPC_RecordChild0, // #2 = $Ddin
/*67793*/           OPC_MoveParent,
/*67794*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67817
/*67797*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67799*/             OPC_EmitInteger, MVT::i32, 14, 
/*67802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67805*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67817*/           /*SwitchType*/ 20, MVT::f32,// ->67839
/*67819*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67821*/             OPC_EmitInteger, MVT::i32, 14, 
/*67824*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67827*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67839*/           0, // EndSwitchType
/*67840*/         /*Scope*/ 47, /*->67888*/
/*67841*/           OPC_RecordChild2, // #2 = $Ddin
/*67842*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->67865
/*67845*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*67847*/             OPC_EmitInteger, MVT::i32, 14, 
/*67850*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67853*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67865*/           /*SwitchType*/ 20, MVT::f32,// ->67887
/*67867*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67869*/             OPC_EmitInteger, MVT::i32, 14, 
/*67872*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67875*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67887*/           0, // EndSwitchType
/*67888*/         0, /*End of Scope*/
/*67889*/       0, /*End of Scope*/
/*67890*/     /*Scope*/ 55, /*->67946*/
/*67891*/       OPC_MoveChild, 0,
/*67893*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67896*/       OPC_RecordChild0, // #0 = $Vn
/*67897*/       OPC_MoveParent,
/*67898*/       OPC_RecordChild1, // #1 = $Vm
/*67899*/       OPC_RecordChild2, // #2 = $src1
/*67900*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->67923
/*67903*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67905*/         OPC_EmitInteger, MVT::i32, 14, 
/*67908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67923*/       /*SwitchType*/ 20, MVT::v4f32,// ->67945
/*67925*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67927*/         OPC_EmitInteger, MVT::i32, 14, 
/*67930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67945*/       0, // EndSwitchType
/*67946*/     /*Scope*/ 49, /*->67996*/
/*67947*/       OPC_RecordChild0, // #0 = $Vn
/*67948*/       OPC_RecordChild1, // #1 = $Vm
/*67949*/       OPC_RecordChild2, // #2 = $src1
/*67950*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->67973
/*67953*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67955*/         OPC_EmitInteger, MVT::i32, 14, 
/*67958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67973*/       /*SwitchType*/ 20, MVT::v4f32,// ->67995
/*67975*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*67977*/         OPC_EmitInteger, MVT::i32, 14, 
/*67980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67995*/       0, // EndSwitchType
/*67996*/     0, /*End of Scope*/
/*67997*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->68395
/*68001*/     OPC_Scope, 99|128,1/*227*/, /*->68231*/ // 2 children in Scope
/*68004*/       OPC_MoveChild, 0,
/*68006*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->68180
/*68011*/         OPC_Scope, 56, /*->68069*/ // 2 children in Scope
/*68013*/           OPC_MoveChild, 0,
/*68015*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68018*/           OPC_RecordChild0, // #0 = $Dn
/*68019*/           OPC_MoveParent,
/*68020*/           OPC_RecordChild1, // #1 = $Dm
/*68021*/           OPC_RecordChild2, // #2 = $Ddin
/*68022*/           OPC_MoveParent,
/*68023*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68046
/*68026*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*68028*/             OPC_EmitInteger, MVT::i32, 14, 
/*68031*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68034*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68046*/           /*SwitchType*/ 20, MVT::f32,// ->68068
/*68048*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*68050*/             OPC_EmitInteger, MVT::i32, 14, 
/*68053*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68056*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68068*/           0, // EndSwitchType
/*68069*/         /*Scope*/ 109, /*->68179*/
/*68070*/           OPC_RecordChild0, // #0 = $Dn
/*68071*/           OPC_Scope, 55, /*->68128*/ // 2 children in Scope
/*68073*/             OPC_MoveChild, 1,
/*68075*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68078*/             OPC_RecordChild0, // #1 = $Dm
/*68079*/             OPC_MoveParent,
/*68080*/             OPC_RecordChild2, // #2 = $Ddin
/*68081*/             OPC_MoveParent,
/*68082*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68105
/*68085*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*68087*/               OPC_EmitInteger, MVT::i32, 14, 
/*68090*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68093*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68105*/             /*SwitchType*/ 20, MVT::f32,// ->68127
/*68107*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*68109*/               OPC_EmitInteger, MVT::i32, 14, 
/*68112*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68115*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68127*/             0, // EndSwitchType
/*68128*/           /*Scope*/ 49, /*->68178*/
/*68129*/             OPC_RecordChild1, // #1 = $Dm
/*68130*/             OPC_RecordChild2, // #2 = $Ddin
/*68131*/             OPC_MoveParent,
/*68132*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68155
/*68135*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*68137*/               OPC_EmitInteger, MVT::i32, 14, 
/*68140*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68143*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68155*/             /*SwitchType*/ 20, MVT::f32,// ->68177
/*68157*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*68159*/               OPC_EmitInteger, MVT::i32, 14, 
/*68162*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68165*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68177*/             0, // EndSwitchType
/*68178*/           0, /*End of Scope*/
/*68179*/         0, /*End of Scope*/
/*68180*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->68230
/*68183*/         OPC_RecordChild0, // #0 = $Dn
/*68184*/         OPC_RecordChild1, // #1 = $Dm
/*68185*/         OPC_MoveParent,
/*68186*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68208
/*68189*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68191*/           OPC_EmitInteger, MVT::i32, 14, 
/*68194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68208*/         /*SwitchType*/ 19, MVT::f32,// ->68229
/*68210*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68212*/           OPC_EmitInteger, MVT::i32, 14, 
/*68215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68229*/         0, // EndSwitchType
/*68230*/       0, // EndSwitchOpcode
/*68231*/     /*Scope*/ 33|128,1/*161*/, /*->68394*/
/*68233*/       OPC_RecordChild0, // #0 = $Dm
/*68234*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->68255
/*68237*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68239*/         OPC_EmitInteger, MVT::i32, 14, 
/*68242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68255*/       /*SwitchType*/ 96, MVT::f32,// ->68353
/*68257*/         OPC_Scope, 18, /*->68277*/ // 2 children in Scope
/*68259*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68261*/           OPC_EmitInteger, MVT::i32, 14, 
/*68264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68277*/         /*Scope*/ 74, /*->68352*/
/*68278*/           OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68280*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68287*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68290*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68299*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68302*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68312*/           OPC_EmitInteger, MVT::i32, 14, 
/*68315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68318*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68328*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68331*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68340*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68343*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68352*/         0, /*End of Scope*/
/*68353*/       /*SwitchType*/ 18, MVT::v2f32,// ->68373
/*68355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68357*/         OPC_EmitInteger, MVT::i32, 14, 
/*68360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68373*/       /*SwitchType*/ 18, MVT::v4f32,// ->68393
/*68375*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68377*/         OPC_EmitInteger, MVT::i32, 14, 
/*68380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68393*/       0, // EndSwitchType
/*68394*/     0, /*End of Scope*/
/*68395*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->69164
/*68399*/     OPC_Scope, 52, /*->68453*/ // 8 children in Scope
/*68401*/       OPC_MoveChild, 0,
/*68403*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68406*/       OPC_RecordChild0, // #0 = $a
/*68407*/       OPC_MoveParent,
/*68408*/       OPC_RecordChild1, // #1 = $b
/*68409*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68431
/*68412*/         OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*68414*/         OPC_EmitInteger, MVT::i32, 14, 
/*68417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68431*/       /*SwitchType*/ 19, MVT::f32,// ->68452
/*68433*/         OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68435*/         OPC_EmitInteger, MVT::i32, 14, 
/*68438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68452*/       0, // EndSwitchType
/*68453*/     /*Scope*/ 25|128,2/*281*/, /*->68736*/
/*68455*/       OPC_RecordChild0, // #0 = $b
/*68456*/       OPC_Scope, 51, /*->68509*/ // 3 children in Scope
/*68458*/         OPC_MoveChild, 1,
/*68460*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68463*/         OPC_RecordChild0, // #1 = $a
/*68464*/         OPC_MoveParent,
/*68465*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68487
/*68468*/           OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*68470*/           OPC_EmitInteger, MVT::i32, 14, 
/*68473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68476*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68487*/         /*SwitchType*/ 19, MVT::f32,// ->68508
/*68489*/           OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68491*/           OPC_EmitInteger, MVT::i32, 14, 
/*68494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68508*/         0, // EndSwitchType
/*68509*/       /*Scope*/ 29|128,1/*157*/, /*->68668*/
/*68511*/         OPC_RecordChild1, // #1 = $Dm
/*68512*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68534
/*68515*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68517*/           OPC_EmitInteger, MVT::i32, 14, 
/*68520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68534*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->68667
/*68537*/           OPC_Scope, 19, /*->68558*/ // 2 children in Scope
/*68539*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68541*/             OPC_EmitInteger, MVT::i32, 14, 
/*68544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68547*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68558*/           /*Scope*/ 107, /*->68666*/
/*68559*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68561*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68568*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68571*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68580*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68583*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68593*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68600*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68603*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68612*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68615*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68625*/             OPC_EmitInteger, MVT::i32, 14, 
/*68628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68631*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68642*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68645*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68654*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68657*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68666*/           0, /*End of Scope*/
/*68667*/         0, // EndSwitchType
/*68668*/       /*Scope*/ 66, /*->68735*/
/*68669*/         OPC_MoveChild, 1,
/*68671*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68674*/         OPC_RecordChild0, // #1 = $Vm
/*68675*/         OPC_CheckChild0Type, MVT::v2f32,
/*68677*/         OPC_RecordChild1, // #2 = $lane
/*68678*/         OPC_MoveChild, 1,
/*68680*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68683*/         OPC_MoveParent,
/*68684*/         OPC_MoveParent,
/*68685*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68710
/*68688*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68690*/           OPC_EmitConvertToTarget, 2,
/*68692*/           OPC_EmitInteger, MVT::i32, 14, 
/*68695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68710*/         /*SwitchType*/ 22, MVT::v4f32,// ->68734
/*68712*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68714*/           OPC_EmitConvertToTarget, 2,
/*68716*/           OPC_EmitInteger, MVT::i32, 14, 
/*68719*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68722*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68734*/         0, // EndSwitchType
/*68735*/       0, /*End of Scope*/
/*68736*/     /*Scope*/ 67, /*->68804*/
/*68737*/       OPC_MoveChild, 0,
/*68739*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68742*/       OPC_RecordChild0, // #0 = $Vm
/*68743*/       OPC_CheckChild0Type, MVT::v2f32,
/*68745*/       OPC_RecordChild1, // #1 = $lane
/*68746*/       OPC_MoveChild, 1,
/*68748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68751*/       OPC_MoveParent,
/*68752*/       OPC_MoveParent,
/*68753*/       OPC_RecordChild1, // #2 = $Vn
/*68754*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68779
/*68757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68759*/         OPC_EmitConvertToTarget, 1,
/*68761*/         OPC_EmitInteger, MVT::i32, 14, 
/*68764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68779*/       /*SwitchType*/ 22, MVT::v4f32,// ->68803
/*68781*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68783*/         OPC_EmitConvertToTarget, 1,
/*68785*/         OPC_EmitInteger, MVT::i32, 14, 
/*68788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68803*/       0, // EndSwitchType
/*68804*/     /*Scope*/ 56, /*->68861*/
/*68805*/       OPC_RecordChild0, // #0 = $src1
/*68806*/       OPC_MoveChild, 1,
/*68808*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68811*/       OPC_RecordChild0, // #1 = $src2
/*68812*/       OPC_CheckChild0Type, MVT::v4f32,
/*68814*/       OPC_RecordChild1, // #2 = $lane
/*68815*/       OPC_MoveChild, 1,
/*68817*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68820*/       OPC_MoveParent,
/*68821*/       OPC_MoveParent,
/*68822*/       OPC_CheckType, MVT::v4f32,
/*68824*/       OPC_EmitConvertToTarget, 2,
/*68826*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68829*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*68838*/       OPC_EmitConvertToTarget, 2,
/*68840*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68843*/       OPC_EmitInteger, MVT::i32, 14, 
/*68846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68861*/     /*Scope*/ 56, /*->68918*/
/*68862*/       OPC_MoveChild, 0,
/*68864*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68867*/       OPC_RecordChild0, // #0 = $src2
/*68868*/       OPC_CheckChild0Type, MVT::v4f32,
/*68870*/       OPC_RecordChild1, // #1 = $lane
/*68871*/       OPC_MoveChild, 1,
/*68873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68876*/       OPC_MoveParent,
/*68877*/       OPC_MoveParent,
/*68878*/       OPC_RecordChild1, // #2 = $src1
/*68879*/       OPC_CheckType, MVT::v4f32,
/*68881*/       OPC_EmitConvertToTarget, 1,
/*68883*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68886*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68895*/       OPC_EmitConvertToTarget, 1,
/*68897*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68900*/       OPC_EmitInteger, MVT::i32, 14, 
/*68903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68918*/     /*Scope*/ 98, /*->69017*/
/*68919*/       OPC_RecordChild0, // #0 = $Rn
/*68920*/       OPC_MoveChild, 1,
/*68922*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68925*/       OPC_RecordChild0, // #1 = $Rm
/*68926*/       OPC_CheckChild0Type, MVT::f32,
/*68928*/       OPC_MoveParent,
/*68929*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->68973
/*68932*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68939*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68942*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68952*/         OPC_EmitInteger, MVT::i32, 0, 
/*68955*/         OPC_EmitInteger, MVT::i32, 14, 
/*68958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68973*/       /*SwitchType*/ 41, MVT::v4f32,// ->69016
/*68975*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68982*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68985*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68995*/         OPC_EmitInteger, MVT::i32, 0, 
/*68998*/         OPC_EmitInteger, MVT::i32, 14, 
/*69001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69016*/       0, // EndSwitchType
/*69017*/     /*Scope*/ 98, /*->69116*/
/*69018*/       OPC_MoveChild, 0,
/*69020*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69023*/       OPC_RecordChild0, // #0 = $Rm
/*69024*/       OPC_CheckChild0Type, MVT::f32,
/*69026*/       OPC_MoveParent,
/*69027*/       OPC_RecordChild1, // #1 = $Rn
/*69028*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->69072
/*69031*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69038*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69041*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69051*/         OPC_EmitInteger, MVT::i32, 0, 
/*69054*/         OPC_EmitInteger, MVT::i32, 14, 
/*69057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69072*/       /*SwitchType*/ 41, MVT::v4f32,// ->69115
/*69074*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69081*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69084*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69094*/         OPC_EmitInteger, MVT::i32, 0, 
/*69097*/         OPC_EmitInteger, MVT::i32, 14, 
/*69100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69115*/       0, // EndSwitchType
/*69116*/     /*Scope*/ 46, /*->69163*/
/*69117*/       OPC_RecordChild0, // #0 = $Vn
/*69118*/       OPC_RecordChild1, // #1 = $Vm
/*69119*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->69141
/*69122*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69124*/         OPC_EmitInteger, MVT::i32, 14, 
/*69127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69141*/       /*SwitchType*/ 19, MVT::v4f32,// ->69162
/*69143*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69145*/         OPC_EmitInteger, MVT::i32, 14, 
/*69148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69162*/       0, // EndSwitchType
/*69163*/     0, /*End of Scope*/
/*69164*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->69224
/*69167*/     OPC_RecordNode, // #0 = $imm
/*69168*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->69196
/*69171*/       OPC_CheckPredicate, 117, // Predicate_vfp_f64imm
/*69173*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*69175*/       OPC_EmitConvertToTarget, 0,
/*69177*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4828
/*69180*/       OPC_EmitInteger, MVT::i32, 14, 
/*69183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4828>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4828:f64 (fpimm:f64):$imm))
/*69196*/     /*SwitchType*/ 25, MVT::f32,// ->69223
/*69198*/       OPC_CheckPredicate, 118, // Predicate_vfp_f32imm
/*69200*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasVFP3())
/*69202*/       OPC_EmitConvertToTarget, 0,
/*69204*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4827
/*69207*/       OPC_EmitInteger, MVT::i32, 14, 
/*69210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4827>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4827:f32 (fpimm:f32):$imm))
/*69223*/     0, // EndSwitchType
/*69224*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->69273
/*69227*/     OPC_RecordChild0, // #0 = $Dn
/*69228*/     OPC_RecordChild1, // #1 = $Dm
/*69229*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69251
/*69232*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69234*/       OPC_EmitInteger, MVT::i32, 14, 
/*69237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69251*/     /*SwitchType*/ 19, MVT::f32,// ->69272
/*69253*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69255*/       OPC_EmitInteger, MVT::i32, 14, 
/*69258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69272*/     0, // EndSwitchType
/*69273*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMAXNM),// ->69315
/*69276*/     OPC_RecordChild0, // #0 = $Sn
/*69277*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->69296
/*69280*/       OPC_CheckChild0Type, MVT::f32,
/*69282*/       OPC_RecordChild1, // #1 = $Sm
/*69283*/       OPC_CheckChild1Type, MVT::f32,
/*69285*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69296*/     /*SwitchType*/ 16, MVT::f64,// ->69314
/*69298*/       OPC_CheckChild0Type, MVT::f64,
/*69300*/       OPC_RecordChild1, // #1 = $Dm
/*69301*/       OPC_CheckChild1Type, MVT::f64,
/*69303*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69314*/     0, // EndSwitchType
/*69315*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMINNM),// ->69357
/*69318*/     OPC_RecordChild0, // #0 = $Sn
/*69319*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->69338
/*69322*/       OPC_CheckChild0Type, MVT::f32,
/*69324*/       OPC_RecordChild1, // #1 = $Sm
/*69325*/       OPC_CheckChild1Type, MVT::f32,
/*69327*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69338*/     /*SwitchType*/ 16, MVT::f64,// ->69356
/*69340*/       OPC_CheckChild0Type, MVT::f64,
/*69342*/       OPC_RecordChild1, // #1 = $Dm
/*69343*/       OPC_CheckChild1Type, MVT::f64,
/*69345*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69356*/     0, // EndSwitchType
/*69357*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->69522
/*69361*/     OPC_RecordChild0, // #0 = $Dm
/*69362*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->69383
/*69365*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69367*/       OPC_EmitInteger, MVT::i32, 14, 
/*69370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69383*/     /*SwitchType*/ 96, MVT::f32,// ->69481
/*69385*/       OPC_Scope, 18, /*->69405*/ // 2 children in Scope
/*69387*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*69389*/         OPC_EmitInteger, MVT::i32, 14, 
/*69392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69405*/       /*Scope*/ 74, /*->69480*/
/*69406*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69408*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69415*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69418*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69427*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69430*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69440*/         OPC_EmitInteger, MVT::i32, 14, 
/*69443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69446*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69456*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69459*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69468*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69471*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69480*/       0, /*End of Scope*/
/*69481*/     /*SwitchType*/ 18, MVT::v2f32,// ->69501
/*69483*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69485*/       OPC_EmitInteger, MVT::i32, 14, 
/*69488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69501*/     /*SwitchType*/ 18, MVT::v4f32,// ->69521
/*69503*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69505*/       OPC_EmitInteger, MVT::i32, 14, 
/*69508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69521*/     0, // EndSwitchType
/*69522*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->69546
/*69525*/     OPC_RecordChild0, // #0 = $Sm
/*69526*/     OPC_CheckType, MVT::f64,
/*69528*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69530*/     OPC_EmitInteger, MVT::i32, 14, 
/*69533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69536*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*69546*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->69570
/*69549*/     OPC_RecordChild0, // #0 = $Dm
/*69550*/     OPC_CheckType, MVT::f32,
/*69552*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69554*/     OPC_EmitInteger, MVT::i32, 14, 
/*69557*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69560*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*69570*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->69616
/*69573*/     OPC_RecordChild0, // #0 = $Sm
/*69574*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69595
/*69577*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69579*/       OPC_EmitInteger, MVT::i32, 14, 
/*69582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*69595*/     /*SwitchType*/ 18, MVT::f64,// ->69615
/*69597*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69599*/       OPC_EmitInteger, MVT::i32, 14, 
/*69602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*69615*/     0, // EndSwitchType
/*69616*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->69662
/*69619*/     OPC_RecordChild0, // #0 = $Sm
/*69620*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69641
/*69623*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69625*/       OPC_EmitInteger, MVT::i32, 14, 
/*69628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*69641*/     /*SwitchType*/ 18, MVT::f64,// ->69661
/*69643*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69645*/       OPC_EmitInteger, MVT::i32, 14, 
/*69648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*69661*/     0, // EndSwitchType
/*69662*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->69708
/*69665*/     OPC_RecordChild0, // #0 = $Sm
/*69666*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->69687
/*69669*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69671*/       OPC_EmitInteger, MVT::i32, 14, 
/*69674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*69687*/     /*SwitchType*/ 18, MVT::f64,// ->69707
/*69689*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69691*/       OPC_EmitInteger, MVT::i32, 14, 
/*69694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*69707*/     0, // EndSwitchType
/*69708*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->69738
/*69711*/     OPC_RecordChild0, // #0 = $Sm
/*69712*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69725
/*69715*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*69725*/     /*SwitchType*/ 10, MVT::f64,// ->69737
/*69727*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*69737*/     0, // EndSwitchType
/*69738*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->69768
/*69741*/     OPC_RecordChild0, // #0 = $Sm
/*69742*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69755
/*69745*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*69755*/     /*SwitchType*/ 10, MVT::f64,// ->69767
/*69757*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*69767*/     0, // EndSwitchType
/*69768*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->69798
/*69771*/     OPC_RecordChild0, // #0 = $Sm
/*69772*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->69785
/*69775*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*69777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*69785*/     /*SwitchType*/ 10, MVT::f64,// ->69797
/*69787*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*69789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*69797*/     0, // EndSwitchType
/*69798*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->69844
/*69801*/     OPC_RecordChild0, // #0 = $Dm
/*69802*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69823
/*69805*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*69807*/       OPC_EmitInteger, MVT::i32, 14, 
/*69810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*69823*/     /*SwitchType*/ 18, MVT::f32,// ->69843
/*69825*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69827*/       OPC_EmitInteger, MVT::i32, 14, 
/*69830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*69843*/     0, // EndSwitchType
/*69844*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->69868
/*69847*/     OPC_RecordChild0, // #0 = $Rt
/*69848*/     OPC_RecordChild1, // #1 = $Rt2
/*69849*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69851*/     OPC_EmitInteger, MVT::i32, 14, 
/*69854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*69868*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->69936
/*69871*/     OPC_RecordChild0, // #0 = $a
/*69872*/     OPC_CheckChild0Type, MVT::i32,
/*69874*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->69905
/*69877*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69880*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69889*/       OPC_EmitInteger, MVT::i32, 14, 
/*69892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69905*/     /*SwitchType*/ 28, MVT::f64,// ->69935
/*69907*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69910*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69919*/       OPC_EmitInteger, MVT::i32, 14, 
/*69922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69935*/     0, // EndSwitchType
/*69936*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMAX),// ->70048
/*69939*/     OPC_RecordChild0, // #0 = $a
/*69940*/     OPC_RecordChild1, // #1 = $b
/*69941*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69943*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69950*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69953*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69962*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69965*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69975*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69982*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69985*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69994*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69997*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70007*/     OPC_EmitInteger, MVT::i32, 14, 
/*70010*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70013*/     OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70024*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70027*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70036*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70039*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70048*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMIN),// ->70160
/*70051*/     OPC_RecordChild0, // #0 = $a
/*70052*/     OPC_RecordChild1, // #1 = $b
/*70053*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*70055*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70062*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70065*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70074*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70077*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70087*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70094*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70097*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70106*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70109*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70119*/     OPC_EmitInteger, MVT::i32, 14, 
/*70122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70125*/     OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70136*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70139*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70148*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70151*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70160*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->70370
/*70164*/     OPC_Scope, 32, /*->70198*/ // 2 children in Scope
/*70166*/       OPC_MoveChild, 0,
/*70168*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70171*/       OPC_MoveParent,
/*70172*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*70174*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->70186
/*70177*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*70179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*70186*/       /*SwitchType*/ 9, MVT::v4i32,// ->70197
/*70188*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*70190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*70197*/       0, // EndSwitchType
/*70198*/     /*Scope*/ 41|128,1/*169*/, /*->70369*/
/*70200*/       OPC_RecordChild0, // #0 = $SIMM
/*70201*/       OPC_MoveChild, 0,
/*70203*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70206*/       OPC_MoveParent,
/*70207*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->70228
/*70210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70212*/         OPC_EmitInteger, MVT::i32, 14, 
/*70215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70228*/       /*SwitchType*/ 18, MVT::v16i8,// ->70248
/*70230*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70232*/         OPC_EmitInteger, MVT::i32, 14, 
/*70235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70248*/       /*SwitchType*/ 18, MVT::v4i16,// ->70268
/*70250*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70252*/         OPC_EmitInteger, MVT::i32, 14, 
/*70255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70268*/       /*SwitchType*/ 18, MVT::v8i16,// ->70288
/*70270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70272*/         OPC_EmitInteger, MVT::i32, 14, 
/*70275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70288*/       /*SwitchType*/ 18, MVT::v2i32,// ->70308
/*70290*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70292*/         OPC_EmitInteger, MVT::i32, 14, 
/*70295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*70308*/       /*SwitchType*/ 18, MVT::v4i32,// ->70328
/*70310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70312*/         OPC_EmitInteger, MVT::i32, 14, 
/*70315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*70328*/       /*SwitchType*/ 18, MVT::v1i64,// ->70348
/*70330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70332*/         OPC_EmitInteger, MVT::i32, 14, 
/*70335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*70348*/       /*SwitchType*/ 18, MVT::v2i64,// ->70368
/*70350*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70352*/         OPC_EmitInteger, MVT::i32, 14, 
/*70355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*70368*/       0, // EndSwitchType
/*70369*/     0, /*End of Scope*/
/*70370*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71093
/*70374*/     OPC_RecordChild0, // #0 = $src
/*70375*/     OPC_Scope, 11|128,2/*267*/, /*->70645*/ // 4 children in Scope
/*70378*/       OPC_MoveChild, 1,
/*70380*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70383*/       OPC_RecordMemRef,
/*70384*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70385*/       OPC_CheckFoldableChainNode,
/*70386*/       OPC_RecordChild1, // #2 = $Rn
/*70387*/       OPC_CheckChild1Type, MVT::i32,
/*70389*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*70391*/       OPC_CheckType, MVT::i32,
/*70393*/       OPC_Scope, 84, /*->70479*/ // 4 children in Scope
/*70395*/         OPC_CheckPredicate, 32, // Predicate_extload
/*70397*/         OPC_Scope, 39, /*->70438*/ // 2 children in Scope
/*70399*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*70401*/           OPC_MoveParent,
/*70402*/           OPC_RecordChild2, // #3 = $lane
/*70403*/           OPC_MoveChild, 2,
/*70405*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70408*/           OPC_MoveParent,
/*70409*/           OPC_CheckType, MVT::v8i8,
/*70411*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70413*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70416*/           OPC_EmitMergeInputChains1_1,
/*70417*/           OPC_EmitConvertToTarget, 3,
/*70419*/           OPC_EmitInteger, MVT::i32, 14, 
/*70422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*70438*/         /*Scope*/ 39, /*->70478*/
/*70439*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*70441*/           OPC_MoveParent,
/*70442*/           OPC_RecordChild2, // #3 = $lane
/*70443*/           OPC_MoveChild, 2,
/*70445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70448*/           OPC_MoveParent,
/*70449*/           OPC_CheckType, MVT::v4i16,
/*70451*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70453*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70456*/           OPC_EmitMergeInputChains1_1,
/*70457*/           OPC_EmitConvertToTarget, 3,
/*70459*/           OPC_EmitInteger, MVT::i32, 14, 
/*70462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70465*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*70478*/         0, /*End of Scope*/
/*70479*/       /*Scope*/ 39, /*->70519*/
/*70480*/         OPC_CheckPredicate, 60, // Predicate_load
/*70482*/         OPC_MoveParent,
/*70483*/         OPC_RecordChild2, // #3 = $lane
/*70484*/         OPC_MoveChild, 2,
/*70486*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70489*/         OPC_MoveParent,
/*70490*/         OPC_CheckType, MVT::v2i32,
/*70492*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70494*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70497*/         OPC_EmitMergeInputChains1_1,
/*70498*/         OPC_EmitConvertToTarget, 3,
/*70500*/         OPC_EmitInteger, MVT::i32, 14, 
/*70503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*70519*/       /*Scope*/ 84, /*->70604*/
/*70520*/         OPC_CheckPredicate, 32, // Predicate_extload
/*70522*/         OPC_Scope, 39, /*->70563*/ // 2 children in Scope
/*70524*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*70526*/           OPC_MoveParent,
/*70527*/           OPC_RecordChild2, // #3 = $lane
/*70528*/           OPC_MoveChild, 2,
/*70530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70533*/           OPC_MoveParent,
/*70534*/           OPC_CheckType, MVT::v16i8,
/*70536*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70538*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70541*/           OPC_EmitMergeInputChains1_1,
/*70542*/           OPC_EmitConvertToTarget, 3,
/*70544*/           OPC_EmitInteger, MVT::i32, 14, 
/*70547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*70563*/         /*Scope*/ 39, /*->70603*/
/*70564*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*70566*/           OPC_MoveParent,
/*70567*/           OPC_RecordChild2, // #3 = $lane
/*70568*/           OPC_MoveChild, 2,
/*70570*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70573*/           OPC_MoveParent,
/*70574*/           OPC_CheckType, MVT::v8i16,
/*70576*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70578*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70581*/           OPC_EmitMergeInputChains1_1,
/*70582*/           OPC_EmitConvertToTarget, 3,
/*70584*/           OPC_EmitInteger, MVT::i32, 14, 
/*70587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*70603*/         0, /*End of Scope*/
/*70604*/       /*Scope*/ 39, /*->70644*/
/*70605*/         OPC_CheckPredicate, 60, // Predicate_load
/*70607*/         OPC_MoveParent,
/*70608*/         OPC_RecordChild2, // #3 = $lane
/*70609*/         OPC_MoveChild, 2,
/*70611*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70614*/         OPC_MoveParent,
/*70615*/         OPC_CheckType, MVT::v4i32,
/*70617*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70619*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70622*/         OPC_EmitMergeInputChains1_1,
/*70623*/         OPC_EmitConvertToTarget, 3,
/*70625*/         OPC_EmitInteger, MVT::i32, 14, 
/*70628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*70644*/       0, /*End of Scope*/
/*70645*/     /*Scope*/ 21|128,2/*277*/, /*->70924*/
/*70647*/       OPC_RecordChild1, // #1 = $R
/*70648*/       OPC_Scope, 59, /*->70709*/ // 4 children in Scope
/*70650*/         OPC_CheckChild1Type, MVT::i32,
/*70652*/         OPC_RecordChild2, // #2 = $lane
/*70653*/         OPC_MoveChild, 2,
/*70655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70658*/         OPC_MoveParent,
/*70659*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->70684
/*70662*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70664*/           OPC_EmitConvertToTarget, 2,
/*70666*/           OPC_EmitInteger, MVT::i32, 14, 
/*70669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70684*/         /*SwitchType*/ 22, MVT::v4i16,// ->70708
/*70686*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70688*/           OPC_EmitConvertToTarget, 2,
/*70690*/           OPC_EmitInteger, MVT::i32, 14, 
/*70693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70708*/         0, // EndSwitchType
/*70709*/       /*Scope*/ 31, /*->70741*/
/*70710*/         OPC_RecordChild2, // #2 = $lane
/*70711*/         OPC_MoveChild, 2,
/*70713*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70716*/         OPC_MoveParent,
/*70717*/         OPC_CheckType, MVT::v2i32,
/*70719*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70721*/         OPC_EmitConvertToTarget, 2,
/*70723*/         OPC_EmitInteger, MVT::i32, 14, 
/*70726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70741*/       /*Scope*/ 119, /*->70861*/
/*70742*/         OPC_CheckChild1Type, MVT::i32,
/*70744*/         OPC_RecordChild2, // #2 = $lane
/*70745*/         OPC_MoveChild, 2,
/*70747*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70750*/         OPC_MoveParent,
/*70751*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->70806
/*70754*/           OPC_EmitConvertToTarget, 2,
/*70756*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*70759*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*70768*/           OPC_EmitConvertToTarget, 2,
/*70770*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*70773*/           OPC_EmitInteger, MVT::i32, 14, 
/*70776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70779*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70791*/           OPC_EmitConvertToTarget, 2,
/*70793*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*70796*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*70806*/         /*SwitchType*/ 52, MVT::v8i16,// ->70860
/*70808*/           OPC_EmitConvertToTarget, 2,
/*70810*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*70813*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*70822*/           OPC_EmitConvertToTarget, 2,
/*70824*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*70827*/           OPC_EmitInteger, MVT::i32, 14, 
/*70830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70833*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70845*/           OPC_EmitConvertToTarget, 2,
/*70847*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*70850*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*70860*/         0, // EndSwitchType
/*70861*/       /*Scope*/ 61, /*->70923*/
/*70862*/         OPC_RecordChild2, // #2 = $lane
/*70863*/         OPC_MoveChild, 2,
/*70865*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70868*/         OPC_MoveParent,
/*70869*/         OPC_CheckType, MVT::v4i32,
/*70871*/         OPC_EmitConvertToTarget, 2,
/*70873*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*70876*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*70885*/         OPC_EmitConvertToTarget, 2,
/*70887*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*70890*/         OPC_EmitInteger, MVT::i32, 14, 
/*70893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70896*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70908*/         OPC_EmitConvertToTarget, 2,
/*70910*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*70913*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*70923*/       0, /*End of Scope*/
/*70924*/     /*Scope*/ 81, /*->71006*/
/*70925*/       OPC_MoveChild, 1,
/*70927*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70930*/       OPC_RecordMemRef,
/*70931*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70932*/       OPC_CheckFoldableChainNode,
/*70933*/       OPC_RecordChild1, // #2 = $addr
/*70934*/       OPC_CheckChild1Type, MVT::i32,
/*70936*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*70938*/       OPC_CheckPredicate, 60, // Predicate_load
/*70940*/       OPC_CheckType, MVT::f32,
/*70942*/       OPC_MoveParent,
/*70943*/       OPC_RecordChild2, // #3 = $lane
/*70944*/       OPC_MoveChild, 2,
/*70946*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70949*/       OPC_MoveParent,
/*70950*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->70978
/*70953*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70956*/         OPC_EmitMergeInputChains1_1,
/*70957*/         OPC_EmitConvertToTarget, 3,
/*70959*/         OPC_EmitInteger, MVT::i32, 14, 
/*70962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*70978*/       /*SwitchType*/ 25, MVT::v4f32,// ->71005
/*70980*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70983*/         OPC_EmitMergeInputChains1_1,
/*70984*/         OPC_EmitConvertToTarget, 3,
/*70986*/         OPC_EmitInteger, MVT::i32, 14, 
/*70989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*71005*/       0, // EndSwitchType
/*71006*/     /*Scope*/ 85, /*->71092*/
/*71007*/       OPC_RecordChild1, // #1 = $src2
/*71008*/       OPC_RecordChild2, // #2 = $src3
/*71009*/       OPC_MoveChild, 2,
/*71011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71014*/       OPC_MoveParent,
/*71015*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->71033
/*71018*/         OPC_EmitConvertToTarget, 2,
/*71020*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*71023*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*71033*/       /*SwitchType*/ 27, MVT::v2f32,// ->71062
/*71035*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71038*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71047*/         OPC_EmitConvertToTarget, 2,
/*71049*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*71052*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71062*/       /*SwitchType*/ 27, MVT::v4f32,// ->71091
/*71064*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71067*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71076*/         OPC_EmitConvertToTarget, 2,
/*71078*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*71081*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71091*/       0, // EndSwitchType
/*71092*/     0, /*End of Scope*/
/*71093*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->71682
/*71097*/     OPC_Scope, 72|128,1/*200*/, /*->71300*/ // 4 children in Scope
/*71100*/       OPC_MoveChild, 0,
/*71102*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71105*/       OPC_RecordMemRef,
/*71106*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71107*/       OPC_RecordChild1, // #1 = $Rn
/*71108*/       OPC_CheckChild1Type, MVT::i32,
/*71110*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*71112*/       OPC_CheckType, MVT::i32,
/*71114*/       OPC_Scope, 62, /*->71178*/ // 4 children in Scope
/*71116*/         OPC_CheckPredicate, 32, // Predicate_extload
/*71118*/         OPC_Scope, 28, /*->71148*/ // 2 children in Scope
/*71120*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*71122*/           OPC_MoveParent,
/*71123*/           OPC_CheckType, MVT::v8i8,
/*71125*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71127*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71130*/           OPC_EmitMergeInputChains1_0,
/*71131*/           OPC_EmitInteger, MVT::i32, 14, 
/*71134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71148*/         /*Scope*/ 28, /*->71177*/
/*71149*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*71151*/           OPC_MoveParent,
/*71152*/           OPC_CheckType, MVT::v4i16,
/*71154*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71156*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71159*/           OPC_EmitMergeInputChains1_0,
/*71160*/           OPC_EmitInteger, MVT::i32, 14, 
/*71163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*71177*/         0, /*End of Scope*/
/*71178*/       /*Scope*/ 28, /*->71207*/
/*71179*/         OPC_CheckPredicate, 60, // Predicate_load
/*71181*/         OPC_MoveParent,
/*71182*/         OPC_CheckType, MVT::v2i32,
/*71184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71186*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71189*/         OPC_EmitMergeInputChains1_0,
/*71190*/         OPC_EmitInteger, MVT::i32, 14, 
/*71193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*71207*/       /*Scope*/ 62, /*->71270*/
/*71208*/         OPC_CheckPredicate, 32, // Predicate_extload
/*71210*/         OPC_Scope, 28, /*->71240*/ // 2 children in Scope
/*71212*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*71214*/           OPC_MoveParent,
/*71215*/           OPC_CheckType, MVT::v16i8,
/*71217*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71219*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71222*/           OPC_EmitMergeInputChains1_0,
/*71223*/           OPC_EmitInteger, MVT::i32, 14, 
/*71226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71229*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*71240*/         /*Scope*/ 28, /*->71269*/
/*71241*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*71243*/           OPC_MoveParent,
/*71244*/           OPC_CheckType, MVT::v8i16,
/*71246*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71248*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71251*/           OPC_EmitMergeInputChains1_0,
/*71252*/           OPC_EmitInteger, MVT::i32, 14, 
/*71255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71258*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*71269*/         0, /*End of Scope*/
/*71270*/       /*Scope*/ 28, /*->71299*/
/*71271*/         OPC_CheckPredicate, 60, // Predicate_load
/*71273*/         OPC_MoveParent,
/*71274*/         OPC_CheckType, MVT::v4i32,
/*71276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71278*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71281*/         OPC_EmitMergeInputChains1_0,
/*71282*/         OPC_EmitInteger, MVT::i32, 14, 
/*71285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*71299*/       0, /*End of Scope*/
/*71300*/     /*Scope*/ 20|128,1/*148*/, /*->71450*/
/*71302*/       OPC_RecordChild0, // #0 = $R
/*71303*/       OPC_CheckChild0Type, MVT::i32,
/*71305*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->71326
/*71308*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71310*/         OPC_EmitInteger, MVT::i32, 14, 
/*71313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*71326*/       /*SwitchType*/ 18, MVT::v4i16,// ->71346
/*71328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71330*/         OPC_EmitInteger, MVT::i32, 14, 
/*71333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*71346*/       /*SwitchType*/ 41, MVT::v2i32,// ->71389
/*71348*/         OPC_Scope, 18, /*->71368*/ // 2 children in Scope
/*71350*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*71352*/           OPC_EmitInteger, MVT::i32, 14, 
/*71355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71358*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*71368*/         /*Scope*/ 19, /*->71388*/
/*71369*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*71371*/           OPC_EmitInteger, MVT::i32, 14, 
/*71374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71377*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*71388*/         0, /*End of Scope*/
/*71389*/       /*SwitchType*/ 18, MVT::v16i8,// ->71409
/*71391*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71393*/         OPC_EmitInteger, MVT::i32, 14, 
/*71396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*71409*/       /*SwitchType*/ 18, MVT::v8i16,// ->71429
/*71411*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71413*/         OPC_EmitInteger, MVT::i32, 14, 
/*71416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*71429*/       /*SwitchType*/ 18, MVT::v4i32,// ->71449
/*71431*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71433*/         OPC_EmitInteger, MVT::i32, 14, 
/*71436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*71449*/       0, // EndSwitchType
/*71450*/     /*Scope*/ 11|128,1/*139*/, /*->71591*/
/*71452*/       OPC_MoveChild, 0,
/*71454*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->71518
/*71458*/         OPC_RecordMemRef,
/*71459*/         OPC_RecordNode, // #0 = 'ld' chained node
/*71460*/         OPC_RecordChild1, // #1 = $addr
/*71461*/         OPC_CheckChild1Type, MVT::i32,
/*71463*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*71465*/         OPC_CheckPredicate, 60, // Predicate_load
/*71467*/         OPC_CheckType, MVT::f32,
/*71469*/         OPC_MoveParent,
/*71470*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->71494
/*71473*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71476*/           OPC_EmitMergeInputChains1_0,
/*71477*/           OPC_EmitInteger, MVT::i32, 14, 
/*71480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*71494*/         /*SwitchType*/ 21, MVT::v4f32,// ->71517
/*71496*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71499*/           OPC_EmitMergeInputChains1_0,
/*71500*/           OPC_EmitInteger, MVT::i32, 14, 
/*71503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*71517*/         0, // EndSwitchType
/*71518*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->71590
/*71521*/         OPC_RecordChild0, // #0 = $R
/*71522*/         OPC_CheckChild0Type, MVT::i32,
/*71524*/         OPC_CheckType, MVT::f32,
/*71526*/         OPC_MoveParent,
/*71527*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->71571
/*71530*/           OPC_Scope, 18, /*->71550*/ // 2 children in Scope
/*71532*/             OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*71534*/             OPC_EmitInteger, MVT::i32, 14, 
/*71537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71540*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*71550*/           /*Scope*/ 19, /*->71570*/
/*71551*/             OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*71553*/             OPC_EmitInteger, MVT::i32, 14, 
/*71556*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71559*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*71570*/           0, /*End of Scope*/
/*71571*/         /*SwitchType*/ 16, MVT::v4f32,// ->71589
/*71573*/           OPC_EmitInteger, MVT::i32, 14, 
/*71576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71579*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*71589*/         0, // EndSwitchType
/*71590*/       0, // EndSwitchOpcode
/*71591*/     /*Scope*/ 89, /*->71681*/
/*71592*/       OPC_RecordChild0, // #0 = $src
/*71593*/       OPC_CheckChild0Type, MVT::f32,
/*71595*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->71638
/*71598*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71605*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71608*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71618*/         OPC_EmitInteger, MVT::i32, 0, 
/*71621*/         OPC_EmitInteger, MVT::i32, 14, 
/*71624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71627*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71638*/       /*SwitchType*/ 40, MVT::v4f32,// ->71680
/*71640*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71647*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71650*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71660*/         OPC_EmitInteger, MVT::i32, 0, 
/*71663*/         OPC_EmitInteger, MVT::i32, 14, 
/*71666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71680*/       0, // EndSwitchType
/*71681*/     0, /*End of Scope*/
/*71682*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->72132
/*71686*/     OPC_Scope, 116|128,2/*372*/, /*->72061*/ // 2 children in Scope
/*71689*/       OPC_MoveChild, 0,
/*71691*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->71958
/*71696*/         OPC_Scope, 36|128,1/*164*/, /*->71863*/ // 2 children in Scope
/*71699*/           OPC_MoveChild, 0,
/*71701*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->71782
/*71705*/             OPC_RecordChild0, // #0 = $Vn
/*71706*/             OPC_RecordChild1, // #1 = $Vm
/*71707*/             OPC_MoveParent,
/*71708*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->71733
/*71711*/               OPC_CheckChild1Integer, 8, 
/*71713*/               OPC_MoveParent,
/*71714*/               OPC_CheckType, MVT::v8i8,
/*71716*/               OPC_EmitInteger, MVT::i32, 14, 
/*71719*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71722*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71733*/             /*SwitchType*/ 22, MVT::v4i32,// ->71757
/*71735*/               OPC_CheckChild1Integer, 16, 
/*71737*/               OPC_MoveParent,
/*71738*/               OPC_CheckType, MVT::v4i16,
/*71740*/               OPC_EmitInteger, MVT::i32, 14, 
/*71743*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71746*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71757*/             /*SwitchType*/ 22, MVT::v2i64,// ->71781
/*71759*/               OPC_CheckChild1Integer, 32, 
/*71761*/               OPC_MoveParent,
/*71762*/               OPC_CheckType, MVT::v2i32,
/*71764*/               OPC_EmitInteger, MVT::i32, 14, 
/*71767*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71770*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71781*/             0, // EndSwitchType
/*71782*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->71862
/*71785*/             OPC_RecordChild0, // #0 = $Vn
/*71786*/             OPC_RecordChild1, // #1 = $Vm
/*71787*/             OPC_MoveParent,
/*71788*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->71813
/*71791*/               OPC_CheckChild1Integer, 8, 
/*71793*/               OPC_MoveParent,
/*71794*/               OPC_CheckType, MVT::v8i8,
/*71796*/               OPC_EmitInteger, MVT::i32, 14, 
/*71799*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71802*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71813*/             /*SwitchType*/ 22, MVT::v4i32,// ->71837
/*71815*/               OPC_CheckChild1Integer, 16, 
/*71817*/               OPC_MoveParent,
/*71818*/               OPC_CheckType, MVT::v4i16,
/*71820*/               OPC_EmitInteger, MVT::i32, 14, 
/*71823*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71826*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71837*/             /*SwitchType*/ 22, MVT::v2i64,// ->71861
/*71839*/               OPC_CheckChild1Integer, 32, 
/*71841*/               OPC_MoveParent,
/*71842*/               OPC_CheckType, MVT::v2i32,
/*71844*/               OPC_EmitInteger, MVT::i32, 14, 
/*71847*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71850*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71861*/             0, // EndSwitchType
/*71862*/           0, // EndSwitchOpcode
/*71863*/         /*Scope*/ 93, /*->71957*/
/*71864*/           OPC_RecordChild0, // #0 = $Vn
/*71865*/           OPC_RecordChild1, // #1 = $amt
/*71866*/           OPC_MoveChild, 1,
/*71868*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71871*/           OPC_Scope, 27, /*->71900*/ // 3 children in Scope
/*71873*/             OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71875*/             OPC_MoveParent,
/*71876*/             OPC_CheckType, MVT::v8i16,
/*71878*/             OPC_MoveParent,
/*71879*/             OPC_CheckType, MVT::v8i8,
/*71881*/             OPC_EmitConvertToTarget, 1,
/*71883*/             OPC_EmitInteger, MVT::i32, 14, 
/*71886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*71900*/           /*Scope*/ 27, /*->71928*/
/*71901*/             OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71903*/             OPC_MoveParent,
/*71904*/             OPC_CheckType, MVT::v4i32,
/*71906*/             OPC_MoveParent,
/*71907*/             OPC_CheckType, MVT::v4i16,
/*71909*/             OPC_EmitConvertToTarget, 1,
/*71911*/             OPC_EmitInteger, MVT::i32, 14, 
/*71914*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71917*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*71928*/           /*Scope*/ 27, /*->71956*/
/*71929*/             OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71931*/             OPC_MoveParent,
/*71932*/             OPC_CheckType, MVT::v2i64,
/*71934*/             OPC_MoveParent,
/*71935*/             OPC_CheckType, MVT::v2i32,
/*71937*/             OPC_EmitConvertToTarget, 1,
/*71939*/             OPC_EmitInteger, MVT::i32, 14, 
/*71942*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71945*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*71956*/           0, /*End of Scope*/
/*71957*/         0, /*End of Scope*/
/*71958*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->72060
/*71961*/         OPC_RecordChild0, // #0 = $Vm
/*71962*/         OPC_RecordChild1, // #1 = $SIMM
/*71963*/         OPC_MoveChild, 1,
/*71965*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71968*/         OPC_Scope, 29, /*->71999*/ // 3 children in Scope
/*71970*/           OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71972*/           OPC_MoveParent,
/*71973*/           OPC_CheckType, MVT::v8i16,
/*71975*/           OPC_MoveParent,
/*71976*/           OPC_CheckType, MVT::v8i8,
/*71978*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71980*/           OPC_EmitConvertToTarget, 1,
/*71982*/           OPC_EmitInteger, MVT::i32, 14, 
/*71985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71999*/         /*Scope*/ 29, /*->72029*/
/*72000*/           OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72002*/           OPC_MoveParent,
/*72003*/           OPC_CheckType, MVT::v4i32,
/*72005*/           OPC_MoveParent,
/*72006*/           OPC_CheckType, MVT::v4i16,
/*72008*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72010*/           OPC_EmitConvertToTarget, 1,
/*72012*/           OPC_EmitInteger, MVT::i32, 14, 
/*72015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72029*/         /*Scope*/ 29, /*->72059*/
/*72030*/           OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72032*/           OPC_MoveParent,
/*72033*/           OPC_CheckType, MVT::v2i64,
/*72035*/           OPC_MoveParent,
/*72036*/           OPC_CheckType, MVT::v2i32,
/*72038*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72040*/           OPC_EmitConvertToTarget, 1,
/*72042*/           OPC_EmitInteger, MVT::i32, 14, 
/*72045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72059*/         0, /*End of Scope*/
/*72060*/       0, // EndSwitchOpcode
/*72061*/     /*Scope*/ 69, /*->72131*/
/*72062*/       OPC_RecordChild0, // #0 = $Vm
/*72063*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->72086
/*72066*/         OPC_CheckChild0Type, MVT::v8i16,
/*72068*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72070*/         OPC_EmitInteger, MVT::i32, 14, 
/*72073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72086*/       /*SwitchType*/ 20, MVT::v4i16,// ->72108
/*72088*/         OPC_CheckChild0Type, MVT::v4i32,
/*72090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72092*/         OPC_EmitInteger, MVT::i32, 14, 
/*72095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72108*/       /*SwitchType*/ 20, MVT::v2i32,// ->72130
/*72110*/         OPC_CheckChild0Type, MVT::v2i64,
/*72112*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72114*/         OPC_EmitInteger, MVT::i32, 14, 
/*72117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72130*/       0, // EndSwitchType
/*72131*/     0, /*End of Scope*/
/*72132*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72405
/*72136*/     OPC_Scope, 67|128,1/*195*/, /*->72334*/ // 2 children in Scope
/*72139*/       OPC_MoveChild, 0,
/*72141*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*72144*/       OPC_Scope, 93, /*->72239*/ // 2 children in Scope
/*72146*/         OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*72149*/         OPC_RecordChild1, // #0 = $Vn
/*72150*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->72180
/*72153*/           OPC_CheckChild1Type, MVT::v8i8,
/*72155*/           OPC_RecordChild2, // #1 = $Vm
/*72156*/           OPC_CheckChild2Type, MVT::v8i8,
/*72158*/           OPC_MoveParent,
/*72159*/           OPC_CheckType, MVT::v8i16,
/*72161*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72163*/           OPC_EmitInteger, MVT::i32, 14, 
/*72166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 242:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72180*/         /*SwitchType*/ 27, MVT::v4i16,// ->72209
/*72182*/           OPC_CheckChild1Type, MVT::v4i16,
/*72184*/           OPC_RecordChild2, // #1 = $Vm
/*72185*/           OPC_CheckChild2Type, MVT::v4i16,
/*72187*/           OPC_MoveParent,
/*72188*/           OPC_CheckType, MVT::v4i32,
/*72190*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72192*/           OPC_EmitInteger, MVT::i32, 14, 
/*72195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72198*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 242:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72209*/         /*SwitchType*/ 27, MVT::v2i32,// ->72238
/*72211*/           OPC_CheckChild1Type, MVT::v2i32,
/*72213*/           OPC_RecordChild2, // #1 = $Vm
/*72214*/           OPC_CheckChild2Type, MVT::v2i32,
/*72216*/           OPC_MoveParent,
/*72217*/           OPC_CheckType, MVT::v2i64,
/*72219*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72221*/           OPC_EmitInteger, MVT::i32, 14, 
/*72224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72238*/         0, // EndSwitchType
/*72239*/       /*Scope*/ 93, /*->72333*/
/*72240*/         OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*72243*/         OPC_RecordChild1, // #0 = $Vn
/*72244*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->72274
/*72247*/           OPC_CheckChild1Type, MVT::v8i8,
/*72249*/           OPC_RecordChild2, // #1 = $Vm
/*72250*/           OPC_CheckChild2Type, MVT::v8i8,
/*72252*/           OPC_MoveParent,
/*72253*/           OPC_CheckType, MVT::v8i16,
/*72255*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72257*/           OPC_EmitInteger, MVT::i32, 14, 
/*72260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72274*/         /*SwitchType*/ 27, MVT::v4i16,// ->72303
/*72276*/           OPC_CheckChild1Type, MVT::v4i16,
/*72278*/           OPC_RecordChild2, // #1 = $Vm
/*72279*/           OPC_CheckChild2Type, MVT::v4i16,
/*72281*/           OPC_MoveParent,
/*72282*/           OPC_CheckType, MVT::v4i32,
/*72284*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72286*/           OPC_EmitInteger, MVT::i32, 14, 
/*72289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72303*/         /*SwitchType*/ 27, MVT::v2i32,// ->72332
/*72305*/           OPC_CheckChild1Type, MVT::v2i32,
/*72307*/           OPC_RecordChild2, // #1 = $Vm
/*72308*/           OPC_CheckChild2Type, MVT::v2i32,
/*72310*/           OPC_MoveParent,
/*72311*/           OPC_CheckType, MVT::v2i64,
/*72313*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72315*/           OPC_EmitInteger, MVT::i32, 14, 
/*72318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72332*/         0, // EndSwitchType
/*72333*/       0, /*End of Scope*/
/*72334*/     /*Scope*/ 69, /*->72404*/
/*72335*/       OPC_RecordChild0, // #0 = $Vm
/*72336*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->72359
/*72339*/         OPC_CheckChild0Type, MVT::v8i8,
/*72341*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72343*/         OPC_EmitInteger, MVT::i32, 14, 
/*72346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*72359*/       /*SwitchType*/ 20, MVT::v4i32,// ->72381
/*72361*/         OPC_CheckChild0Type, MVT::v4i16,
/*72363*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72365*/         OPC_EmitInteger, MVT::i32, 14, 
/*72368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*72381*/       /*SwitchType*/ 20, MVT::v2i64,// ->72403
/*72383*/         OPC_CheckChild0Type, MVT::v2i32,
/*72385*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72387*/         OPC_EmitInteger, MVT::i32, 14, 
/*72390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*72403*/       0, // EndSwitchType
/*72404*/     0, /*End of Scope*/
/*72405*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->73011
/*72409*/     OPC_Scope, 18|128,3/*402*/, /*->72814*/ // 2 children in Scope
/*72412*/       OPC_MoveChild, 0,
/*72414*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72614
/*72419*/         OPC_RecordChild0, // #0 = $Rn
/*72420*/         OPC_Scope, 63, /*->72485*/ // 3 children in Scope
/*72422*/           OPC_CheckChild0Type, MVT::v8i8,
/*72424*/           OPC_MoveParent,
/*72425*/           OPC_Scope, 24, /*->72451*/ // 2 children in Scope
/*72427*/             OPC_CheckChild1Integer, 8, 
/*72429*/             OPC_CheckType, MVT::v8i16,
/*72431*/             OPC_EmitInteger, MVT::i32, 8, 
/*72434*/             OPC_EmitInteger, MVT::i32, 14, 
/*72437*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72440*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72451*/           /*Scope*/ 32, /*->72484*/
/*72452*/             OPC_RecordChild1, // #1 = $SIMM
/*72453*/             OPC_MoveChild, 1,
/*72455*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72458*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*72460*/             OPC_MoveParent,
/*72461*/             OPC_CheckType, MVT::v8i16,
/*72463*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72465*/             OPC_EmitConvertToTarget, 1,
/*72467*/             OPC_EmitInteger, MVT::i32, 14, 
/*72470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72473*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72484*/           0, /*End of Scope*/
/*72485*/         /*Scope*/ 63, /*->72549*/
/*72486*/           OPC_CheckChild0Type, MVT::v4i16,
/*72488*/           OPC_MoveParent,
/*72489*/           OPC_Scope, 24, /*->72515*/ // 2 children in Scope
/*72491*/             OPC_CheckChild1Integer, 16, 
/*72493*/             OPC_CheckType, MVT::v4i32,
/*72495*/             OPC_EmitInteger, MVT::i32, 16, 
/*72498*/             OPC_EmitInteger, MVT::i32, 14, 
/*72501*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72504*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72515*/           /*Scope*/ 32, /*->72548*/
/*72516*/             OPC_RecordChild1, // #1 = $SIMM
/*72517*/             OPC_MoveChild, 1,
/*72519*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72522*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72524*/             OPC_MoveParent,
/*72525*/             OPC_CheckType, MVT::v4i32,
/*72527*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72529*/             OPC_EmitConvertToTarget, 1,
/*72531*/             OPC_EmitInteger, MVT::i32, 14, 
/*72534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72537*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72548*/           0, /*End of Scope*/
/*72549*/         /*Scope*/ 63, /*->72613*/
/*72550*/           OPC_CheckChild0Type, MVT::v2i32,
/*72552*/           OPC_MoveParent,
/*72553*/           OPC_Scope, 24, /*->72579*/ // 2 children in Scope
/*72555*/             OPC_CheckChild1Integer, 32, 
/*72557*/             OPC_CheckType, MVT::v2i64,
/*72559*/             OPC_EmitInteger, MVT::i32, 32, 
/*72562*/             OPC_EmitInteger, MVT::i32, 14, 
/*72565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72579*/           /*Scope*/ 32, /*->72612*/
/*72580*/             OPC_RecordChild1, // #1 = $SIMM
/*72581*/             OPC_MoveChild, 1,
/*72583*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72586*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*72588*/             OPC_MoveParent,
/*72589*/             OPC_CheckType, MVT::v2i64,
/*72591*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72593*/             OPC_EmitConvertToTarget, 1,
/*72595*/             OPC_EmitInteger, MVT::i32, 14, 
/*72598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72612*/           0, /*End of Scope*/
/*72613*/         0, /*End of Scope*/
/*72614*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->72813
/*72618*/         OPC_RecordChild0, // #0 = $Rn
/*72619*/         OPC_Scope, 63, /*->72684*/ // 3 children in Scope
/*72621*/           OPC_CheckChild0Type, MVT::v8i8,
/*72623*/           OPC_MoveParent,
/*72624*/           OPC_Scope, 24, /*->72650*/ // 2 children in Scope
/*72626*/             OPC_CheckChild1Integer, 8, 
/*72628*/             OPC_CheckType, MVT::v8i16,
/*72630*/             OPC_EmitInteger, MVT::i32, 8, 
/*72633*/             OPC_EmitInteger, MVT::i32, 14, 
/*72636*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72639*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72650*/           /*Scope*/ 32, /*->72683*/
/*72651*/             OPC_RecordChild1, // #1 = $SIMM
/*72652*/             OPC_MoveChild, 1,
/*72654*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72657*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*72659*/             OPC_MoveParent,
/*72660*/             OPC_CheckType, MVT::v8i16,
/*72662*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72664*/             OPC_EmitConvertToTarget, 1,
/*72666*/             OPC_EmitInteger, MVT::i32, 14, 
/*72669*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72672*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72683*/           0, /*End of Scope*/
/*72684*/         /*Scope*/ 63, /*->72748*/
/*72685*/           OPC_CheckChild0Type, MVT::v4i16,
/*72687*/           OPC_MoveParent,
/*72688*/           OPC_Scope, 24, /*->72714*/ // 2 children in Scope
/*72690*/             OPC_CheckChild1Integer, 16, 
/*72692*/             OPC_CheckType, MVT::v4i32,
/*72694*/             OPC_EmitInteger, MVT::i32, 16, 
/*72697*/             OPC_EmitInteger, MVT::i32, 14, 
/*72700*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72703*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72714*/           /*Scope*/ 32, /*->72747*/
/*72715*/             OPC_RecordChild1, // #1 = $SIMM
/*72716*/             OPC_MoveChild, 1,
/*72718*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72721*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72723*/             OPC_MoveParent,
/*72724*/             OPC_CheckType, MVT::v4i32,
/*72726*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72728*/             OPC_EmitConvertToTarget, 1,
/*72730*/             OPC_EmitInteger, MVT::i32, 14, 
/*72733*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72736*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72747*/           0, /*End of Scope*/
/*72748*/         /*Scope*/ 63, /*->72812*/
/*72749*/           OPC_CheckChild0Type, MVT::v2i32,
/*72751*/           OPC_MoveParent,
/*72752*/           OPC_Scope, 24, /*->72778*/ // 2 children in Scope
/*72754*/             OPC_CheckChild1Integer, 32, 
/*72756*/             OPC_CheckType, MVT::v2i64,
/*72758*/             OPC_EmitInteger, MVT::i32, 32, 
/*72761*/             OPC_EmitInteger, MVT::i32, 14, 
/*72764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72767*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72778*/           /*Scope*/ 32, /*->72811*/
/*72779*/             OPC_RecordChild1, // #1 = $SIMM
/*72780*/             OPC_MoveChild, 1,
/*72782*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72785*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*72787*/             OPC_MoveParent,
/*72788*/             OPC_CheckType, MVT::v2i64,
/*72790*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72792*/             OPC_EmitConvertToTarget, 1,
/*72794*/             OPC_EmitInteger, MVT::i32, 14, 
/*72797*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72800*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72811*/           0, /*End of Scope*/
/*72812*/         0, /*End of Scope*/
/*72813*/       0, // EndSwitchOpcode
/*72814*/     /*Scope*/ 66|128,1/*194*/, /*->73010*/
/*72816*/       OPC_RecordChild0, // #0 = $Vm
/*72817*/       OPC_RecordChild1, // #1 = $SIMM
/*72818*/       OPC_MoveChild, 1,
/*72820*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72823*/       OPC_MoveParent,
/*72824*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72848
/*72827*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72829*/         OPC_EmitConvertToTarget, 1,
/*72831*/         OPC_EmitInteger, MVT::i32, 14, 
/*72834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72848*/       /*SwitchType*/ 21, MVT::v4i16,// ->72871
/*72850*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72852*/         OPC_EmitConvertToTarget, 1,
/*72854*/         OPC_EmitInteger, MVT::i32, 14, 
/*72857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72871*/       /*SwitchType*/ 21, MVT::v2i32,// ->72894
/*72873*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72875*/         OPC_EmitConvertToTarget, 1,
/*72877*/         OPC_EmitInteger, MVT::i32, 14, 
/*72880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72894*/       /*SwitchType*/ 21, MVT::v1i64,// ->72917
/*72896*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72898*/         OPC_EmitConvertToTarget, 1,
/*72900*/         OPC_EmitInteger, MVT::i32, 14, 
/*72903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72917*/       /*SwitchType*/ 21, MVT::v16i8,// ->72940
/*72919*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72921*/         OPC_EmitConvertToTarget, 1,
/*72923*/         OPC_EmitInteger, MVT::i32, 14, 
/*72926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72940*/       /*SwitchType*/ 21, MVT::v8i16,// ->72963
/*72942*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72944*/         OPC_EmitConvertToTarget, 1,
/*72946*/         OPC_EmitInteger, MVT::i32, 14, 
/*72949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72963*/       /*SwitchType*/ 21, MVT::v4i32,// ->72986
/*72965*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72967*/         OPC_EmitConvertToTarget, 1,
/*72969*/         OPC_EmitInteger, MVT::i32, 14, 
/*72972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72986*/       /*SwitchType*/ 21, MVT::v2i64,// ->73009
/*72988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72990*/         OPC_EmitConvertToTarget, 1,
/*72992*/         OPC_EmitInteger, MVT::i32, 14, 
/*72995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73009*/       0, // EndSwitchType
/*73010*/     0, /*End of Scope*/
/*73011*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->73181
/*73015*/     OPC_RecordChild0, // #0 = $Vn
/*73016*/     OPC_Scope, 68, /*->73086*/ // 3 children in Scope
/*73018*/       OPC_CheckChild0Type, MVT::v4i16,
/*73020*/       OPC_Scope, 40, /*->73062*/ // 2 children in Scope
/*73022*/         OPC_MoveChild, 1,
/*73024*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73027*/         OPC_RecordChild0, // #1 = $Vm
/*73028*/         OPC_CheckChild0Type, MVT::v4i16,
/*73030*/         OPC_RecordChild1, // #2 = $lane
/*73031*/         OPC_MoveChild, 1,
/*73033*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73036*/         OPC_MoveParent,
/*73037*/         OPC_MoveParent,
/*73038*/         OPC_CheckType, MVT::v4i32,
/*73040*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73042*/         OPC_EmitConvertToTarget, 2,
/*73044*/         OPC_EmitInteger, MVT::i32, 14, 
/*73047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73062*/       /*Scope*/ 22, /*->73085*/
/*73063*/         OPC_RecordChild1, // #1 = $Vm
/*73064*/         OPC_CheckType, MVT::v4i32,
/*73066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73068*/         OPC_EmitInteger, MVT::i32, 14, 
/*73071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73085*/       0, /*End of Scope*/
/*73086*/     /*Scope*/ 68, /*->73155*/
/*73087*/       OPC_CheckChild0Type, MVT::v2i32,
/*73089*/       OPC_Scope, 40, /*->73131*/ // 2 children in Scope
/*73091*/         OPC_MoveChild, 1,
/*73093*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73096*/         OPC_RecordChild0, // #1 = $Vm
/*73097*/         OPC_CheckChild0Type, MVT::v2i32,
/*73099*/         OPC_RecordChild1, // #2 = $lane
/*73100*/         OPC_MoveChild, 1,
/*73102*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73105*/         OPC_MoveParent,
/*73106*/         OPC_MoveParent,
/*73107*/         OPC_CheckType, MVT::v2i64,
/*73109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73111*/         OPC_EmitConvertToTarget, 2,
/*73113*/         OPC_EmitInteger, MVT::i32, 14, 
/*73116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73131*/       /*Scope*/ 22, /*->73154*/
/*73132*/         OPC_RecordChild1, // #1 = $Vm
/*73133*/         OPC_CheckType, MVT::v2i64,
/*73135*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73137*/         OPC_EmitInteger, MVT::i32, 14, 
/*73140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73154*/       0, /*End of Scope*/
/*73155*/     /*Scope*/ 24, /*->73180*/
/*73156*/       OPC_CheckChild0Type, MVT::v8i8,
/*73158*/       OPC_RecordChild1, // #1 = $Vm
/*73159*/       OPC_CheckType, MVT::v8i16,
/*73161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73163*/       OPC_EmitInteger, MVT::i32, 14, 
/*73166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73180*/     0, /*End of Scope*/
/*73181*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->73351
/*73185*/     OPC_RecordChild0, // #0 = $Vn
/*73186*/     OPC_Scope, 68, /*->73256*/ // 3 children in Scope
/*73188*/       OPC_CheckChild0Type, MVT::v4i16,
/*73190*/       OPC_Scope, 40, /*->73232*/ // 2 children in Scope
/*73192*/         OPC_MoveChild, 1,
/*73194*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73197*/         OPC_RecordChild0, // #1 = $Vm
/*73198*/         OPC_CheckChild0Type, MVT::v4i16,
/*73200*/         OPC_RecordChild1, // #2 = $lane
/*73201*/         OPC_MoveChild, 1,
/*73203*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73206*/         OPC_MoveParent,
/*73207*/         OPC_MoveParent,
/*73208*/         OPC_CheckType, MVT::v4i32,
/*73210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73212*/         OPC_EmitConvertToTarget, 2,
/*73214*/         OPC_EmitInteger, MVT::i32, 14, 
/*73217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73232*/       /*Scope*/ 22, /*->73255*/
/*73233*/         OPC_RecordChild1, // #1 = $Vm
/*73234*/         OPC_CheckType, MVT::v4i32,
/*73236*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73238*/         OPC_EmitInteger, MVT::i32, 14, 
/*73241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73255*/       0, /*End of Scope*/
/*73256*/     /*Scope*/ 68, /*->73325*/
/*73257*/       OPC_CheckChild0Type, MVT::v2i32,
/*73259*/       OPC_Scope, 40, /*->73301*/ // 2 children in Scope
/*73261*/         OPC_MoveChild, 1,
/*73263*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73266*/         OPC_RecordChild0, // #1 = $Vm
/*73267*/         OPC_CheckChild0Type, MVT::v2i32,
/*73269*/         OPC_RecordChild1, // #2 = $lane
/*73270*/         OPC_MoveChild, 1,
/*73272*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73275*/         OPC_MoveParent,
/*73276*/         OPC_MoveParent,
/*73277*/         OPC_CheckType, MVT::v2i64,
/*73279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73281*/         OPC_EmitConvertToTarget, 2,
/*73283*/         OPC_EmitInteger, MVT::i32, 14, 
/*73286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73301*/       /*Scope*/ 22, /*->73324*/
/*73302*/         OPC_RecordChild1, // #1 = $Vm
/*73303*/         OPC_CheckType, MVT::v2i64,
/*73305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73307*/         OPC_EmitInteger, MVT::i32, 14, 
/*73310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73324*/       0, /*End of Scope*/
/*73325*/     /*Scope*/ 24, /*->73350*/
/*73326*/       OPC_CheckChild0Type, MVT::v8i8,
/*73328*/       OPC_RecordChild1, // #1 = $Vm
/*73329*/       OPC_CheckType, MVT::v8i16,
/*73331*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73333*/       OPC_EmitInteger, MVT::i32, 14, 
/*73336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73350*/     0, /*End of Scope*/
/*73351*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->73462
/*73354*/     OPC_RecordChild0, // #0 = $Vm
/*73355*/     OPC_Scope, 34, /*->73391*/ // 3 children in Scope
/*73357*/       OPC_CheckChild0Type, MVT::v8i16,
/*73359*/       OPC_RecordChild1, // #1 = $SIMM
/*73360*/       OPC_MoveChild, 1,
/*73362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73365*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73367*/       OPC_MoveParent,
/*73368*/       OPC_CheckType, MVT::v8i8,
/*73370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73372*/       OPC_EmitConvertToTarget, 1,
/*73374*/       OPC_EmitInteger, MVT::i32, 14, 
/*73377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73391*/     /*Scope*/ 34, /*->73426*/
/*73392*/       OPC_CheckChild0Type, MVT::v4i32,
/*73394*/       OPC_RecordChild1, // #1 = $SIMM
/*73395*/       OPC_MoveChild, 1,
/*73397*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73400*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73402*/       OPC_MoveParent,
/*73403*/       OPC_CheckType, MVT::v4i16,
/*73405*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73407*/       OPC_EmitConvertToTarget, 1,
/*73409*/       OPC_EmitInteger, MVT::i32, 14, 
/*73412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73426*/     /*Scope*/ 34, /*->73461*/
/*73427*/       OPC_CheckChild0Type, MVT::v2i64,
/*73429*/       OPC_RecordChild1, // #1 = $SIMM
/*73430*/       OPC_MoveChild, 1,
/*73432*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73435*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73437*/       OPC_MoveParent,
/*73438*/       OPC_CheckType, MVT::v2i32,
/*73440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73442*/       OPC_EmitConvertToTarget, 1,
/*73444*/       OPC_EmitInteger, MVT::i32, 14, 
/*73447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73461*/     0, /*End of Scope*/
/*73462*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->73573
/*73465*/     OPC_RecordChild0, // #0 = $Vm
/*73466*/     OPC_Scope, 34, /*->73502*/ // 3 children in Scope
/*73468*/       OPC_CheckChild0Type, MVT::v8i16,
/*73470*/       OPC_RecordChild1, // #1 = $SIMM
/*73471*/       OPC_MoveChild, 1,
/*73473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73476*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73478*/       OPC_MoveParent,
/*73479*/       OPC_CheckType, MVT::v8i8,
/*73481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73483*/       OPC_EmitConvertToTarget, 1,
/*73485*/       OPC_EmitInteger, MVT::i32, 14, 
/*73488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73502*/     /*Scope*/ 34, /*->73537*/
/*73503*/       OPC_CheckChild0Type, MVT::v4i32,
/*73505*/       OPC_RecordChild1, // #1 = $SIMM
/*73506*/       OPC_MoveChild, 1,
/*73508*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73511*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73513*/       OPC_MoveParent,
/*73514*/       OPC_CheckType, MVT::v4i16,
/*73516*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73518*/       OPC_EmitConvertToTarget, 1,
/*73520*/       OPC_EmitInteger, MVT::i32, 14, 
/*73523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73537*/     /*Scope*/ 34, /*->73572*/
/*73538*/       OPC_CheckChild0Type, MVT::v2i64,
/*73540*/       OPC_RecordChild1, // #1 = $SIMM
/*73541*/       OPC_MoveChild, 1,
/*73543*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73546*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73548*/       OPC_MoveParent,
/*73549*/       OPC_CheckType, MVT::v2i32,
/*73551*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73553*/       OPC_EmitConvertToTarget, 1,
/*73555*/       OPC_EmitInteger, MVT::i32, 14, 
/*73558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73572*/     0, /*End of Scope*/
/*73573*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->73684
/*73576*/     OPC_RecordChild0, // #0 = $Vm
/*73577*/     OPC_Scope, 34, /*->73613*/ // 3 children in Scope
/*73579*/       OPC_CheckChild0Type, MVT::v8i16,
/*73581*/       OPC_RecordChild1, // #1 = $SIMM
/*73582*/       OPC_MoveChild, 1,
/*73584*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73587*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73589*/       OPC_MoveParent,
/*73590*/       OPC_CheckType, MVT::v8i8,
/*73592*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73594*/       OPC_EmitConvertToTarget, 1,
/*73596*/       OPC_EmitInteger, MVT::i32, 14, 
/*73599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73613*/     /*Scope*/ 34, /*->73648*/
/*73614*/       OPC_CheckChild0Type, MVT::v4i32,
/*73616*/       OPC_RecordChild1, // #1 = $SIMM
/*73617*/       OPC_MoveChild, 1,
/*73619*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73622*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73624*/       OPC_MoveParent,
/*73625*/       OPC_CheckType, MVT::v4i16,
/*73627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73629*/       OPC_EmitConvertToTarget, 1,
/*73631*/       OPC_EmitInteger, MVT::i32, 14, 
/*73634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73648*/     /*Scope*/ 34, /*->73683*/
/*73649*/       OPC_CheckChild0Type, MVT::v2i64,
/*73651*/       OPC_RecordChild1, // #1 = $SIMM
/*73652*/       OPC_MoveChild, 1,
/*73654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73657*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73659*/       OPC_MoveParent,
/*73660*/       OPC_CheckType, MVT::v2i32,
/*73662*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73664*/       OPC_EmitConvertToTarget, 1,
/*73666*/       OPC_EmitInteger, MVT::i32, 14, 
/*73669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73683*/     0, /*End of Scope*/
/*73684*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->73795
/*73687*/     OPC_RecordChild0, // #0 = $Vm
/*73688*/     OPC_Scope, 34, /*->73724*/ // 3 children in Scope
/*73690*/       OPC_CheckChild0Type, MVT::v8i16,
/*73692*/       OPC_RecordChild1, // #1 = $SIMM
/*73693*/       OPC_MoveChild, 1,
/*73695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73698*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73700*/       OPC_MoveParent,
/*73701*/       OPC_CheckType, MVT::v8i8,
/*73703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73705*/       OPC_EmitConvertToTarget, 1,
/*73707*/       OPC_EmitInteger, MVT::i32, 14, 
/*73710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73724*/     /*Scope*/ 34, /*->73759*/
/*73725*/       OPC_CheckChild0Type, MVT::v4i32,
/*73727*/       OPC_RecordChild1, // #1 = $SIMM
/*73728*/       OPC_MoveChild, 1,
/*73730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73733*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73735*/       OPC_MoveParent,
/*73736*/       OPC_CheckType, MVT::v4i16,
/*73738*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73740*/       OPC_EmitConvertToTarget, 1,
/*73742*/       OPC_EmitInteger, MVT::i32, 14, 
/*73745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73759*/     /*Scope*/ 34, /*->73794*/
/*73760*/       OPC_CheckChild0Type, MVT::v2i64,
/*73762*/       OPC_RecordChild1, // #1 = $SIMM
/*73763*/       OPC_MoveChild, 1,
/*73765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73768*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73770*/       OPC_MoveParent,
/*73771*/       OPC_CheckType, MVT::v2i32,
/*73773*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73775*/       OPC_EmitConvertToTarget, 1,
/*73777*/       OPC_EmitInteger, MVT::i32, 14, 
/*73780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73794*/     0, /*End of Scope*/
/*73795*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->73906
/*73798*/     OPC_RecordChild0, // #0 = $Vm
/*73799*/     OPC_Scope, 34, /*->73835*/ // 3 children in Scope
/*73801*/       OPC_CheckChild0Type, MVT::v8i16,
/*73803*/       OPC_RecordChild1, // #1 = $SIMM
/*73804*/       OPC_MoveChild, 1,
/*73806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73809*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73811*/       OPC_MoveParent,
/*73812*/       OPC_CheckType, MVT::v8i8,
/*73814*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73816*/       OPC_EmitConvertToTarget, 1,
/*73818*/       OPC_EmitInteger, MVT::i32, 14, 
/*73821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73835*/     /*Scope*/ 34, /*->73870*/
/*73836*/       OPC_CheckChild0Type, MVT::v4i32,
/*73838*/       OPC_RecordChild1, // #1 = $SIMM
/*73839*/       OPC_MoveChild, 1,
/*73841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73844*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73846*/       OPC_MoveParent,
/*73847*/       OPC_CheckType, MVT::v4i16,
/*73849*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73851*/       OPC_EmitConvertToTarget, 1,
/*73853*/       OPC_EmitInteger, MVT::i32, 14, 
/*73856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73870*/     /*Scope*/ 34, /*->73905*/
/*73871*/       OPC_CheckChild0Type, MVT::v2i64,
/*73873*/       OPC_RecordChild1, // #1 = $SIMM
/*73874*/       OPC_MoveChild, 1,
/*73876*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73879*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73881*/       OPC_MoveParent,
/*73882*/       OPC_CheckType, MVT::v2i32,
/*73884*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73886*/       OPC_EmitConvertToTarget, 1,
/*73888*/       OPC_EmitInteger, MVT::i32, 14, 
/*73891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73905*/     0, /*End of Scope*/
/*73906*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->74017
/*73909*/     OPC_RecordChild0, // #0 = $Vm
/*73910*/     OPC_Scope, 34, /*->73946*/ // 3 children in Scope
/*73912*/       OPC_CheckChild0Type, MVT::v8i16,
/*73914*/       OPC_RecordChild1, // #1 = $SIMM
/*73915*/       OPC_MoveChild, 1,
/*73917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73920*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*73922*/       OPC_MoveParent,
/*73923*/       OPC_CheckType, MVT::v8i8,
/*73925*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73927*/       OPC_EmitConvertToTarget, 1,
/*73929*/       OPC_EmitInteger, MVT::i32, 14, 
/*73932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73946*/     /*Scope*/ 34, /*->73981*/
/*73947*/       OPC_CheckChild0Type, MVT::v4i32,
/*73949*/       OPC_RecordChild1, // #1 = $SIMM
/*73950*/       OPC_MoveChild, 1,
/*73952*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73955*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*73957*/       OPC_MoveParent,
/*73958*/       OPC_CheckType, MVT::v4i16,
/*73960*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73962*/       OPC_EmitConvertToTarget, 1,
/*73964*/       OPC_EmitInteger, MVT::i32, 14, 
/*73967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73981*/     /*Scope*/ 34, /*->74016*/
/*73982*/       OPC_CheckChild0Type, MVT::v2i64,
/*73984*/       OPC_RecordChild1, // #1 = $SIMM
/*73985*/       OPC_MoveChild, 1,
/*73987*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73990*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*73992*/       OPC_MoveParent,
/*73993*/       OPC_CheckType, MVT::v2i32,
/*73995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73997*/       OPC_EmitConvertToTarget, 1,
/*73999*/       OPC_EmitInteger, MVT::i32, 14, 
/*74002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74016*/     0, /*End of Scope*/
/*74017*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74128
/*74020*/     OPC_RecordChild0, // #0 = $Vm
/*74021*/     OPC_Scope, 34, /*->74057*/ // 3 children in Scope
/*74023*/       OPC_CheckChild0Type, MVT::v8i16,
/*74025*/       OPC_RecordChild1, // #1 = $SIMM
/*74026*/       OPC_MoveChild, 1,
/*74028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74031*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*74033*/       OPC_MoveParent,
/*74034*/       OPC_CheckType, MVT::v8i8,
/*74036*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74038*/       OPC_EmitConvertToTarget, 1,
/*74040*/       OPC_EmitInteger, MVT::i32, 14, 
/*74043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74057*/     /*Scope*/ 34, /*->74092*/
/*74058*/       OPC_CheckChild0Type, MVT::v4i32,
/*74060*/       OPC_RecordChild1, // #1 = $SIMM
/*74061*/       OPC_MoveChild, 1,
/*74063*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74066*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*74068*/       OPC_MoveParent,
/*74069*/       OPC_CheckType, MVT::v4i16,
/*74071*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74073*/       OPC_EmitConvertToTarget, 1,
/*74075*/       OPC_EmitInteger, MVT::i32, 14, 
/*74078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74092*/     /*Scope*/ 34, /*->74127*/
/*74093*/       OPC_CheckChild0Type, MVT::v2i64,
/*74095*/       OPC_RecordChild1, // #1 = $SIMM
/*74096*/       OPC_MoveChild, 1,
/*74098*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74101*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*74103*/       OPC_MoveParent,
/*74104*/       OPC_CheckType, MVT::v2i32,
/*74106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74108*/       OPC_EmitConvertToTarget, 1,
/*74110*/       OPC_EmitInteger, MVT::i32, 14, 
/*74113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74127*/     0, /*End of Scope*/
/*74128*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->74570
/*74132*/     OPC_RecordChild0, // #0 = $Vm
/*74133*/     OPC_Scope, 62, /*->74197*/ // 8 children in Scope
/*74135*/       OPC_CheckChild0Type, MVT::v8i8,
/*74137*/       OPC_RecordChild1, // #1 = $lane
/*74138*/       OPC_MoveChild, 1,
/*74140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74143*/       OPC_Scope, 26, /*->74171*/ // 2 children in Scope
/*74145*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*74147*/         OPC_MoveParent,
/*74148*/         OPC_CheckType, MVT::v16i8,
/*74150*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74152*/         OPC_EmitConvertToTarget, 1,
/*74154*/         OPC_EmitInteger, MVT::i32, 14, 
/*74157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74171*/       /*Scope*/ 24, /*->74196*/
/*74172*/         OPC_MoveParent,
/*74173*/         OPC_CheckType, MVT::v8i8,
/*74175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74177*/         OPC_EmitConvertToTarget, 1,
/*74179*/         OPC_EmitInteger, MVT::i32, 14, 
/*74182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74196*/       0, /*End of Scope*/
/*74197*/     /*Scope*/ 62, /*->74260*/
/*74198*/       OPC_CheckChild0Type, MVT::v4i16,
/*74200*/       OPC_RecordChild1, // #1 = $lane
/*74201*/       OPC_MoveChild, 1,
/*74203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74206*/       OPC_Scope, 26, /*->74234*/ // 2 children in Scope
/*74208*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*74210*/         OPC_MoveParent,
/*74211*/         OPC_CheckType, MVT::v8i16,
/*74213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74215*/         OPC_EmitConvertToTarget, 1,
/*74217*/         OPC_EmitInteger, MVT::i32, 14, 
/*74220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74234*/       /*Scope*/ 24, /*->74259*/
/*74235*/         OPC_MoveParent,
/*74236*/         OPC_CheckType, MVT::v4i16,
/*74238*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74240*/         OPC_EmitConvertToTarget, 1,
/*74242*/         OPC_EmitInteger, MVT::i32, 14, 
/*74245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74259*/       0, /*End of Scope*/
/*74260*/     /*Scope*/ 62, /*->74323*/
/*74261*/       OPC_CheckChild0Type, MVT::v2i32,
/*74263*/       OPC_RecordChild1, // #1 = $lane
/*74264*/       OPC_MoveChild, 1,
/*74266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74269*/       OPC_Scope, 26, /*->74297*/ // 2 children in Scope
/*74271*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*74273*/         OPC_MoveParent,
/*74274*/         OPC_CheckType, MVT::v4i32,
/*74276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74278*/         OPC_EmitConvertToTarget, 1,
/*74280*/         OPC_EmitInteger, MVT::i32, 14, 
/*74283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74297*/       /*Scope*/ 24, /*->74322*/
/*74298*/         OPC_MoveParent,
/*74299*/         OPC_CheckType, MVT::v2i32,
/*74301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74303*/         OPC_EmitConvertToTarget, 1,
/*74305*/         OPC_EmitInteger, MVT::i32, 14, 
/*74308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74322*/       0, /*End of Scope*/
/*74323*/     /*Scope*/ 47, /*->74371*/
/*74324*/       OPC_CheckChild0Type, MVT::v16i8,
/*74326*/       OPC_RecordChild1, // #1 = $lane
/*74327*/       OPC_MoveChild, 1,
/*74329*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74332*/       OPC_MoveParent,
/*74333*/       OPC_CheckType, MVT::v16i8,
/*74335*/       OPC_EmitConvertToTarget, 1,
/*74337*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*74340*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*74349*/       OPC_EmitConvertToTarget, 1,
/*74351*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*74354*/       OPC_EmitInteger, MVT::i32, 14, 
/*74357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*74371*/     /*Scope*/ 47, /*->74419*/
/*74372*/       OPC_CheckChild0Type, MVT::v8i16,
/*74374*/       OPC_RecordChild1, // #1 = $lane
/*74375*/       OPC_MoveChild, 1,
/*74377*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74380*/       OPC_MoveParent,
/*74381*/       OPC_CheckType, MVT::v8i16,
/*74383*/       OPC_EmitConvertToTarget, 1,
/*74385*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74388*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*74397*/       OPC_EmitConvertToTarget, 1,
/*74399*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*74402*/       OPC_EmitInteger, MVT::i32, 14, 
/*74405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*74419*/     /*Scope*/ 47, /*->74467*/
/*74420*/       OPC_CheckChild0Type, MVT::v4i32,
/*74422*/       OPC_RecordChild1, // #1 = $lane
/*74423*/       OPC_MoveChild, 1,
/*74425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74428*/       OPC_MoveParent,
/*74429*/       OPC_CheckType, MVT::v4i32,
/*74431*/       OPC_EmitConvertToTarget, 1,
/*74433*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74436*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74445*/       OPC_EmitConvertToTarget, 1,
/*74447*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74450*/       OPC_EmitInteger, MVT::i32, 14, 
/*74453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74467*/     /*Scope*/ 53, /*->74521*/
/*74468*/       OPC_CheckChild0Type, MVT::v2f32,
/*74470*/       OPC_RecordChild1, // #1 = $lane
/*74471*/       OPC_MoveChild, 1,
/*74473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74476*/       OPC_MoveParent,
/*74477*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->74499
/*74480*/         OPC_EmitConvertToTarget, 1,
/*74482*/         OPC_EmitInteger, MVT::i32, 14, 
/*74485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74499*/       /*SwitchType*/ 19, MVT::v4f32,// ->74520
/*74501*/         OPC_EmitConvertToTarget, 1,
/*74503*/         OPC_EmitInteger, MVT::i32, 14, 
/*74506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74520*/       0, // EndSwitchType
/*74521*/     /*Scope*/ 47, /*->74569*/
/*74522*/       OPC_CheckChild0Type, MVT::v4f32,
/*74524*/       OPC_RecordChild1, // #1 = $lane
/*74525*/       OPC_MoveChild, 1,
/*74527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74530*/       OPC_MoveParent,
/*74531*/       OPC_CheckType, MVT::v4f32,
/*74533*/       OPC_EmitConvertToTarget, 1,
/*74535*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74538*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74547*/       OPC_EmitConvertToTarget, 1,
/*74549*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74552*/       OPC_EmitInteger, MVT::i32, 14, 
/*74555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74569*/     0, /*End of Scope*/
/*74570*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->74667
/*74573*/     OPC_RecordChild0, // #0 = $src
/*74574*/     OPC_RecordChild1, // #1 = $SIMM
/*74575*/     OPC_MoveChild, 1,
/*74577*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74580*/     OPC_MoveParent,
/*74581*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->74603
/*74584*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74586*/       OPC_EmitInteger, MVT::i32, 14, 
/*74589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74603*/     /*SwitchType*/ 19, MVT::v2i32,// ->74624
/*74605*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74607*/       OPC_EmitInteger, MVT::i32, 14, 
/*74610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74624*/     /*SwitchType*/ 19, MVT::v8i16,// ->74645
/*74626*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74628*/       OPC_EmitInteger, MVT::i32, 14, 
/*74631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74645*/     /*SwitchType*/ 19, MVT::v4i32,// ->74666
/*74647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74649*/       OPC_EmitInteger, MVT::i32, 14, 
/*74652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74666*/     0, // EndSwitchType
/*74667*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->74764
/*74670*/     OPC_RecordChild0, // #0 = $src
/*74671*/     OPC_RecordChild1, // #1 = $SIMM
/*74672*/     OPC_MoveChild, 1,
/*74674*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74677*/     OPC_MoveParent,
/*74678*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->74700
/*74681*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74683*/       OPC_EmitInteger, MVT::i32, 14, 
/*74686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74700*/     /*SwitchType*/ 19, MVT::v2i32,// ->74721
/*74702*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74704*/       OPC_EmitInteger, MVT::i32, 14, 
/*74707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74721*/     /*SwitchType*/ 19, MVT::v8i16,// ->74742
/*74723*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74725*/       OPC_EmitInteger, MVT::i32, 14, 
/*74728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74742*/     /*SwitchType*/ 19, MVT::v4i32,// ->74763
/*74744*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74746*/       OPC_EmitInteger, MVT::i32, 14, 
/*74749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74763*/     0, // EndSwitchType
/*74764*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->74856
/*74767*/     OPC_RecordChild0, // #0 = $SIMM
/*74768*/     OPC_MoveChild, 0,
/*74770*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74773*/     OPC_MoveParent,
/*74774*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74795
/*74777*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74779*/       OPC_EmitInteger, MVT::i32, 14, 
/*74782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*74795*/     /*SwitchType*/ 18, MVT::v8i16,// ->74815
/*74797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74799*/       OPC_EmitInteger, MVT::i32, 14, 
/*74802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*74815*/     /*SwitchType*/ 18, MVT::v2i32,// ->74835
/*74817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74819*/       OPC_EmitInteger, MVT::i32, 14, 
/*74822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*74835*/     /*SwitchType*/ 18, MVT::v4i32,// ->74855
/*74837*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74839*/       OPC_EmitInteger, MVT::i32, 14, 
/*74842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*74855*/     0, // EndSwitchType
/*74856*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->75054
/*74860*/     OPC_RecordChild0, // #0 = $Vm
/*74861*/     OPC_RecordChild1, // #1 = $SIMM
/*74862*/     OPC_MoveChild, 1,
/*74864*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74867*/     OPC_MoveParent,
/*74868*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74892
/*74871*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74873*/       OPC_EmitConvertToTarget, 1,
/*74875*/       OPC_EmitInteger, MVT::i32, 14, 
/*74878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74892*/     /*SwitchType*/ 21, MVT::v4i16,// ->74915
/*74894*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74896*/       OPC_EmitConvertToTarget, 1,
/*74898*/       OPC_EmitInteger, MVT::i32, 14, 
/*74901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74915*/     /*SwitchType*/ 21, MVT::v2i32,// ->74938
/*74917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74919*/       OPC_EmitConvertToTarget, 1,
/*74921*/       OPC_EmitInteger, MVT::i32, 14, 
/*74924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74938*/     /*SwitchType*/ 21, MVT::v1i64,// ->74961
/*74940*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74942*/       OPC_EmitConvertToTarget, 1,
/*74944*/       OPC_EmitInteger, MVT::i32, 14, 
/*74947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74961*/     /*SwitchType*/ 21, MVT::v16i8,// ->74984
/*74963*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74965*/       OPC_EmitConvertToTarget, 1,
/*74967*/       OPC_EmitInteger, MVT::i32, 14, 
/*74970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74984*/     /*SwitchType*/ 21, MVT::v8i16,// ->75007
/*74986*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74988*/       OPC_EmitConvertToTarget, 1,
/*74990*/       OPC_EmitInteger, MVT::i32, 14, 
/*74993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75007*/     /*SwitchType*/ 21, MVT::v4i32,// ->75030
/*75009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75011*/       OPC_EmitConvertToTarget, 1,
/*75013*/       OPC_EmitInteger, MVT::i32, 14, 
/*75016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75030*/     /*SwitchType*/ 21, MVT::v2i64,// ->75053
/*75032*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75034*/       OPC_EmitConvertToTarget, 1,
/*75036*/       OPC_EmitInteger, MVT::i32, 14, 
/*75039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75053*/     0, // EndSwitchType
/*75054*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->75252
/*75058*/     OPC_RecordChild0, // #0 = $Vm
/*75059*/     OPC_RecordChild1, // #1 = $SIMM
/*75060*/     OPC_MoveChild, 1,
/*75062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75065*/     OPC_MoveParent,
/*75066*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75090
/*75069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75071*/       OPC_EmitConvertToTarget, 1,
/*75073*/       OPC_EmitInteger, MVT::i32, 14, 
/*75076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75090*/     /*SwitchType*/ 21, MVT::v4i16,// ->75113
/*75092*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75094*/       OPC_EmitConvertToTarget, 1,
/*75096*/       OPC_EmitInteger, MVT::i32, 14, 
/*75099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75113*/     /*SwitchType*/ 21, MVT::v2i32,// ->75136
/*75115*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75117*/       OPC_EmitConvertToTarget, 1,
/*75119*/       OPC_EmitInteger, MVT::i32, 14, 
/*75122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75136*/     /*SwitchType*/ 21, MVT::v1i64,// ->75159
/*75138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75140*/       OPC_EmitConvertToTarget, 1,
/*75142*/       OPC_EmitInteger, MVT::i32, 14, 
/*75145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75159*/     /*SwitchType*/ 21, MVT::v16i8,// ->75182
/*75161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75163*/       OPC_EmitConvertToTarget, 1,
/*75165*/       OPC_EmitInteger, MVT::i32, 14, 
/*75168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75182*/     /*SwitchType*/ 21, MVT::v8i16,// ->75205
/*75184*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75186*/       OPC_EmitConvertToTarget, 1,
/*75188*/       OPC_EmitInteger, MVT::i32, 14, 
/*75191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75205*/     /*SwitchType*/ 21, MVT::v4i32,// ->75228
/*75207*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75209*/       OPC_EmitConvertToTarget, 1,
/*75211*/       OPC_EmitInteger, MVT::i32, 14, 
/*75214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75228*/     /*SwitchType*/ 21, MVT::v2i64,// ->75251
/*75230*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75232*/       OPC_EmitConvertToTarget, 1,
/*75234*/       OPC_EmitInteger, MVT::i32, 14, 
/*75237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75251*/     0, // EndSwitchType
/*75252*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->75450
/*75256*/     OPC_RecordChild0, // #0 = $Vm
/*75257*/     OPC_RecordChild1, // #1 = $SIMM
/*75258*/     OPC_MoveChild, 1,
/*75260*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75263*/     OPC_MoveParent,
/*75264*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75288
/*75267*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75269*/       OPC_EmitConvertToTarget, 1,
/*75271*/       OPC_EmitInteger, MVT::i32, 14, 
/*75274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75277*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75288*/     /*SwitchType*/ 21, MVT::v4i16,// ->75311
/*75290*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75292*/       OPC_EmitConvertToTarget, 1,
/*75294*/       OPC_EmitInteger, MVT::i32, 14, 
/*75297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75311*/     /*SwitchType*/ 21, MVT::v2i32,// ->75334
/*75313*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75315*/       OPC_EmitConvertToTarget, 1,
/*75317*/       OPC_EmitInteger, MVT::i32, 14, 
/*75320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75334*/     /*SwitchType*/ 21, MVT::v1i64,// ->75357
/*75336*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75338*/       OPC_EmitConvertToTarget, 1,
/*75340*/       OPC_EmitInteger, MVT::i32, 14, 
/*75343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75357*/     /*SwitchType*/ 21, MVT::v16i8,// ->75380
/*75359*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75361*/       OPC_EmitConvertToTarget, 1,
/*75363*/       OPC_EmitInteger, MVT::i32, 14, 
/*75366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75380*/     /*SwitchType*/ 21, MVT::v8i16,// ->75403
/*75382*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75384*/       OPC_EmitConvertToTarget, 1,
/*75386*/       OPC_EmitInteger, MVT::i32, 14, 
/*75389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75403*/     /*SwitchType*/ 21, MVT::v4i32,// ->75426
/*75405*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75407*/       OPC_EmitConvertToTarget, 1,
/*75409*/       OPC_EmitInteger, MVT::i32, 14, 
/*75412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75426*/     /*SwitchType*/ 21, MVT::v2i64,// ->75449
/*75428*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75430*/       OPC_EmitConvertToTarget, 1,
/*75432*/       OPC_EmitInteger, MVT::i32, 14, 
/*75435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75449*/     0, // EndSwitchType
/*75450*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->75648
/*75454*/     OPC_RecordChild0, // #0 = $Vm
/*75455*/     OPC_RecordChild1, // #1 = $SIMM
/*75456*/     OPC_MoveChild, 1,
/*75458*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75461*/     OPC_MoveParent,
/*75462*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75486
/*75465*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75467*/       OPC_EmitConvertToTarget, 1,
/*75469*/       OPC_EmitInteger, MVT::i32, 14, 
/*75472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75486*/     /*SwitchType*/ 21, MVT::v4i16,// ->75509
/*75488*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75490*/       OPC_EmitConvertToTarget, 1,
/*75492*/       OPC_EmitInteger, MVT::i32, 14, 
/*75495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75509*/     /*SwitchType*/ 21, MVT::v2i32,// ->75532
/*75511*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75513*/       OPC_EmitConvertToTarget, 1,
/*75515*/       OPC_EmitInteger, MVT::i32, 14, 
/*75518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75532*/     /*SwitchType*/ 21, MVT::v1i64,// ->75555
/*75534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75536*/       OPC_EmitConvertToTarget, 1,
/*75538*/       OPC_EmitInteger, MVT::i32, 14, 
/*75541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75555*/     /*SwitchType*/ 21, MVT::v16i8,// ->75578
/*75557*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75559*/       OPC_EmitConvertToTarget, 1,
/*75561*/       OPC_EmitInteger, MVT::i32, 14, 
/*75564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75578*/     /*SwitchType*/ 21, MVT::v8i16,// ->75601
/*75580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75582*/       OPC_EmitConvertToTarget, 1,
/*75584*/       OPC_EmitInteger, MVT::i32, 14, 
/*75587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75601*/     /*SwitchType*/ 21, MVT::v4i32,// ->75624
/*75603*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75605*/       OPC_EmitConvertToTarget, 1,
/*75607*/       OPC_EmitInteger, MVT::i32, 14, 
/*75610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75624*/     /*SwitchType*/ 21, MVT::v2i64,// ->75647
/*75626*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75628*/       OPC_EmitConvertToTarget, 1,
/*75630*/       OPC_EmitInteger, MVT::i32, 14, 
/*75633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75647*/     0, // EndSwitchType
/*75648*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->75846
/*75652*/     OPC_RecordChild0, // #0 = $Vm
/*75653*/     OPC_RecordChild1, // #1 = $SIMM
/*75654*/     OPC_MoveChild, 1,
/*75656*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75659*/     OPC_MoveParent,
/*75660*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75684
/*75663*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75665*/       OPC_EmitConvertToTarget, 1,
/*75667*/       OPC_EmitInteger, MVT::i32, 14, 
/*75670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75684*/     /*SwitchType*/ 21, MVT::v4i16,// ->75707
/*75686*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75688*/       OPC_EmitConvertToTarget, 1,
/*75690*/       OPC_EmitInteger, MVT::i32, 14, 
/*75693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75707*/     /*SwitchType*/ 21, MVT::v2i32,// ->75730
/*75709*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75711*/       OPC_EmitConvertToTarget, 1,
/*75713*/       OPC_EmitInteger, MVT::i32, 14, 
/*75716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75730*/     /*SwitchType*/ 21, MVT::v1i64,// ->75753
/*75732*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75734*/       OPC_EmitConvertToTarget, 1,
/*75736*/       OPC_EmitInteger, MVT::i32, 14, 
/*75739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75753*/     /*SwitchType*/ 21, MVT::v16i8,// ->75776
/*75755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75757*/       OPC_EmitConvertToTarget, 1,
/*75759*/       OPC_EmitInteger, MVT::i32, 14, 
/*75762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75776*/     /*SwitchType*/ 21, MVT::v8i16,// ->75799
/*75778*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75780*/       OPC_EmitConvertToTarget, 1,
/*75782*/       OPC_EmitInteger, MVT::i32, 14, 
/*75785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75799*/     /*SwitchType*/ 21, MVT::v4i32,// ->75822
/*75801*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75803*/       OPC_EmitConvertToTarget, 1,
/*75805*/       OPC_EmitInteger, MVT::i32, 14, 
/*75808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75822*/     /*SwitchType*/ 21, MVT::v2i64,// ->75845
/*75824*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75826*/       OPC_EmitConvertToTarget, 1,
/*75828*/       OPC_EmitInteger, MVT::i32, 14, 
/*75831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75845*/     0, // EndSwitchType
/*75846*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->76044
/*75850*/     OPC_RecordChild0, // #0 = $Vm
/*75851*/     OPC_RecordChild1, // #1 = $SIMM
/*75852*/     OPC_MoveChild, 1,
/*75854*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75857*/     OPC_MoveParent,
/*75858*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->75882
/*75861*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75863*/       OPC_EmitConvertToTarget, 1,
/*75865*/       OPC_EmitInteger, MVT::i32, 14, 
/*75868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75882*/     /*SwitchType*/ 21, MVT::v4i16,// ->75905
/*75884*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75886*/       OPC_EmitConvertToTarget, 1,
/*75888*/       OPC_EmitInteger, MVT::i32, 14, 
/*75891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75905*/     /*SwitchType*/ 21, MVT::v2i32,// ->75928
/*75907*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75909*/       OPC_EmitConvertToTarget, 1,
/*75911*/       OPC_EmitInteger, MVT::i32, 14, 
/*75914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75928*/     /*SwitchType*/ 21, MVT::v1i64,// ->75951
/*75930*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75932*/       OPC_EmitConvertToTarget, 1,
/*75934*/       OPC_EmitInteger, MVT::i32, 14, 
/*75937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75951*/     /*SwitchType*/ 21, MVT::v16i8,// ->75974
/*75953*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75955*/       OPC_EmitConvertToTarget, 1,
/*75957*/       OPC_EmitInteger, MVT::i32, 14, 
/*75960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75974*/     /*SwitchType*/ 21, MVT::v8i16,// ->75997
/*75976*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75978*/       OPC_EmitConvertToTarget, 1,
/*75980*/       OPC_EmitInteger, MVT::i32, 14, 
/*75983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75997*/     /*SwitchType*/ 21, MVT::v4i32,// ->76020
/*75999*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76001*/       OPC_EmitConvertToTarget, 1,
/*76003*/       OPC_EmitInteger, MVT::i32, 14, 
/*76006*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76009*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76020*/     /*SwitchType*/ 21, MVT::v2i64,// ->76043
/*76022*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76024*/       OPC_EmitConvertToTarget, 1,
/*76026*/       OPC_EmitInteger, MVT::i32, 14, 
/*76029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76043*/     0, // EndSwitchType
/*76044*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76242
/*76048*/     OPC_RecordChild0, // #0 = $Vm
/*76049*/     OPC_RecordChild1, // #1 = $SIMM
/*76050*/     OPC_MoveChild, 1,
/*76052*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76055*/     OPC_MoveParent,
/*76056*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76080
/*76059*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76061*/       OPC_EmitConvertToTarget, 1,
/*76063*/       OPC_EmitInteger, MVT::i32, 14, 
/*76066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76080*/     /*SwitchType*/ 21, MVT::v4i16,// ->76103
/*76082*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76084*/       OPC_EmitConvertToTarget, 1,
/*76086*/       OPC_EmitInteger, MVT::i32, 14, 
/*76089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76103*/     /*SwitchType*/ 21, MVT::v2i32,// ->76126
/*76105*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76107*/       OPC_EmitConvertToTarget, 1,
/*76109*/       OPC_EmitInteger, MVT::i32, 14, 
/*76112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76126*/     /*SwitchType*/ 21, MVT::v1i64,// ->76149
/*76128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76130*/       OPC_EmitConvertToTarget, 1,
/*76132*/       OPC_EmitInteger, MVT::i32, 14, 
/*76135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76149*/     /*SwitchType*/ 21, MVT::v16i8,// ->76172
/*76151*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76153*/       OPC_EmitConvertToTarget, 1,
/*76155*/       OPC_EmitInteger, MVT::i32, 14, 
/*76158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76172*/     /*SwitchType*/ 21, MVT::v8i16,// ->76195
/*76174*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76176*/       OPC_EmitConvertToTarget, 1,
/*76178*/       OPC_EmitInteger, MVT::i32, 14, 
/*76181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76195*/     /*SwitchType*/ 21, MVT::v4i32,// ->76218
/*76197*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76199*/       OPC_EmitConvertToTarget, 1,
/*76201*/       OPC_EmitInteger, MVT::i32, 14, 
/*76204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76218*/     /*SwitchType*/ 21, MVT::v2i64,// ->76241
/*76220*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76222*/       OPC_EmitConvertToTarget, 1,
/*76224*/       OPC_EmitInteger, MVT::i32, 14, 
/*76227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76241*/     0, // EndSwitchType
/*76242*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->76449
/*76246*/     OPC_RecordChild0, // #0 = $src1
/*76247*/     OPC_RecordChild1, // #1 = $Vm
/*76248*/     OPC_RecordChild2, // #2 = $SIMM
/*76249*/     OPC_MoveChild, 2,
/*76251*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76254*/     OPC_MoveParent,
/*76255*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->76280
/*76258*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76260*/       OPC_EmitConvertToTarget, 2,
/*76262*/       OPC_EmitInteger, MVT::i32, 14, 
/*76265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76280*/     /*SwitchType*/ 22, MVT::v4i16,// ->76304
/*76282*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76284*/       OPC_EmitConvertToTarget, 2,
/*76286*/       OPC_EmitInteger, MVT::i32, 14, 
/*76289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76304*/     /*SwitchType*/ 22, MVT::v2i32,// ->76328
/*76306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76308*/       OPC_EmitConvertToTarget, 2,
/*76310*/       OPC_EmitInteger, MVT::i32, 14, 
/*76313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76328*/     /*SwitchType*/ 22, MVT::v1i64,// ->76352
/*76330*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76332*/       OPC_EmitConvertToTarget, 2,
/*76334*/       OPC_EmitInteger, MVT::i32, 14, 
/*76337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76352*/     /*SwitchType*/ 22, MVT::v16i8,// ->76376
/*76354*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76356*/       OPC_EmitConvertToTarget, 2,
/*76358*/       OPC_EmitInteger, MVT::i32, 14, 
/*76361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76376*/     /*SwitchType*/ 22, MVT::v8i16,// ->76400
/*76378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76380*/       OPC_EmitConvertToTarget, 2,
/*76382*/       OPC_EmitInteger, MVT::i32, 14, 
/*76385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76400*/     /*SwitchType*/ 22, MVT::v4i32,// ->76424
/*76402*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76404*/       OPC_EmitConvertToTarget, 2,
/*76406*/       OPC_EmitInteger, MVT::i32, 14, 
/*76409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76424*/     /*SwitchType*/ 22, MVT::v2i64,// ->76448
/*76426*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76428*/       OPC_EmitConvertToTarget, 2,
/*76430*/       OPC_EmitInteger, MVT::i32, 14, 
/*76433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76448*/     0, // EndSwitchType
/*76449*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->76656
/*76453*/     OPC_RecordChild0, // #0 = $src1
/*76454*/     OPC_RecordChild1, // #1 = $Vm
/*76455*/     OPC_RecordChild2, // #2 = $SIMM
/*76456*/     OPC_MoveChild, 2,
/*76458*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76461*/     OPC_MoveParent,
/*76462*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->76487
/*76465*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76467*/       OPC_EmitConvertToTarget, 2,
/*76469*/       OPC_EmitInteger, MVT::i32, 14, 
/*76472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76487*/     /*SwitchType*/ 22, MVT::v4i16,// ->76511
/*76489*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76491*/       OPC_EmitConvertToTarget, 2,
/*76493*/       OPC_EmitInteger, MVT::i32, 14, 
/*76496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76499*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76511*/     /*SwitchType*/ 22, MVT::v2i32,// ->76535
/*76513*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76515*/       OPC_EmitConvertToTarget, 2,
/*76517*/       OPC_EmitInteger, MVT::i32, 14, 
/*76520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76535*/     /*SwitchType*/ 22, MVT::v1i64,// ->76559
/*76537*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76539*/       OPC_EmitConvertToTarget, 2,
/*76541*/       OPC_EmitInteger, MVT::i32, 14, 
/*76544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76559*/     /*SwitchType*/ 22, MVT::v16i8,// ->76583
/*76561*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76563*/       OPC_EmitConvertToTarget, 2,
/*76565*/       OPC_EmitInteger, MVT::i32, 14, 
/*76568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76583*/     /*SwitchType*/ 22, MVT::v8i16,// ->76607
/*76585*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76587*/       OPC_EmitConvertToTarget, 2,
/*76589*/       OPC_EmitInteger, MVT::i32, 14, 
/*76592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76607*/     /*SwitchType*/ 22, MVT::v4i32,// ->76631
/*76609*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76611*/       OPC_EmitConvertToTarget, 2,
/*76613*/       OPC_EmitInteger, MVT::i32, 14, 
/*76616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76631*/     /*SwitchType*/ 22, MVT::v2i64,// ->76655
/*76633*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76635*/       OPC_EmitConvertToTarget, 2,
/*76637*/       OPC_EmitInteger, MVT::i32, 14, 
/*76640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76655*/     0, // EndSwitchType
/*76656*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->76803
/*76660*/     OPC_RecordChild0, // #0 = $src
/*76661*/     OPC_Scope, 27, /*->76690*/ // 5 children in Scope
/*76663*/       OPC_CheckChild0Type, MVT::v16i8,
/*76665*/       OPC_RecordChild1, // #1 = $start
/*76666*/       OPC_MoveChild, 1,
/*76668*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76671*/       OPC_CheckType, MVT::i32,
/*76673*/       OPC_MoveParent,
/*76674*/       OPC_CheckType, MVT::v8i8,
/*76676*/       OPC_EmitConvertToTarget, 1,
/*76678*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*76681*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*76690*/     /*Scope*/ 27, /*->76718*/
/*76691*/       OPC_CheckChild0Type, MVT::v8i16,
/*76693*/       OPC_RecordChild1, // #1 = $start
/*76694*/       OPC_MoveChild, 1,
/*76696*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76699*/       OPC_CheckType, MVT::i32,
/*76701*/       OPC_MoveParent,
/*76702*/       OPC_CheckType, MVT::v4i16,
/*76704*/       OPC_EmitConvertToTarget, 1,
/*76706*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*76709*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*76718*/     /*Scope*/ 27, /*->76746*/
/*76719*/       OPC_CheckChild0Type, MVT::v4i32,
/*76721*/       OPC_RecordChild1, // #1 = $start
/*76722*/       OPC_MoveChild, 1,
/*76724*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76727*/       OPC_CheckType, MVT::i32,
/*76729*/       OPC_MoveParent,
/*76730*/       OPC_CheckType, MVT::v2i32,
/*76732*/       OPC_EmitConvertToTarget, 1,
/*76734*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76737*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76746*/     /*Scope*/ 27, /*->76774*/
/*76747*/       OPC_CheckChild0Type, MVT::v2i64,
/*76749*/       OPC_RecordChild1, // #1 = $start
/*76750*/       OPC_MoveChild, 1,
/*76752*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76755*/       OPC_CheckType, MVT::i32,
/*76757*/       OPC_MoveParent,
/*76758*/       OPC_CheckType, MVT::v1i64,
/*76760*/       OPC_EmitConvertToTarget, 1,
/*76762*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*76765*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*76774*/     /*Scope*/ 27, /*->76802*/
/*76775*/       OPC_CheckChild0Type, MVT::v4f32,
/*76777*/       OPC_RecordChild1, // #1 = $start
/*76778*/       OPC_MoveChild, 1,
/*76780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76783*/       OPC_CheckType, MVT::i32,
/*76785*/       OPC_MoveParent,
/*76786*/       OPC_CheckType, MVT::v2f32,
/*76788*/       OPC_EmitConvertToTarget, 1,
/*76790*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76793*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76802*/     0, /*End of Scope*/
/*76803*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->77030
/*76807*/     OPC_RecordChild0, // #0 = $Vn
/*76808*/     OPC_RecordChild1, // #1 = $Vm
/*76809*/     OPC_RecordChild2, // #2 = $index
/*76810*/     OPC_MoveChild, 2,
/*76812*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76815*/     OPC_MoveParent,
/*76816*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->76841
/*76819*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76821*/       OPC_EmitConvertToTarget, 2,
/*76823*/       OPC_EmitInteger, MVT::i32, 14, 
/*76826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*76841*/     /*SwitchType*/ 22, MVT::v4i16,// ->76865
/*76843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76845*/       OPC_EmitConvertToTarget, 2,
/*76847*/       OPC_EmitInteger, MVT::i32, 14, 
/*76850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*76865*/     /*SwitchType*/ 22, MVT::v2i32,// ->76889
/*76867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76869*/       OPC_EmitConvertToTarget, 2,
/*76871*/       OPC_EmitInteger, MVT::i32, 14, 
/*76874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*76889*/     /*SwitchType*/ 22, MVT::v16i8,// ->76913
/*76891*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76893*/       OPC_EmitConvertToTarget, 2,
/*76895*/       OPC_EmitInteger, MVT::i32, 14, 
/*76898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*76913*/     /*SwitchType*/ 22, MVT::v8i16,// ->76937
/*76915*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76917*/       OPC_EmitConvertToTarget, 2,
/*76919*/       OPC_EmitInteger, MVT::i32, 14, 
/*76922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*76937*/     /*SwitchType*/ 22, MVT::v4i32,// ->76961
/*76939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76941*/       OPC_EmitConvertToTarget, 2,
/*76943*/       OPC_EmitInteger, MVT::i32, 14, 
/*76946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*76961*/     /*SwitchType*/ 22, MVT::v2i64,// ->76985
/*76963*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76965*/       OPC_EmitConvertToTarget, 2,
/*76967*/       OPC_EmitInteger, MVT::i32, 14, 
/*76970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*76985*/     /*SwitchType*/ 20, MVT::v2f32,// ->77007
/*76987*/       OPC_EmitConvertToTarget, 2,
/*76989*/       OPC_EmitInteger, MVT::i32, 14, 
/*76992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*77007*/     /*SwitchType*/ 20, MVT::v4f32,// ->77029
/*77009*/       OPC_EmitConvertToTarget, 2,
/*77011*/       OPC_EmitInteger, MVT::i32, 14, 
/*77014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*77029*/     0, // EndSwitchType
/*77030*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->77233
/*77034*/     OPC_RecordChild0, // #0 = $Vn
/*77035*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77060
/*77038*/       OPC_CheckChild0Type, MVT::v8i8,
/*77040*/       OPC_RecordChild1, // #1 = $Vm
/*77041*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77043*/       OPC_EmitInteger, MVT::i32, 14, 
/*77046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77060*/     /*SwitchType*/ 22, MVT::v4i16,// ->77084
/*77062*/       OPC_CheckChild0Type, MVT::v4i16,
/*77064*/       OPC_RecordChild1, // #1 = $Vm
/*77065*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77067*/       OPC_EmitInteger, MVT::i32, 14, 
/*77070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77084*/     /*SwitchType*/ 48, MVT::v2i32,// ->77134
/*77086*/       OPC_Scope, 22, /*->77110*/ // 2 children in Scope
/*77088*/         OPC_CheckChild0Type, MVT::v2i32,
/*77090*/         OPC_RecordChild1, // #1 = $Vm
/*77091*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77093*/         OPC_EmitInteger, MVT::i32, 14, 
/*77096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77110*/       /*Scope*/ 22, /*->77133*/
/*77111*/         OPC_CheckChild0Type, MVT::v2f32,
/*77113*/         OPC_RecordChild1, // #1 = $Vm
/*77114*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77116*/         OPC_EmitInteger, MVT::i32, 14, 
/*77119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77133*/       0, /*End of Scope*/
/*77134*/     /*SwitchType*/ 22, MVT::v16i8,// ->77158
/*77136*/       OPC_CheckChild0Type, MVT::v16i8,
/*77138*/       OPC_RecordChild1, // #1 = $Vm
/*77139*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77141*/       OPC_EmitInteger, MVT::i32, 14, 
/*77144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77158*/     /*SwitchType*/ 22, MVT::v8i16,// ->77182
/*77160*/       OPC_CheckChild0Type, MVT::v8i16,
/*77162*/       OPC_RecordChild1, // #1 = $Vm
/*77163*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77165*/       OPC_EmitInteger, MVT::i32, 14, 
/*77168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77182*/     /*SwitchType*/ 48, MVT::v4i32,// ->77232
/*77184*/       OPC_Scope, 22, /*->77208*/ // 2 children in Scope
/*77186*/         OPC_CheckChild0Type, MVT::v4i32,
/*77188*/         OPC_RecordChild1, // #1 = $Vm
/*77189*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77191*/         OPC_EmitInteger, MVT::i32, 14, 
/*77194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77208*/       /*Scope*/ 22, /*->77231*/
/*77209*/         OPC_CheckChild0Type, MVT::v4f32,
/*77211*/         OPC_RecordChild1, // #1 = $Vm
/*77212*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77214*/         OPC_EmitInteger, MVT::i32, 14, 
/*77217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77231*/       0, /*End of Scope*/
/*77232*/     0, // EndSwitchType
/*77233*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->77420
/*77237*/     OPC_RecordChild0, // #0 = $Vm
/*77238*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77261
/*77241*/       OPC_CheckChild0Type, MVT::v8i8,
/*77243*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77245*/       OPC_EmitInteger, MVT::i32, 14, 
/*77248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77261*/     /*SwitchType*/ 20, MVT::v4i16,// ->77283
/*77263*/       OPC_CheckChild0Type, MVT::v4i16,
/*77265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77267*/       OPC_EmitInteger, MVT::i32, 14, 
/*77270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77283*/     /*SwitchType*/ 44, MVT::v2i32,// ->77329
/*77285*/       OPC_Scope, 20, /*->77307*/ // 2 children in Scope
/*77287*/         OPC_CheckChild0Type, MVT::v2i32,
/*77289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77291*/         OPC_EmitInteger, MVT::i32, 14, 
/*77294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77307*/       /*Scope*/ 20, /*->77328*/
/*77308*/         OPC_CheckChild0Type, MVT::v2f32,
/*77310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77312*/         OPC_EmitInteger, MVT::i32, 14, 
/*77315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77328*/       0, /*End of Scope*/
/*77329*/     /*SwitchType*/ 20, MVT::v16i8,// ->77351
/*77331*/       OPC_CheckChild0Type, MVT::v16i8,
/*77333*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77335*/       OPC_EmitInteger, MVT::i32, 14, 
/*77338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77351*/     /*SwitchType*/ 20, MVT::v8i16,// ->77373
/*77353*/       OPC_CheckChild0Type, MVT::v8i16,
/*77355*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77357*/       OPC_EmitInteger, MVT::i32, 14, 
/*77360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77373*/     /*SwitchType*/ 44, MVT::v4i32,// ->77419
/*77375*/       OPC_Scope, 20, /*->77397*/ // 2 children in Scope
/*77377*/         OPC_CheckChild0Type, MVT::v4i32,
/*77379*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77381*/         OPC_EmitInteger, MVT::i32, 14, 
/*77384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*77397*/       /*Scope*/ 20, /*->77418*/
/*77398*/         OPC_CheckChild0Type, MVT::v4f32,
/*77400*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77402*/         OPC_EmitInteger, MVT::i32, 14, 
/*77405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*77418*/       0, /*End of Scope*/
/*77419*/     0, // EndSwitchType
/*77420*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->77623
/*77424*/     OPC_RecordChild0, // #0 = $Vn
/*77425*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77450
/*77428*/       OPC_CheckChild0Type, MVT::v8i8,
/*77430*/       OPC_RecordChild1, // #1 = $Vm
/*77431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77433*/       OPC_EmitInteger, MVT::i32, 14, 
/*77436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77450*/     /*SwitchType*/ 22, MVT::v4i16,// ->77474
/*77452*/       OPC_CheckChild0Type, MVT::v4i16,
/*77454*/       OPC_RecordChild1, // #1 = $Vm
/*77455*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77457*/       OPC_EmitInteger, MVT::i32, 14, 
/*77460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77474*/     /*SwitchType*/ 48, MVT::v2i32,// ->77524
/*77476*/       OPC_Scope, 22, /*->77500*/ // 2 children in Scope
/*77478*/         OPC_CheckChild0Type, MVT::v2i32,
/*77480*/         OPC_RecordChild1, // #1 = $Vm
/*77481*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77483*/         OPC_EmitInteger, MVT::i32, 14, 
/*77486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77500*/       /*Scope*/ 22, /*->77523*/
/*77501*/         OPC_CheckChild0Type, MVT::v2f32,
/*77503*/         OPC_RecordChild1, // #1 = $Vm
/*77504*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77506*/         OPC_EmitInteger, MVT::i32, 14, 
/*77509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77523*/       0, /*End of Scope*/
/*77524*/     /*SwitchType*/ 22, MVT::v16i8,// ->77548
/*77526*/       OPC_CheckChild0Type, MVT::v16i8,
/*77528*/       OPC_RecordChild1, // #1 = $Vm
/*77529*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77531*/       OPC_EmitInteger, MVT::i32, 14, 
/*77534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77548*/     /*SwitchType*/ 22, MVT::v8i16,// ->77572
/*77550*/       OPC_CheckChild0Type, MVT::v8i16,
/*77552*/       OPC_RecordChild1, // #1 = $Vm
/*77553*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77555*/       OPC_EmitInteger, MVT::i32, 14, 
/*77558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77572*/     /*SwitchType*/ 48, MVT::v4i32,// ->77622
/*77574*/       OPC_Scope, 22, /*->77598*/ // 2 children in Scope
/*77576*/         OPC_CheckChild0Type, MVT::v4i32,
/*77578*/         OPC_RecordChild1, // #1 = $Vm
/*77579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77581*/         OPC_EmitInteger, MVT::i32, 14, 
/*77584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77598*/       /*Scope*/ 22, /*->77621*/
/*77599*/         OPC_CheckChild0Type, MVT::v4f32,
/*77601*/         OPC_RecordChild1, // #1 = $Vm
/*77602*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77604*/         OPC_EmitInteger, MVT::i32, 14, 
/*77607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77610*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77621*/       0, /*End of Scope*/
/*77622*/     0, // EndSwitchType
/*77623*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->77774
/*77627*/     OPC_RecordChild0, // #0 = $Vn
/*77628*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77653
/*77631*/       OPC_CheckChild0Type, MVT::v8i8,
/*77633*/       OPC_RecordChild1, // #1 = $Vm
/*77634*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77636*/       OPC_EmitInteger, MVT::i32, 14, 
/*77639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77653*/     /*SwitchType*/ 22, MVT::v4i16,// ->77677
/*77655*/       OPC_CheckChild0Type, MVT::v4i16,
/*77657*/       OPC_RecordChild1, // #1 = $Vm
/*77658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77660*/       OPC_EmitInteger, MVT::i32, 14, 
/*77663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77677*/     /*SwitchType*/ 22, MVT::v2i32,// ->77701
/*77679*/       OPC_CheckChild0Type, MVT::v2i32,
/*77681*/       OPC_RecordChild1, // #1 = $Vm
/*77682*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77684*/       OPC_EmitInteger, MVT::i32, 14, 
/*77687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77701*/     /*SwitchType*/ 22, MVT::v16i8,// ->77725
/*77703*/       OPC_CheckChild0Type, MVT::v16i8,
/*77705*/       OPC_RecordChild1, // #1 = $Vm
/*77706*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77708*/       OPC_EmitInteger, MVT::i32, 14, 
/*77711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77725*/     /*SwitchType*/ 22, MVT::v8i16,// ->77749
/*77727*/       OPC_CheckChild0Type, MVT::v8i16,
/*77729*/       OPC_RecordChild1, // #1 = $Vm
/*77730*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77732*/       OPC_EmitInteger, MVT::i32, 14, 
/*77735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77749*/     /*SwitchType*/ 22, MVT::v4i32,// ->77773
/*77751*/       OPC_CheckChild0Type, MVT::v4i32,
/*77753*/       OPC_RecordChild1, // #1 = $Vm
/*77754*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77756*/       OPC_EmitInteger, MVT::i32, 14, 
/*77759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77773*/     0, // EndSwitchType
/*77774*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->77961
/*77778*/     OPC_RecordChild0, // #0 = $Vm
/*77779*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77802
/*77782*/       OPC_CheckChild0Type, MVT::v8i8,
/*77784*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77786*/       OPC_EmitInteger, MVT::i32, 14, 
/*77789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77802*/     /*SwitchType*/ 20, MVT::v4i16,// ->77824
/*77804*/       OPC_CheckChild0Type, MVT::v4i16,
/*77806*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77808*/       OPC_EmitInteger, MVT::i32, 14, 
/*77811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*77824*/     /*SwitchType*/ 44, MVT::v2i32,// ->77870
/*77826*/       OPC_Scope, 20, /*->77848*/ // 2 children in Scope
/*77828*/         OPC_CheckChild0Type, MVT::v2i32,
/*77830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77832*/         OPC_EmitInteger, MVT::i32, 14, 
/*77835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*77848*/       /*Scope*/ 20, /*->77869*/
/*77849*/         OPC_CheckChild0Type, MVT::v2f32,
/*77851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77853*/         OPC_EmitInteger, MVT::i32, 14, 
/*77856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*77869*/       0, /*End of Scope*/
/*77870*/     /*SwitchType*/ 20, MVT::v16i8,// ->77892
/*77872*/       OPC_CheckChild0Type, MVT::v16i8,
/*77874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77876*/       OPC_EmitInteger, MVT::i32, 14, 
/*77879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*77892*/     /*SwitchType*/ 20, MVT::v8i16,// ->77914
/*77894*/       OPC_CheckChild0Type, MVT::v8i16,
/*77896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77898*/       OPC_EmitInteger, MVT::i32, 14, 
/*77901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*77914*/     /*SwitchType*/ 44, MVT::v4i32,// ->77960
/*77916*/       OPC_Scope, 20, /*->77938*/ // 2 children in Scope
/*77918*/         OPC_CheckChild0Type, MVT::v4i32,
/*77920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77922*/         OPC_EmitInteger, MVT::i32, 14, 
/*77925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*77938*/       /*Scope*/ 20, /*->77959*/
/*77939*/         OPC_CheckChild0Type, MVT::v4f32,
/*77941*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77943*/         OPC_EmitInteger, MVT::i32, 14, 
/*77946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*77959*/       0, /*End of Scope*/
/*77960*/     0, // EndSwitchType
/*77961*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->78148
/*77965*/     OPC_RecordChild0, // #0 = $Vm
/*77966*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77989
/*77969*/       OPC_CheckChild0Type, MVT::v8i8,
/*77971*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77973*/       OPC_EmitInteger, MVT::i32, 14, 
/*77976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77989*/     /*SwitchType*/ 20, MVT::v4i16,// ->78011
/*77991*/       OPC_CheckChild0Type, MVT::v4i16,
/*77993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77995*/       OPC_EmitInteger, MVT::i32, 14, 
/*77998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78011*/     /*SwitchType*/ 44, MVT::v2i32,// ->78057
/*78013*/       OPC_Scope, 20, /*->78035*/ // 2 children in Scope
/*78015*/         OPC_CheckChild0Type, MVT::v2i32,
/*78017*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78019*/         OPC_EmitInteger, MVT::i32, 14, 
/*78022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78025*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78035*/       /*Scope*/ 20, /*->78056*/
/*78036*/         OPC_CheckChild0Type, MVT::v2f32,
/*78038*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78040*/         OPC_EmitInteger, MVT::i32, 14, 
/*78043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78056*/       0, /*End of Scope*/
/*78057*/     /*SwitchType*/ 20, MVT::v16i8,// ->78079
/*78059*/       OPC_CheckChild0Type, MVT::v16i8,
/*78061*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78063*/       OPC_EmitInteger, MVT::i32, 14, 
/*78066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78079*/     /*SwitchType*/ 20, MVT::v8i16,// ->78101
/*78081*/       OPC_CheckChild0Type, MVT::v8i16,
/*78083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78085*/       OPC_EmitInteger, MVT::i32, 14, 
/*78088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78101*/     /*SwitchType*/ 44, MVT::v4i32,// ->78147
/*78103*/       OPC_Scope, 20, /*->78125*/ // 2 children in Scope
/*78105*/         OPC_CheckChild0Type, MVT::v4i32,
/*78107*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78109*/         OPC_EmitInteger, MVT::i32, 14, 
/*78112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78125*/       /*Scope*/ 20, /*->78146*/
/*78126*/         OPC_CheckChild0Type, MVT::v4f32,
/*78128*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78130*/         OPC_EmitInteger, MVT::i32, 14, 
/*78133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78146*/       0, /*End of Scope*/
/*78147*/     0, // EndSwitchType
/*78148*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->78351
/*78152*/     OPC_RecordChild0, // #0 = $Vn
/*78153*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78178
/*78156*/       OPC_CheckChild0Type, MVT::v8i8,
/*78158*/       OPC_RecordChild1, // #1 = $Vm
/*78159*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78161*/       OPC_EmitInteger, MVT::i32, 14, 
/*78164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78178*/     /*SwitchType*/ 22, MVT::v4i16,// ->78202
/*78180*/       OPC_CheckChild0Type, MVT::v4i16,
/*78182*/       OPC_RecordChild1, // #1 = $Vm
/*78183*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78185*/       OPC_EmitInteger, MVT::i32, 14, 
/*78188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78202*/     /*SwitchType*/ 48, MVT::v2i32,// ->78252
/*78204*/       OPC_Scope, 22, /*->78228*/ // 2 children in Scope
/*78206*/         OPC_CheckChild0Type, MVT::v2i32,
/*78208*/         OPC_RecordChild1, // #1 = $Vm
/*78209*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78211*/         OPC_EmitInteger, MVT::i32, 14, 
/*78214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78228*/       /*Scope*/ 22, /*->78251*/
/*78229*/         OPC_CheckChild0Type, MVT::v2f32,
/*78231*/         OPC_RecordChild1, // #1 = $Vm
/*78232*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78234*/         OPC_EmitInteger, MVT::i32, 14, 
/*78237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78251*/       0, /*End of Scope*/
/*78252*/     /*SwitchType*/ 22, MVT::v16i8,// ->78276
/*78254*/       OPC_CheckChild0Type, MVT::v16i8,
/*78256*/       OPC_RecordChild1, // #1 = $Vm
/*78257*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78259*/       OPC_EmitInteger, MVT::i32, 14, 
/*78262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78276*/     /*SwitchType*/ 22, MVT::v8i16,// ->78300
/*78278*/       OPC_CheckChild0Type, MVT::v8i16,
/*78280*/       OPC_RecordChild1, // #1 = $Vm
/*78281*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78283*/       OPC_EmitInteger, MVT::i32, 14, 
/*78286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78300*/     /*SwitchType*/ 48, MVT::v4i32,// ->78350
/*78302*/       OPC_Scope, 22, /*->78326*/ // 2 children in Scope
/*78304*/         OPC_CheckChild0Type, MVT::v4i32,
/*78306*/         OPC_RecordChild1, // #1 = $Vm
/*78307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78309*/         OPC_EmitInteger, MVT::i32, 14, 
/*78312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78326*/       /*Scope*/ 22, /*->78349*/
/*78327*/         OPC_CheckChild0Type, MVT::v4f32,
/*78329*/         OPC_RecordChild1, // #1 = $Vm
/*78330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78332*/         OPC_EmitInteger, MVT::i32, 14, 
/*78335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78349*/       0, /*End of Scope*/
/*78350*/     0, // EndSwitchType
/*78351*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->78502
/*78355*/     OPC_RecordChild0, // #0 = $Vn
/*78356*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78381
/*78359*/       OPC_CheckChild0Type, MVT::v8i8,
/*78361*/       OPC_RecordChild1, // #1 = $Vm
/*78362*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78364*/       OPC_EmitInteger, MVT::i32, 14, 
/*78367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78381*/     /*SwitchType*/ 22, MVT::v4i16,// ->78405
/*78383*/       OPC_CheckChild0Type, MVT::v4i16,
/*78385*/       OPC_RecordChild1, // #1 = $Vm
/*78386*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78388*/       OPC_EmitInteger, MVT::i32, 14, 
/*78391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78405*/     /*SwitchType*/ 22, MVT::v2i32,// ->78429
/*78407*/       OPC_CheckChild0Type, MVT::v2i32,
/*78409*/       OPC_RecordChild1, // #1 = $Vm
/*78410*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78412*/       OPC_EmitInteger, MVT::i32, 14, 
/*78415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78429*/     /*SwitchType*/ 22, MVT::v16i8,// ->78453
/*78431*/       OPC_CheckChild0Type, MVT::v16i8,
/*78433*/       OPC_RecordChild1, // #1 = $Vm
/*78434*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78436*/       OPC_EmitInteger, MVT::i32, 14, 
/*78439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78453*/     /*SwitchType*/ 22, MVT::v8i16,// ->78477
/*78455*/       OPC_CheckChild0Type, MVT::v8i16,
/*78457*/       OPC_RecordChild1, // #1 = $Vm
/*78458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78460*/       OPC_EmitInteger, MVT::i32, 14, 
/*78463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78477*/     /*SwitchType*/ 22, MVT::v4i32,// ->78501
/*78479*/       OPC_CheckChild0Type, MVT::v4i32,
/*78481*/       OPC_RecordChild1, // #1 = $Vm
/*78482*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78484*/       OPC_EmitInteger, MVT::i32, 14, 
/*78487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78501*/     0, // EndSwitchType
/*78502*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->78689
/*78506*/     OPC_RecordChild0, // #0 = $Vm
/*78507*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78530
/*78510*/       OPC_CheckChild0Type, MVT::v8i8,
/*78512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78514*/       OPC_EmitInteger, MVT::i32, 14, 
/*78517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78530*/     /*SwitchType*/ 20, MVT::v4i16,// ->78552
/*78532*/       OPC_CheckChild0Type, MVT::v4i16,
/*78534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78536*/       OPC_EmitInteger, MVT::i32, 14, 
/*78539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78552*/     /*SwitchType*/ 44, MVT::v2i32,// ->78598
/*78554*/       OPC_Scope, 20, /*->78576*/ // 2 children in Scope
/*78556*/         OPC_CheckChild0Type, MVT::v2i32,
/*78558*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78560*/         OPC_EmitInteger, MVT::i32, 14, 
/*78563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78576*/       /*Scope*/ 20, /*->78597*/
/*78577*/         OPC_CheckChild0Type, MVT::v2f32,
/*78579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78581*/         OPC_EmitInteger, MVT::i32, 14, 
/*78584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78597*/       0, /*End of Scope*/
/*78598*/     /*SwitchType*/ 20, MVT::v16i8,// ->78620
/*78600*/       OPC_CheckChild0Type, MVT::v16i8,
/*78602*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78604*/       OPC_EmitInteger, MVT::i32, 14, 
/*78607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78620*/     /*SwitchType*/ 20, MVT::v8i16,// ->78642
/*78622*/       OPC_CheckChild0Type, MVT::v8i16,
/*78624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78626*/       OPC_EmitInteger, MVT::i32, 14, 
/*78629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78642*/     /*SwitchType*/ 44, MVT::v4i32,// ->78688
/*78644*/       OPC_Scope, 20, /*->78666*/ // 2 children in Scope
/*78646*/         OPC_CheckChild0Type, MVT::v4i32,
/*78648*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78650*/         OPC_EmitInteger, MVT::i32, 14, 
/*78653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78666*/       /*Scope*/ 20, /*->78687*/
/*78667*/         OPC_CheckChild0Type, MVT::v4f32,
/*78669*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78671*/         OPC_EmitInteger, MVT::i32, 14, 
/*78674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78687*/       0, /*End of Scope*/
/*78688*/     0, // EndSwitchType
/*78689*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->78876
/*78693*/     OPC_RecordChild0, // #0 = $Vm
/*78694*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->78717
/*78697*/       OPC_CheckChild0Type, MVT::v8i8,
/*78699*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78701*/       OPC_EmitInteger, MVT::i32, 14, 
/*78704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78717*/     /*SwitchType*/ 20, MVT::v4i16,// ->78739
/*78719*/       OPC_CheckChild0Type, MVT::v4i16,
/*78721*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78723*/       OPC_EmitInteger, MVT::i32, 14, 
/*78726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78739*/     /*SwitchType*/ 44, MVT::v2i32,// ->78785
/*78741*/       OPC_Scope, 20, /*->78763*/ // 2 children in Scope
/*78743*/         OPC_CheckChild0Type, MVT::v2i32,
/*78745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78747*/         OPC_EmitInteger, MVT::i32, 14, 
/*78750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78763*/       /*Scope*/ 20, /*->78784*/
/*78764*/         OPC_CheckChild0Type, MVT::v2f32,
/*78766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78768*/         OPC_EmitInteger, MVT::i32, 14, 
/*78771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78784*/       0, /*End of Scope*/
/*78785*/     /*SwitchType*/ 20, MVT::v16i8,// ->78807
/*78787*/       OPC_CheckChild0Type, MVT::v16i8,
/*78789*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78791*/       OPC_EmitInteger, MVT::i32, 14, 
/*78794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78807*/     /*SwitchType*/ 20, MVT::v8i16,// ->78829
/*78809*/       OPC_CheckChild0Type, MVT::v8i16,
/*78811*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78813*/       OPC_EmitInteger, MVT::i32, 14, 
/*78816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78829*/     /*SwitchType*/ 44, MVT::v4i32,// ->78875
/*78831*/       OPC_Scope, 20, /*->78853*/ // 2 children in Scope
/*78833*/         OPC_CheckChild0Type, MVT::v4i32,
/*78835*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78837*/         OPC_EmitInteger, MVT::i32, 14, 
/*78840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78853*/       /*Scope*/ 20, /*->78874*/
/*78854*/         OPC_CheckChild0Type, MVT::v4f32,
/*78856*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78858*/         OPC_EmitInteger, MVT::i32, 14, 
/*78861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78874*/       0, /*End of Scope*/
/*78875*/     0, // EndSwitchType
/*78876*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->79027
/*78880*/     OPC_RecordChild0, // #0 = $Vn
/*78881*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->78906
/*78884*/       OPC_CheckChild0Type, MVT::v8i8,
/*78886*/       OPC_RecordChild1, // #1 = $Vm
/*78887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78889*/       OPC_EmitInteger, MVT::i32, 14, 
/*78892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78906*/     /*SwitchType*/ 22, MVT::v4i16,// ->78930
/*78908*/       OPC_CheckChild0Type, MVT::v4i16,
/*78910*/       OPC_RecordChild1, // #1 = $Vm
/*78911*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78913*/       OPC_EmitInteger, MVT::i32, 14, 
/*78916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78930*/     /*SwitchType*/ 22, MVT::v2i32,// ->78954
/*78932*/       OPC_CheckChild0Type, MVT::v2i32,
/*78934*/       OPC_RecordChild1, // #1 = $Vm
/*78935*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78937*/       OPC_EmitInteger, MVT::i32, 14, 
/*78940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78954*/     /*SwitchType*/ 22, MVT::v16i8,// ->78978
/*78956*/       OPC_CheckChild0Type, MVT::v16i8,
/*78958*/       OPC_RecordChild1, // #1 = $Vm
/*78959*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78961*/       OPC_EmitInteger, MVT::i32, 14, 
/*78964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78978*/     /*SwitchType*/ 22, MVT::v8i16,// ->79002
/*78980*/       OPC_CheckChild0Type, MVT::v8i16,
/*78982*/       OPC_RecordChild1, // #1 = $Vm
/*78983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78985*/       OPC_EmitInteger, MVT::i32, 14, 
/*78988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79002*/     /*SwitchType*/ 22, MVT::v4i32,// ->79026
/*79004*/       OPC_CheckChild0Type, MVT::v4i32,
/*79006*/       OPC_RecordChild1, // #1 = $Vm
/*79007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79009*/       OPC_EmitInteger, MVT::i32, 14, 
/*79012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79026*/     0, // EndSwitchType
/*79027*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->79079
/*79030*/     OPC_RecordChild0, // #0 = $src1
/*79031*/     OPC_RecordChild1, // #1 = $Vn
/*79032*/     OPC_RecordChild2, // #2 = $Vm
/*79033*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->79056
/*79036*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79038*/       OPC_EmitInteger, MVT::i32, 14, 
/*79041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79056*/     /*SwitchType*/ 20, MVT::v4i32,// ->79078
/*79058*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79060*/       OPC_EmitInteger, MVT::i32, 14, 
/*79063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79078*/     0, // EndSwitchType
/*79079*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->79125
/*79082*/     OPC_RecordChild0, // #0 = $Vm
/*79083*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->79104
/*79086*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79088*/       OPC_EmitInteger, MVT::i32, 14, 
/*79091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*79104*/     /*SwitchType*/ 18, MVT::v16i8,// ->79124
/*79106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79108*/       OPC_EmitInteger, MVT::i32, 14, 
/*79111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*79124*/     0, // EndSwitchType
/*79125*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->79197
/*79128*/     OPC_RecordChild0, // #0 = $Vm
/*79129*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->79152
/*79132*/       OPC_CheckChild0Type, MVT::v8i8,
/*79134*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79136*/       OPC_EmitInteger, MVT::i32, 14, 
/*79139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*79152*/     /*SwitchType*/ 20, MVT::v4i32,// ->79174
/*79154*/       OPC_CheckChild0Type, MVT::v4i16,
/*79156*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79158*/       OPC_EmitInteger, MVT::i32, 14, 
/*79161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*79174*/     /*SwitchType*/ 20, MVT::v2i64,// ->79196
/*79176*/       OPC_CheckChild0Type, MVT::v2i32,
/*79178*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79180*/       OPC_EmitInteger, MVT::i32, 14, 
/*79183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*79196*/     0, // EndSwitchType
/*79197*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->79263
/*79200*/     OPC_RecordChild0, // #0 = $Vm
/*79201*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->79222
/*79204*/       OPC_CheckChild0Type, MVT::v8i8,
/*79206*/       OPC_EmitInteger, MVT::i32, 14, 
/*79209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*79222*/     /*SwitchType*/ 18, MVT::v4i32,// ->79242
/*79224*/       OPC_CheckChild0Type, MVT::v4i16,
/*79226*/       OPC_EmitInteger, MVT::i32, 14, 
/*79229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*79242*/     /*SwitchType*/ 18, MVT::v2i64,// ->79262
/*79244*/       OPC_CheckChild0Type, MVT::v2i32,
/*79246*/       OPC_EmitInteger, MVT::i32, 14, 
/*79249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*79262*/     0, // EndSwitchType
/*79263*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->79426
/*79267*/     OPC_RecordChild0, // #0 = $Vm
/*79268*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->79289
/*79271*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79273*/       OPC_EmitInteger, MVT::i32, 14, 
/*79276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*79289*/     /*SwitchType*/ 18, MVT::v4i16,// ->79309
/*79291*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79293*/       OPC_EmitInteger, MVT::i32, 14, 
/*79296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*79309*/     /*SwitchType*/ 18, MVT::v2i32,// ->79329
/*79311*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79313*/       OPC_EmitInteger, MVT::i32, 14, 
/*79316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*79329*/     /*SwitchType*/ 18, MVT::v16i8,// ->79349
/*79331*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79333*/       OPC_EmitInteger, MVT::i32, 14, 
/*79336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*79349*/     /*SwitchType*/ 18, MVT::v8i16,// ->79369
/*79351*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79353*/       OPC_EmitInteger, MVT::i32, 14, 
/*79356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*79369*/     /*SwitchType*/ 18, MVT::v4i32,// ->79389
/*79371*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79373*/       OPC_EmitInteger, MVT::i32, 14, 
/*79376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*79389*/     /*SwitchType*/ 16, MVT::v2f32,// ->79407
/*79391*/       OPC_EmitInteger, MVT::i32, 14, 
/*79394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*79407*/     /*SwitchType*/ 16, MVT::v4f32,// ->79425
/*79409*/       OPC_EmitInteger, MVT::i32, 14, 
/*79412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*79425*/     0, // EndSwitchType
/*79426*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->79512
/*79429*/     OPC_RecordChild0, // #0 = $Vm
/*79430*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->79451
/*79433*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79435*/       OPC_EmitInteger, MVT::i32, 14, 
/*79438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*79451*/     /*SwitchType*/ 18, MVT::v4i16,// ->79471
/*79453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79455*/       OPC_EmitInteger, MVT::i32, 14, 
/*79458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*79471*/     /*SwitchType*/ 18, MVT::v16i8,// ->79491
/*79473*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79475*/       OPC_EmitInteger, MVT::i32, 14, 
/*79478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*79491*/     /*SwitchType*/ 18, MVT::v8i16,// ->79511
/*79493*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79495*/       OPC_EmitInteger, MVT::i32, 14, 
/*79498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*79511*/     0, // EndSwitchType
/*79512*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->79558
/*79515*/     OPC_RecordChild0, // #0 = $Vm
/*79516*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->79537
/*79519*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79521*/       OPC_EmitInteger, MVT::i32, 14, 
/*79524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*79537*/     /*SwitchType*/ 18, MVT::v16i8,// ->79557
/*79539*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79541*/       OPC_EmitInteger, MVT::i32, 14, 
/*79544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*79557*/     0, // EndSwitchType
/*79558*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->79885
/*79562*/     OPC_RecordChild0, // #0 = $src
/*79563*/     OPC_Scope, 116|128,1/*244*/, /*->79810*/ // 3 children in Scope
/*79566*/       OPC_CheckChild0Type, MVT::i32,
/*79568*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->79599
/*79571*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*79578*/         OPC_EmitInteger, MVT::i32, 0, 
/*79581*/         OPC_EmitInteger, MVT::i32, 14, 
/*79584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*79599*/       /*SwitchType*/ 28, MVT::v4i16,// ->79629
/*79601*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*79608*/         OPC_EmitInteger, MVT::i32, 0, 
/*79611*/         OPC_EmitInteger, MVT::i32, 14, 
/*79614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*79629*/       /*SwitchType*/ 28, MVT::v2i32,// ->79659
/*79631*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*79638*/         OPC_EmitInteger, MVT::i32, 0, 
/*79641*/         OPC_EmitInteger, MVT::i32, 14, 
/*79644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*79659*/       /*SwitchType*/ 48, MVT::v16i8,// ->79709
/*79661*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*79668*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*79675*/         OPC_EmitInteger, MVT::i32, 0, 
/*79678*/         OPC_EmitInteger, MVT::i32, 14, 
/*79681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79684*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79696*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79699*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79709*/       /*SwitchType*/ 48, MVT::v8i16,// ->79759
/*79711*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*79718*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*79725*/         OPC_EmitInteger, MVT::i32, 0, 
/*79728*/         OPC_EmitInteger, MVT::i32, 14, 
/*79731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79734*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79746*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79749*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79759*/       /*SwitchType*/ 48, MVT::v4i32,// ->79809
/*79761*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*79768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*79775*/         OPC_EmitInteger, MVT::i32, 0, 
/*79778*/         OPC_EmitInteger, MVT::i32, 14, 
/*79781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79784*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79796*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79799*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79809*/       0, // EndSwitchType
/*79810*/     /*Scope*/ 48, /*->79859*/
/*79811*/       OPC_CheckChild0Type, MVT::f32,
/*79813*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->79836
/*79816*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*79823*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*79826*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*79836*/       /*SwitchType*/ 20, MVT::v4f32,// ->79858
/*79838*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*79845*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*79848*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*79858*/       0, // EndSwitchType
/*79859*/     /*Scope*/ 24, /*->79884*/
/*79860*/       OPC_CheckChild0Type, MVT::f64,
/*79862*/       OPC_CheckType, MVT::v2f64,
/*79864*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*79871*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79874*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*79884*/     0, /*End of Scope*/
/*79885*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->79937
/*79888*/     OPC_RecordChild0, // #0 = $SIMM
/*79889*/     OPC_MoveChild, 0,
/*79891*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*79894*/     OPC_MoveParent,
/*79895*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->79916
/*79898*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79900*/       OPC_EmitInteger, MVT::i32, 14, 
/*79903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*79916*/     /*SwitchType*/ 18, MVT::v4f32,// ->79936
/*79918*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79920*/       OPC_EmitInteger, MVT::i32, 14, 
/*79923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*79936*/     0, // EndSwitchType
/*79937*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 79939 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 724
  // #OPC_RecordNode                     = 48
  // #OPC_RecordChild                    = 2162
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1181
  // #OPC_MoveParent                     = 1744
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2176
  // #OPC_CheckPredicate                 = 776
  // #OPC_CheckOpcode                    = 1067
  // #OPC_SwitchOpcode                   = 55
  // #OPC_CheckType                      = 1057
  // #OPC_SwitchType                     = 258
  // #OPC_CheckChildType                 = 1395
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 336
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 456
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2410
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2487
  // #OPC_EmitConvertToTarget            = 769
  // #OPC_EmitMergeInputChains           = 432
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 507
  // #OPC_EmitNodeXForm                  = 212
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2344

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (getTargetLowering()->isLittleEndian());
  case 20: return (getTargetLowering()->isBigEndian());
  case 21: return (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 23: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 25: return (Subtarget->isThumb());
  case 26: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 27: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 28: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 29: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 30: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 31: return (Subtarget->hasFPARMv8());
  case 32: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 35: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (getTargetLowering()->isLittleEndian());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 37: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 38: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 42: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 43: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 44: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 45: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 46: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 47: return (Subtarget->isThumb2()) && (!Subtarget->isMClass());
  case 48: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass());
  case 49: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 52: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 53: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 54: return (Subtarget->hasVFP2()) && (!Subtarget->isSwift());
  case 55: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 56: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 57: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 58: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 60: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 62: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 63: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 65: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 66: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 67: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 68: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 69: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 72: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 73: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 74: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 75: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 76: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 77: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 79: return (Subtarget->hasVFP4());
  case 80: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 81: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 82: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 83: return (Subtarget->hasVFP3());
  case 84: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { // Predicate_mod_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 28: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 29: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 30: { // Predicate_mod_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 31: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 35: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 40: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 41: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 44: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 45: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 48: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 50: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 51: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 52: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 53: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 54: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 55: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 56: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 57: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 58: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 59: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 60: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 61: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 63: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 64: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 65: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 68: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 72: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 73: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 74: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 75: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 76: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 77: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 80: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 83: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 86: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 87: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 88: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 92: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 93: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 97: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 98: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 99: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 100: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 101: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 102: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 104: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 106: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 108: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 109: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 110: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 111: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 113: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 114: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 115: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 117: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 119: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 120: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 121: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 122: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 123: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 124: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 33:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 35:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous_4828
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous_4827
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

