;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP @127, 100
	SUB 1, <-1
	DJN 0, <91
	CMP 1, <-1
	SUB 1, <-1
	CMP 1, <-1
	JMP 0, @-23
	JMP 0, @-23
	SLT 121, 0
	JMN <120, 6
	JMN <120, 6
	CMP @0, @2
	SUB 1, <-1
	SUB 1, <-1
	SPL 0, <91
	SUB 121, 0
	SPL 300, 90
	SLT 121, 0
	SUB -0, 0
	JMZ 0, <91
	ADD 270, 60
	SUB #30, 4
	SUB 30, 100
	SUB 3, 910
	SUB 1, <-1
	SUB @127, 100
	SUB #0, -4
	SLT #30, 4
	SUB @127, 100
	SUB @127, 100
	JMZ 0, <91
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 100
	CMP 1, <-1
	CMP @0, @2
	SUB @127, 100
	SLT 105, 1
	SPL 0, <-91
	SPL 105, 1
	ADD 211, 60
	SPL 0, <402
	MOV -11, <-20
	MOV -1, <-20
