<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - hw/npu2.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - npu2.c<span style="font-size: 80%;"> (source / <a href="npu2.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1168</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">73</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2018 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;skiboot.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;io.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;timebase.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;pci-cfg.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;pci.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;pci-slot.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;pci-virt.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;opal.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;opal-api.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;cpu.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;device.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;ccan/str/str.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;ccan/array_size/array_size.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;affinity.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;npu2.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;lock.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;xscom.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;bitutils.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;chip.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;phys-map.h&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;nvram.h&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;xscom-p9-regs.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &lt;phb4.h&gt;</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : #define VENDOR_CAP_START    0x80</a>
<a name="41"><span class="lineNum">      41 </span>            : #define VENDOR_CAP_END      0x90</a>
<a name="42"><span class="lineNum">      42 </span>            : #define VENDOR_CAP_LEN      0x10</a>
<a name="43"><span class="lineNum">      43 </span>            : #define VENDOR_CAP_VERSION  0x01</a>
<a name="44"><span class="lineNum">      44 </span>            : #define VENDOR_CAP_PCI_DEV_OFFSET 0x0d</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : /*</a>
<a name="47"><span class="lineNum">      47 </span>            :  * NPU2 BAR layout definition. We have 3 stacks and each of them</a>
<a name="48"><span class="lineNum">      48 </span>            :  * contains 2 bricks. So every NPU2 has 6 bricks in total. There are 2</a>
<a name="49"><span class="lineNum">      49 </span>            :  * PHY BARs and each of them is shared by 3 bricks. Every brick has</a>
<a name="50"><span class="lineNum">      50 </span>            :  * one NTL BAR and two bricks share one GENID BAR. There is also a</a>
<a name="51"><span class="lineNum">      51 </span>            :  * global MMIO BAR. We only expose DL and GENID BARs to the OS and all</a>
<a name="52"><span class="lineNum">      52 </span>            :  * other BARs will be hidden in skiboot.</a>
<a name="53"><span class="lineNum">      53 </span>            :  *</a>
<a name="54"><span class="lineNum">      54 </span>            :  * Before the global MMIO BAR is configured, scom is the only way to</a>
<a name="55"><span class="lineNum">      55 </span>            :  * access the BAR registers. At NPU2 PHB probing time, we rely on scom</a>
<a name="56"><span class="lineNum">      56 </span>            :  * to assign all BARs until the global MMIO BAR is established.</a>
<a name="57"><span class="lineNum">      57 </span>            :  *</a>
<a name="58"><span class="lineNum">      58 </span>            :  * We need to access 4 SM registers in the same stack in order to</a>
<a name="59"><span class="lineNum">      59 </span>            :  * configure one particular BAR.</a>
<a name="60"><span class="lineNum">      60 </span>            :  */</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : /* Set a specific flag in the vendor config space */</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 : void npu2_set_link_flag(struct npu2_dev *ndev, uint8_t flag)</span></a>
<a name="64"><span class="lineNum">      64 </span>            : {</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         ndev-&gt;nvlink.link_flags |= flag;</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(ndev-&gt;nvlink.pvd, VENDOR_CAP_START +</span></a>
<a name="67"><span class="lineNum">      67 </span>            :                              VENDOR_CAP_PCI_DEV_OFFSET, 1, ndev-&gt;nvlink.link_flags);</a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 : }</span></a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 : void npu2_clear_link_flag(struct npu2_dev *ndev, uint8_t flag)</span></a>
<a name="71"><span class="lineNum">      71 </span>            : {</a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         ndev-&gt;nvlink.link_flags &amp;= ~flag;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(ndev-&gt;nvlink.pvd, VENDOR_CAP_START +</span></a>
<a name="74"><span class="lineNum">      74 </span>            :                              VENDOR_CAP_PCI_DEV_OFFSET, 1, ndev-&gt;nvlink.link_flags);</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 : }</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 : static inline void npu2_ioda_sel(struct npu2 *p, uint32_t table,</span></a>
<a name="78"><span class="lineNum">      78 </span>            :                                 uint32_t index, bool autoinc)</a>
<a name="79"><span class="lineNum">      79 </span>            : {</a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;regs + NPU2_ATS_IODA_TBL,</span></a>
<a name="81"><span class="lineNum">      81 </span>            :                  (autoinc ? NPU2_ATS_IODA_TBL_AUTOINC : 0ul)    |</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                  SETFIELD(NPU2_ATS_IODA_TBL_SELECT, 0ul, table) |</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                  SETFIELD(NPU2_ATS_IODA_TBL_INDEX,  0ul, index));</span></a>
<a name="84"><span class="lineNum">      84 </span>            : }</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 : static struct npu2_dev *npu2_bdf_to_dev(struct npu2 *p,</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                                         uint32_t bdfn)</a>
<a name="88"><span class="lineNum">      88 </span>            : {</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd;</span></a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            :         /* All emulated devices are attached to root bus */</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (bdfn &amp; ~0xff)</span></a>
<a name="93"><span class="lineNum">      93 </span>            :                 return NULL;</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :         pvd = pci_virt_find_device(&amp;p-&gt;phb_nvlink, bdfn);</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         if (pvd)</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 return pvd-&gt;data;</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            :         return NULL;</a>
<a name="100"><span class="lineNum">     100 </span>            : }</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : static inline void npu2_get_bar(uint32_t gcid, struct npu2_bar *bar)</span></a>
<a name="103"><span class="lineNum">     103 </span>            : {</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         phys_map_get(gcid, bar-&gt;type, bar-&gt;index, &amp;bar-&gt;base, &amp;bar-&gt;size);</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 : }</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 : static void npu2_read_bar(struct npu2 *p, struct npu2_bar *bar)</span></a>
<a name="108"><span class="lineNum">     108 </span>            : {</a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         uint64_t reg, val;</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         int enabled;</span></a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(0, NPU2_BLOCK_SM_0, bar-&gt;reg);</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         val = npu2_read(p, reg);</span></a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         switch (NPU2_REG(bar-&gt;reg)) {</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         case NPU2_PHY_BAR:</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 bar-&gt;base = GETFIELD(NPU2_PHY_BAR_ADDR, val) &lt;&lt; 21;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 enabled = GETFIELD(NPU2_PHY_BAR_ENABLE, val);</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 if (NPU2_REG_STACK(reg) == NPU2_STACK_STCK_2)</span></a>
<a name="121"><span class="lineNum">     121 </span>            :                         /* This is the global MMIO BAR */</a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :                         bar-&gt;size = 0x1000000;</span></a>
<a name="123"><span class="lineNum">     123 </span>            :                 else</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                         bar-&gt;size = 0x200000;</span></a>
<a name="125"><span class="lineNum">     125 </span>            :                 break;</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :         case NPU2_NTL0_BAR:</span></a>
<a name="127"><span class="lineNum">     127 </span>            :         case NPU2_NTL1_BAR:</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 bar-&gt;base = GETFIELD(NPU2_NTL_BAR_ADDR, val) &lt;&lt; 16;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 enabled = GETFIELD(NPU2_NTL_BAR_ENABLE, val);</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 bar-&gt;size = 0x10000 &lt;&lt; GETFIELD(NPU2_NTL_BAR_SIZE, val);</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         case NPU2_GENID_BAR:</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 bar-&gt;base = GETFIELD(NPU2_GENID_BAR_ADDR, val) &lt;&lt; 16;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 enabled = GETFIELD(NPU2_GENID_BAR_ENABLE, val);</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 bar-&gt;size = 0x20000;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 bar-&gt;base = 0ul;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 enabled = 0;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 bar-&gt;size = 0;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="142"><span class="lineNum">     142 </span>            :         }</a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         bar-&gt;flags = SETFIELD(NPU2_BAR_FLAG_ENABLED, bar-&gt;flags, enabled);</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 : }</span></a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 : static void npu2_write_bar(struct npu2 *p,</span></a>
<a name="148"><span class="lineNum">     148 </span>            :                            struct npu2_bar *bar,</a>
<a name="149"><span class="lineNum">     149 </span>            :                            uint32_t gcid,</a>
<a name="150"><span class="lineNum">     150 </span>            :                            uint32_t scom)</a>
<a name="151"><span class="lineNum">     151 </span>            : {</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         uint64_t reg, val, enable = !!(bar-&gt;flags &amp; NPU2_BAR_FLAG_ENABLED);</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         int block;</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         switch (NPU2_REG(bar-&gt;reg)) {</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         case NPU2_PHY_BAR:</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_PHY_BAR_ADDR, 0ul, bar-&gt;base &gt;&gt; 21);</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_PHY_BAR_ENABLE, val, enable);</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         case NPU2_NTL0_BAR:</span></a>
<a name="161"><span class="lineNum">     161 </span>            :         case NPU2_NTL1_BAR:</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_NTL_BAR_ADDR, 0ul, bar-&gt;base &gt;&gt; 16);</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_NTL_BAR_ENABLE, val, enable);</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_NTL_BAR_SIZE, val, 1);</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         case NPU2_GENID_BAR:</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_GENID_BAR_ADDR, 0ul, bar-&gt;base &gt;&gt; 16);</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 val = SETFIELD(NPU2_GENID_BAR_ENABLE, val, enable);</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="170"><span class="lineNum">     170 </span>            :         default:</a>
<a name="171"><span class="lineNum">     171 </span>            :                 val = 0ul;</a>
<a name="172"><span class="lineNum">     172 </span>            :         }</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         for (block = NPU2_BLOCK_SM_0; block &lt;= NPU2_BLOCK_SM_3; block++) {</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 reg = NPU2_REG_OFFSET(0, block, bar-&gt;reg);</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 if (p)</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                         npu2_write(p, reg, val);</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                 else</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                         npu2_scom_write(gcid, scom, reg, NPU2_MISC_DA_LEN_8B, val);</span></a>
<a name="180"><span class="lineNum">     180 </span>            :         }</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : }</span></a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            : /* Trap for PCI command (0x4) to enable or disable device's BARs */</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 : static int64_t npu2_cfg_write_cmd(void *dev,</span></a>
<a name="185"><span class="lineNum">     185 </span>            :                                   struct pci_cfg_reg_filter *pcrf __unused,</a>
<a name="186"><span class="lineNum">     186 </span>            :                                   uint32_t offset, uint32_t size,</a>
<a name="187"><span class="lineNum">     187 </span>            :                                   uint32_t *data, bool write)</a>
<a name="188"><span class="lineNum">     188 </span>            : {</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev;</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev = pvd-&gt;data;</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         struct npu2_bar *ntl_npu_bar, *genid_npu_bar;</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         bool enabled;</span></a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         if (!write)</span></a>
<a name="195"><span class="lineNum">     195 </span>            :                 return OPAL_PARTIAL;</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         if (offset != PCI_CFG_CMD)</span></a>
<a name="198"><span class="lineNum">     198 </span>            :                 return OPAL_PARAMETER;</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         if (size != 1 &amp;&amp; size != 2 &amp;&amp; size != 4)</span></a>
<a name="200"><span class="lineNum">     200 </span>            :                 return OPAL_PARAMETER;</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            :         /*</a>
<a name="203"><span class="lineNum">     203 </span>            :          * Enable or disable NTL and GENID BAR. Two bricks share</a>
<a name="204"><span class="lineNum">     204 </span>            :          * one GENID BAR, which is exposed via the first brick.</a>
<a name="205"><span class="lineNum">     205 </span>            :          */</a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         enabled = !!(*data &amp; PCI_CFG_CMD_MEM_EN);</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         ntl_npu_bar = &amp;ndev-&gt;bars[0].npu2_bar;</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :         genid_npu_bar = &amp;ndev-&gt;bars[1].npu2_bar;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         ntl_npu_bar-&gt;flags = SETFIELD(NPU2_BAR_FLAG_ENABLED, ntl_npu_bar-&gt;flags, enabled);</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         npu2_write_bar(ndev-&gt;npu, ntl_npu_bar, 0, 0);</span></a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span>            :         /*</a>
<a name="214"><span class="lineNum">     214 </span>            :          * Enable/disable the GENID BAR. Two bricks share one GENID</a>
<a name="215"><span class="lineNum">     215 </span>            :          * BAR which is exposed via the first brick so we need to</a>
<a name="216"><span class="lineNum">     216 </span>            :          * track the enables separately.</a>
<a name="217"><span class="lineNum">     217 </span>            :          */</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         if (NPU2DEV_BRICK(ndev))</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 genid_npu_bar-&gt;flags = SETFIELD(NPU2_BAR_FLAG_ENABLED1, genid_npu_bar-&gt;flags,</span></a>
<a name="220"><span class="lineNum">     220 </span>            :                                                 enabled);</a>
<a name="221"><span class="lineNum">     221 </span>            :         else</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 genid_npu_bar-&gt;flags = SETFIELD(NPU2_BAR_FLAG_ENABLED0, genid_npu_bar-&gt;flags,</span></a>
<a name="223"><span class="lineNum">     223 </span>            :                                                 enabled);</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            :         /* Enable the BAR if either device requests it enabled, otherwise disable it */</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         genid_npu_bar-&gt;flags = SETFIELD(NPU2_BAR_FLAG_ENABLED, genid_npu_bar-&gt;flags,</span></a>
<a name="227"><span class="lineNum">     227 </span>            :                                         !!(genid_npu_bar-&gt;flags &amp; (NPU2_BAR_FLAG_ENABLED0 |</a>
<a name="228"><span class="lineNum">     228 </span>            :                                                                    NPU2_BAR_FLAG_ENABLED1)));</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         npu2_write_bar(ndev-&gt;npu, genid_npu_bar, 0, 0);</span></a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         return OPAL_PARTIAL;</span></a>
<a name="232"><span class="lineNum">     232 </span>            : }</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            : static int64_t npu2_cfg_read_bar(struct npu2_dev *dev __unused,</a>
<a name="235"><span class="lineNum">     235 </span>            :                                  struct pci_cfg_reg_filter *pcrf,</a>
<a name="236"><span class="lineNum">     236 </span>            :                                  uint32_t offset, uint32_t size,</a>
<a name="237"><span class="lineNum">     237 </span>            :                                  uint32_t *data)</a>
<a name="238"><span class="lineNum">     238 </span>            : {</a>
<a name="239"><span class="lineNum">     239 </span>            :         struct npu2_pcie_bar *bar = (struct npu2_pcie_bar *) pcrf-&gt;data;</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span>            :         if (!(bar-&gt;flags &amp; NPU2_PCIE_BAR_FLAG_TRAPPED))</a>
<a name="242"><span class="lineNum">     242 </span>            :                 return OPAL_PARTIAL;</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :         if ((size != 4) ||</a>
<a name="245"><span class="lineNum">     245 </span>            :             (offset != pcrf-&gt;start &amp;&amp; offset != pcrf-&gt;start + 4))</a>
<a name="246"><span class="lineNum">     246 </span>            :                 return OPAL_PARAMETER;</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            :         if (bar-&gt;flags &amp; NPU2_PCIE_BAR_FLAG_SIZE_HI)</a>
<a name="249"><span class="lineNum">     249 </span>            :                 *data = bar-&gt;npu2_bar.size &gt;&gt; 32;</a>
<a name="250"><span class="lineNum">     250 </span>            :         else</a>
<a name="251"><span class="lineNum">     251 </span>            :                 *data = bar-&gt;npu2_bar.size;</a>
<a name="252"><span class="lineNum">     252 </span>            :         bar-&gt;flags &amp;= ~(NPU2_PCIE_BAR_FLAG_TRAPPED | NPU2_PCIE_BAR_FLAG_SIZE_HI);</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :         return OPAL_SUCCESS;</a>
<a name="255"><span class="lineNum">     255 </span>            : }</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 : static int64_t npu2_cfg_write_bar(struct npu2_dev *dev,</span></a>
<a name="258"><span class="lineNum">     258 </span>            :                                   struct pci_cfg_reg_filter *pcrf,</a>
<a name="259"><span class="lineNum">     259 </span>            :                                   uint32_t offset, uint32_t size,</a>
<a name="260"><span class="lineNum">     260 </span>            :                                   uint32_t data)</a>
<a name="261"><span class="lineNum">     261 </span>            : {</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         struct npu2_pcie_bar *bar = (struct npu2_pcie_bar *) pcrf-&gt;data;</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :         struct npu2_bar old_bar, *npu2_bar = &amp;bar-&gt;npu2_bar;</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         if ((size != 4) ||</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :             (offset != pcrf-&gt;start &amp;&amp; offset != pcrf-&gt;start + 4))</span></a>
<a name="267"><span class="lineNum">     267 </span>            :                 return OPAL_PARAMETER;</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            :         /* Return BAR size on next read */</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         if (data == 0xffffffff) {</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 bar-&gt;flags |= NPU2_PCIE_BAR_FLAG_TRAPPED;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 if (offset == pcrf-&gt;start + 4)</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                         bar-&gt;flags |= NPU2_PCIE_BAR_FLAG_SIZE_HI;</span></a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="276"><span class="lineNum">     276 </span>            :         }</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if (offset == pcrf-&gt;start) {</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;base &amp;= 0xffffffff00000000UL;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;base |= (data &amp; 0xfffffff0);</span></a>
<a name="281"><span class="lineNum">     281 </span>            :         } else {</a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;base &amp;= 0x00000000ffffffffUL;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;base |= ((uint64_t)data &lt;&lt; 32);</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 if (NPU2_REG(npu2_bar-&gt;reg) == NPU2_GENID_BAR &amp;&amp; NPU2DEV_BRICK(dev))</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                         npu2_bar-&gt;base -= 0x10000;</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 old_bar.reg = npu2_bar-&gt;reg;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 npu2_read_bar(dev-&gt;npu, &amp;old_bar);</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :                 /* Only allow changing the base address if the BAR is not enabled */</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 if ((npu2_bar-&gt;flags &amp; NPU2_BAR_FLAG_ENABLED) &amp;&amp;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                     (npu2_bar-&gt;base != old_bar.base)) {</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :                         npu2_bar-&gt;base = old_bar.base;</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                         return OPAL_HARDWARE;</span></a>
<a name="296"><span class="lineNum">     296 </span>            :                 }</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 npu2_write_bar(dev-&gt;npu, &amp;bar-&gt;npu2_bar, 0, 0);</span></a>
<a name="299"><span class="lineNum">     299 </span>            :         }</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :         /* To update the config cache */</a>
<a name="302"><span class="lineNum">     302 </span>            :         return OPAL_PARTIAL;</a>
<a name="303"><span class="lineNum">     303 </span>            : }</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 : static int64_t npu2_dev_cfg_bar(void *dev, struct pci_cfg_reg_filter *pcrf,</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                                 uint32_t offset, uint32_t len, uint32_t *data,</a>
<a name="307"><span class="lineNum">     307 </span>            :                                 bool write)</a>
<a name="308"><span class="lineNum">     308 </span>            : {</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev;</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev = (struct npu2_dev *) pvd-&gt;data;</span></a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         if (write)</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 return npu2_cfg_write_bar(ndev, pcrf, offset, len, *data);</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         return npu2_cfg_read_bar(ndev, pcrf, offset, len, data);</span></a>
<a name="316"><span class="lineNum">     316 </span>            : }</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 : static int start_l2_purge(uint32_t chip_id, uint32_t core_id)</span></a>
<a name="319"><span class="lineNum">     319 </span>            : {</a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         uint64_t addr = XSCOM_ADDR_P9_EX(core_id, L2_PRD_PURGE_CMD_REG);</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         rc = xscom_write_mask(chip_id, addr, L2CAC_FLUSH,</span></a>
<a name="324"><span class="lineNum">     324 </span>            :                               L2_PRD_PURGE_CMD_TYPE_MASK);</a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         if (!rc)</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 rc = xscom_write_mask(chip_id, addr, L2_PRD_PURGE_CMD_TRIGGER,</span></a>
<a name="327"><span class="lineNum">     327 </span>            :                               L2_PRD_PURGE_CMD_TRIGGER);</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;PURGE L2 on core 0x%x: XSCOM write_mask &quot;</span></a>
<a name="330"><span class="lineNum">     330 </span>            :                       &quot;failed %i\n&quot;, core_id, rc);</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="332"><span class="lineNum">     332 </span>            : }</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : static int wait_l2_purge(uint32_t chip_id, uint32_t core_id)</span></a>
<a name="335"><span class="lineNum">     335 </span>            : {</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :         uint64_t addr = XSCOM_ADDR_P9_EX(core_id, L2_PRD_PURGE_CMD_REG);</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         unsigned long now = mftb();</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :         unsigned long end = now + msecs_to_tb(L2_L3_PRD_PURGE_TIMEOUT_MS);</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         while (1) {</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 rc = xscom_read(chip_id, addr, &amp;val);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                         prlog(PR_ERR, &quot;PURGE L2 on core 0x%x: XSCOM read &quot;</span></a>
<a name="346"><span class="lineNum">     346 </span>            :                               &quot;failed %i\n&quot;, core_id, rc);</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="348"><span class="lineNum">     348 </span>            :                 }</a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 if (!(val &amp; L2_PRD_PURGE_CMD_REG_BUSY))</span></a>
<a name="350"><span class="lineNum">     350 </span>            :                         break;</a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 now = mftb();</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 if (tb_compare(now, end) == TB_AAFTERB) {</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :                         prlog(PR_ERR, &quot;PURGE L2 on core 0x%x timed out %i\n&quot;,</span></a>
<a name="354"><span class="lineNum">     354 </span>            :                               core_id, rc);</a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                         return OPAL_BUSY;</span></a>
<a name="356"><span class="lineNum">     356 </span>            :                 }</a>
<a name="357"><span class="lineNum">     357 </span>            :         }</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            :         /* We have to clear the trigger bit ourselves */</a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         val &amp;= ~L2_PRD_PURGE_CMD_TRIGGER;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         rc = xscom_write(chip_id, addr, val);</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;PURGE L2 on core 0x%x: XSCOM write failed %i\n&quot;,</span></a>
<a name="364"><span class="lineNum">     364 </span>            :                       core_id, rc);</a>
<a name="365"><span class="lineNum">     365 </span>            :         return rc;</a>
<a name="366"><span class="lineNum">     366 </span>            : }</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 : static int start_l3_purge(uint32_t chip_id, uint32_t core_id)</span></a>
<a name="369"><span class="lineNum">     369 </span>            : {</a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         uint64_t addr = XSCOM_ADDR_P9_EX(core_id, L3_PRD_PURGE_REG);</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         rc = xscom_write_mask(chip_id, addr, L3_FULL_PURGE,</span></a>
<a name="374"><span class="lineNum">     374 </span>            :                               L3_PRD_PURGE_TTYPE_MASK);</a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :         if (!rc)</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 rc = xscom_write_mask(chip_id, addr, L3_PRD_PURGE_REQ,</span></a>
<a name="377"><span class="lineNum">     377 </span>            :                               L3_PRD_PURGE_REQ);</a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;PURGE L3 on core 0x%x: XSCOM write_mask &quot;</span></a>
<a name="380"><span class="lineNum">     380 </span>            :                       &quot;failed %i\n&quot;, core_id, rc);</a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="382"><span class="lineNum">     382 </span>            : }</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 : static int wait_l3_purge(uint32_t chip_id, uint32_t core_id)</span></a>
<a name="385"><span class="lineNum">     385 </span>            : {</a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         uint64_t addr = XSCOM_ADDR_P9_EX(core_id, L3_PRD_PURGE_REG);</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         unsigned long now = mftb();</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :         unsigned long end = now + msecs_to_tb(L2_L3_PRD_PURGE_TIMEOUT_MS);</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            :         /* Trigger bit is automatically set to zero when flushing is done */</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         while (1) {</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 rc = xscom_read(chip_id, addr, &amp;val);</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :                         prlog(PR_ERR, &quot;PURGE L3 on core 0x%x: XSCOM read &quot;</span></a>
<a name="397"><span class="lineNum">     397 </span>            :                               &quot;failed %i\n&quot;, core_id, rc);</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                 }</a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 if (!(val &amp; L3_PRD_PURGE_REQ))</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                         break;</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 now = mftb();</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 if (tb_compare(now, end) == TB_AAFTERB) {</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :                         prlog(PR_ERR, &quot;PURGE L3 on core 0x%x timed out %i\n&quot;,</span></a>
<a name="405"><span class="lineNum">     405 </span>            :                               core_id, rc);</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         return OPAL_BUSY;</span></a>
<a name="407"><span class="lineNum">     407 </span>            :                 }</a>
<a name="408"><span class="lineNum">     408 </span>            :         }</a>
<a name="409"><span class="lineNum">     409 </span>            :         return rc;</a>
<a name="410"><span class="lineNum">     410 </span>            : }</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 : static int64_t purge_l2_l3_caches(void)</span></a>
<a name="413"><span class="lineNum">     413 </span>            : {</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         struct cpu_thread *t;</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         uint64_t core_id, prev_core_id = (uint64_t)-1;</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         unsigned long now = mftb();</span></a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         for_each_ungarded_cpu(t) {</span></a>
<a name="420"><span class="lineNum">     420 </span>            :                 /* Only need to do it once per core chiplet */</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 core_id = pir_to_core_id(t-&gt;pir);</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 if (prev_core_id == core_id)</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 prev_core_id = core_id;</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 rc = start_l2_purge(t-&gt;chip_id, core_id);</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :                         goto trace_exit;</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 rc = start_l3_purge(t-&gt;chip_id, core_id);</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                         goto trace_exit;</span></a>
<a name="431"><span class="lineNum">     431 </span>            :         }</a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         prev_core_id = (uint64_t)-1;</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         for_each_ungarded_cpu(t) {</span></a>
<a name="435"><span class="lineNum">     435 </span>            :                 /* Only need to do it once per core chiplet */</a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 core_id = pir_to_core_id(t-&gt;pir);</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 if (prev_core_id == core_id)</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 prev_core_id = core_id;</span></a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 rc = wait_l2_purge(t-&gt;chip_id, core_id);</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :                         goto trace_exit;</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 rc = wait_l3_purge(t-&gt;chip_id, core_id);</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                         goto trace_exit;</span></a>
<a name="447"><span class="lineNum">     447 </span>            :         }</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 : trace_exit:</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         prlog(PR_TRACE, &quot;L2/L3 purging took %ldus\n&quot;,</span></a>
<a name="451"><span class="lineNum">     451 </span>            :                         tb_to_usecs(mftb() - now));</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="454"><span class="lineNum">     454 </span>            : }</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 : static int64_t npu2_dev_cfg_exp_devcap(void *dev,</span></a>
<a name="457"><span class="lineNum">     457 </span>            :                 struct pci_cfg_reg_filter *pcrf __unused,</a>
<a name="458"><span class="lineNum">     458 </span>            :                 uint32_t offset, uint32_t size,</a>
<a name="459"><span class="lineNum">     459 </span>            :                 uint32_t *data, bool write)</a>
<a name="460"><span class="lineNum">     460 </span>            : {</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev;</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev = pvd-&gt;data;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         assert(write);</span></a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :         if ((size != 2) || (offset &amp; 1)) {</span></a>
<a name="468"><span class="lineNum">     468 </span>            :                 /* Short config writes are not supported */</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU%d: Unsupported write to pcie control register\n&quot;,</span></a>
<a name="470"><span class="lineNum">     470 </span>            :                       ndev-&gt;nvlink.phb-&gt;opal_id);</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="472"><span class="lineNum">     472 </span>            :         }</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :         if (*data &amp; PCICAP_EXP_DEVCTL_FUNC_RESET)</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :                 npu2_dev_procedure_reset(ndev);</span></a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         rc = purge_l2_l3_caches();</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :         return OPAL_PARTIAL;</a>
<a name="482"><span class="lineNum">     482 </span>            : }</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span>            : #define NPU2_CFG_READ(size, type)                                       \</a>
<a name="485"><span class="lineNum">     485 </span>            : static int64_t npu2_cfg_read##size(struct phb *phb, uint32_t bdfn,      \</a>
<a name="486"><span class="lineNum">     486 </span>            :                                    uint32_t offset, type *data)         \</a>
<a name="487"><span class="lineNum">     487 </span>            : {                                                                       \</a>
<a name="488"><span class="lineNum">     488 </span>            :         uint32_t val;                                                   \</a>
<a name="489"><span class="lineNum">     489 </span>            :         int64_t ret;                                                    \</a>
<a name="490"><span class="lineNum">     490 </span>            :                                                                         \</a>
<a name="491"><span class="lineNum">     491 </span>            :         ret = pci_virt_cfg_read(phb, bdfn, offset,                      \</a>
<a name="492"><span class="lineNum">     492 </span>            :                                 sizeof(*data), &amp;val);                       \</a>
<a name="493"><span class="lineNum">     493 </span>            :         *data = (type)val;                                              \</a>
<a name="494"><span class="lineNum">     494 </span>            :         return ret;                                                     \</a>
<a name="495"><span class="lineNum">     495 </span>            : }</a>
<a name="496"><span class="lineNum">     496 </span>            : #define NPU2_CFG_WRITE(size, type)                                      \</a>
<a name="497"><span class="lineNum">     497 </span>            : static int64_t npu2_cfg_write##size(struct phb *phb, uint32_t bdfn,     \</a>
<a name="498"><span class="lineNum">     498 </span>            :                                     uint32_t offset, type data)         \</a>
<a name="499"><span class="lineNum">     499 </span>            : {                                                                       \</a>
<a name="500"><span class="lineNum">     500 </span>            :         uint32_t val = data;                                            \</a>
<a name="501"><span class="lineNum">     501 </span>            :         int64_t ret;                                                    \</a>
<a name="502"><span class="lineNum">     502 </span>            :                                                                         \</a>
<a name="503"><span class="lineNum">     503 </span>            :         ret = pci_virt_cfg_write(phb, bdfn, offset,                     \</a>
<a name="504"><span class="lineNum">     504 </span>            :                                  sizeof(data), val);                    \</a>
<a name="505"><span class="lineNum">     505 </span>            :         return ret;                                                     \</a>
<a name="506"><span class="lineNum">     506 </span>            : }</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 : NPU2_CFG_READ(8, u8);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 : NPU2_CFG_READ(16, u16);</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 : NPU2_CFG_READ(32, u32);</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 : NPU2_CFG_WRITE(8, u8);</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 : NPU2_CFG_WRITE(16, u16);</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 : NPU2_CFG_WRITE(32, u32);</span></a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 : static int __npu2_dev_bind_pci_dev(struct phb *phb __unused,</span></a>
<a name="516"><span class="lineNum">     516 </span>            :                                   struct pci_device *pd,</a>
<a name="517"><span class="lineNum">     517 </span>            :                                   void *data)</a>
<a name="518"><span class="lineNum">     518 </span>            : {</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev = data;</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         struct dt_node *pci_dt_node;</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         char *pcislot;</span></a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span>            :         /* Ignore non-nvidia PCI devices */</a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :         if ((pd-&gt;vdid &amp; 0xffff) != 0x10de)</span></a>
<a name="525"><span class="lineNum">     525 </span>            :                 return 0;</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            :         /* Find the PCI device's slot location */</a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         for (pci_dt_node = pd-&gt;dn;</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :              pci_dt_node &amp;&amp; !dt_find_property(pci_dt_node, &quot;ibm,loc-code&quot;);</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :              pci_dt_node = pci_dt_node-&gt;parent);</span></a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         if (!pci_dt_node)</span></a>
<a name="533"><span class="lineNum">     533 </span>            :                 return 0;</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         pcislot = (char *)dt_prop_get(pci_dt_node, &quot;ibm,loc-code&quot;);</span></a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         NPU2DEVDBG(dev, &quot;Comparing GPU '%s' and NPU2 '%s'\n&quot;,</span></a>
<a name="538"><span class="lineNum">     538 </span>            :                    pcislot, dev-&gt;nvlink.slot_label);</a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         if (streq(pcislot, dev-&gt;nvlink.slot_label))</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 return 1;</span></a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span>            :         return 0;</a>
<a name="544"><span class="lineNum">     544 </span>            : }</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 : static int64_t npu2_gpu_bridge_sec_bus_reset(void *dev,</span></a>
<a name="547"><span class="lineNum">     547 </span>            :                 struct pci_cfg_reg_filter *pcrf __unused,</a>
<a name="548"><span class="lineNum">     548 </span>            :                 uint32_t offset, uint32_t len,</a>
<a name="549"><span class="lineNum">     549 </span>            :                 uint32_t *data, bool write)</a>
<a name="550"><span class="lineNum">     550 </span>            : {</a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :         struct pci_device *pd = dev;</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         struct pci_device *gpu;</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         struct phb *npphb;</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :         struct npu2 *npu;</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         struct dt_node *np;</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev;</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         assert(write);</span></a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if ((len != 2) || (offset &amp; 1)) {</span></a>
<a name="562"><span class="lineNum">     562 </span>            :                 /* Short config writes are not supported */</a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 PCIERR(pd-&gt;phb, pd-&gt;bdfn,</span></a>
<a name="564"><span class="lineNum">     564 </span>            :                        &quot;Unsupported write to bridge control register\n&quot;);</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="566"><span class="lineNum">     566 </span>            :         }</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         gpu = list_top(&amp;pd-&gt;children, struct pci_device, link);</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         if (gpu &amp;&amp; (*data &amp; PCI_CFG_BRCTL_SECONDARY_RESET)) {</span></a>
<a name="570"><span class="lineNum">     570 </span>            :                 int64_t rc;</a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 dt_for_each_compatible(dt_root, np, &quot;ibm,power9-npu-pciex&quot;) {</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :                         npphb = pci_get_phb(dt_prop_get_cell(np,</span></a>
<a name="574"><span class="lineNum">     574 </span>            :                                         &quot;ibm,opal-phbid&quot;, 1));</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :                         if (!npphb || npphb-&gt;phb_type != phb_type_npu_v2)</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :                         npu = phb_to_npu2_nvlink(npphb);</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; npu-&gt;total_devices; ++i) {</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :                                 ndev = &amp;npu-&gt;devices[i];</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :                                 if (ndev-&gt;nvlink.pd == gpu)</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :                                         npu2_dev_procedure_reset(ndev);</span></a>
<a name="583"><span class="lineNum">     583 </span>            :                         }</a>
<a name="584"><span class="lineNum">     584 </span>            :                 }</a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                 rc = purge_l2_l3_caches();</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                         return rc;</span></a>
<a name="589"><span class="lineNum">     589 </span>            :         }</a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            :         return OPAL_PARTIAL;</a>
<a name="592"><span class="lineNum">     592 </span>            : }</a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 : static void npu2_dev_bind_pci_dev(struct npu2_dev *dev)</span></a>
<a name="595"><span class="lineNum">     595 </span>            : {</a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :         struct phb *phb;</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :         if (dev-&gt;nvlink.pd)</span></a>
<a name="600"><span class="lineNum">     600 </span>            :                 return;</a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 64; i++) {</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 if (dev-&gt;npu-&gt;phb_nvlink.opal_id == i)</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 phb = pci_get_phb(i);</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 if (!phb)</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 dev-&gt;nvlink.pd = pci_walk_dev(phb, NULL, __npu2_dev_bind_pci_dev, dev);</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 if (dev-&gt;nvlink.pd) {</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                         dev-&gt;nvlink.phb = phb;</span></a>
<a name="613"><span class="lineNum">     613 </span>            :                         /* Found the device, set the bit in config space */</a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :                         npu2_set_link_flag(dev, NPU2_DEV_PCI_LINKED);</span></a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            :                         /*</a>
<a name="617"><span class="lineNum">     617 </span>            :                          * We define a custom sec bus reset handler for a slot</a>
<a name="618"><span class="lineNum">     618 </span>            :                          * with an NVLink-connected GPU to prevent HMIs which</a>
<a name="619"><span class="lineNum">     619 </span>            :                          * will otherwise happen if we reset GPU before</a>
<a name="620"><span class="lineNum">     620 </span>            :                          * resetting NVLinks.</a>
<a name="621"><span class="lineNum">     621 </span>            :                          */</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :                         if (dev-&gt;nvlink.pd-&gt;parent &amp;&amp;</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                             dev-&gt;nvlink.pd-&gt;parent-&gt;slot)</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :                                 pci_add_cfg_reg_filter(dev-&gt;nvlink.pd-&gt;parent,</span></a>
<a name="625"><span class="lineNum">     625 </span>            :                                                 PCI_CFG_BRCTL, 2,</a>
<a name="626"><span class="lineNum">     626 </span>            :                                                 PCI_REG_FLAG_WRITE,</a>
<a name="627"><span class="lineNum">     627 </span>            :                                                 npu2_gpu_bridge_sec_bus_reset);</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="629"><span class="lineNum">     629 </span>            :                 }</a>
<a name="630"><span class="lineNum">     630 </span>            :         }</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         NPU2DEVINF(dev, &quot;No PCI device found for slot '%s'\n&quot;,</span></a>
<a name="633"><span class="lineNum">     633 </span>            :                    dev-&gt;nvlink.slot_label);</a>
<a name="634"><span class="lineNum">     634 </span>            : }</a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span>            : static struct lock pci_npu_phandle_lock = LOCK_UNLOCKED;</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 : static void npu2_append_phandle(struct dt_node *dn,</span></a>
<a name="639"><span class="lineNum">     639 </span>            :                                 u32 phandle)</a>
<a name="640"><span class="lineNum">     640 </span>            : {</a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         struct dt_property *prop;</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :         uint32_t *npu_phandles;</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         size_t len;</span></a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span>            :         /*</a>
<a name="646"><span class="lineNum">     646 </span>            :          * Use a lock to make sure no one else has a reference to an</a>
<a name="647"><span class="lineNum">     647 </span>            :          * ibm,npu property (this assumes this is the only function</a>
<a name="648"><span class="lineNum">     648 </span>            :          * that holds a reference to it)</a>
<a name="649"><span class="lineNum">     649 </span>            :          */</a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         lock(&amp;pci_npu_phandle_lock);</span></a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span>            :         /* This function shouldn't be called unless ibm,npu exists */</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         prop = (struct dt_property *)dt_require_property(dn, &quot;ibm,npu&quot;, -1);</span></a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span>            :         /* Need to append to the properties */</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         len = prop-&gt;len + sizeof(*npu_phandles);</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         dt_resize_property(&amp;prop, len);</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         prop-&gt;len = len;</span></a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         npu_phandles = (uint32_t *)prop-&gt;prop;</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         npu_phandles[len / sizeof(*npu_phandles) - 1] = phandle;</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         unlock(&amp;pci_npu_phandle_lock);</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 : }</span></a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 : static struct dt_node *npu2_create_memory_dn(uint64_t addr, uint64_t size)</span></a>
<a name="666"><span class="lineNum">     666 </span>            : {</a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :         struct dt_node *mem;</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :         static u32 chip_id = 255;</span></a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         mem = dt_find_by_name_addr(dt_root, &quot;memory&quot;, addr);</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :         if (mem)</span></a>
<a name="672"><span class="lineNum">     672 </span>            :                 return mem;</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :         mem = dt_new_addr(dt_root, &quot;memory&quot;, addr);</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :         if (!mem)</span></a>
<a name="676"><span class="lineNum">     676 </span>            :                 return NULL;</a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :         dt_add_property_string(mem, &quot;device_type&quot;, &quot;memory&quot;);</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :         dt_add_property_string(mem, &quot;compatible&quot;, &quot;ibm,coherent-device-memory&quot;);</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         dt_add_property_u64s(mem, &quot;reg&quot;, addr, size);</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         dt_add_property_cells(mem, &quot;ibm,chip-id&quot;, chip_id);</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         dt_add_property_u64s(mem, &quot;linux,usable-memory&quot;, addr, 0);</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         dt_add_property_cells(mem, &quot;ibm,associativity&quot;, 4, chip_id, chip_id, chip_id, chip_id);</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :         chip_id--;</span></a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :         assert(chip_id);</span></a>
<a name="686"><span class="lineNum">     686 </span>            :         return mem;</a>
<a name="687"><span class="lineNum">     687 </span>            : }</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            : /* There are potentially multiple links per GPU, so lookup the GPU memory based</a>
<a name="690"><span class="lineNum">     690 </span>            :  * on bdfn. */</a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 : static void npu2_get_gpu_base(struct npu2_dev *ndev, uint64_t *addr, uint64_t *size)</span></a>
<a name="692"><span class="lineNum">     692 </span>            : {</a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         struct npu2 *p = ndev-&gt;npu;</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         int group;</span></a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         group = (ndev-&gt;bdfn &gt;&gt; 3) &amp; 0x1f;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         phys_map_get(ndev-&gt;npu-&gt;chip_id, p-&gt;gpu_map_type, group, addr, size);</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 : }</span></a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 : static void npu2_dn_fixup_gmb(struct dt_node *pd_dn, struct npu2_dev *ndev)</span></a>
<a name="701"><span class="lineNum">     701 </span>            : {</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         uint64_t gpu_base, gpu_size, gta;</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         struct dt_node *mem_dn;</span></a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         npu2_get_gpu_base(ndev, &amp;gpu_base, &amp;gpu_size);</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         mem_dn = npu2_create_memory_dn(gpu_base, gpu_size);</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :         assert(mem_dn);</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         dt_add_property_cells(pd_dn, &quot;memory-region&quot;, mem_dn-&gt;phandle);</span></a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            :         /* Coral mode address compression. This is documented in Figure 3.5</a>
<a name="711"><span class="lineNum">     711 </span>            :          * &quot;P9-&gt;GPU RA Compression (Coral) of the NPU2 workbook&quot;. */</a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         gta  = ((gpu_base &gt;&gt; 42) &amp; 0x1) &lt;&lt; 42;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         gta |= ((gpu_base &gt;&gt; 45) &amp; 0x3) &lt;&lt; 43;</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :         gta |= ((gpu_base &gt;&gt; 49) &amp; 0x3) &lt;&lt; 45;</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :         gta |= gpu_base &amp; ((1UL &lt;&lt; 43) - 1);</span></a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :         dt_add_property_u64s(pd_dn, &quot;ibm,device-tgt-addr&quot;, gta);</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 : }</span></a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 : static int npu2_assign_gmb(struct npu2_dev *ndev)</span></a>
<a name="721"><span class="lineNum">     721 </span>            : {</a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         struct npu2 *p = ndev-&gt;npu;</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         int peers, mode;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         uint32_t bdfn;</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         uint64_t base, size, reg, val, gmb;</span></a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span>            :         /* Need to work out number of link peers. This amount to</a>
<a name="728"><span class="lineNum">     728 </span>            :          * working out the maximum function number. So work start at</a>
<a name="729"><span class="lineNum">     729 </span>            :          * the highest bdfn (fn = 6) and count back until we find a</a>
<a name="730"><span class="lineNum">     730 </span>            :          * npu2_dev. */</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         for (bdfn = (ndev-&gt;bdfn &amp; ~0x7) | NPU2_LINKS_PER_CHIP;</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :              (bdfn &amp; 0x7) != 0x7; bdfn = (bdfn &amp; ~0x7) | ((bdfn &amp; 0x7) - 1))</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 if (npu2_bdf_to_dev(p, bdfn))</span></a>
<a name="734"><span class="lineNum">     734 </span>            :                         break;</a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         peers = bdfn &amp; 0x7;</span></a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :         npu2_get_gpu_base(ndev, &amp;base, &amp;size);</span></a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         NPU2DBG(p, &quot;Setting BAR region dt:%llx\n&quot;, base);</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_EN, 0ULL, 1);</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_SEL_MEM, val, base &gt;&gt; (63-14));</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_GROUP, val, base &gt;&gt; (63-18));</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_CHIP, val, base &gt;&gt; (63-21));</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_NODE_ADDR, val, base &gt;&gt; (63-33));</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_POISON, val, 1);</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_GRANULE, val, 0);</span></a>
<a name="747"><span class="lineNum">     747 </span>            : </a>
<a name="748"><span class="lineNum">     748 </span>            :         /* We don't know how much memory the GPU has, so we may as well just</a>
<a name="749"><span class="lineNum">     749 </span>            :          * pass the whole aperture through at this point. */</a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_BAR_SIZE, val, ilog2(size &gt;&gt; 30));</span></a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         switch (peers) {</span></a>
<a name="753"><span class="lineNum">     753 </span>            :         case 0:</a>
<a name="754"><span class="lineNum">     754 </span>            :                 mode = 0;</a>
<a name="755"><span class="lineNum">     755 </span>            :                 break;</a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 mode = 1;</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :                 mode = 3;</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         case 3:</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 mode = 6;</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :         case 5:</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :                 mode = 10;</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="768"><span class="lineNum">     768 </span>            :         default:</a>
<a name="769"><span class="lineNum">     769 </span>            :                 /* Hardware does not support this configuration */</a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 assert(0);</span></a>
<a name="771"><span class="lineNum">     771 </span>            :         }</a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :         mode += ndev-&gt;bdfn &amp; 0x7;</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MEM_BAR_MODE, val, mode);</span></a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :         gmb = NPU2_GPU0_MEM_BAR;</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineNoCov">          0 :         if (NPU2DEV_BRICK(ndev))</span></a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 gmb = NPU2_GPU1_MEM_BAR;</span></a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0 + NPU2DEV_STACK(ndev),</span></a>
<a name="781"><span class="lineNum">     781 </span>            :                               NPU2_BLOCK_SM_0, gmb);</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :         npu2_write(p, reg, val);</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0 + NPU2DEV_STACK(ndev),</span></a>
<a name="785"><span class="lineNum">     785 </span>            :                               NPU2_BLOCK_SM_1, gmb);</a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         npu2_write(p, reg, val);</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0 + NPU2DEV_STACK(ndev),</span></a>
<a name="788"><span class="lineNum">     788 </span>            :                               NPU2_BLOCK_SM_2, gmb);</a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         npu2_write(p, reg, val);</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0 + NPU2DEV_STACK(ndev),</span></a>
<a name="791"><span class="lineNum">     791 </span>            :                               NPU2_BLOCK_SM_3, gmb);</a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         npu2_write(p, reg, val);</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="795"><span class="lineNum">     795 </span>            : }</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 : static int npu2_dn_fixup(struct phb *phb,</span></a>
<a name="798"><span class="lineNum">     798 </span>            :                          struct pci_device *pd,</a>
<a name="799"><span class="lineNum">     799 </span>            :                          void *data __unused)</a>
<a name="800"><span class="lineNum">     800 </span>            : {</a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :         struct npu2 *p = phb_to_npu2_nvlink(phb);</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :         uint32_t speed;</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         const char *label;</span></a>
<a name="805"><span class="lineNum">     805 </span>            : </a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         dev = npu2_bdf_to_dev(p, pd-&gt;bdfn);</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         assert(dev);</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         if (dev-&gt;nvlink.phb || dev-&gt;nvlink.pd)</span></a>
<a name="809"><span class="lineNum">     809 </span>            :                 return 0;</a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :         npu2_assign_gmb(dev);</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         npu2_dn_fixup_gmb(pd-&gt;dn, dev);</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :         dt_add_property_cells(pd-&gt;dn, &quot;ibm,nvlink&quot;, dev-&gt;dt_node-&gt;phandle);</span></a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span>            :         /*</a>
<a name="816"><span class="lineNum">     816 </span>            :          * NVLink supports multiple speeds and device drivers need to know what</a>
<a name="817"><span class="lineNum">     817 </span>            :          * speed has been set by firmware. Hostboot does the inits that set the</a>
<a name="818"><span class="lineNum">     818 </span>            :          * link speed and tell us via HDAT and we need to copy that from the</a>
<a name="819"><span class="lineNum">     819 </span>            :          * link node.</a>
<a name="820"><span class="lineNum">     820 </span>            :          */</a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         speed = dt_prop_get_u32_def(dev-&gt;dt_node, &quot;nvidia,link-speed&quot;, 0xff);</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :         if (speed != 0xff)</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :                 dt_add_property_cells(pd-&gt;dn, &quot;ibm,nvlink-speed&quot;, speed);</span></a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            :         /*</a>
<a name="826"><span class="lineNum">     826 </span>            :          * NPU2 devices have a slot label that indicates which GPU slot</a>
<a name="827"><span class="lineNum">     827 </span>            :          * this NPU is connected to. Add a location code to the NVlink</a>
<a name="828"><span class="lineNum">     828 </span>            :          * device node based on the slot label.</a>
<a name="829"><span class="lineNum">     829 </span>            :          */</a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :         label = dt_prop_get_def(dev-&gt;dt_node, &quot;ibm,slot-label&quot;, NULL);</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         if (!label) {</span></a>
<a name="832"><span class="lineNum">     832 </span>            :                 /**</a>
<a name="833"><span class="lineNum">     833 </span>            :                  * @fwts-label NPUNoPHBSlotLabel</a>
<a name="834"><span class="lineNum">     834 </span>            :                  * @fwts-advice No GPU/NPU2 slot information was found.</a>
<a name="835"><span class="lineNum">     835 </span>            :                  * NVLink2 functionality will not work.</a>
<a name="836"><span class="lineNum">     836 </span>            :                  */</a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: Cannot find GPU slot information\n&quot;);</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="839"><span class="lineNum">     839 </span>            :         }</a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         dt_add_property_string(pd-&gt;dn, &quot;ibm,loc-code&quot;, label);</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :         dev-&gt;nvlink.slot_label = label;</span></a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span>            :         /*</a>
<a name="845"><span class="lineNum">     845 </span>            :          * Bind the emulated PCI device with the real one, which can't</a>
<a name="846"><span class="lineNum">     846 </span>            :          * be done until the PCI devices are populated. Once the real</a>
<a name="847"><span class="lineNum">     847 </span>            :          * PCI device is identified, we also need fix the device-tree</a>
<a name="848"><span class="lineNum">     848 </span>            :          * for it</a>
<a name="849"><span class="lineNum">     849 </span>            :          */</a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :         npu2_dev_bind_pci_dev(dev);</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         if (dev-&gt;nvlink.phb &amp;&amp; dev-&gt;nvlink.pd &amp;&amp; dev-&gt;nvlink.pd-&gt;dn) {</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 if (dt_find_property(dev-&gt;nvlink.pd-&gt;dn, &quot;ibm,npu&quot;))</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         npu2_append_phandle(dev-&gt;nvlink.pd-&gt;dn, pd-&gt;dn-&gt;phandle);</span></a>
<a name="854"><span class="lineNum">     854 </span>            :                 else</a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :                         dt_add_property_cells(dev-&gt;nvlink.pd-&gt;dn, &quot;ibm,npu&quot;, pd-&gt;dn-&gt;phandle);</span></a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 dt_add_property_cells(pd-&gt;dn, &quot;ibm,gpu&quot;, dev-&gt;nvlink.pd-&gt;dn-&gt;phandle);</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 dev-&gt;nvlink.gpu_bdfn = dev-&gt;nvlink.pd-&gt;bdfn;</span></a>
<a name="859"><span class="lineNum">     859 </span>            :         }</a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span>            :         return 0;</a>
<a name="862"><span class="lineNum">     862 </span>            : }</a>
<a name="863"><span class="lineNum">     863 </span>            : </a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 : static int npu2_links_per_gpu(struct phb *phb,</span></a>
<a name="865"><span class="lineNum">     865 </span>            :                               struct pci_device *pd,</a>
<a name="866"><span class="lineNum">     866 </span>            :                               void *data)</a>
<a name="867"><span class="lineNum">     867 </span>            : {</a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :         struct npu2 *p = phb_to_npu2_nvlink(phb);</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         int *nlinks = (int *)data;</span></a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         dev = npu2_bdf_to_dev(p, pd-&gt;bdfn);</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :         assert(dev);</span></a>
<a name="874"><span class="lineNum">     874 </span>            : </a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :         if (dev-&gt;nvlink.phb &amp;&amp; dev-&gt;nvlink.pd &amp;&amp; dev-&gt;nvlink.pd-&gt;dn) {</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 const struct dt_property *prop;</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 int n;</span></a>
<a name="878"><span class="lineNum">     878 </span>            : </a>
<a name="879"><span class="lineNum">     879 </span>            :                 /* The link count is the number of phandles in &quot;ibm,npu&quot; */</a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :                 prop = dt_find_property(dev-&gt;nvlink.pd-&gt;dn, &quot;ibm,npu&quot;);</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 if (!prop)</span></a>
<a name="882"><span class="lineNum">     882 </span>            :                         return 0;</a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span>            :                 /* Count could vary by gpu, so find the max */</a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :                 n = prop-&gt;len / sizeof(uint32_t);</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 if (n &gt; *nlinks)</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :                         *nlinks = n;</span></a>
<a name="888"><span class="lineNum">     888 </span>            :         }</a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span>            :         return 0;</a>
<a name="891"><span class="lineNum">     891 </span>            : }</a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 : static void npu2_phb_fixup_scominit(struct dt_node *dn, int links_per_gpu)</span></a>
<a name="894"><span class="lineNum">     894 </span>            : {</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :         uint32_t gcid = dt_get_chip_id(dn);</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :         uint64_t val, mask;</span></a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            :         /*</a>
<a name="899"><span class="lineNum">     899 </span>            :          * MRBSP settings for 2- and 3-link GPU systems. These can improve</a>
<a name="900"><span class="lineNum">     900 </span>            :          * GPU peer-to-peer fully ordered write performance.</a>
<a name="901"><span class="lineNum">     901 </span>            :          */</a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         if (links_per_gpu == 3) {</span></a>
<a name="903"><span class="lineNum">     903 </span>            :                 val = PPC_BIT(30) | PPC_BIT(34) | PPC_BIT(36) | PPC_BIT(37) |</a>
<a name="904"><span class="lineNum">     904 </span>            :                       PPC_BIT(44) | PPC_BIT(45);</a>
<a name="905"><span class="lineNum">     905 </span>            :                 mask = PPC_BITMASK(28,39) | PPC_BITMASK(44,47);</a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :         } else if (links_per_gpu == 2) {</span></a>
<a name="907"><span class="lineNum">     907 </span>            :                 val = PPC_BIT(46) | PPC_BIT(47);</a>
<a name="908"><span class="lineNum">     908 </span>            :                 mask = PPC_BITMASK(44,47);</a>
<a name="909"><span class="lineNum">     909 </span>            :         } else</a>
<a name="910"><span class="lineNum">     910 </span>            :                 return;</a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :         xscom_write_mask(gcid, 0x50110c0, val, mask);</span></a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :         xscom_write_mask(gcid, 0x50112c0, val, mask);</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :         xscom_write_mask(gcid, 0x50114c0, val, mask);</span></a>
<a name="915"><span class="lineNum">     915 </span>            : }</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 : static void npu2_phb_final_fixup(struct phb *phb)</span></a>
<a name="918"><span class="lineNum">     918 </span>            : {</a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         int links_per_gpu = 0;</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :         struct dt_node *np;</span></a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :         pci_walk_dev(phb, NULL, npu2_dn_fixup, NULL);</span></a>
<a name="923"><span class="lineNum">     923 </span>            : </a>
<a name="924"><span class="lineNum">     924 </span>            :         /*</a>
<a name="925"><span class="lineNum">     925 </span>            :          * Now that the emulated devices are bound to the real ones, we can</a>
<a name="926"><span class="lineNum">     926 </span>            :          * determine links_per_gpu and do some final init.</a>
<a name="927"><span class="lineNum">     927 </span>            :          */</a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :         pci_walk_dev(phb, NULL, npu2_links_per_gpu, &amp;links_per_gpu);</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         dt_for_each_compatible(dt_root, np, &quot;ibm,power9-npu&quot;)</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 npu2_phb_fixup_scominit(np, links_per_gpu);</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 : }</span></a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 : static void npu2_init_ioda_cache(struct npu2 *p)</span></a>
<a name="934"><span class="lineNum">     934 </span>            : {</a>
<a name="935"><span class="lineNum">     935 </span>            :         /* TVT */</a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         memset(p-&gt;tve_cache, 0, sizeof(p-&gt;tve_cache));</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 : }</span></a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 : static int64_t npu2_ioda_reset(struct phb *phb, bool purge)</span></a>
<a name="940"><span class="lineNum">     940 </span>            : {</a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :         struct npu2 *p = phb_to_npu2_nvlink(phb);</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :         if (purge) {</span></a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :                 NPU2DBG(p, &quot;Purging all IODA tables...\n&quot;);</span></a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :                 npu2_init_ioda_cache(p);</span></a>
<a name="947"><span class="lineNum">     947 </span>            :         }</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span>            :         /* TVT */</a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :         npu2_ioda_sel(p, NPU2_ATS_IODA_TBL_TVT, 0, true);</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(p-&gt;tve_cache); i++)</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;regs + NPU2_ATS_IODA_DATA, p-&gt;tve_cache[i]);</span></a>
<a name="953"><span class="lineNum">     953 </span>            : </a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="955"><span class="lineNum">     955 </span>            : }</a>
<a name="956"><span class="lineNum">     956 </span>            : </a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 : static void npu2_write_mcd(struct npu2 *p, uint64_t pcb_addr, uint64_t addr,</span></a>
<a name="958"><span class="lineNum">     958 </span>            :                            uint64_t size)</a>
<a name="959"><span class="lineNum">     959 </span>            : {</a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="961"><span class="lineNum">     961 </span>            : </a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :         NPU2DBG(p, &quot;Setting MCD addr:%llx\n&quot;, pcb_addr);</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         assert(is_pow2(size));</span></a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :         val = MCD_BANK_CN_VALID;</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         val = SETFIELD(MCD_BANK_CN_SIZE, val, (size &gt;&gt; 25) - 1);</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         val = SETFIELD(MCD_BANK_CN_ADDR, val, addr &gt;&gt; 25);</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :         xscom_write(p-&gt;chip_id, pcb_addr, val);</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 : }</span></a>
<a name="970"><span class="lineNum">     970 </span>            : </a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 : static void npu2_mcd_init(struct npu2 *p)</span></a>
<a name="972"><span class="lineNum">     972 </span>            : {</a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :         uint64_t size, addr, gpu_min_addr, gpu_max_addr, total_size;</span></a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span>            :         /* Init memory cache directory (MCD) registers. */</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :         phys_map_get(p-&gt;chip_id, p-&gt;gpu_map_type, NPU2_LINKS_PER_CHIP - 1,</span></a>
<a name="978"><span class="lineNum">     978 </span>            :                         &amp;gpu_min_addr, NULL);</a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :         phys_map_get(p-&gt;chip_id, p-&gt;gpu_map_type, 0, &amp;gpu_max_addr, &amp;size);</span></a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         gpu_max_addr += size;</span></a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span>            :         /* We assume GPU memory is contiguous from the first possible GPU to the</a>
<a name="983"><span class="lineNum">     983 </span>            :          * last and that the size is the same so best to check that. */</a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NPU2_LINKS_PER_CHIP; i++) {</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 :                 uint64_t tmp;</span></a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 phys_map_get(p-&gt;chip_id, p-&gt;gpu_map_type, i, &amp;addr, &amp;tmp);</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :                 assert((addr &gt;= gpu_min_addr) &amp;&amp; (addr + tmp &lt;= gpu_max_addr));</span></a>
<a name="988"><span class="lineNum">     988 </span><span class="lineNoCov">          0 :                 assert(tmp == size);</span></a>
<a name="989"><span class="lineNum">     989 </span>            :         }</a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            :         /* We have two MCDs, so if neccessary we can split the region covered</a>
<a name="992"><span class="lineNum">     992 </span>            :          * across both if total_size is not a power of two. */</a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         total_size = gpu_max_addr - gpu_min_addr;</span></a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :         size = 1ull &lt;&lt; ilog2(total_size);</span></a>
<a name="995"><span class="lineNum">     995 </span>            : </a>
<a name="996"><span class="lineNum">     996 </span>            :         /* Allocate the biggest chunk first as we assume gpu_max_addr has the</a>
<a name="997"><span class="lineNum">     997 </span>            :          * highest alignment. */</a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         addr = gpu_max_addr - size;</span></a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :         npu2_write_mcd(p, MCD0_BANK0_CN3, addr, size);</span></a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         total_size -= size;</span></a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         if (total_size) {</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :         /* total_size was not a power of two, but the remainder should</a>
<a name="1003"><span class="lineNum">    1003 </span>            :          * be if all GPUs were assigned the same size. */</a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 assert(is_pow2(total_size));</span></a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 size = 1ull &lt;&lt; ilog2(total_size);</span></a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 addr -= size;</span></a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 assert(addr &lt;= gpu_min_addr);</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 npu2_write_mcd(p, MCD1_BANK0_CN3, addr, size);</span></a>
<a name="1009"><span class="lineNum">    1009 </span>            :         }</a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 : static void npu2_hw_init(struct npu2 *p)</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            : {</a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         uint64_t reg, val;</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         int s, b;</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         npu2_ioda_reset(&amp;p-&gt;phb_nvlink, false);</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            : </a>
<a name="1019"><span class="lineNum">    1019 </span>            :         /* Enable XTS retry mode */</a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         val = npu2_read(p, NPU2_XTS_CFG);</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         npu2_write(p, NPU2_XTS_CFG, val | NPU2_XTS_CFG_MMIOSD | NPU2_XTS_CFG_TRY_ATR_RO);</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         val = npu2_read(p, NPU2_XTS_CFG2);</span></a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         npu2_write(p, NPU2_XTS_CFG2, val | NPU2_XTS_CFG2_NO_FLUSH_ENA);</span></a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            :         /*</a>
<a name="1027"><span class="lineNum">    1027 </span>            :          * There are three different ways we configure the MCD and memory map.</a>
<a name="1028"><span class="lineNum">    1028 </span>            :          * 1) Old way</a>
<a name="1029"><span class="lineNum">    1029 </span>            :          *    Skiboot configures the MCD and puts GPUs at 4TB and below</a>
<a name="1030"><span class="lineNum">    1030 </span>            :          * 2) New way with MCD</a>
<a name="1031"><span class="lineNum">    1031 </span>            :          *    Hostboot configures the MCD and skiboot puts GPU at 4TB and above</a>
<a name="1032"><span class="lineNum">    1032 </span>            :          * 3) New way without MCD</a>
<a name="1033"><span class="lineNum">    1033 </span>            :          *    No one configures the MCD and skiboot puts GPU at 4TB and below</a>
<a name="1034"><span class="lineNum">    1034 </span>            :          *</a>
<a name="1035"><span class="lineNum">    1035 </span>            :          * 1) Will go away evenutally as it's a configuration that can</a>
<a name="1036"><span class="lineNum">    1036 </span>            :          *    cause an xstop or data integrity problems. We are keeping</a>
<a name="1037"><span class="lineNum">    1037 </span>            :          *    it around to support existing hostboot. Print error</a>
<a name="1038"><span class="lineNum">    1038 </span>            :          *    message if used.</a>
<a name="1039"><span class="lineNum">    1039 </span>            :          * 2) Is for smaller memory configurations and will be used</a>
<a name="1040"><span class="lineNum">    1040 </span>            :          *    initially for GPUs on Witherspoon. Supports only to</a>
<a name="1041"><span class="lineNum">    1041 </span>            :          *    512GB of memory and 4 GPUs per socket.</a>
<a name="1042"><span class="lineNum">    1042 </span>            :          * 3) Is for fully populated configurations of 4TB of memory</a>
<a name="1043"><span class="lineNum">    1043 </span>            :          *    and 6GPUs per socket. May have performance impacts.</a>
<a name="1044"><span class="lineNum">    1044 </span>            :          *</a>
<a name="1045"><span class="lineNum">    1045 </span>            :          * The different configurations can be detected via the following scoms:</a>
<a name="1046"><span class="lineNum">    1046 </span>            :          * 1) 0x5011c0c bit 2 = 1, 0x5011c0a bits 42:48 = 0</a>
<a name="1047"><span class="lineNum">    1047 </span>            :          * 2) 0x5011c0c bit 2 = 1, 0x5011c0a bits 42:48 = 7</a>
<a name="1048"><span class="lineNum">    1048 </span>            :          * 3) 0x5011c0c bit 2 = 0, 0x5011c0a bits 42:48 = 0</a>
<a name="1049"><span class="lineNum">    1049 </span>            :          */</a>
<a name="1050"><span class="lineNum">    1050 </span>            : </a>
<a name="1051"><span class="lineNum">    1051 </span>            :         /* Get 0x05011c0c bit 2 = 1 */</a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         xscom_read(p-&gt;chip_id, PB_CENT_HP_MODE_CURR, &amp;val);</span></a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         if ((val &amp; PB_CFG_CHG_RATE_GP_MASTER) != 0) {</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            :                 /* Get 0x05011c0a bits 42:48 */</a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 xscom_read(p-&gt;chip_id, PB_CENT_MODE, &amp;val);</span></a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 if (GETFIELD(PB_CFG_CHIP_ADDR_EXTENSION_MASK_CENT, val) == 0) {</span></a>
<a name="1057"><span class="lineNum">    1057 </span>            :                         /* 1) */</a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                         NPU2DBG(p, &quot;Using old memory map + MCD enabled in skiboot\n&quot;);</span></a>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                         NPU2ERR(p, &quot;!!! Old firmware detected. Update hostboot for new MCD mapping !!!\n&quot;);</span></a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                         p-&gt;gpu_map_type = GPU_MEM_4T_DOWN;</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                         npu2_mcd_init(p);</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 } else if (GETFIELD(PB_CFG_CHIP_ADDR_EXTENSION_MASK_CENT, val) == 7) {</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            :                         /* 2) */</a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                         NPU2DBG(p, &quot;Using small memory map + MCD enabled\n&quot;);</span></a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                         p-&gt;gpu_map_type = GPU_MEM_4T_UP;</span></a>
<a name="1066"><span class="lineNum">    1066 </span>            :                 } else</a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                         NPU2ERR(p, &quot;!!! Unsupported NPU2 configuration. &quot;</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            :                                 &quot;0x%llx!!!\n&quot;, val);</a>
<a name="1069"><span class="lineNum">    1069 </span>            :         } else {</a>
<a name="1070"><span class="lineNum">    1070 </span>            :                 /* 3) */</a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 NPU2DBG(p, &quot;Using large memory map + MCD disabled\n&quot;);</span></a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 p-&gt;gpu_map_type = GPU_MEM_4T_DOWN;</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            :         }</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span>            :         /* Static initialization of every relaxed-ordering cfg[2] register */</a>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         val = NPU2_RELAXED_ORDERING_CMD_CL_DMA_W |</span></a>
<a name="1077"><span class="lineNum">    1077 </span>            :               NPU2_RELAXED_ORDERING_CMD_CL_DMA_W_HP |</a>
<a name="1078"><span class="lineNum">    1078 </span>            :               NPU2_RELAXED_ORDERING_CMD_CL_DMA_INJ |</a>
<a name="1079"><span class="lineNum">    1079 </span>            :               NPU2_RELAXED_ORDERING_CMD_PR_DMA_INJ |</a>
<a name="1080"><span class="lineNum">    1080 </span>            :               NPU2_RELAXED_ORDERING_CMD_DMA_PR_W |</a>
<a name="1081"><span class="lineNum">    1081 </span>            :               NPU2_RELAXED_ORDERING_CMD_CL_RD_NC_F0 |</a>
<a name="1082"><span class="lineNum">    1082 </span>            :               NPU2_RELAXED_ORDERING_SOURCE4_RDENA;</a>
<a name="1083"><span class="lineNum">    1083 </span>            : </a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         for (s = NPU2_STACK_STCK_0; s &lt;= NPU2_STACK_STCK_2; s++) {</span></a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 for (b = NPU2_BLOCK_SM_0; b &lt;= NPU2_BLOCK_SM_3; b++) {</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                         reg = NPU2_REG_OFFSET(s, b, NPU2_RELAXED_ORDERING_CFG(2));</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                         npu2_write(p, reg, val);</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            :                 }</a>
<a name="1089"><span class="lineNum">    1089 </span>            :         }</a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1091"><span class="lineNum">    1091 </span>            : </a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 : static int64_t npu2_map_pe_dma_window_real(struct phb *phb,</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            :                                            uint64_t pe_num,</a>
<a name="1094"><span class="lineNum">    1094 </span>            :                                            uint16_t window_id,</a>
<a name="1095"><span class="lineNum">    1095 </span>            :                                            uint64_t pci_start_addr __unused,</a>
<a name="1096"><span class="lineNum">    1096 </span>            :                                            uint64_t pci_mem_size __unused)</a>
<a name="1097"><span class="lineNum">    1097 </span>            : {</a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         struct npu2 *p = phb_to_npu2_nvlink(phb);</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         uint64_t tve;</span></a>
<a name="1100"><span class="lineNum">    1100 </span>            : </a>
<a name="1101"><span class="lineNum">    1101 </span>            :         /* Sanity check. Each PE has one corresponding TVE */</a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         if (pe_num &gt;= NPU2_MAX_PE_NUM ||</span></a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :             window_id != pe_num)</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1105"><span class="lineNum">    1105 </span>            : </a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         if (pci_mem_size) {</span></a>
<a name="1107"><span class="lineNum">    1107 </span>            :                 /* GPUs need to be able to access the MMIO memory space as well.</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                  * On POWER9 this is above the top of ram so disable the TVT</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                  * range check allowing access to all memory addresses. */</a>
<a name="1110"><span class="lineNum">    1110 </span>            :                 tve = 0;</a>
<a name="1111"><span class="lineNum">    1111 </span>            :         } else {</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                 /* Disable */</a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 tve = PPC_BIT(51);</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            :         }</a>
<a name="1115"><span class="lineNum">    1115 </span>            : </a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         npu2_ioda_sel(p, NPU2_ATS_IODA_TBL_TVT, window_id, false);</span></a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;regs + NPU2_ATS_IODA_DATA, tve);</span></a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         p-&gt;tve_cache[window_id] = tve;</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1121"><span class="lineNum">    1121 </span>            : }</a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 : static int64_t npu2_map_pe_dma_window(struct phb *phb,</span></a>
<a name="1124"><span class="lineNum">    1124 </span>            :                                       uint64_t pe_num,</a>
<a name="1125"><span class="lineNum">    1125 </span>            :                                       uint16_t window_id,</a>
<a name="1126"><span class="lineNum">    1126 </span>            :                                       uint16_t tce_levels,</a>
<a name="1127"><span class="lineNum">    1127 </span>            :                                       uint64_t tce_table_addr,</a>
<a name="1128"><span class="lineNum">    1128 </span>            :                                       uint64_t tce_table_size,</a>
<a name="1129"><span class="lineNum">    1129 </span>            :                                       uint64_t tce_page_size)</a>
<a name="1130"><span class="lineNum">    1130 </span>            : {</a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         struct npu2 *p = phb_to_npu2_nvlink(phb);</span></a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :         uint64_t tts_encoded;</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         uint64_t data64 = 0;</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span>            :         /* Sanity check. Each PE has one corresponding TVE */</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         if (pe_num &gt;= NPU2_MAX_PE_NUM ||</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :             window_id != pe_num)</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1139"><span class="lineNum">    1139 </span>            : </a>
<a name="1140"><span class="lineNum">    1140 </span>            :         /*</a>
<a name="1141"><span class="lineNum">    1141 </span>            :          * Special condition, zero TCE table size used to disable</a>
<a name="1142"><span class="lineNum">    1142 </span>            :          * the TVE.</a>
<a name="1143"><span class="lineNum">    1143 </span>            :          */</a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         if (!tce_table_size) {</span></a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                 npu2_ioda_sel(p, NPU2_ATS_IODA_TBL_TVT, window_id, false);</span></a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;regs + NPU2_ATS_IODA_DATA, 0ul);</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                 p-&gt;tve_cache[window_id] = 0ul;</span></a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            :         }</a>
<a name="1150"><span class="lineNum">    1150 </span>            : </a>
<a name="1151"><span class="lineNum">    1151 </span>            :         /* Additional arguments validation */</a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         if (tce_levels &lt; 1 ||</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :             tce_levels &gt; 4 ||</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :             !is_pow2(tce_table_size) ||</span></a>
<a name="1155"><span class="lineNum">    1155 </span>            :             tce_table_size &lt; 0x1000)</a>
<a name="1156"><span class="lineNum">    1156 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1157"><span class="lineNum">    1157 </span>            : </a>
<a name="1158"><span class="lineNum">    1158 </span>            :         /* TCE table size */</a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_TTA, 0ul, tce_table_addr &gt;&gt; 12);</span></a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineNoCov">          0 :         tts_encoded = ilog2(tce_table_size) - 11;</span></a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         if (tts_encoded &gt; 39)</span></a>
<a name="1162"><span class="lineNum">    1162 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_SIZE, data64, tts_encoded);</span></a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span>            :         /* TCE page size */</a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         switch (tce_page_size) {</span></a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         case 0x10000:           /* 64K */</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_PSIZE, data64, 5);</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         case 0x1000000:         /* 16M */</span></a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_PSIZE, data64, 13);</span></a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         case 0x10000000:        /* 256M */</span></a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_PSIZE, data64, 17);</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         case 0x1000:            /* 4K */</span></a>
<a name="1177"><span class="lineNum">    1177 </span>            :         default:</a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_PSIZE, data64, 1);</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            :         }</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span>            :         /* Number of levels */</a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         data64 = SETFIELD(NPU2_ATS_IODA_TBL_TVT_LEVEL, data64, tce_levels - 1);</span></a>
<a name="1183"><span class="lineNum">    1183 </span>            : </a>
<a name="1184"><span class="lineNum">    1184 </span>            :         /* Update to hardware */</a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         npu2_ioda_sel(p, NPU2_ATS_IODA_TBL_TVT, window_id, false);</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;regs + NPU2_ATS_IODA_DATA, data64);</span></a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         p-&gt;tve_cache[window_id] = data64;</span></a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1190"><span class="lineNum">    1190 </span>            : }</a>
<a name="1191"><span class="lineNum">    1191 </span>            : </a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineNoCov">          0 : static int64_t npu2_set_pe(struct phb *phb,</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            :                            uint64_t pe_num,</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                            uint64_t bdfn,</a>
<a name="1195"><span class="lineNum">    1195 </span>            :                            uint8_t bcompare,</a>
<a name="1196"><span class="lineNum">    1196 </span>            :                            uint8_t dcompare,</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                            uint8_t fcompare,</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                            uint8_t action)</a>
<a name="1199"><span class="lineNum">    1199 </span>            : {</a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         struct npu2 *p;</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         uint64_t reg, val;</span></a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span>            :         /* Sanity check */</a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         if (action != OPAL_MAP_PE &amp;&amp; action != OPAL_UNMAP_PE)</span></a>
<a name="1206"><span class="lineNum">    1206 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         if (pe_num &gt;= NPU2_MAX_PE_NUM)</span></a>
<a name="1208"><span class="lineNum">    1208 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         if (bdfn &gt;&gt; 8)</span></a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         if (bcompare != OpalPciBusAll ||</span></a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :             dcompare != OPAL_COMPARE_RID_DEVICE_NUMBER ||</span></a>
<a name="1213"><span class="lineNum">    1213 </span>            :             fcompare != OPAL_COMPARE_RID_FUNCTION_NUMBER)</a>
<a name="1214"><span class="lineNum">    1214 </span>            :                 return OPAL_UNSUPPORTED;</a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         if (phb-&gt;phb_type != phb_type_npu_v2)</span></a>
<a name="1216"><span class="lineNum">    1216 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1217"><span class="lineNum">    1217 </span>            : </a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         p = phb_to_npu2_nvlink(phb);</span></a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         if (!p)</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         dev = npu2_bdf_to_dev(p, bdfn);</span></a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         if (!dev)</span></a>
<a name="1224"><span class="lineNum">    1224 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         val = NPU2_CQ_BRICK_BDF2PE_MAP_ENABLE;</span></a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_CQ_BRICK_BDF2PE_MAP_PE, val, pe_num);</span></a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_CQ_BRICK_BDF2PE_MAP_BDF, val, dev-&gt;nvlink.gpu_bdfn);</span></a>
<a name="1229"><span class="lineNum">    1229 </span>            : </a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :         if (!NPU2DEV_BRICK(dev))</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                 reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0 + dev-&gt;brick_index/2,</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            :                                       NPU2_BLOCK_CTL, NPU2_CQ_BRICK0_BDF2PE_MAP0);</a>
<a name="1233"><span class="lineNum">    1233 </span>            :         else</a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0 + dev-&gt;brick_index/2,</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            :                                       NPU2_BLOCK_CTL, NPU2_CQ_BRICK1_BDF2PE_MAP0);</a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         npu2_write(p, reg, val);</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         val = NPU2_MISC_BRICK_BDF2PE_MAP_ENABLE;</span></a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MISC_BRICK_BDF2PE_MAP_PE, val, pe_num);</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         val = SETFIELD(NPU2_MISC_BRICK_BDF2PE_MAP_BDF, val, dev-&gt;nvlink.gpu_bdfn);</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         reg = NPU2_REG_OFFSET(NPU2_STACK_MISC, NPU2_BLOCK_MISC,</span></a>
<a name="1242"><span class="lineNum">    1242 </span>            :                               NPU2_MISC_BRICK0_BDF2PE_MAP0 + (dev-&gt;brick_index * 0x18));</a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         npu2_write(p, reg, val);</span></a>
<a name="1244"><span class="lineNum">    1244 </span>            : </a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1246"><span class="lineNum">    1246 </span>            : }</a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 : static int64_t npu2_get_link_state(struct pci_slot *slot __unused, uint8_t *val)</span></a>
<a name="1249"><span class="lineNum">    1249 </span>            : {</a>
<a name="1250"><span class="lineNum">    1250 </span>            :         /*</a>
<a name="1251"><span class="lineNum">    1251 </span>            :          * As we're emulating all PCI stuff, the link bandwidth</a>
<a name="1252"><span class="lineNum">    1252 </span>            :          * isn't big deal anyway.</a>
<a name="1253"><span class="lineNum">    1253 </span>            :          */</a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         *val = OPAL_SHPC_LINK_UP_x1;</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            : }</a>
<a name="1257"><span class="lineNum">    1257 </span>            : </a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 : static int64_t npu2_get_power_state(struct pci_slot *slot __unused, uint8_t *val)</span></a>
<a name="1259"><span class="lineNum">    1259 </span>            : {</a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         *val = PCI_SLOT_POWER_ON;</span></a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1262"><span class="lineNum">    1262 </span>            : }</a>
<a name="1263"><span class="lineNum">    1263 </span>            : </a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 : static int64_t npu2_hreset(struct pci_slot *slot __unused)</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            : {</a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         struct npu2 *p;</span></a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev;</span></a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         p = phb_to_npu2_nvlink(slot-&gt;phb);</span></a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         NPU2INF(p, &quot;Hreset PHB state\n&quot;);</span></a>
<a name="1272"><span class="lineNum">    1272 </span>            : </a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; p-&gt;total_devices; i++) {</span></a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 ndev = &amp;p-&gt;devices[i];</span></a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 if (ndev) {</span></a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                         NPU2DEVINF(ndev, &quot;Resetting device\n&quot;);</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                         reset_ntl(ndev);</span></a>
<a name="1278"><span class="lineNum">    1278 </span>            :                 }</a>
<a name="1279"><span class="lineNum">    1279 </span>            :         }</a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         return purge_l2_l3_caches();</span></a>
<a name="1281"><span class="lineNum">    1281 </span>            : }</a>
<a name="1282"><span class="lineNum">    1282 </span>            : </a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 : static int64_t npu2_freset(struct pci_slot *slot __unused)</span></a>
<a name="1284"><span class="lineNum">    1284 </span>            : {</a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1286"><span class="lineNum">    1286 </span>            : }</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 : static int64_t npu2_creset(struct pci_slot *slot)</span></a>
<a name="1289"><span class="lineNum">    1289 </span>            : {</a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         struct npu2 *p;</span></a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev;</span></a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         p = phb_to_npu2_nvlink(slot-&gt;phb);</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         NPU2INF(p, &quot;Creset PHB state\n&quot;);</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            : </a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; p-&gt;total_devices; i++) {</span></a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                 ndev = &amp;p-&gt;devices[i];</span></a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                 if (ndev) {</span></a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                         NPU2DEVINF(ndev, &quot;Resetting device\n&quot;);</span></a>
<a name="1301"><span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                         reset_ntl(ndev);</span></a>
<a name="1302"><span class="lineNum">    1302 </span>            :                 }</a>
<a name="1303"><span class="lineNum">    1303 </span>            :         }</a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            : }</a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 : static struct pci_slot *npu2_slot_create(struct phb *phb)</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            : {</a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         struct pci_slot *slot;</span></a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         slot = pci_slot_alloc(phb, NULL);</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         if (!slot)</span></a>
<a name="1313"><span class="lineNum">    1313 </span>            :                 return slot;</a>
<a name="1314"><span class="lineNum">    1314 </span>            : </a>
<a name="1315"><span class="lineNum">    1315 </span>            :         /* Elementary functions */</a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_presence_state  = NULL;</span></a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_link_state      = npu2_get_link_state;</span></a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_power_state     = npu2_get_power_state;</span></a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_attention_state = NULL;</span></a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_latch_state     = NULL;</span></a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         slot-&gt;ops.set_power_state     = NULL;</span></a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         slot-&gt;ops.set_attention_state = NULL;</span></a>
<a name="1323"><span class="lineNum">    1323 </span>            : </a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         slot-&gt;ops.prepare_link_change = NULL;</span></a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         slot-&gt;ops.poll_link           = NULL;</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         slot-&gt;ops.hreset              = npu2_hreset;</span></a>
<a name="1327"><span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         slot-&gt;ops.freset              = npu2_freset;</span></a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         slot-&gt;ops.creset              = npu2_creset;</span></a>
<a name="1329"><span class="lineNum">    1329 </span>            : </a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         return slot;</span></a>
<a name="1331"><span class="lineNum">    1331 </span>            : }</a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 : int64_t npu2_freeze_status(struct phb *phb __unused,</span></a>
<a name="1334"><span class="lineNum">    1334 </span>            :                            uint64_t pe_number __unused,</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                            uint8_t *freeze_state,</a>
<a name="1336"><span class="lineNum">    1336 </span>            :                            uint16_t *pci_error_type,</a>
<a name="1337"><span class="lineNum">    1337 </span>            :                            uint16_t *severity)</a>
<a name="1338"><span class="lineNum">    1338 </span>            : {</a>
<a name="1339"><span class="lineNum">    1339 </span>            :         /*</a>
<a name="1340"><span class="lineNum">    1340 </span>            :          * FIXME: When it's called by skiboot PCI config accessor,</a>
<a name="1341"><span class="lineNum">    1341 </span>            :          * the PE number is fixed to 0, which is incorrect. We need</a>
<a name="1342"><span class="lineNum">    1342 </span>            :          * introduce another PHB callback to translate it. For now,</a>
<a name="1343"><span class="lineNum">    1343 </span>            :          * it keeps the skiboot PCI enumeration going.</a>
<a name="1344"><span class="lineNum">    1344 </span>            :          */</a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         *freeze_state = OPAL_EEH_STOPPED_NOT_FROZEN;</span></a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         *pci_error_type = OPAL_EEH_NO_ERROR;</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :         if (severity)</span></a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_NO_ERROR;</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            : </a>
<a name="1350"><span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="1351"><span class="lineNum">    1351 </span>            : }</a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 : static int64_t npu2_eeh_next_error(struct phb *phb,</span></a>
<a name="1354"><span class="lineNum">    1354 </span>            :                                    uint64_t *first_frozen_pe,</a>
<a name="1355"><span class="lineNum">    1355 </span>            :                                    uint16_t *pci_error_type,</a>
<a name="1356"><span class="lineNum">    1356 </span>            :                                    uint16_t *severity)</a>
<a name="1357"><span class="lineNum">    1357 </span>            : {</a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         struct npu2 *p = phb_to_npu2_nvlink(phb);</span></a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :         uint64_t result = 0;</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            : </a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 :         if (!first_frozen_pe || !pci_error_type || !severity)</span></a>
<a name="1363"><span class="lineNum">    1363 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1364"><span class="lineNum">    1364 </span>            : </a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         *first_frozen_pe = -1;</span></a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         *pci_error_type = OPAL_EEH_NO_ERROR;</span></a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         *severity = OPAL_EEH_SEV_NO_ERROR;</span></a>
<a name="1368"><span class="lineNum">    1368 </span>            : </a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NPU2_MAX_PE_NUM; i++) {</span></a>
<a name="1370"><span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                 result = npu2_read(p, NPU2_MISC_PESTB(i));</span></a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 if (result &gt; 0) {</span></a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                         *first_frozen_pe = i;</span></a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                         *pci_error_type = OPAL_EEH_PE_ERROR;</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                         *severity = OPAL_EEH_SEV_PE_ER;</span></a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="1376"><span class="lineNum">    1376 </span>            :                 }</a>
<a name="1377"><span class="lineNum">    1377 </span>            :         }</a>
<a name="1378"><span class="lineNum">    1378 </span>            : </a>
<a name="1379"><span class="lineNum">    1379 </span>            :         return OPAL_SUCCESS;</a>
<a name="1380"><span class="lineNum">    1380 </span>            : }</a>
<a name="1381"><span class="lineNum">    1381 </span>            : </a>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 : static int64_t npu2_tce_kill(struct phb *phb, uint32_t kill_type,</span></a>
<a name="1383"><span class="lineNum">    1383 </span>            :                              uint64_t pe_number, uint32_t tce_size,</a>
<a name="1384"><span class="lineNum">    1384 </span>            :                              uint64_t dma_addr, uint32_t npages)</a>
<a name="1385"><span class="lineNum">    1385 </span>            : {</a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         struct npu2 *npu = phb_to_npu2_nvlink(phb);</span></a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         uint32_t tce_page_size;</span></a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="1389"><span class="lineNum">    1389 </span>            : </a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 :         if (pe_number &gt; NPU2_MAX_PE_NUM)</span></a>
<a name="1391"><span class="lineNum">    1391 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1392"><span class="lineNum">    1392 </span>            : </a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         sync();</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         switch(kill_type) {</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         case OPAL_PCI_TCE_KILL_PAGES:</span></a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 tce_page_size = 1ULL &lt;&lt; (</span></a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                                 11 + GETFIELD(npu-&gt;tve_cache[pe_number],</span></a>
<a name="1398"><span class="lineNum">    1398 </span>            :                                         NPU2_ATS_IODA_TBL_TVT_PSIZE));</a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 if (tce_page_size != tce_size) {</span></a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                         NPU2ERR(npu, &quot;npu2_tce_kill: Unexpected TCE size (got 0x%x expected 0x%x)\n&quot;,</span></a>
<a name="1401"><span class="lineNum">    1401 </span>            :                                 tce_size, tce_page_size);</a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                         return OPAL_PARAMETER;</span></a>
<a name="1403"><span class="lineNum">    1403 </span>            :                 }</a>
<a name="1404"><span class="lineNum">    1404 </span>            : </a>
<a name="1405"><span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 while (npages--) {</span></a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                         val = SETFIELD(NPU2_ATS_TCE_KILL_PENUM, dma_addr, pe_number);</span></a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                         npu2_write(npu, NPU2_ATS_TCE_KILL, NPU2_ATS_TCE_KILL_ONE | val);</span></a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :                         dma_addr += tce_size;</span></a>
<a name="1409"><span class="lineNum">    1409 </span>            :                 }</a>
<a name="1410"><span class="lineNum">    1410 </span>            :                 break;</a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 :         case OPAL_PCI_TCE_KILL_PE:</span></a>
<a name="1412"><span class="lineNum">    1412 </span>            :                 /*</a>
<a name="1413"><span class="lineNum">    1413 </span>            :                  * NPU2 doesn't support killing a PE so fall through</a>
<a name="1414"><span class="lineNum">    1414 </span>            :                  * and do a kill all instead.</a>
<a name="1415"><span class="lineNum">    1415 </span>            :                  */</a>
<a name="1416"><span class="lineNum">    1416 </span>            :         case OPAL_PCI_TCE_KILL_ALL:</a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 npu2_write(npu, NPU2_ATS_TCE_KILL, NPU2_ATS_TCE_KILL_ALL);</span></a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1419"><span class="lineNum">    1419 </span>            :         default:</a>
<a name="1420"><span class="lineNum">    1420 </span>            :                 return OPAL_PARAMETER;</a>
<a name="1421"><span class="lineNum">    1421 </span>            :         }</a>
<a name="1422"><span class="lineNum">    1422 </span>            : </a>
<a name="1423"><span class="lineNum">    1423 </span>            :         return OPAL_SUCCESS;</a>
<a name="1424"><span class="lineNum">    1424 </span>            : }</a>
<a name="1425"><span class="lineNum">    1425 </span>            : </a>
<a name="1426"><span class="lineNum">    1426 </span>            : static const struct phb_ops npu_ops = {</a>
<a name="1427"><span class="lineNum">    1427 </span>            :         .cfg_read8              = npu2_cfg_read8,</a>
<a name="1428"><span class="lineNum">    1428 </span>            :         .cfg_read16             = npu2_cfg_read16,</a>
<a name="1429"><span class="lineNum">    1429 </span>            :         .cfg_read32             = npu2_cfg_read32,</a>
<a name="1430"><span class="lineNum">    1430 </span>            :         .cfg_write8             = npu2_cfg_write8,</a>
<a name="1431"><span class="lineNum">    1431 </span>            :         .cfg_write16            = npu2_cfg_write16,</a>
<a name="1432"><span class="lineNum">    1432 </span>            :         .cfg_write32            = npu2_cfg_write32,</a>
<a name="1433"><span class="lineNum">    1433 </span>            :         .choose_bus             = NULL,</a>
<a name="1434"><span class="lineNum">    1434 </span>            :         .device_init            = NULL,</a>
<a name="1435"><span class="lineNum">    1435 </span>            :         .phb_final_fixup        = npu2_phb_final_fixup,</a>
<a name="1436"><span class="lineNum">    1436 </span>            :         .ioda_reset             = npu2_ioda_reset,</a>
<a name="1437"><span class="lineNum">    1437 </span>            :         .papr_errinjct_reset    = NULL,</a>
<a name="1438"><span class="lineNum">    1438 </span>            :         .pci_reinit             = NULL,</a>
<a name="1439"><span class="lineNum">    1439 </span>            :         .set_phb_mem_window     = NULL,</a>
<a name="1440"><span class="lineNum">    1440 </span>            :         .phb_mmio_enable        = NULL,</a>
<a name="1441"><span class="lineNum">    1441 </span>            :         .map_pe_mmio_window     = NULL,</a>
<a name="1442"><span class="lineNum">    1442 </span>            :         .map_pe_dma_window      = npu2_map_pe_dma_window,</a>
<a name="1443"><span class="lineNum">    1443 </span>            :         .map_pe_dma_window_real = npu2_map_pe_dma_window_real,</a>
<a name="1444"><span class="lineNum">    1444 </span>            :         .pci_msi_eoi            = NULL,</a>
<a name="1445"><span class="lineNum">    1445 </span>            :         .set_xive_pe            = NULL,</a>
<a name="1446"><span class="lineNum">    1446 </span>            :         .get_msi_32             = NULL,</a>
<a name="1447"><span class="lineNum">    1447 </span>            :         .get_msi_64             = NULL,</a>
<a name="1448"><span class="lineNum">    1448 </span>            :         .set_pe                 = npu2_set_pe,</a>
<a name="1449"><span class="lineNum">    1449 </span>            :         .set_peltv              = NULL,</a>
<a name="1450"><span class="lineNum">    1450 </span>            :         .eeh_freeze_status      = npu2_freeze_status,</a>
<a name="1451"><span class="lineNum">    1451 </span>            :         .eeh_freeze_clear       = NULL,</a>
<a name="1452"><span class="lineNum">    1452 </span>            :         .eeh_freeze_set         = NULL,</a>
<a name="1453"><span class="lineNum">    1453 </span>            :         .next_error             = npu2_eeh_next_error,</a>
<a name="1454"><span class="lineNum">    1454 </span>            :         .err_inject             = NULL,</a>
<a name="1455"><span class="lineNum">    1455 </span>            :         .get_diag_data2         = NULL,</a>
<a name="1456"><span class="lineNum">    1456 </span>            :         .set_capi_mode          = NULL,</a>
<a name="1457"><span class="lineNum">    1457 </span>            :         .set_capp_recovery      = NULL,</a>
<a name="1458"><span class="lineNum">    1458 </span>            :         .tce_kill               = npu2_tce_kill,</a>
<a name="1459"><span class="lineNum">    1459 </span>            : };</a>
<a name="1460"><span class="lineNum">    1460 </span>            : </a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 : static void assign_mmio_bars(uint64_t gcid, uint32_t scom, uint64_t reg[2], uint64_t mm_win[2])</span></a>
<a name="1462"><span class="lineNum">    1462 </span>            : {</a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 :         struct npu2_bar *bar;</span></a>
<a name="1465"><span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         struct npu2_bar npu2_bars[] = {</span></a>
<a name="1466"><span class="lineNum">    1466 </span>            :                 /* NPU_REGS must be first in this list */</a>
<a name="1467"><span class="lineNum">    1467 </span>            :                 { .type = NPU_REGS, .index = 0,</a>
<a name="1468"><span class="lineNum">    1468 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0, 0, NPU2_PHY_BAR),</a>
<a name="1469"><span class="lineNum">    1469 </span>            :                   .flags = NPU2_BAR_FLAG_ENABLED },</a>
<a name="1470"><span class="lineNum">    1470 </span>            :                 { .type = NPU_PHY, .index = 0,</a>
<a name="1471"><span class="lineNum">    1471 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_1, 0, NPU2_PHY_BAR),</a>
<a name="1472"><span class="lineNum">    1472 </span>            :                   .flags = NPU2_BAR_FLAG_ENABLED },</a>
<a name="1473"><span class="lineNum">    1473 </span>            :                 { .type = NPU_PHY, .index = 1,</a>
<a name="1474"><span class="lineNum">    1474 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_2, 0, NPU2_PHY_BAR),</a>
<a name="1475"><span class="lineNum">    1475 </span>            :                   .flags = NPU2_BAR_FLAG_ENABLED },</a>
<a name="1476"><span class="lineNum">    1476 </span>            :                 { .type = NPU_NTL, .index = 0,</a>
<a name="1477"><span class="lineNum">    1477 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0, 0, NPU2_NTL0_BAR) },</a>
<a name="1478"><span class="lineNum">    1478 </span>            :                 { .type = NPU_NTL, .index = 1,</a>
<a name="1479"><span class="lineNum">    1479 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0, 0, NPU2_NTL1_BAR) },</a>
<a name="1480"><span class="lineNum">    1480 </span>            :                 { .type = NPU_NTL, .index = 2,</a>
<a name="1481"><span class="lineNum">    1481 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_1, 0, NPU2_NTL0_BAR) },</a>
<a name="1482"><span class="lineNum">    1482 </span>            :                 { .type = NPU_NTL, .index = 3,</a>
<a name="1483"><span class="lineNum">    1483 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_1, 0, NPU2_NTL1_BAR) },</a>
<a name="1484"><span class="lineNum">    1484 </span>            :                 { .type = NPU_NTL, .index = 4,</a>
<a name="1485"><span class="lineNum">    1485 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_2, 0, NPU2_NTL0_BAR) },</a>
<a name="1486"><span class="lineNum">    1486 </span>            :                 { .type = NPU_NTL, .index = 5,</a>
<a name="1487"><span class="lineNum">    1487 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_2, 0, NPU2_NTL1_BAR) },</a>
<a name="1488"><span class="lineNum">    1488 </span>            :                 { .type = NPU_GENID, .index = 0,</a>
<a name="1489"><span class="lineNum">    1489 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_0, 0, NPU2_GENID_BAR) },</a>
<a name="1490"><span class="lineNum">    1490 </span>            :                 { .type = NPU_GENID, .index = 1,</a>
<a name="1491"><span class="lineNum">    1491 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_1, 0, NPU2_GENID_BAR) },</a>
<a name="1492"><span class="lineNum">    1492 </span>            :                 { .type = NPU_GENID, .index = 2,</a>
<a name="1493"><span class="lineNum">    1493 </span>            :                   .reg = NPU2_REG_OFFSET(NPU2_STACK_STCK_2, 0, NPU2_GENID_BAR) },</a>
<a name="1494"><span class="lineNum">    1494 </span>            :         };</a>
<a name="1495"><span class="lineNum">    1495 </span>            : </a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(npu2_bars); i++) {</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 bar = &amp;npu2_bars[i];</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 npu2_get_bar(gcid, bar);</span></a>
<a name="1499"><span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                 npu2_write_bar(NULL, bar, gcid, scom);</span></a>
<a name="1500"><span class="lineNum">    1500 </span>            :         }</a>
<a name="1501"><span class="lineNum">    1501 </span>            : </a>
<a name="1502"><span class="lineNum">    1502 </span>            :         /* Global MMIO BAR */</a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         reg[0] = npu2_bars[0].base;</span></a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         reg[1] = npu2_bars[0].size;</span></a>
<a name="1505"><span class="lineNum">    1505 </span>            : </a>
<a name="1506"><span class="lineNum">    1506 </span>            :         /* NTL and GENID BARs are exposed to kernel via the mm</a>
<a name="1507"><span class="lineNum">    1507 </span>            :          * window */</a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         mm_win[0] = npu2_bars[3].base;</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         mm_win[1] = npu2_bars[ARRAY_SIZE(npu2_bars) - 1].base +</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                     npu2_bars[ARRAY_SIZE(npu2_bars) - 1].size -</span></a>
<a name="1511"><span class="lineNum">    1511 </span>            :                     mm_win[0];</a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1513"><span class="lineNum">    1513 </span>            : </a>
<a name="1514"><span class="lineNum">    1514 </span>            : /*</a>
<a name="1515"><span class="lineNum">    1515 </span>            :  * Set up NPU for NVLink and create PCI root device node</a>
<a name="1516"><span class="lineNum">    1516 </span>            :  * accordingly.</a>
<a name="1517"><span class="lineNum">    1517 </span>            :  */</a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 : int npu2_nvlink_init_npu(struct npu2 *npu)</span></a>
<a name="1519"><span class="lineNum">    1519 </span>            : {</a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         struct dt_node *np;</span></a>
<a name="1521"><span class="lineNum">    1521 </span><span class="lineNoCov">          0 :         uint64_t reg[2], mm_win[2], val, mask;</span></a>
<a name="1522"><span class="lineNum">    1522 </span>            : </a>
<a name="1523"><span class="lineNum">    1523 </span>            :         /* TODO: Clean this up with register names, etc. when we get</a>
<a name="1524"><span class="lineNum">    1524 </span>            :          * time. This just turns NVLink mode on in each brick and should</a>
<a name="1525"><span class="lineNum">    1525 </span>            :          * get replaced with a patch from ajd once we've worked out how</a>
<a name="1526"><span class="lineNum">    1526 </span>            :          * things are going to work there.</a>
<a name="1527"><span class="lineNum">    1527 </span>            :          *</a>
<a name="1528"><span class="lineNum">    1528 </span>            :          * Obviously if the year is now 2020 that didn't happen and you</a>
<a name="1529"><span class="lineNum">    1529 </span>            :          * should fix this :-) */</a>
<a name="1530"><span class="lineNum">    1530 </span>            : </a>
<a name="1531"><span class="lineNum">    1531 </span><span class="lineNoCov">          0 :         val = PPC_BIT(58);</span></a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         mask = PPC_BIT(58) | /* CONFIG_NVLINK_MODE */</span></a>
<a name="1533"><span class="lineNum">    1533 </span>            :                PPC_BIT(40); /* CONFIG_ENABLE_SNARF_CPM */</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span>            :         /*</a>
<a name="1536"><span class="lineNum">    1536 </span>            :          * V100 GPUs are known to violate NVLink2 protocol if some GPU memory</a>
<a name="1537"><span class="lineNum">    1537 </span>            :          * mapped by a CPU was also &quot;linear-block&quot; mapped by a GPU. When this</a>
<a name="1538"><span class="lineNum">    1538 </span>            :          * happens, it breaks the NPU2 cache coherency state machine and</a>
<a name="1539"><span class="lineNum">    1539 </span>            :          * it throws machine checkstop. Disabling snarfing fixes this so let's</a>
<a name="1540"><span class="lineNum">    1540 </span>            :          * disable it by default.</a>
<a name="1541"><span class="lineNum">    1541 </span>            :          */</a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         if (nvram_query_eq_dangerous(&quot;opal-npu2-snarf-cpm&quot;, &quot;enable&quot;)) {</span></a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 prlog(PR_WARNING, &quot;NPU2#%d: enabling Probe.I.MO snarfing, a bad GPU driver may crash the system!\n&quot;,</span></a>
<a name="1544"><span class="lineNum">    1544 </span>            :                                 npu-&gt;index);</a>
<a name="1545"><span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 val |= PPC_BIT(40); /* CONFIG_ENABLE_SNARF_CPM */</span></a>
<a name="1546"><span class="lineNum">    1546 </span>            :         }</a>
<a name="1547"><span class="lineNum">    1547 </span>            : </a>
<a name="1548"><span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK0_CS_SM0_MISC_CONFIG0,</span></a>
<a name="1549"><span class="lineNum">    1549 </span>            :                          val, mask);</a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK0_CS_SM1_MISC_CONFIG0,</span></a>
<a name="1551"><span class="lineNum">    1551 </span>            :                          val, mask);</a>
<a name="1552"><span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK0_CS_SM2_MISC_CONFIG0,</span></a>
<a name="1553"><span class="lineNum">    1553 </span>            :                          val, mask);</a>
<a name="1554"><span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK0_CS_SM3_MISC_CONFIG0,</span></a>
<a name="1555"><span class="lineNum">    1555 </span>            :                          val, mask);</a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK1_CS_SM0_MISC_CONFIG0,</span></a>
<a name="1557"><span class="lineNum">    1557 </span>            :                          val, mask);</a>
<a name="1558"><span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK1_CS_SM1_MISC_CONFIG0,</span></a>
<a name="1559"><span class="lineNum">    1559 </span>            :                          val, mask);</a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK1_CS_SM2_MISC_CONFIG0,</span></a>
<a name="1561"><span class="lineNum">    1561 </span>            :                          val, mask);</a>
<a name="1562"><span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK1_CS_SM3_MISC_CONFIG0,</span></a>
<a name="1563"><span class="lineNum">    1563 </span>            :                          val, mask);</a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK2_CS_SM0_MISC_CONFIG0,</span></a>
<a name="1565"><span class="lineNum">    1565 </span>            :                          val, mask);</a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK2_CS_SM1_MISC_CONFIG0,</span></a>
<a name="1567"><span class="lineNum">    1567 </span>            :                          val, mask);</a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK2_CS_SM2_MISC_CONFIG0,</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :                          val, mask);</a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, NPU_STCK2_CS_SM3_MISC_CONFIG0,</span></a>
<a name="1571"><span class="lineNum">    1571 </span>            :                          val, mask);</a>
<a name="1572"><span class="lineNum">    1572 </span>            : </a>
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x50110c0, PPC_BIT(53), PPC_BIT(53));</span></a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x50112c0, PPC_BIT(53), PPC_BIT(53));</span></a>
<a name="1575"><span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x50114c0, PPC_BIT(53), PPC_BIT(53));</span></a>
<a name="1576"><span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x50110f1, PPC_BIT(41), PPC_BIT(41));</span></a>
<a name="1577"><span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x50112f1, PPC_BIT(41), PPC_BIT(41));</span></a>
<a name="1578"><span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x50114f1, PPC_BIT(41), PPC_BIT(41));</span></a>
<a name="1579"><span class="lineNum">    1579 </span>            : </a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         val = NPU2_NTL_MISC_CFG2_BRICK_ENABLE |</span></a>
<a name="1581"><span class="lineNum">    1581 </span>            :               NPU2_NTL_MISC_CFG2_NDL_TX_PARITY_ENA |</a>
<a name="1582"><span class="lineNum">    1582 </span>            :               NPU2_NTL_MISC_CFG2_NDL_PRI_PARITY_ENA |</a>
<a name="1583"><span class="lineNum">    1583 </span>            :               NPU2_NTL_MISC_CFG2_RCV_CREDIT_OVERFLOW_ENA;</a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011110, val, val);</span></a>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011130, val, val);</span></a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011310, val, val);</span></a>
<a name="1587"><span class="lineNum">    1587 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011330, val, val);</span></a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011510, val, val);</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011530, val, val);</span></a>
<a name="1590"><span class="lineNum">    1590 </span>            : </a>
<a name="1591"><span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         val = PPC_BIT(6) | PPC_BIT(7) | PPC_BIT(11);</span></a>
<a name="1592"><span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011009, val, PPC_BITMASK(6,11));</span></a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011039, val, PPC_BITMASK(6,11));</span></a>
<a name="1594"><span class="lineNum">    1594 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011069, val, PPC_BITMASK(6,11));</span></a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011099, val, PPC_BITMASK(6,11));</span></a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011209, val, PPC_BITMASK(6,11));</span></a>
<a name="1597"><span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011239, val, PPC_BITMASK(6,11));</span></a>
<a name="1598"><span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011269, val, PPC_BITMASK(6,11));</span></a>
<a name="1599"><span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011299, val, PPC_BITMASK(6,11));</span></a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011409, val, PPC_BITMASK(6,11));</span></a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011439, val, PPC_BITMASK(6,11));</span></a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011469, val, PPC_BITMASK(6,11));</span></a>
<a name="1603"><span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         xscom_write_mask(npu-&gt;chip_id, 0x5011499, val, PPC_BITMASK(6,11));</span></a>
<a name="1604"><span class="lineNum">    1604 </span>            : </a>
<a name="1605"><span class="lineNum">    1605 </span>            :         /* Reassign the BARs */</a>
<a name="1606"><span class="lineNum">    1606 </span><span class="lineNoCov">          0 :         assign_mmio_bars(npu-&gt;chip_id, npu-&gt;xscom_base, reg, mm_win);</span></a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         npu-&gt;regs = (void *)reg[0];</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         npu-&gt;mm_base = mm_win[0];</span></a>
<a name="1609"><span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         npu-&gt;mm_size = mm_win[1];</span></a>
<a name="1610"><span class="lineNum">    1610 </span>            : </a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         if (reg[0] &amp;&amp; reg[1])</span></a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;   Global MMIO BAR:  %016llx (%lldMB)\n&quot;,</span></a>
<a name="1613"><span class="lineNum">    1613 </span>            :                       reg[0], reg[1] &gt;&gt; 20);</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         else</a>
<a name="1615"><span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;    Global MMIO BAR: Disabled\n&quot;);</span></a>
<a name="1616"><span class="lineNum">    1616 </span>            : </a>
<a name="1617"><span class="lineNum">    1617 </span>            :         /* Populate PCI root device node */</a>
<a name="1618"><span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         np = dt_new_addr(dt_root, &quot;pciex&quot;, reg[0]);</span></a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         assert(np);</span></a>
<a name="1620"><span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         dt_add_property_strings(np,</span></a>
<a name="1621"><span class="lineNum">    1621 </span>            :                                 &quot;compatible&quot;,</a>
<a name="1622"><span class="lineNum">    1622 </span>            :                                 &quot;ibm,power9-npu-pciex&quot;,</a>
<a name="1623"><span class="lineNum">    1623 </span>            :                                 &quot;ibm,ioda2-npu2-phb&quot;);</a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;device_type&quot;, &quot;pciex&quot;);</span></a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         dt_add_property(np, &quot;reg&quot;, reg, sizeof(reg));</span></a>
<a name="1626"><span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,phb-index&quot;, npu-&gt;phb_index);</span></a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,npu-index&quot;, npu-&gt;index);</span></a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,chip-id&quot;, npu-&gt;chip_id);</span></a>
<a name="1629"><span class="lineNum">    1629 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,xscom-base&quot;, npu-&gt;xscom_base);</span></a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,npcq&quot;, npu-&gt;dt_node-&gt;phandle);</span></a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,links&quot;, npu-&gt;total_devices);</span></a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         dt_add_property(np, &quot;ibm,mmio-window&quot;, mm_win, sizeof(mm_win));</span></a>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,phb-diag-data-size&quot;, 0);</span></a>
<a name="1634"><span class="lineNum">    1634 </span>            : </a>
<a name="1635"><span class="lineNum">    1635 </span>            :         /* Disable fast reboot - not currently supported */</a>
<a name="1636"><span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         disable_fast_reboot(&quot;NVLink device enabled&quot;);</span></a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         npu2_nvlink_create_phb(npu, np);</span></a>
<a name="1639"><span class="lineNum">    1639 </span>            : </a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1641"><span class="lineNum">    1641 </span>            : }</a>
<a name="1642"><span class="lineNum">    1642 </span>            : </a>
<a name="1643"><span class="lineNum">    1643 </span>            : static uint32_t npu2_populate_pcie_cap(struct npu2_dev *dev,</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                                        uint32_t start,</a>
<a name="1645"><span class="lineNum">    1645 </span>            :                                        uint32_t prev_cap)</a>
<a name="1646"><span class="lineNum">    1646 </span>            : {</a>
<a name="1647"><span class="lineNum">    1647 </span>            :         struct pci_virt_device *pvd = dev-&gt;nvlink.pvd;</a>
<a name="1648"><span class="lineNum">    1648 </span>            :         uint32_t val;</a>
<a name="1649"><span class="lineNum">    1649 </span>            : </a>
<a name="1650"><span class="lineNum">    1650 </span>            :         /* Add capability list */</a>
<a name="1651"><span class="lineNum">    1651 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, prev_cap, 1, start);</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start, 1, PCI_CFG_CAP_ID_EXP);</a>
<a name="1653"><span class="lineNum">    1653 </span>            : </a>
<a name="1654"><span class="lineNum">    1654 </span>            :         /* 0x00 - ID/PCIE capability */</a>
<a name="1655"><span class="lineNum">    1655 </span>            :         val = PCI_CFG_CAP_ID_EXP;</a>
<a name="1656"><span class="lineNum">    1656 </span>            :         val |= ((0x2 &lt;&lt; 16) | (PCIE_TYPE_ENDPOINT &lt;&lt; 20));</a>
<a name="1657"><span class="lineNum">    1657 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start, 4, val);</a>
<a name="1658"><span class="lineNum">    1658 </span>            : </a>
<a name="1659"><span class="lineNum">    1659 </span>            :         /* 0x04 - Device capability</a>
<a name="1660"><span class="lineNum">    1660 </span>            :          *</a>
<a name="1661"><span class="lineNum">    1661 </span>            :          * We should support FLR. Otherwise, it might have</a>
<a name="1662"><span class="lineNum">    1662 </span>            :          * problem passing it through to userland via Linux</a>
<a name="1663"><span class="lineNum">    1663 </span>            :          * VFIO infrastructure</a>
<a name="1664"><span class="lineNum">    1664 </span>            :          */</a>
<a name="1665"><span class="lineNum">    1665 </span>            :         val = ((PCIE_MPSS_128) |</a>
<a name="1666"><span class="lineNum">    1666 </span>            :                (PCIE_PHANTOM_NONE &lt;&lt; 3) |</a>
<a name="1667"><span class="lineNum">    1667 </span>            :                (PCIE_L0SL_MAX_NO_LIMIT &lt;&lt; 6) |</a>
<a name="1668"><span class="lineNum">    1668 </span>            :                (PCIE_L1L_MAX_NO_LIMIT &lt;&lt; 9) |</a>
<a name="1669"><span class="lineNum">    1669 </span>            :                (PCICAP_EXP_DEVCAP_FUNC_RESET));</a>
<a name="1670"><span class="lineNum">    1670 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_DEVCAP, 4, val);</a>
<a name="1671"><span class="lineNum">    1671 </span>            : </a>
<a name="1672"><span class="lineNum">    1672 </span>            :         pci_virt_add_filter(pvd, start + PCICAP_EXP_DEVCTL, 2,</a>
<a name="1673"><span class="lineNum">    1673 </span>            :                             PCI_REG_FLAG_WRITE,</a>
<a name="1674"><span class="lineNum">    1674 </span>            :                             npu2_dev_cfg_exp_devcap, NULL);</a>
<a name="1675"><span class="lineNum">    1675 </span>            : </a>
<a name="1676"><span class="lineNum">    1676 </span>            :         /* 0x08 - Device control and status */</a>
<a name="1677"><span class="lineNum">    1677 </span>            :         PCI_VIRT_CFG_INIT(pvd, start + PCICAP_EXP_DEVCTL, 4, 0x00002810,</a>
<a name="1678"><span class="lineNum">    1678 </span>            :                           0xffff0000, 0x000f0000);</a>
<a name="1679"><span class="lineNum">    1679 </span>            : </a>
<a name="1680"><span class="lineNum">    1680 </span>            :         /* 0x0c - Link capability */</a>
<a name="1681"><span class="lineNum">    1681 </span>            :         val = (PCIE_LSPEED_VECBIT_2 | (PCIE_LWIDTH_1X &lt;&lt; 4));</a>
<a name="1682"><span class="lineNum">    1682 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_LCAP, 4, val);</a>
<a name="1683"><span class="lineNum">    1683 </span>            : </a>
<a name="1684"><span class="lineNum">    1684 </span>            :         /* 0x10 - Link control and status */</a>
<a name="1685"><span class="lineNum">    1685 </span>            :         PCI_VIRT_CFG_INIT(pvd, start + PCICAP_EXP_LCTL, 4, 0x00130000,</a>
<a name="1686"><span class="lineNum">    1686 </span>            :                          0xfffff000, 0xc0000000);</a>
<a name="1687"><span class="lineNum">    1687 </span>            : </a>
<a name="1688"><span class="lineNum">    1688 </span>            :         /* 0x14 - Slot capability */</a>
<a name="1689"><span class="lineNum">    1689 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_SLOTCAP, 4, 0x00000000);</a>
<a name="1690"><span class="lineNum">    1690 </span>            : </a>
<a name="1691"><span class="lineNum">    1691 </span>            :         /* 0x18 - Slot control and status */</a>
<a name="1692"><span class="lineNum">    1692 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_SLOTCTL, 4, 0x00000000);</a>
<a name="1693"><span class="lineNum">    1693 </span>            : </a>
<a name="1694"><span class="lineNum">    1694 </span>            :         /* 0x1c - Root control and capability */</a>
<a name="1695"><span class="lineNum">    1695 </span>            :         PCI_VIRT_CFG_INIT(pvd, start + PCICAP_EXP_RC, 4, 0x00000000,</a>
<a name="1696"><span class="lineNum">    1696 </span>            :                           0xffffffe0, 0x00000000);</a>
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<a name="1698"><span class="lineNum">    1698 </span>            :         /* 0x20 - Root status */</a>
<a name="1699"><span class="lineNum">    1699 </span>            :         PCI_VIRT_CFG_INIT(pvd, start + PCICAP_EXP_RSTAT, 4, 0x00000000,</a>
<a name="1700"><span class="lineNum">    1700 </span>            :                          0xffffffff, 0x00010000);</a>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<a name="1702"><span class="lineNum">    1702 </span>            :         /* 0x24 - Device capability 2 */</a>
<a name="1703"><span class="lineNum">    1703 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCIECAP_EXP_DCAP2, 4, 0x00000000);</a>
<a name="1704"><span class="lineNum">    1704 </span>            : </a>
<a name="1705"><span class="lineNum">    1705 </span>            :         /* 0x28 - Device Control and status 2 */</a>
<a name="1706"><span class="lineNum">    1706 </span>            :         PCI_VIRT_CFG_INIT(pvd, start + PCICAP_EXP_DCTL2, 4, 0x00070000,</a>
<a name="1707"><span class="lineNum">    1707 </span>            :                          0xffff0000, 0x00000000);</a>
<a name="1708"><span class="lineNum">    1708 </span>            : </a>
<a name="1709"><span class="lineNum">    1709 </span>            :         /* 0x2c - Link capability 2 */</a>
<a name="1710"><span class="lineNum">    1710 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_LCAP2, 4, 0x00000007);</a>
<a name="1711"><span class="lineNum">    1711 </span>            : </a>
<a name="1712"><span class="lineNum">    1712 </span>            :         /* 0x30 - Link control and status 2 */</a>
<a name="1713"><span class="lineNum">    1713 </span>            :         PCI_VIRT_CFG_INIT(pvd, start + PCICAP_EXP_LCTL2, 4, 0x00000003,</a>
<a name="1714"><span class="lineNum">    1714 </span>            :                          0xffff0000, 0x00200000);</a>
<a name="1715"><span class="lineNum">    1715 </span>            : </a>
<a name="1716"><span class="lineNum">    1716 </span>            :         /* 0x34 - Slot capability 2 */</a>
<a name="1717"><span class="lineNum">    1717 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_SCAP2, 4, 0x00000000);</a>
<a name="1718"><span class="lineNum">    1718 </span>            : </a>
<a name="1719"><span class="lineNum">    1719 </span>            :         /* 0x38 - Slot control and status 2 */</a>
<a name="1720"><span class="lineNum">    1720 </span>            :         PCI_VIRT_CFG_INIT_RO(pvd, start + PCICAP_EXP_SCTL2, 4, 0x00000000);</a>
<a name="1721"><span class="lineNum">    1721 </span>            : </a>
<a name="1722"><span class="lineNum">    1722 </span>            :         return start + PCICAP_EXP_SCTL2 + 8;</a>
<a name="1723"><span class="lineNum">    1723 </span>            : }</a>
<a name="1724"><span class="lineNum">    1724 </span>            : </a>
<a name="1725"><span class="lineNum">    1725 </span><span class="lineNoCov">          0 : static uint32_t npu2_populate_vendor_cap(struct npu2_dev *dev,</span></a>
<a name="1726"><span class="lineNum">    1726 </span>            :                                          uint32_t start,</a>
<a name="1727"><span class="lineNum">    1727 </span>            :                                          uint32_t prev_cap)</a>
<a name="1728"><span class="lineNum">    1728 </span>            : {</a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev-&gt;nvlink.pvd;</span></a>
<a name="1730"><span class="lineNum">    1730 </span>            : </a>
<a name="1731"><span class="lineNum">    1731 </span>            :         /* Capbility list */</a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, prev_cap, 1, start);</span></a>
<a name="1733"><span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, start, 1, PCI_CFG_CAP_ID_VENDOR);</span></a>
<a name="1734"><span class="lineNum">    1734 </span>            : </a>
<a name="1735"><span class="lineNum">    1735 </span>            :         /* Length and version */</a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, start + 2, 1, VENDOR_CAP_LEN);</span></a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, start + 3, 1, VENDOR_CAP_VERSION);</span></a>
<a name="1738"><span class="lineNum">    1738 </span>            : </a>
<a name="1739"><span class="lineNum">    1739 </span>            :         /*</a>
<a name="1740"><span class="lineNum">    1740 </span>            :          * Defaults when the trap can't handle the read/write (eg. due</a>
<a name="1741"><span class="lineNum">    1741 </span>            :          * to reading/writing less than 4 bytes).</a>
<a name="1742"><span class="lineNum">    1742 </span>            :          */</a>
<a name="1743"><span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, start + 4, 4, 0);</span></a>
<a name="1744"><span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, start + 8, 4, 0);</span></a>
<a name="1745"><span class="lineNum">    1745 </span>            : </a>
<a name="1746"><span class="lineNum">    1746 </span>            :         /* Add NVLink2 PHY procedures trap */</a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, start + 4, 8,</span></a>
<a name="1748"><span class="lineNum">    1748 </span>            :                             PCI_REG_FLAG_READ | PCI_REG_FLAG_WRITE,</a>
<a name="1749"><span class="lineNum">    1749 </span>            :                             npu2_dev_procedure,</a>
<a name="1750"><span class="lineNum">    1750 </span>            :                             NULL);</a>
<a name="1751"><span class="lineNum">    1751 </span>            : </a>
<a name="1752"><span class="lineNum">    1752 </span>            :         /* Link index */</a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, start + 0xc, 1, dev-&gt;link_index);</span></a>
<a name="1754"><span class="lineNum">    1754 </span>            : </a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         return start + VENDOR_CAP_LEN;</span></a>
<a name="1756"><span class="lineNum">    1756 </span>            : }</a>
<a name="1757"><span class="lineNum">    1757 </span>            : </a>
<a name="1758"><span class="lineNum">    1758 </span><span class="lineNoCov">          0 : static void npu2_populate_cfg(struct npu2_dev *dev)</span></a>
<a name="1759"><span class="lineNum">    1759 </span>            : {</a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev-&gt;nvlink.pvd;</span></a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         struct npu2_pcie_bar *bar;</span></a>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         uint32_t pos;</span></a>
<a name="1763"><span class="lineNum">    1763 </span>            : </a>
<a name="1764"><span class="lineNum">    1764 </span>            :         /* 0x00 - Vendor/Device ID */</a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_VENDOR_ID, 4, 0x04ea1014);</span></a>
<a name="1766"><span class="lineNum">    1766 </span>            : </a>
<a name="1767"><span class="lineNum">    1767 </span>            :         /* 0x04 - Command/Status */</a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_CMD, 4, 0x00100000, 0xffb802b8,</span></a>
<a name="1769"><span class="lineNum">    1769 </span>            :                           0xf9000000);</a>
<a name="1770"><span class="lineNum">    1770 </span>            : </a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, PCI_CFG_CMD, 1, PCI_REG_FLAG_WRITE,</span></a>
<a name="1772"><span class="lineNum">    1772 </span>            :                             npu2_cfg_write_cmd, NULL);</a>
<a name="1773"><span class="lineNum">    1773 </span>            : </a>
<a name="1774"><span class="lineNum">    1774 </span>            :         /* 0x08 - Rev/Class/Cache */</a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_REV_ID, 4, 0x06800101);</span></a>
<a name="1776"><span class="lineNum">    1776 </span>            : </a>
<a name="1777"><span class="lineNum">    1777 </span>            :         /* 0x0c - CLS/Latency Timer/Header/BIST */</a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_CACHE_LINE_SIZE, 4, 0x00800000);</span></a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span>            :         /* 0x10/14 - BAR#0, NTL BAR */</a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         bar = &amp;dev-&gt;bars[0];</span></a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR0, 4,</span></a>
<a name="1783"><span class="lineNum">    1783 </span>            :                           (bar-&gt;npu2_bar.base &amp; 0xfffffff0) | (bar-&gt;flags &amp; 0xF),</a>
<a name="1784"><span class="lineNum">    1784 </span>            :                           0x0000000f, 0x00000000);</a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR1, 4, (bar-&gt;npu2_bar.base &gt;&gt; 32),</span></a>
<a name="1786"><span class="lineNum">    1786 </span>            :                           0x00000000, 0x00000000);</a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, PCI_CFG_BAR0, 8,</span></a>
<a name="1788"><span class="lineNum">    1788 </span>            :                             PCI_REG_FLAG_READ | PCI_REG_FLAG_WRITE,</a>
<a name="1789"><span class="lineNum">    1789 </span>            :                             npu2_dev_cfg_bar, bar);</a>
<a name="1790"><span class="lineNum">    1790 </span>            : </a>
<a name="1791"><span class="lineNum">    1791 </span>            :         /* 0x18/1c - BAR#1, GENID BAR */</a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         bar = &amp;dev-&gt;bars[1];</span></a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         if (NPU2DEV_BRICK(dev) == 0)</span></a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR2, 4, (bar-&gt;npu2_bar.base &amp; 0xfffffff0) |</span></a>
<a name="1795"><span class="lineNum">    1795 </span>            :                                   (bar-&gt;flags &amp; 0xF),</a>
<a name="1796"><span class="lineNum">    1796 </span>            :                                   0x0000000f, 0x00000000);</a>
<a name="1797"><span class="lineNum">    1797 </span>            :         else</a>
<a name="1798"><span class="lineNum">    1798 </span>            :                 /* Brick 1 gets the upper portion of the generation id register */</a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR2, 4, ((bar-&gt;npu2_bar.base + 0x10000) &amp; 0xfffffff0) |</span></a>
<a name="1800"><span class="lineNum">    1800 </span>            :                                   (bar-&gt;flags &amp; 0xF),</a>
<a name="1801"><span class="lineNum">    1801 </span>            :                                   0x0000000f, 0x00000000);</a>
<a name="1802"><span class="lineNum">    1802 </span>            : </a>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR3, 4, (bar-&gt;npu2_bar.base &gt;&gt; 32), 0x00000000,</span></a>
<a name="1804"><span class="lineNum">    1804 </span>            :                           0x00000000);</a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, PCI_CFG_BAR2, 8,</span></a>
<a name="1806"><span class="lineNum">    1806 </span>            :                             PCI_REG_FLAG_READ | PCI_REG_FLAG_WRITE,</a>
<a name="1807"><span class="lineNum">    1807 </span>            :                             npu2_dev_cfg_bar, bar);</a>
<a name="1808"><span class="lineNum">    1808 </span>            : </a>
<a name="1809"><span class="lineNum">    1809 </span>            :         /* 0x20/0x24 - BARs, disabled */</a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_BAR4, 4, 0x00000000);</span></a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_BAR5, 4, 0x00000000);</span></a>
<a name="1812"><span class="lineNum">    1812 </span>            : </a>
<a name="1813"><span class="lineNum">    1813 </span>            :         /* 0x28 - Cardbus CIS pointer */</a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_CARDBUS_CIS, 4, 0x00000000);</span></a>
<a name="1815"><span class="lineNum">    1815 </span>            : </a>
<a name="1816"><span class="lineNum">    1816 </span>            :         /* 0x2c - Subsystem ID */</a>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_SUBSYS_VENDOR_ID, 4, 0x00000000);</span></a>
<a name="1818"><span class="lineNum">    1818 </span>            : </a>
<a name="1819"><span class="lineNum">    1819 </span>            :         /* 0x30 - ROM BAR, zero sized */</a>
<a name="1820"><span class="lineNum">    1820 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_ROMBAR, 4, 0xffffffff);</span></a>
<a name="1821"><span class="lineNum">    1821 </span>            : </a>
<a name="1822"><span class="lineNum">    1822 </span>            :         /* 0x34 - PCI Capability */</a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_CAP, 4, 0x00000000);</span></a>
<a name="1824"><span class="lineNum">    1824 </span>            : </a>
<a name="1825"><span class="lineNum">    1825 </span>            :         /* 0x38 - Reserved */</a>
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, 0x38, 4, 0x00000000);</span></a>
<a name="1827"><span class="lineNum">    1827 </span>            : </a>
<a name="1828"><span class="lineNum">    1828 </span>            :         /* 0x3c - INT line/pin/Minimal grant/Maximal latency */</a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_INT_LINE, 4, 0x00000100); /* INT A */</span></a>
<a name="1830"><span class="lineNum">    1830 </span>            : </a>
<a name="1831"><span class="lineNum">    1831 </span>            :         /* PCIE and vendor specific capability */</a>
<a name="1832"><span class="lineNum">    1832 </span><span class="lineNoCov">          0 :         pos = npu2_populate_pcie_cap(dev, 0x40, PCI_CFG_CAP);</span></a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         pos = npu2_populate_vendor_cap(dev, pos, 0x41);</span></a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, pos + 1, 1, 0);</span></a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1836"><span class="lineNum">    1836 </span>            : </a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 : static uint32_t npu_allocate_bdfn(struct npu2 *p, uint32_t group)</span></a>
<a name="1838"><span class="lineNum">    1838 </span>            : {</a>
<a name="1839"><span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         int bdfn = (group &lt;&lt; 3);</span></a>
<a name="1841"><span class="lineNum">    1841 </span>            : </a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; p-&gt;total_devices; i++) {</span></a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                 if ((p-&gt;devices[i].bdfn &amp; 0xf8) == (bdfn &amp; 0xf8))</span></a>
<a name="1844"><span class="lineNum">    1844 </span><span class="lineNoCov">          0 :                         bdfn++;</span></a>
<a name="1845"><span class="lineNum">    1845 </span>            :         }</a>
<a name="1846"><span class="lineNum">    1846 </span>            : </a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         return bdfn;</span></a>
<a name="1848"><span class="lineNum">    1848 </span>            : }</a>
<a name="1849"><span class="lineNum">    1849 </span>            : </a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 : static void npu2_populate_devices(struct npu2 *p,</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :                                   struct dt_node *dn)</a>
<a name="1852"><span class="lineNum">    1852 </span>            : {</a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         struct npu2_dev *dev;</span></a>
<a name="1854"><span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         struct dt_node *npu2_dn, *link;</span></a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         uint32_t npu_phandle, index = 0;</span></a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         int stack;</span></a>
<a name="1857"><span class="lineNum">    1857 </span>            : </a>
<a name="1858"><span class="lineNum">    1858 </span>            :         /*</a>
<a name="1859"><span class="lineNum">    1859 </span>            :          * Get the npu node which has the links which we expand here</a>
<a name="1860"><span class="lineNum">    1860 </span>            :          * into pci like devices attached to our emulated phb.</a>
<a name="1861"><span class="lineNum">    1861 </span>            :          */</a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         npu_phandle = dt_prop_get_u32(dn, &quot;ibm,npcq&quot;);</span></a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         npu2_dn = dt_find_by_phandle(dt_root, npu_phandle);</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         assert(npu2_dn);</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span>            :         /* Walk the link@x nodes to initialize devices */</a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         p-&gt;total_devices = 0;</span></a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         p-&gt;phb_nvlink.scan_map = 0;</span></a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         dt_for_each_compatible(npu2_dn, link, &quot;ibm,npu-link&quot;) {</span></a>
<a name="1870"><span class="lineNum">    1870 </span><span class="lineNoCov">          0 :                 uint32_t group_id;</span></a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                 struct npu2_bar *npu2_bar;</span></a>
<a name="1872"><span class="lineNum">    1872 </span>            : </a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 dev = &amp;p-&gt;devices[index];</span></a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 dev-&gt;type = NPU2_DEV_TYPE_NVLINK;</span></a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 dev-&gt;npu = p;</span></a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                 dev-&gt;dt_node = link;</span></a>
<a name="1877"><span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 dev-&gt;link_index = dt_prop_get_u32(link, &quot;ibm,npu-link-index&quot;);</span></a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                 dev-&gt;brick_index = dev-&gt;link_index;</span></a>
<a name="1879"><span class="lineNum">    1879 </span>            : </a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :                 group_id = dt_prop_get_u32(link, &quot;ibm,npu-group-id&quot;);</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                 dev-&gt;bdfn = npu_allocate_bdfn(p, group_id);</span></a>
<a name="1882"><span class="lineNum">    1882 </span>            : </a>
<a name="1883"><span class="lineNum">    1883 </span>            :                 /* This must be done after calling</a>
<a name="1884"><span class="lineNum">    1884 </span>            :                  * npu_allocate_bdfn() */</a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :                 p-&gt;total_devices++;</span></a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 p-&gt;phb_nvlink.scan_map |= 0x1 &lt;&lt; ((dev-&gt;bdfn &amp; 0xf8) &gt;&gt; 3);</span></a>
<a name="1887"><span class="lineNum">    1887 </span>            : </a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                 dev-&gt;pl_xscom_base = dt_prop_get_u64(link, &quot;ibm,npu-phy&quot;);</span></a>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 dev-&gt;lane_mask = dt_prop_get_u32(link, &quot;ibm,npu-lane-mask&quot;);</span></a>
<a name="1890"><span class="lineNum">    1890 </span>            : </a>
<a name="1891"><span class="lineNum">    1891 </span>            :                 /* Populate BARs. BAR0/1 is the NTL bar. */</a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                 stack = NPU2_STACK_STCK_0 + NPU2DEV_STACK(dev);</span></a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                 npu2_bar = &amp;dev-&gt;bars[0].npu2_bar;</span></a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;type = NPU_NTL;</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;index = dev-&gt;brick_index;</span></a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;reg = NPU2_REG_OFFSET(stack, 0, NPU2DEV_BRICK(dev) == 0 ?</span></a>
<a name="1897"><span class="lineNum">    1897 </span>            :                                                 NPU2_NTL0_BAR : NPU2_NTL1_BAR);</a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                 npu2_get_bar(p-&gt;chip_id, npu2_bar);</span></a>
<a name="1899"><span class="lineNum">    1899 </span>            : </a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                 dev-&gt;bars[0].flags = PCI_CFG_BAR_TYPE_MEM | PCI_CFG_BAR_MEM64;</span></a>
<a name="1901"><span class="lineNum">    1901 </span>            : </a>
<a name="1902"><span class="lineNum">    1902 </span>            :                 /* BAR2/3 is the GENID bar. */</a>
<a name="1903"><span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 npu2_bar = &amp;dev-&gt;bars[1].npu2_bar;</span></a>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;type = NPU_GENID;</span></a>
<a name="1905"><span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;index = NPU2DEV_STACK(dev);</span></a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;reg = NPU2_REG_OFFSET(stack, 0, NPU2_GENID_BAR);</span></a>
<a name="1907"><span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 npu2_get_bar(p-&gt;chip_id, npu2_bar);</span></a>
<a name="1908"><span class="lineNum">    1908 </span>            : </a>
<a name="1909"><span class="lineNum">    1909 </span>            :                 /* The GENID is a single physical BAR that we split</a>
<a name="1910"><span class="lineNum">    1910 </span>            :                  * for each emulated device */</a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                 npu2_bar-&gt;size = 0x10000;</span></a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                 if (NPU2DEV_BRICK(dev))</span></a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                         npu2_bar-&gt;base += 0x10000;</span></a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 dev-&gt;bars[1].flags = PCI_CFG_BAR_TYPE_MEM | PCI_CFG_BAR_MEM64;</span></a>
<a name="1915"><span class="lineNum">    1915 </span>            : </a>
<a name="1916"><span class="lineNum">    1916 </span>            :                 /* Initialize PCI virtual device */</a>
<a name="1917"><span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                 dev-&gt;nvlink.pvd = pci_virt_add_device(&amp;p-&gt;phb_nvlink, dev-&gt;bdfn, 0x100, dev);</span></a>
<a name="1918"><span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                 if (dev-&gt;nvlink.pvd)</span></a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                         npu2_populate_cfg(dev);</span></a>
<a name="1920"><span class="lineNum">    1920 </span>            : </a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 index++;</span></a>
<a name="1922"><span class="lineNum">    1922 </span>            :         }</a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1924"><span class="lineNum">    1924 </span>            : </a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 : static void npu2_add_interrupt_map(struct npu2 *p,</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            :                                   struct dt_node *dn)</a>
<a name="1927"><span class="lineNum">    1927 </span>            : {</a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         struct dt_node *npu2_dn, *link, *phb_dn;</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :         uint32_t npu2_phandle, index = 0, i;</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :         uint32_t icsp = get_ics_phandle();</span></a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         uint32_t *map;</span></a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :         size_t map_size;</span></a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         uint32_t mask[] = {0xff00, 0x0, 0x0, 0x7};</span></a>
<a name="1934"><span class="lineNum">    1934 </span>            : </a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         assert(p-&gt;phb_nvlink.dt_node);</span></a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineNoCov">          0 :         phb_dn = p-&gt;phb_nvlink.dt_node;</span></a>
<a name="1937"><span class="lineNum">    1937 </span>            : </a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :         npu2_phandle = dt_prop_get_u32(dn, &quot;ibm,npcq&quot;);</span></a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         npu2_dn = dt_find_by_phandle(dt_root, npu2_phandle);</span></a>
<a name="1940"><span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         assert(npu2_dn);</span></a>
<a name="1941"><span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         map_size = 7 * sizeof(*map) * p-&gt;total_devices;</span></a>
<a name="1942"><span class="lineNum">    1942 </span><span class="lineNoCov">          0 :         map = malloc(map_size);</span></a>
<a name="1943"><span class="lineNum">    1943 </span><span class="lineNoCov">          0 :         index = 0;</span></a>
<a name="1944"><span class="lineNum">    1944 </span><span class="lineNoCov">          0 :         dt_for_each_compatible(npu2_dn, link, &quot;ibm,npu-link&quot;) {</span></a>
<a name="1945"><span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 i = index * 7;</span></a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 map[i + 0] = (p-&gt;devices[index].bdfn &lt;&lt; 8);</span></a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                 map[i + 1] = 0;</span></a>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                 map[i + 2] = 0;</span></a>
<a name="1949"><span class="lineNum">    1949 </span>            : </a>
<a name="1950"><span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                 map[i + 3] = 1; /* INT A */</span></a>
<a name="1951"><span class="lineNum">    1951 </span><span class="lineNoCov">          0 :                 map[i + 4] = icsp; /* interrupt-parent */</span></a>
<a name="1952"><span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                 map[i + 5] = p-&gt;base_lsi + (index * 2) + 1; /* NDL No-Stall Event */</span></a>
<a name="1953"><span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                 map[i + 6] = 0; /* 0 = EDGE, 1 = LEVEL. */</span></a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :                 index++;</span></a>
<a name="1955"><span class="lineNum">    1955 </span>            :         }</a>
<a name="1956"><span class="lineNum">    1956 </span><span class="lineNoCov">          0 :         dt_add_property(phb_dn, &quot;interrupt-map&quot;, map, map_size);</span></a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         free(map);</span></a>
<a name="1958"><span class="lineNum">    1958 </span><span class="lineNoCov">          0 :         dt_add_property(phb_dn, &quot;interrupt-map-mask&quot;, mask, sizeof(mask));</span></a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1960"><span class="lineNum">    1960 </span>            : </a>
<a name="1961"><span class="lineNum">    1961 </span><span class="lineNoCov">          0 : static void npu2_add_phb_properties(struct npu2 *p)</span></a>
<a name="1962"><span class="lineNum">    1962 </span>            : {</a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :         struct dt_node *np = p-&gt;phb_nvlink.dt_node;</span></a>
<a name="1964"><span class="lineNum">    1964 </span><span class="lineNoCov">          0 :         uint32_t icsp = get_ics_phandle();</span></a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         uint64_t mm_base, mm_size;</span></a>
<a name="1966"><span class="lineNum">    1966 </span>            : </a>
<a name="1967"><span class="lineNum">    1967 </span>            :         /*</a>
<a name="1968"><span class="lineNum">    1968 </span>            :          * Add various properties that HB doesn't have to</a>
<a name="1969"><span class="lineNum">    1969 </span>            :          * add, some of them simply because they result from</a>
<a name="1970"><span class="lineNum">    1970 </span>            :          * policy decisions made in skiboot rather than in HB</a>
<a name="1971"><span class="lineNum">    1971 </span>            :          * such as the MMIO windows going to PCI, interrupts,</a>
<a name="1972"><span class="lineNum">    1972 </span>            :          * etc.</a>
<a name="1973"><span class="lineNum">    1973 </span>            :          */</a>
<a name="1974"><span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#address-cells&quot;, 3);</span></a>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#size-cells&quot;, 2);</span></a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#interrupt-cells&quot;, 1);</span></a>
<a name="1977"><span class="lineNum">    1977 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;bus-range&quot;, 0, 0xff);</span></a>
<a name="1978"><span class="lineNum">    1978 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;clock-frequency&quot;, 0x200, 0);</span></a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;interrupt-parent&quot;, icsp);</span></a>
<a name="1980"><span class="lineNum">    1980 </span>            : </a>
<a name="1981"><span class="lineNum">    1981 </span>            :         /* NPU2 PHB properties */</a>
<a name="1982"><span class="lineNum">    1982 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-num-pes&quot;,</span></a>
<a name="1983"><span class="lineNum">    1983 </span>            :                               NPU2_MAX_PE_NUM);</a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-reserved-pe&quot;,</span></a>
<a name="1985"><span class="lineNum">    1985 </span>            :                               NPU2_RESERVED_PE_NUM);</a>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,supported-tce-sizes&quot;,</span></a>
<a name="1987"><span class="lineNum">    1987 </span>            :                               12, // 4K</a>
<a name="1988"><span class="lineNum">    1988 </span>            :                               16, // 64K</a>
<a name="1989"><span class="lineNum">    1989 </span>            :                               24, // 16M</a>
<a name="1990"><span class="lineNum">    1990 </span>            :                               28); // 256M</a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         dt_add_property_u64s(np, &quot;ibm,mmio-atsd&quot;,</span></a>
<a name="1993"><span class="lineNum">    1993 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 0),</a>
<a name="1994"><span class="lineNum">    1994 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 1),</a>
<a name="1995"><span class="lineNum">    1995 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 2),</a>
<a name="1996"><span class="lineNum">    1996 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 3),</a>
<a name="1997"><span class="lineNum">    1997 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 4),</a>
<a name="1998"><span class="lineNum">    1998 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 5),</a>
<a name="1999"><span class="lineNum">    1999 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 6),</a>
<a name="2000"><span class="lineNum">    2000 </span>            :                         MMIO_ATSD_ADDR(p-&gt;regs, 7));</a>
<a name="2001"><span class="lineNum">    2001 </span>            : </a>
<a name="2002"><span class="lineNum">    2002 </span>            :         /*</a>
<a name="2003"><span class="lineNum">    2003 </span>            :          * Memory window is exposed as 64-bits non-prefetchable</a>
<a name="2004"><span class="lineNum">    2004 </span>            :          * one because 64-bits prefetchable one is kind of special</a>
<a name="2005"><span class="lineNum">    2005 </span>            :          * to kernel.</a>
<a name="2006"><span class="lineNum">    2006 </span>            :          */</a>
<a name="2007"><span class="lineNum">    2007 </span><span class="lineNoCov">          0 :         mm_base = p-&gt;mm_base;</span></a>
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         mm_size = p-&gt;mm_size;</span></a>
<a name="2009"><span class="lineNum">    2009 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ranges&quot;, 0x02000000,</span></a>
<a name="2010"><span class="lineNum">    2010 </span>            :                               hi32(mm_base), lo32(mm_base),</a>
<a name="2011"><span class="lineNum">    2011 </span>            :                               hi32(mm_base), lo32(mm_base),</a>
<a name="2012"><span class="lineNum">    2012 </span>            :                               hi32(mm_size), lo32(mm_size));</a>
<a name="2013"><span class="lineNum">    2013 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2014"><span class="lineNum">    2014 </span>            : </a>
<a name="2015"><span class="lineNum">    2015 </span><span class="lineNoCov">          0 : void npu2_nvlink_create_phb(struct npu2 *npu, struct dt_node *dn)</span></a>
<a name="2016"><span class="lineNum">    2016 </span>            : {</a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         struct pci_slot *slot;</span></a>
<a name="2018"><span class="lineNum">    2018 </span>            : </a>
<a name="2019"><span class="lineNum">    2019 </span>            :         /* Generic PHB */</a>
<a name="2020"><span class="lineNum">    2020 </span><span class="lineNoCov">          0 :         npu-&gt;phb_nvlink.dt_node = dn;</span></a>
<a name="2021"><span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         npu-&gt;phb_nvlink.ops = &amp;npu_ops;</span></a>
<a name="2022"><span class="lineNum">    2022 </span><span class="lineNoCov">          0 :         npu-&gt;phb_nvlink.phb_type = phb_type_npu_v2;</span></a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         init_lock(&amp;npu-&gt;lock);</span></a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         init_lock(&amp;npu-&gt;phb_nvlink.lock);</span></a>
<a name="2025"><span class="lineNum">    2025 </span><span class="lineNoCov">          0 :         list_head_init(&amp;npu-&gt;phb_nvlink.devices);</span></a>
<a name="2026"><span class="lineNum">    2026 </span><span class="lineNoCov">          0 :         list_head_init(&amp;npu-&gt;phb_nvlink.virt_devices);</span></a>
<a name="2027"><span class="lineNum">    2027 </span>            : </a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         npu2_populate_devices(npu, dn);</span></a>
<a name="2029"><span class="lineNum">    2029 </span><span class="lineNoCov">          0 :         npu2_add_interrupt_map(npu, dn);</span></a>
<a name="2030"><span class="lineNum">    2030 </span><span class="lineNoCov">          0 :         npu2_add_phb_properties(npu);</span></a>
<a name="2031"><span class="lineNum">    2031 </span>            : </a>
<a name="2032"><span class="lineNum">    2032 </span><span class="lineNoCov">          0 :         slot = npu2_slot_create(&amp;npu-&gt;phb_nvlink);</span></a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         if (!slot)</span></a>
<a name="2034"><span class="lineNum">    2034 </span>            :         {</a>
<a name="2035"><span class="lineNum">    2035 </span>            :                 /**</a>
<a name="2036"><span class="lineNum">    2036 </span>            :                  * @fwts-label NPUCannotCreatePHBSlot</a>
<a name="2037"><span class="lineNum">    2037 </span>            :                  * @fwts-advice Firmware probably ran out of memory creating</a>
<a name="2038"><span class="lineNum">    2038 </span>            :                  * NPU2 slot. NVLink functionality could be broken.</a>
<a name="2039"><span class="lineNum">    2039 </span>            :                  */</a>
<a name="2040"><span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: Cannot create PHB slot\n&quot;);</span></a>
<a name="2041"><span class="lineNum">    2041 </span>            :         }</a>
<a name="2042"><span class="lineNum">    2042 </span>            : </a>
<a name="2043"><span class="lineNum">    2043 </span><span class="lineNoCov">          0 :         pci_register_phb(&amp;npu-&gt;phb_nvlink, OPAL_DYNAMIC_PHB_ID);</span></a>
<a name="2044"><span class="lineNum">    2044 </span>            : </a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         npu2_init_ioda_cache(npu);</span></a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         npu2_hw_init(npu);</span></a>
<a name="2047"><span class="lineNum">    2047 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2048"><span class="lineNum">    2048 </span>            : </a>
<a name="2049"><span class="lineNum">    2049 </span>            : /*</a>
<a name="2050"><span class="lineNum">    2050 </span>            :  * Search a table for an entry with matching value under mask. Returns</a>
<a name="2051"><span class="lineNum">    2051 </span>            :  * the index and the current value in *value.</a>
<a name="2052"><span class="lineNum">    2052 </span>            :  */</a>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 : static int npu_table_search(struct npu2 *p, uint64_t table_addr, int stride,</span></a>
<a name="2054"><span class="lineNum">    2054 </span>            :                             int table_size, uint64_t *value, uint64_t mask)</a>
<a name="2055"><span class="lineNum">    2055 </span>            : {</a>
<a name="2056"><span class="lineNum">    2056 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="2058"><span class="lineNum">    2058 </span>            : </a>
<a name="2059"><span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         assert(value);</span></a>
<a name="2060"><span class="lineNum">    2060 </span>            : </a>
<a name="2061"><span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table_size; i++) {</span></a>
<a name="2062"><span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 val = npu2_read(p, table_addr + i*stride);</span></a>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineNoCov">          0 :                 if ((val &amp; mask) == *value) {</span></a>
<a name="2064"><span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                         *value = val;</span></a>
<a name="2065"><span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                         return i;</span></a>
<a name="2066"><span class="lineNum">    2066 </span>            :                 }</a>
<a name="2067"><span class="lineNum">    2067 </span>            :         }</a>
<a name="2068"><span class="lineNum">    2068 </span>            : </a>
<a name="2069"><span class="lineNum">    2069 </span>            :         return -1;</a>
<a name="2070"><span class="lineNum">    2070 </span>            : }</a>
<a name="2071"><span class="lineNum">    2071 </span>            : </a>
<a name="2072"><span class="lineNum">    2072 </span>            : /*</a>
<a name="2073"><span class="lineNum">    2073 </span>            :  * Allocate a context ID and initialise the tables with the relevant</a>
<a name="2074"><span class="lineNum">    2074 </span>            :  * information. Returns the ID on or error if one couldn't be</a>
<a name="2075"><span class="lineNum">    2075 </span>            :  * allocated.</a>
<a name="2076"><span class="lineNum">    2076 </span>            :  */</a>
<a name="2077"><span class="lineNum">    2077 </span>            : #define NPU2_VALID_ATS_MSR_BITS (MSR_DR | MSR_HV | MSR_PR | MSR_SF)</a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 : static int64_t opal_npu_init_context(uint64_t phb_id, int pasid __unused,</span></a>
<a name="2079"><span class="lineNum">    2079 </span>            :                                      uint64_t msr, uint64_t bdf)</a>
<a name="2080"><span class="lineNum">    2080 </span>            : {</a>
<a name="2081"><span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2082"><span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         struct npu2 *p;</span></a>
<a name="2083"><span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         uint64_t xts_bdf, old_xts_bdf_pid, xts_bdf_pid;</span></a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         int id;</span></a>
<a name="2085"><span class="lineNum">    2085 </span>            : </a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2)</span></a>
<a name="2087"><span class="lineNum">    2087 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2088"><span class="lineNum">    2088 </span>            : </a>
<a name="2089"><span class="lineNum">    2089 </span>            :         /*</a>
<a name="2090"><span class="lineNum">    2090 </span>            :          * MSR bits should be masked by the caller to allow for future</a>
<a name="2091"><span class="lineNum">    2091 </span>            :          * expansion if required.</a>
<a name="2092"><span class="lineNum">    2092 </span>            :          */</a>
<a name="2093"><span class="lineNum">    2093 </span><span class="lineNoCov">          0 :         if (msr &amp; ~NPU2_VALID_ATS_MSR_BITS)</span></a>
<a name="2094"><span class="lineNum">    2094 </span>            :                 return OPAL_UNSUPPORTED;</a>
<a name="2095"><span class="lineNum">    2095 </span>            : </a>
<a name="2096"><span class="lineNum">    2096 </span>            :         /*</a>
<a name="2097"><span class="lineNum">    2097 </span>            :          * Need to get LPARSHORT.</a>
<a name="2098"><span class="lineNum">    2098 </span>            :          */</a>
<a name="2099"><span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         p = phb_to_npu2_nvlink(phb);</span></a>
<a name="2100"><span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         lock(&amp;p-&gt;lock);</span></a>
<a name="2101"><span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         xts_bdf = SETFIELD(NPU2_XTS_BDF_MAP_BDF, 0ul, bdf);</span></a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         if (npu_table_search(p, NPU2_XTS_BDF_MAP, 8, NPU2_XTS_BDF_MAP_SIZE,</span></a>
<a name="2103"><span class="lineNum">    2103 </span>            :                              &amp;xts_bdf, NPU2_XTS_BDF_MAP_BDF) &lt; 0) {</a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 NPU2ERR(p, &quot;LPARID not associated with any GPU\n&quot;);</span></a>
<a name="2105"><span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 id = OPAL_PARAMETER;</span></a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2107"><span class="lineNum">    2107 </span>            :         }</a>
<a name="2108"><span class="lineNum">    2108 </span>            : </a>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         id = GETFIELD(NPU2_XTS_BDF_MAP_LPARSHORT, xts_bdf);</span></a>
<a name="2110"><span class="lineNum">    2110 </span><span class="lineNoCov">          0 :         NPU2DBG(p, &quot;Found LPARSHORT = 0x%x for BDF = 0x%03llx\n&quot;, id, bdf);</span></a>
<a name="2111"><span class="lineNum">    2111 </span>            : </a>
<a name="2112"><span class="lineNum">    2112 </span>            :         /* Enable this mapping for both real and virtual addresses */</a>
<a name="2113"><span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_VALID_ATRGPA0, 0UL, 1);</span></a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_VALID_ATRGPA1, xts_bdf_pid, 1);</span></a>
<a name="2115"><span class="lineNum">    2115 </span>            : </a>
<a name="2116"><span class="lineNum">    2116 </span>            :         /* Enables TLBIE/MMIOSD forwarding for this entry */</a>
<a name="2117"><span class="lineNum">    2117 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_VALID_ATSD, xts_bdf_pid, 1);</span></a>
<a name="2118"><span class="lineNum">    2118 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_LPARSHORT, xts_bdf_pid, id);</span></a>
<a name="2119"><span class="lineNum">    2119 </span>            : </a>
<a name="2120"><span class="lineNum">    2120 </span>            :         /* Set the relevant MSR bits */</a>
<a name="2121"><span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_MSR_DR, xts_bdf_pid,</span></a>
<a name="2122"><span class="lineNum">    2122 </span>            :                                !!(msr &amp; MSR_DR));</a>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_MSR_HV, xts_bdf_pid,</span></a>
<a name="2124"><span class="lineNum">    2124 </span>            :                                !!(msr &amp; MSR_HV));</a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_MSR_PR, xts_bdf_pid,</span></a>
<a name="2126"><span class="lineNum">    2126 </span>            :                                !!(msr &amp; MSR_PR));</a>
<a name="2127"><span class="lineNum">    2127 </span>            : </a>
<a name="2128"><span class="lineNum">    2128 </span>            :         /* We don't support anything other than 64-bit so we can safely hardcode</a>
<a name="2129"><span class="lineNum">    2129 </span>            :          * it here */</a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         xts_bdf_pid = SETFIELD(NPU2_XTS_PID_MAP_MSR_SF, xts_bdf_pid, 1);</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            : </a>
<a name="2132"><span class="lineNum">    2132 </span>            :         /*</a>
<a name="2133"><span class="lineNum">    2133 </span>            :          * Throw an error if the wildcard entry for this bdf is already set</a>
<a name="2134"><span class="lineNum">    2134 </span>            :          * with different msr bits.</a>
<a name="2135"><span class="lineNum">    2135 </span>            :          */</a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineNoCov">          0 :         old_xts_bdf_pid = npu2_read(p, NPU2_XTS_PID_MAP + id*0x20);</span></a>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineNoCov">          0 :         if (old_xts_bdf_pid) {</span></a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 if (GETFIELD(NPU2_XTS_PID_MAP_MSR, old_xts_bdf_pid) !=</span></a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                     GETFIELD(NPU2_XTS_PID_MAP_MSR, xts_bdf_pid)) {</span></a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                         NPU2ERR(p, &quot;%s: Unexpected MSR value\n&quot;, __func__);</span></a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                         id = OPAL_PARAMETER;</span></a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                         goto out;</span></a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                 } else if (!p-&gt;ctx_ref[id]) {</span></a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                         NPU2ERR(p, &quot;%s: Unexpected mapping\n&quot;, __func__);</span></a>
<a name="2145"><span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                         id = OPAL_INTERNAL_ERROR;</span></a>
<a name="2146"><span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                         goto out;</span></a>
<a name="2147"><span class="lineNum">    2147 </span>            :                 }</a>
<a name="2148"><span class="lineNum">    2148 </span>            :         }</a>
<a name="2149"><span class="lineNum">    2149 </span>            : </a>
<a name="2150"><span class="lineNum">    2150 </span>            :         /* Write the entry */</a>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         if (!p-&gt;ctx_ref[id]) {</span></a>
<a name="2152"><span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 NPU2DBG(p, &quot;XTS_PID_MAP[%03d] = 0x%08llx\n&quot;, id, xts_bdf_pid);</span></a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                 npu2_write(p, NPU2_XTS_PID_MAP + id*0x20, xts_bdf_pid);</span></a>
<a name="2154"><span class="lineNum">    2154 </span>            : </a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                 if (!GETFIELD(NPU2_XTS_BDF_MAP_VALID, xts_bdf)) {</span></a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                         xts_bdf = SETFIELD(NPU2_XTS_BDF_MAP_VALID, xts_bdf, 1);</span></a>
<a name="2157"><span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                         npu2_write(p, NPU2_XTS_BDF_MAP + id*8, xts_bdf);</span></a>
<a name="2158"><span class="lineNum">    2158 </span>            :                 }</a>
<a name="2159"><span class="lineNum">    2159 </span>            :         }</a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :         ++p-&gt;ctx_ref[id];</span></a>
<a name="2161"><span class="lineNum">    2161 </span>            : </a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         unlock(&amp;p-&gt;lock);</span></a>
<a name="2164"><span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         return id;</span></a>
<a name="2165"><span class="lineNum">    2165 </span>            : }</a>
<a name="2166"><span class="lineNum">    2166 </span>            : opal_call(OPAL_NPU_INIT_CONTEXT, opal_npu_init_context, 4);</a>
<a name="2167"><span class="lineNum">    2167 </span>            : </a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 : static int opal_npu_destroy_context(uint64_t phb_id, uint64_t pid __unused,</span></a>
<a name="2169"><span class="lineNum">    2169 </span>            :                                     uint64_t bdf)</a>
<a name="2170"><span class="lineNum">    2170 </span>            : {</a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :         struct npu2 *p;</span></a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :         uint64_t xts_bdf;</span></a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :         int rc = OPAL_PARAMETER, id;</span></a>
<a name="2175"><span class="lineNum">    2175 </span>            : </a>
<a name="2176"><span class="lineNum">    2176 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2)</span></a>
<a name="2177"><span class="lineNum">    2177 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2178"><span class="lineNum">    2178 </span>            : </a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         p = phb_to_npu2_nvlink(phb);</span></a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :         lock(&amp;p-&gt;lock);</span></a>
<a name="2181"><span class="lineNum">    2181 </span>            : </a>
<a name="2182"><span class="lineNum">    2182 </span>            :         /* Need to find lparshort for this bdf */</a>
<a name="2183"><span class="lineNum">    2183 </span><span class="lineNoCov">          0 :         xts_bdf = SETFIELD(NPU2_XTS_BDF_MAP_BDF, 0ul, bdf);</span></a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         if (npu_table_search(p, NPU2_XTS_BDF_MAP, 8, NPU2_XTS_BDF_MAP_SIZE,</span></a>
<a name="2185"><span class="lineNum">    2185 </span>            :                              &amp;xts_bdf, NPU2_XTS_BDF_MAP_BDF) &lt; 0) {</a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                 NPU2ERR(p, &quot;LPARID not associated with any GPU\n&quot;);</span></a>
<a name="2187"><span class="lineNum">    2187 </span>            :         } else {</a>
<a name="2188"><span class="lineNum">    2188 </span>            :                 /*</a>
<a name="2189"><span class="lineNum">    2189 </span>            :                  * The bdf/pid table contains wildcard entries and MSR bits</a>
<a name="2190"><span class="lineNum">    2190 </span>            :                  * which we need to clear between switching a device from</a>
<a name="2191"><span class="lineNum">    2191 </span>            :                  * a host to a guest or vice versa.</a>
<a name="2192"><span class="lineNum">    2192 </span>            :                  */</a>
<a name="2193"><span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 id = GETFIELD(NPU2_XTS_BDF_MAP_LPARSHORT, xts_bdf);</span></a>
<a name="2194"><span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                 if (p-&gt;ctx_ref[id]) {</span></a>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                         --p-&gt;ctx_ref[id];</span></a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 :                         if (!p-&gt;ctx_ref[id]) {</span></a>
<a name="2197"><span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                                 NPU2DBG(p, &quot;XTS_PID_MAP[%03d] = 0 (destroy)\n&quot;,</span></a>
<a name="2198"><span class="lineNum">    2198 </span>            :                                         id);</a>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                                 npu2_write(p, NPU2_XTS_PID_MAP + id*0x20, 0);</span></a>
<a name="2200"><span class="lineNum">    2200 </span>            :                         }</a>
<a name="2201"><span class="lineNum">    2201 </span>            :                         rc = OPAL_SUCCESS;</a>
<a name="2202"><span class="lineNum">    2202 </span>            :                 }</a>
<a name="2203"><span class="lineNum">    2203 </span>            :         }</a>
<a name="2204"><span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         unlock(&amp;p-&gt;lock);</span></a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="2206"><span class="lineNum">    2206 </span>            : }</a>
<a name="2207"><span class="lineNum">    2207 </span>            : opal_call(OPAL_NPU_DESTROY_CONTEXT, opal_npu_destroy_context, 3);</a>
<a name="2208"><span class="lineNum">    2208 </span>            : </a>
<a name="2209"><span class="lineNum">    2209 </span>            : /*</a>
<a name="2210"><span class="lineNum">    2210 </span>            :  * Map the given virtual bdf to lparid with given lpcr.</a>
<a name="2211"><span class="lineNum">    2211 </span>            :  */</a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 : static int opal_npu_map_lpar(uint64_t phb_id, uint64_t bdf, uint64_t lparid,</span></a>
<a name="2213"><span class="lineNum">    2213 </span>            :                              uint64_t lpcr)</a>
<a name="2214"><span class="lineNum">    2214 </span>            : {</a>
<a name="2215"><span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineNoCov">          0 :         struct npu2 *p;</span></a>
<a name="2217"><span class="lineNum">    2217 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev = NULL;</span></a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         uint64_t xts_bdf_lpar, atsd_lpar, rc = OPAL_SUCCESS;</span></a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         int id;</span></a>
<a name="2221"><span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         static uint64_t atsd_lpar_regs[] = {</span></a>
<a name="2222"><span class="lineNum">    2222 </span>            :                 NPU2_XTS_MMIO_ATSD0_LPARID, NPU2_XTS_MMIO_ATSD1_LPARID,</a>
<a name="2223"><span class="lineNum">    2223 </span>            :                 NPU2_XTS_MMIO_ATSD2_LPARID, NPU2_XTS_MMIO_ATSD3_LPARID,</a>
<a name="2224"><span class="lineNum">    2224 </span>            :                 NPU2_XTS_MMIO_ATSD4_LPARID, NPU2_XTS_MMIO_ATSD5_LPARID,</a>
<a name="2225"><span class="lineNum">    2225 </span>            :                 NPU2_XTS_MMIO_ATSD6_LPARID, NPU2_XTS_MMIO_ATSD7_LPARID</a>
<a name="2226"><span class="lineNum">    2226 </span>            :         };</a>
<a name="2227"><span class="lineNum">    2227 </span>            : </a>
<a name="2228"><span class="lineNum">    2228 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_npu_v2)</span></a>
<a name="2229"><span class="lineNum">    2229 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2230"><span class="lineNum">    2230 </span>            : </a>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         if (lpcr)</span></a>
<a name="2232"><span class="lineNum">    2232 </span>            :                 /* The LPCR bits are only required for hash based ATS,</a>
<a name="2233"><span class="lineNum">    2233 </span>            :                  * which we don't currently support but may need to in</a>
<a name="2234"><span class="lineNum">    2234 </span>            :                  * future. */</a>
<a name="2235"><span class="lineNum">    2235 </span>            :                 return OPAL_UNSUPPORTED;</a>
<a name="2236"><span class="lineNum">    2236 </span>            : </a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :         p = phb_to_npu2_nvlink(phb);</span></a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :         lock(&amp;p-&gt;lock);</span></a>
<a name="2239"><span class="lineNum">    2239 </span>            : </a>
<a name="2240"><span class="lineNum">    2240 </span>            :         /* Find any existing entries and update them */</a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_BDF, 0L, bdf);</span></a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :         id = npu_table_search(p, NPU2_XTS_BDF_MAP, 8, NPU2_XTS_BDF_MAP_SIZE,</span></a>
<a name="2243"><span class="lineNum">    2243 </span>            :                               &amp;xts_bdf_lpar, NPU2_XTS_BDF_MAP_BDF);</a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :         if (id &lt; 0) {</span></a>
<a name="2245"><span class="lineNum">    2245 </span>            :                 /* No existing mapping found, find space for a new one */</a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                 xts_bdf_lpar = 0;</span></a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                 id = npu_table_search(p, NPU2_XTS_BDF_MAP, 8, NPU2_XTS_BDF_MAP_SIZE,</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            :                                       &amp;xts_bdf_lpar, -1UL);</a>
<a name="2249"><span class="lineNum">    2249 </span>            :         }</a>
<a name="2250"><span class="lineNum">    2250 </span>            : </a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :         if (id &lt; 0) {</span></a>
<a name="2252"><span class="lineNum">    2252 </span>            :                 /* Unable to find a free mapping */</a>
<a name="2253"><span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                 NPU2ERR(p, &quot;No free XTS_BDF[] entry\n&quot;);</span></a>
<a name="2254"><span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                 rc = OPAL_RESOURCE;</span></a>
<a name="2255"><span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2256"><span class="lineNum">    2256 </span>            :         }</a>
<a name="2257"><span class="lineNum">    2257 </span>            : </a>
<a name="2258"><span class="lineNum">    2258 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_UNFILT, 0UL, 1);</span></a>
<a name="2259"><span class="lineNum">    2259 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_BDF, xts_bdf_lpar, bdf);</span></a>
<a name="2260"><span class="lineNum">    2260 </span>            : </a>
<a name="2261"><span class="lineNum">    2261 </span>            :         /* We only support radix for the moment */</a>
<a name="2262"><span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_XLAT, xts_bdf_lpar, 0x3);</span></a>
<a name="2263"><span class="lineNum">    2263 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_LPARID, xts_bdf_lpar, lparid);</span></a>
<a name="2264"><span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_LPARSHORT, xts_bdf_lpar, id);</span></a>
<a name="2265"><span class="lineNum">    2265 </span>            : </a>
<a name="2266"><span class="lineNum">    2266 </span>            :         /* Need to find an NVLink to send the ATSDs for this device over */</a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; p-&gt;total_devices; i++) {</span></a>
<a name="2268"><span class="lineNum">    2268 </span><span class="lineNoCov">          0 :                 if (p-&gt;devices[i].nvlink.gpu_bdfn == bdf) {</span></a>
<a name="2269"><span class="lineNum">    2269 </span>            :                         ndev = &amp;p-&gt;devices[i];</a>
<a name="2270"><span class="lineNum">    2270 </span>            :                         break;</a>
<a name="2271"><span class="lineNum">    2271 </span>            :                 }</a>
<a name="2272"><span class="lineNum">    2272 </span>            :         }</a>
<a name="2273"><span class="lineNum">    2273 </span>            : </a>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineNoCov">          0 :         if (!ndev) {</span></a>
<a name="2275"><span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                 NPU2ERR(p, &quot;Unable to find nvlink for bdf %llx\n&quot;, bdf);</span></a>
<a name="2276"><span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                 rc = OPAL_PARAMETER;</span></a>
<a name="2277"><span class="lineNum">    2277 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2278"><span class="lineNum">    2278 </span>            :         }</a>
<a name="2279"><span class="lineNum">    2279 </span>            : </a>
<a name="2280"><span class="lineNum">    2280 </span>            :         /*</a>
<a name="2281"><span class="lineNum">    2281 </span>            :          * We need to allocate an ATSD per NVLink bridge if possible,</a>
<a name="2282"><span class="lineNum">    2282 </span>            :          * use the ibm,npu-link-index property for that.</a>
<a name="2283"><span class="lineNum">    2283 </span>            :          */</a>
<a name="2284"><span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         atsd_lpar = SETFIELD(NPU2_XTS_MMIO_ATSD_LPARID, 0, lparid);</span></a>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         if (!lparid)</span></a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                 atsd_lpar = SETFIELD(NPU2_XTS_MMIO_ATSD_MSR_HV, atsd_lpar, 1);</span></a>
<a name="2287"><span class="lineNum">    2287 </span>            : </a>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         if (ndev-&gt;link_index &lt; ARRAY_SIZE(atsd_lpar_regs))</span></a>
<a name="2289"><span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 npu2_write(p, atsd_lpar_regs[ndev-&gt;link_index], atsd_lpar);</span></a>
<a name="2290"><span class="lineNum">    2290 </span>            :         else</a>
<a name="2291"><span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                 NPU2ERR(p, &quot;Unable to assign ATSD for link index %u\n&quot;,</span></a>
<a name="2292"><span class="lineNum">    2292 </span>            :                                 ndev-&gt;link_index);</a>
<a name="2293"><span class="lineNum">    2293 </span>            : </a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_STACK, xts_bdf_lpar,</span></a>
<a name="2295"><span class="lineNum">    2295 </span>            :                                 0x4 &gt;&gt; (ndev-&gt;brick_index / 2));</a>
<a name="2296"><span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         xts_bdf_lpar = SETFIELD(NPU2_XTS_BDF_MAP_BRICK, xts_bdf_lpar,</span></a>
<a name="2297"><span class="lineNum">    2297 </span>            :                                 (ndev-&gt;brick_index % 2));</a>
<a name="2298"><span class="lineNum">    2298 </span>            : </a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 :         NPU2DBG(p, &quot;XTS_BDF_MAP[%03d] = 0x%08llx\n&quot;, id, xts_bdf_lpar);</span></a>
<a name="2300"><span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         npu2_write(p, NPU2_XTS_BDF_MAP + id*8, xts_bdf_lpar);</span></a>
<a name="2301"><span class="lineNum">    2301 </span>            : </a>
<a name="2302"><span class="lineNum">    2302 </span>            :         /* Reset wildcard in the PID map and the refcounter */</a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         if (npu2_read(p, NPU2_XTS_PID_MAP + id*0x20) || p-&gt;ctx_ref[id]) {</span></a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;Resetting PID MAP for LPID %lld\n&quot;, lparid);</span></a>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                 p-&gt;ctx_ref[id] = 0;</span></a>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                 npu2_write(p, NPU2_XTS_PID_MAP + id*0x20, 0);</span></a>
<a name="2307"><span class="lineNum">    2307 </span>            :         }</a>
<a name="2308"><span class="lineNum">    2308 </span>            : </a>
<a name="2309"><span class="lineNum">    2309 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="2310"><span class="lineNum">    2310 </span><span class="lineNoCov">          0 :         unlock(&amp;p-&gt;lock);</span></a>
<a name="2311"><span class="lineNum">    2311 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="2312"><span class="lineNum">    2312 </span>            : }</a>
<a name="2313"><span class="lineNum">    2313 </span>            : opal_call(OPAL_NPU_MAP_LPAR, opal_npu_map_lpar, 4);</a>
<a name="2314"><span class="lineNum">    2314 </span>            : </a>
<a name="2315"><span class="lineNum">    2315 </span><span class="lineNoCov">          0 : static inline uint32_t npu2_relaxed_ordering_source_grpchp(uint32_t gcid)</span></a>
<a name="2316"><span class="lineNum">    2316 </span>            : {</a>
<a name="2317"><span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         if (gcid &amp; ~0x1b)</span></a>
<a name="2318"><span class="lineNum">    2318 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2319"><span class="lineNum">    2319 </span>            : </a>
<a name="2320"><span class="lineNum">    2320 </span>            :         /* Repack 0bGGGGCCC to 0bGGCC */</a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 :         return ((gcid &amp; 0x18) &gt;&gt; 1) | (gcid &amp; 0x3);</span></a>
<a name="2322"><span class="lineNum">    2322 </span>            : }</a>
<a name="2323"><span class="lineNum">    2323 </span>            : </a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 : static uint64_t npu2_relaxed_ordering_cfg_read(struct npu2_dev *ndev, int n)</span></a>
<a name="2325"><span class="lineNum">    2325 </span>            : {</a>
<a name="2326"><span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         uint64_t reg = NPU2_SM_REG_OFFSET(ndev, 0, NPU2_RELAXED_ORDERING_CFG(n));</span></a>
<a name="2327"><span class="lineNum">    2327 </span>            : </a>
<a name="2328"><span class="lineNum">    2328 </span><span class="lineNoCov">          0 :         return npu2_read(ndev-&gt;npu, reg);</span></a>
<a name="2329"><span class="lineNum">    2329 </span>            : }</a>
<a name="2330"><span class="lineNum">    2330 </span>            : </a>
<a name="2331"><span class="lineNum">    2331 </span><span class="lineNoCov">          0 : static void npu2_relaxed_ordering_cfg_write(struct npu2_dev *ndev, int n,</span></a>
<a name="2332"><span class="lineNum">    2332 </span>            :                                             uint64_t val)</a>
<a name="2333"><span class="lineNum">    2333 </span>            : {</a>
<a name="2334"><span class="lineNum">    2334 </span><span class="lineNoCov">          0 :         uint64_t reg;</span></a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         int sm;</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            : </a>
<a name="2337"><span class="lineNum">    2337 </span>            :         /* Set every register on our stack */</a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         for (sm = NPU2_BLOCK_SM_0; sm &lt;= NPU2_BLOCK_SM_3; sm++) {</span></a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                 reg = NPU2_SM_REG_OFFSET(ndev, sm, NPU2_RELAXED_ORDERING_CFG(n));</span></a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 npu2_write(ndev-&gt;npu, reg, val);</span></a>
<a name="2341"><span class="lineNum">    2341 </span>            :         }</a>
<a name="2342"><span class="lineNum">    2342 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2343"><span class="lineNum">    2343 </span>            : </a>
<a name="2344"><span class="lineNum">    2344 </span>            : /*</a>
<a name="2345"><span class="lineNum">    2345 </span>            :  * Parse the value of a relaxed ordering config register. Returns SOURCE0 or</a>
<a name="2346"><span class="lineNum">    2346 </span>            :  * SOURCE1 register mask if relaxed ordering is set for the given chip/pec.</a>
<a name="2347"><span class="lineNum">    2347 </span>            :  * Returns 0 if unset.</a>
<a name="2348"><span class="lineNum">    2348 </span>            :  */</a>
<a name="2349"><span class="lineNum">    2349 </span><span class="lineNoCov">          0 : static uint64_t npu2_relaxed_ordering_cfg_enabled(uint64_t val, uint32_t gcid,</span></a>
<a name="2350"><span class="lineNum">    2350 </span>            :                                                   int pec)</a>
<a name="2351"><span class="lineNum">    2351 </span>            : {</a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :         uint32_t src, grpchp;</span></a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :         uint64_t mask;</span></a>
<a name="2354"><span class="lineNum">    2354 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="2355"><span class="lineNum">    2355 </span>            : </a>
<a name="2356"><span class="lineNum">    2356 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span></a>
<a name="2357"><span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 mask = NPU2_RELAXED_ORDERING_SOURCE(i);</span></a>
<a name="2358"><span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                 src = GETFIELD(mask, val);</span></a>
<a name="2359"><span class="lineNum">    2359 </span>            : </a>
<a name="2360"><span class="lineNum">    2360 </span><span class="lineNoCov">          0 :                 if (!GETFIELD(NPU2_RELAXED_ORDERING_SOURCE_ENA, src))</span></a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            : </a>
<a name="2363"><span class="lineNum">    2363 </span><span class="lineNoCov">          0 :                 if (GETFIELD(NPU2_RELAXED_ORDERING_SOURCE_PECSEL, src) != pec)</span></a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2365"><span class="lineNum">    2365 </span>            : </a>
<a name="2366"><span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                 grpchp = GETFIELD(NPU2_RELAXED_ORDERING_SOURCE_GRPCHP, src);</span></a>
<a name="2367"><span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                 if (grpchp == npu2_relaxed_ordering_source_grpchp(gcid))</span></a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                         return mask;</span></a>
<a name="2369"><span class="lineNum">    2369 </span>            : </a>
<a name="2370"><span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                 if (grpchp == 0xf) /* match all */</span></a>
<a name="2371"><span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                         return mask;</span></a>
<a name="2372"><span class="lineNum">    2372 </span>            :         }</a>
<a name="2373"><span class="lineNum">    2373 </span>            : </a>
<a name="2374"><span class="lineNum">    2374 </span>            :         return 0;</a>
<a name="2375"><span class="lineNum">    2375 </span>            : }</a>
<a name="2376"><span class="lineNum">    2376 </span>            : </a>
<a name="2377"><span class="lineNum">    2377 </span><span class="lineNoCov">          0 : static int npu2_enable_relaxed_ordering(struct npu2_dev *ndev, uint32_t gcid,</span></a>
<a name="2378"><span class="lineNum">    2378 </span>            :                                         int pec)</a>
<a name="2379"><span class="lineNum">    2379 </span>            : {</a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :         uint64_t val, mask;</span></a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineNoCov">          0 :         uint32_t src;</span></a>
<a name="2382"><span class="lineNum">    2382 </span><span class="lineNoCov">          0 :         int rc = OPAL_RESOURCE;</span></a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="2384"><span class="lineNum">    2384 </span>            : </a>
<a name="2385"><span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         NPU2DEVINF(ndev, &quot;Enabling relaxed ordering for PEC %d on chip %d\n&quot;, pec, gcid);</span></a>
<a name="2386"><span class="lineNum">    2386 </span><span class="lineNoCov">          0 :         lock(&amp;ndev-&gt;npu-&gt;lock);</span></a>
<a name="2387"><span class="lineNum">    2387 </span>            : </a>
<a name="2388"><span class="lineNum">    2388 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span></a>
<a name="2389"><span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 val = npu2_relaxed_ordering_cfg_read(ndev, i);</span></a>
<a name="2390"><span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                 if (!npu2_relaxed_ordering_cfg_enabled(val, gcid, pec))</span></a>
<a name="2391"><span class="lineNum">    2391 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2392"><span class="lineNum">    2392 </span>            : </a>
<a name="2393"><span class="lineNum">    2393 </span>            :                 /* Already enabled */</a>
<a name="2394"><span class="lineNum">    2394 </span><span class="lineNoCov">          0 :                 rc = OPAL_SUCCESS;</span></a>
<a name="2395"><span class="lineNum">    2395 </span><span class="lineNoCov">          0 :                 goto out;</span></a>
<a name="2396"><span class="lineNum">    2396 </span>            :         }</a>
<a name="2397"><span class="lineNum">    2397 </span>            : </a>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         src = NPU2_RELAXED_ORDERING_SOURCE_WRENA |</span></a>
<a name="2399"><span class="lineNum">    2399 </span>            :               NPU2_RELAXED_ORDERING_SOURCE_RDENA;</a>
<a name="2400"><span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         src = SETFIELD(NPU2_RELAXED_ORDERING_SOURCE_PECSEL, src, pec);</span></a>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         src = SETFIELD(NPU2_RELAXED_ORDERING_SOURCE_GRPCHP, src,</span></a>
<a name="2402"><span class="lineNum">    2402 </span>            :                        npu2_relaxed_ordering_source_grpchp(gcid));</a>
<a name="2403"><span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         src = SETFIELD(NPU2_RELAXED_ORDERING_SOURCE_WRMIN, src, 0);</span></a>
<a name="2404"><span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         src = SETFIELD(NPU2_RELAXED_ORDERING_SOURCE_WRMAX, src, 23);</span></a>
<a name="2405"><span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         src = SETFIELD(NPU2_RELAXED_ORDERING_SOURCE_RDMIN, src, 0);</span></a>
<a name="2406"><span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         src = SETFIELD(NPU2_RELAXED_ORDERING_SOURCE_RDMAX, src, 47);</span></a>
<a name="2407"><span class="lineNum">    2407 </span>            : </a>
<a name="2408"><span class="lineNum">    2408 </span>            :         /* Find somewhere to write this config */</a>
<a name="2409"><span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span></a>
<a name="2410"><span class="lineNum">    2410 </span><span class="lineNoCov">          0 :                 val = npu2_relaxed_ordering_cfg_read(ndev, i);</span></a>
<a name="2411"><span class="lineNum">    2411 </span>            : </a>
<a name="2412"><span class="lineNum">    2412 </span><span class="lineNoCov">          0 :                 if (!GETFIELD(NPU2_RELAXED_ORDERING_SOURCE_ENA &lt;&lt; 32, val))</span></a>
<a name="2413"><span class="lineNum">    2413 </span>            :                         mask = NPU2_RELAXED_ORDERING_SOURCE(0);</a>
<a name="2414"><span class="lineNum">    2414 </span><span class="lineNoCov">          0 :                 else if (!GETFIELD(NPU2_RELAXED_ORDERING_SOURCE_ENA, val))</span></a>
<a name="2415"><span class="lineNum">    2415 </span>            :                         mask = NPU2_RELAXED_ORDERING_SOURCE(1);</a>
<a name="2416"><span class="lineNum">    2416 </span>            :                 else</a>
<a name="2417"><span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2418"><span class="lineNum">    2418 </span>            : </a>
<a name="2419"><span class="lineNum">    2419 </span><span class="lineNoCov">          0 :                 val = SETFIELD(mask, val, src);</span></a>
<a name="2420"><span class="lineNum">    2420 </span><span class="lineNoCov">          0 :                 npu2_relaxed_ordering_cfg_write(ndev, i, val);</span></a>
<a name="2421"><span class="lineNum">    2421 </span>            : </a>
<a name="2422"><span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 rc = OPAL_SUCCESS;</span></a>
<a name="2423"><span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2424"><span class="lineNum">    2424 </span>            :         }</a>
<a name="2425"><span class="lineNum">    2425 </span>            : </a>
<a name="2426"><span class="lineNum">    2426 </span><span class="lineNoCov">          0 : out:</span></a>
<a name="2427"><span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         unlock(&amp;ndev-&gt;npu-&gt;lock);</span></a>
<a name="2428"><span class="lineNum">    2428 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="2429"><span class="lineNum">    2429 </span>            : }</a>
<a name="2430"><span class="lineNum">    2430 </span>            : </a>
<a name="2431"><span class="lineNum">    2431 </span><span class="lineNoCov">          0 : static void npu2_disable_relaxed_ordering(struct npu2_dev *ndev, uint32_t gcid,</span></a>
<a name="2432"><span class="lineNum">    2432 </span>            :                                           int pec)</a>
<a name="2433"><span class="lineNum">    2433 </span>            : {</a>
<a name="2434"><span class="lineNum">    2434 </span><span class="lineNoCov">          0 :         uint64_t val, mask;</span></a>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="2436"><span class="lineNum">    2436 </span>            : </a>
<a name="2437"><span class="lineNum">    2437 </span><span class="lineNoCov">          0 :         NPU2DEVINF(ndev, &quot;Disabling relaxed ordering for PEC %d on chip %d\n&quot;, pec, gcid);</span></a>
<a name="2438"><span class="lineNum">    2438 </span><span class="lineNoCov">          0 :         lock(&amp;ndev-&gt;npu-&gt;lock);</span></a>
<a name="2439"><span class="lineNum">    2439 </span>            : </a>
<a name="2440"><span class="lineNum">    2440 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span></a>
<a name="2441"><span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                 val = npu2_relaxed_ordering_cfg_read(ndev, i);</span></a>
<a name="2442"><span class="lineNum">    2442 </span>            : </a>
<a name="2443"><span class="lineNum">    2443 </span><span class="lineNoCov">          0 :                 mask = npu2_relaxed_ordering_cfg_enabled(val, gcid, pec);</span></a>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                 if (!mask)</span></a>
<a name="2445"><span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2446"><span class="lineNum">    2446 </span>            : </a>
<a name="2447"><span class="lineNum">    2447 </span><span class="lineNoCov">          0 :                 val = SETFIELD(mask, val, 0);</span></a>
<a name="2448"><span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                 npu2_relaxed_ordering_cfg_write(ndev, i, val);</span></a>
<a name="2449"><span class="lineNum">    2449 </span>            :         }</a>
<a name="2450"><span class="lineNum">    2450 </span>            : </a>
<a name="2451"><span class="lineNum">    2451 </span><span class="lineNoCov">          0 :         unlock(&amp;ndev-&gt;npu-&gt;lock);</span></a>
<a name="2452"><span class="lineNum">    2452 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2453"><span class="lineNum">    2453 </span>            : </a>
<a name="2454"><span class="lineNum">    2454 </span>            : /*</a>
<a name="2455"><span class="lineNum">    2455 </span>            :  * Enable or disable relaxed ordering on all nvlinks for a given PEC. May leave</a>
<a name="2456"><span class="lineNum">    2456 </span>            :  * relaxed ordering partially enabled if there are insufficient HW resources to</a>
<a name="2457"><span class="lineNum">    2457 </span>            :  * enable it on all links.</a>
<a name="2458"><span class="lineNum">    2458 </span>            :  */</a>
<a name="2459"><span class="lineNum">    2459 </span><span class="lineNoCov">          0 : static int npu2_set_relaxed_ordering(uint32_t gcid, int pec, bool enable)</span></a>
<a name="2460"><span class="lineNum">    2460 </span>            : {</a>
<a name="2461"><span class="lineNum">    2461 </span><span class="lineNoCov">          0 :         int rc = OPAL_SUCCESS;</span></a>
<a name="2462"><span class="lineNum">    2462 </span><span class="lineNoCov">          0 :         struct phb *phb;</span></a>
<a name="2463"><span class="lineNum">    2463 </span><span class="lineNoCov">          0 :         struct npu2 *npu;</span></a>
<a name="2464"><span class="lineNum">    2464 </span><span class="lineNoCov">          0 :         struct npu2_dev *ndev;</span></a>
<a name="2465"><span class="lineNum">    2465 </span>            : </a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         for_each_phb(phb) {</span></a>
<a name="2467"><span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                 if (phb-&gt;phb_type != phb_type_npu_v2)</span></a>
<a name="2468"><span class="lineNum">    2468 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2469"><span class="lineNum">    2469 </span>            : </a>
<a name="2470"><span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                 npu = phb_to_npu2_nvlink(phb);</span></a>
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                 for (int i = 0; i &lt; npu-&gt;total_devices; i++) {</span></a>
<a name="2472"><span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                         ndev = &amp;npu-&gt;devices[i];</span></a>
<a name="2473"><span class="lineNum">    2473 </span><span class="lineNoCov">          0 :                         if (enable)</span></a>
<a name="2474"><span class="lineNum">    2474 </span><span class="lineNoCov">          0 :                                 rc = npu2_enable_relaxed_ordering(ndev, gcid, pec);</span></a>
<a name="2475"><span class="lineNum">    2475 </span>            :                         else</a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 :                                 npu2_disable_relaxed_ordering(ndev, gcid, pec);</span></a>
<a name="2477"><span class="lineNum">    2477 </span>            : </a>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                         if (rc != OPAL_SUCCESS) {</span></a>
<a name="2479"><span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                                 NPU2DEVINF(ndev, &quot;Insufficient resources to activate relaxed ordering mode\n&quot;);</span></a>
<a name="2480"><span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                                 return OPAL_RESOURCE;</span></a>
<a name="2481"><span class="lineNum">    2481 </span>            :                         }</a>
<a name="2482"><span class="lineNum">    2482 </span>            :                 }</a>
<a name="2483"><span class="lineNum">    2483 </span>            :         }</a>
<a name="2484"><span class="lineNum">    2484 </span>            : </a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="2486"><span class="lineNum">    2486 </span>            : }</a>
<a name="2487"><span class="lineNum">    2487 </span>            : </a>
<a name="2488"><span class="lineNum">    2488 </span><span class="lineNoCov">          0 : static int npu2_check_relaxed_ordering(struct phb *phb __unused,</span></a>
<a name="2489"><span class="lineNum">    2489 </span>            :                                        struct pci_device *pd, void *enable)</a>
<a name="2490"><span class="lineNum">    2490 </span>            : {</a>
<a name="2491"><span class="lineNum">    2491 </span>            :         /*</a>
<a name="2492"><span class="lineNum">    2492 </span>            :          * IBM PCIe bridge devices (ie. the root ports) can always allow relaxed</a>
<a name="2493"><span class="lineNum">    2493 </span>            :          * ordering</a>
<a name="2494"><span class="lineNum">    2494 </span>            :          */</a>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         if (pd-&gt;vdid == 0x04c11014)</span></a>
<a name="2496"><span class="lineNum">    2496 </span><span class="lineNoCov">          0 :                 pd-&gt;allow_relaxed_ordering = true;</span></a>
<a name="2497"><span class="lineNum">    2497 </span>            : </a>
<a name="2498"><span class="lineNum">    2498 </span><span class="lineNoCov">          0 :         PCIDBG(phb, pd-&gt;bdfn, &quot;Checking relaxed ordering config\n&quot;);</span></a>
<a name="2499"><span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         if (pd-&gt;allow_relaxed_ordering)</span></a>
<a name="2500"><span class="lineNum">    2500 </span>            :                 return 0;</a>
<a name="2501"><span class="lineNum">    2501 </span>            : </a>
<a name="2502"><span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         PCIDBG(phb, pd-&gt;bdfn, &quot;Relaxed ordering not allowed\n&quot;);</span></a>
<a name="2503"><span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         *(bool *) enable = false;</span></a>
<a name="2504"><span class="lineNum">    2504 </span>            : </a>
<a name="2505"><span class="lineNum">    2505 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="2506"><span class="lineNum">    2506 </span>            : }</a>
<a name="2507"><span class="lineNum">    2507 </span>            : </a>
<a name="2508"><span class="lineNum">    2508 </span><span class="lineNoCov">          0 : static int64_t opal_npu_set_relaxed_order(uint64_t phb_id, uint16_t bdfn,</span></a>
<a name="2509"><span class="lineNum">    2509 </span>            :                                           bool request_enabled)</a>
<a name="2510"><span class="lineNum">    2510 </span>            : {</a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2512"><span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         struct phb4 *phb4;</span></a>
<a name="2513"><span class="lineNum">    2513 </span><span class="lineNoCov">          0 :         uint32_t chip_id, pec;</span></a>
<a name="2514"><span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         struct pci_device *pd;</span></a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         bool enable = true;</span></a>
<a name="2516"><span class="lineNum">    2516 </span>            : </a>
<a name="2517"><span class="lineNum">    2517 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_pcie_v4)</span></a>
<a name="2518"><span class="lineNum">    2518 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2519"><span class="lineNum">    2519 </span>            : </a>
<a name="2520"><span class="lineNum">    2520 </span><span class="lineNoCov">          0 :         phb4 = phb_to_phb4(phb);</span></a>
<a name="2521"><span class="lineNum">    2521 </span><span class="lineNoCov">          0 :         pec = phb4-&gt;pec;</span></a>
<a name="2522"><span class="lineNum">    2522 </span><span class="lineNoCov">          0 :         chip_id = phb4-&gt;chip_id;</span></a>
<a name="2523"><span class="lineNum">    2523 </span>            : </a>
<a name="2524"><span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         if (npu2_relaxed_ordering_source_grpchp(chip_id) == OPAL_PARAMETER)</span></a>
<a name="2525"><span class="lineNum">    2525 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2526"><span class="lineNum">    2526 </span>            : </a>
<a name="2527"><span class="lineNum">    2527 </span><span class="lineNoCov">          0 :         pd = pci_find_dev(phb, bdfn);</span></a>
<a name="2528"><span class="lineNum">    2528 </span><span class="lineNoCov">          0 :         if (!pd)</span></a>
<a name="2529"><span class="lineNum">    2529 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2530"><span class="lineNum">    2530 </span>            : </a>
<a name="2531"><span class="lineNum">    2531 </span>            :         /*</a>
<a name="2532"><span class="lineNum">    2532 </span>            :          * Not changing state, so no need to rescan PHB devices to determine if</a>
<a name="2533"><span class="lineNum">    2533 </span>            :          * we need to enable/disable it</a>
<a name="2534"><span class="lineNum">    2534 </span>            :          */</a>
<a name="2535"><span class="lineNum">    2535 </span><span class="lineNoCov">          0 :         if (pd-&gt;allow_relaxed_ordering == request_enabled)</span></a>
<a name="2536"><span class="lineNum">    2536 </span>            :                 return OPAL_SUCCESS;</a>
<a name="2537"><span class="lineNum">    2537 </span>            : </a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         pd-&gt;allow_relaxed_ordering = request_enabled;</span></a>
<a name="2539"><span class="lineNum">    2539 </span>            : </a>
<a name="2540"><span class="lineNum">    2540 </span>            :         /*</a>
<a name="2541"><span class="lineNum">    2541 </span>            :          * Walk all devices on this PHB to ensure they all support relaxed</a>
<a name="2542"><span class="lineNum">    2542 </span>            :          * ordering</a>
<a name="2543"><span class="lineNum">    2543 </span>            :          */</a>
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         pci_walk_dev(phb, NULL, npu2_check_relaxed_ordering, &amp;enable);</span></a>
<a name="2545"><span class="lineNum">    2545 </span>            : </a>
<a name="2546"><span class="lineNum">    2546 </span><span class="lineNoCov">          0 :         if (request_enabled &amp;&amp; !enable) {</span></a>
<a name="2547"><span class="lineNum">    2547 </span>            :                 /*</a>
<a name="2548"><span class="lineNum">    2548 </span>            :                  * Not all devices on this PHB support relaxed-ordering</a>
<a name="2549"><span class="lineNum">    2549 </span>            :                  * mode so we can't enable it as requested</a>
<a name="2550"><span class="lineNum">    2550 </span>            :                  */</a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;Cannot set relaxed ordering for PEC %d on chip %d\n&quot;,</span></a>
<a name="2552"><span class="lineNum">    2552 </span>            :                       pec, chip_id);</a>
<a name="2553"><span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 return OPAL_CONSTRAINED;</span></a>
<a name="2554"><span class="lineNum">    2554 </span>            :         }</a>
<a name="2555"><span class="lineNum">    2555 </span>            : </a>
<a name="2556"><span class="lineNum">    2556 </span><span class="lineNoCov">          0 :         if (npu2_set_relaxed_ordering(chip_id, pec, request_enabled) != OPAL_SUCCESS) {</span></a>
<a name="2557"><span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                 npu2_set_relaxed_ordering(chip_id, pec, false);</span></a>
<a name="2558"><span class="lineNum">    2558 </span><span class="lineNoCov">          0 :                 return OPAL_RESOURCE;</span></a>
<a name="2559"><span class="lineNum">    2559 </span>            :         }</a>
<a name="2560"><span class="lineNum">    2560 </span>            : </a>
<a name="2561"><span class="lineNum">    2561 </span><span class="lineNoCov">          0 :         phb4-&gt;ro_state = request_enabled;</span></a>
<a name="2562"><span class="lineNum">    2562 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="2563"><span class="lineNum">    2563 </span>            : }</a>
<a name="2564"><span class="lineNum">    2564 </span>            : opal_call(OPAL_NPU_SET_RELAXED_ORDER, opal_npu_set_relaxed_order, 3);</a>
<a name="2565"><span class="lineNum">    2565 </span>            : </a>
<a name="2566"><span class="lineNum">    2566 </span><span class="lineNoCov">          0 : static int64_t opal_npu_get_relaxed_order(uint64_t phb_id,</span></a>
<a name="2567"><span class="lineNum">    2567 </span>            :                                           uint16_t bdfn __unused)</a>
<a name="2568"><span class="lineNum">    2568 </span>            : {</a>
<a name="2569"><span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         struct phb *phb = pci_get_phb(phb_id);</span></a>
<a name="2570"><span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         struct phb4 *phb4;</span></a>
<a name="2571"><span class="lineNum">    2571 </span>            : </a>
<a name="2572"><span class="lineNum">    2572 </span><span class="lineNoCov">          0 :         if (!phb || phb-&gt;phb_type != phb_type_pcie_v4)</span></a>
<a name="2573"><span class="lineNum">    2573 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span><span class="lineNoCov">          0 :         phb4 = phb_to_phb4(phb);</span></a>
<a name="2576"><span class="lineNum">    2576 </span><span class="lineNoCov">          0 :         return phb4-&gt;ro_state;</span></a>
<a name="2577"><span class="lineNum">    2577 </span>            : }</a>
<a name="2578"><span class="lineNum">    2578 </span>            : opal_call(OPAL_NPU_GET_RELAXED_ORDER, opal_npu_get_relaxed_order, 2);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
