---
icon: lucide/rocket
---

# Get started

## Guidelines

<div class="grid cards" markdown>

- :material-book-open-page-variant:{ .lg .middle } __Resource guide__

    ---

    A curated set of websites, courses, videos, books, standards, and tools focused on UVM and SystemVerilog verification.

    [:octicons-arrow-right-24: Read more](guidelines/resource-guide.md)

- :fontawesome-solid-ruler:{ .lg .middle } __UVM Coding Guidelines__

    ---

    Recommended best practices and style references for writing clean, maintainable and scalable UVM-based verification.

    [:octicons-arrow-right-24: Read more](guidelines/coding-guidelines.md)

- :fontawesome-solid-ruler-horizontal:{ .lg .middle } __Verification Plan__

    ---

    How to turn a specification into a structured verification plan: what to verify, priorities, and how to track progress to closure.

    [:octicons-arrow-right-24: Read more](guidelines/verification-plan.md)

- :material-chart-bar:{ .lg .middle } __Coverage Metrics__

    ---

    Learn how coverage measures verification progress and supports coverage closure with meaningful metrics and actions.

    [:octicons-arrow-right-24: Read more](guidelines/coverage-metrics.md)

</div>

## UVC Templates

<div class="grid cards" markdown>

- :octicons-package-16:{ .lg .middle } __UVM Sequence Item__

    ---

    The UVM Sequence Item is the base class for user-defined transactions used by sequences and sequencers to generate and control stimulus.

    [:octicons-arrow-right-24: Read more](uvc-templates/sequence-item.md)

</div>

## Advanded Techniques

<div class="grid cards" markdown>

- :material-door-open:{ .lg .middle } __UVM HDL Backfoor Access__

    ---

    Provides a mechanism to read and write DUT signals and registers directly, bypassing the bus interface.

    [:octicons-arrow-right-24: Read more](advanced-techniques/hdl-backdoor-access.md)

</div>
