<device>
  <name>cache_level</name>
  <level>1</level>
</device>

<device>
  <name>cache_l1_D</name>
  <type>cache</type>
  <size>128</size>
  <associativity>4</associativity>
  <blocksize>64</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>3</readlatency>
  <writelatency>3</writelatency>
</device>

<device>
  <name>DRAM</name>
  <size>8*1024*1024</size>
  <readlatency>50</readlatency>
  <writelatency>50</writelatency>
</device>
