//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_StridedSlice_split_2837708302800743404_kernel0

.visible .entry Fused_StridedSlice_split_2837708302800743404_kernel0(
	.param .u64 Fused_StridedSlice_split_2837708302800743404_kernel0_param_0,
	.param .u64 Fused_StridedSlice_split_2837708302800743404_kernel0_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [Fused_StridedSlice_split_2837708302800743404_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_StridedSlice_split_2837708302800743404_kernel0_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r3, %r1, 3;
	mov.u32 	%r2, %tid.y;
	add.s32 	%r4, %r3, %r2;
	setp.gt.s32	%p1, %r4, 10148;
	@%p1 bra 	BB0_2;

	mul.lo.s32 	%r5, %r1, 968;
	mad.lo.s32 	%r6, %r2, 121, %r5;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r8, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.nc.f32 	%f1, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.f32 	[%rd7], %f1;
	ld.global.nc.f32 	%f2, [%rd5+4912116];
	st.global.f32 	[%rd7+4912116], %f2;
	ld.global.nc.f32 	%f3, [%rd5+9824232];
	st.global.f32 	[%rd7+9824232], %f3;
	ld.global.nc.f32 	%f4, [%rd5+14736348];
	st.global.f32 	[%rd7+14736348], %f4;
	ld.global.nc.f32 	%f5, [%rd5+19648464];
	st.global.f32 	[%rd7+19648464], %f5;
	ld.global.nc.f32 	%f6, [%rd5+24560580];
	st.global.f32 	[%rd7+24560580], %f6;
	ld.global.nc.f32 	%f7, [%rd5+29472696];
	st.global.f32 	[%rd7+29472696], %f7;
	ld.global.nc.f32 	%f8, [%rd5+34384812];
	st.global.f32 	[%rd7+34384812], %f8;

BB0_2:
	ret;
}


