m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim
Eav_hdmi_controller
Z1 w1519328058
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8D:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd
Z7 FD:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd
l0
L19
V6c24YT7A<C;AQ66j87Jmz1
!s100 3>`Gk[U2;o?B6o<Y^<j]@0
Z8 OV;C;10.5b;63
31
Z9 !s110 1519328420
!i10b 1
Z10 !s108 1519328420.000000
Z11 !s90 -reportprogress|300|-93|-work|work|D:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd|
Z12 !s107 D:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Aav_hdmi_controller_arch
Z15 DEx4 work 7 encoder 0 22 cfKQd4c;e]EV1YjibREP72
R2
R3
R4
R5
Z16 DEx4 work 18 av_hdmi_controller 0 22 6c24YT7A<C;AQ66j87Jmz1
l83
L48
VDYcOcnC7dV1IT9Mk8zja_2
!s100 `aJlSmUUKRc[GE4AAcR1<1
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eencoder
Z17 w1513685969
R2
R3
R4
R5
R0
Z18 8D:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd
Z19 FD:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd
l0
L6
VcfKQd4c;e]EV1YjibREP72
!s100 V<J?FiCkH5H[EzX^b7U1V2
R8
31
R9
!i10b 1
Z20 !s108 1519328419.000000
Z21 !s90 -reportprogress|300|-93|-work|work|D:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd|
Z22 !s107 D:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd|
!i113 1
R13
R14
Aencoder_arch
R2
R3
R4
R5
R15
l27
L18
VmNo7oF9k>HJH[_[`IEcO11
!s100 kc2l:ZU0VG_?`1lf2jEMb0
R8
31
R9
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Ehdmi_top
Z23 w1519246676
R5
R4
Z24 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R0
Z25 8D:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd
Z26 FD:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd
l0
L7
VO^7Zn73OQS7Zi]SC]5RhW3
!s100 G64?b_Oi]b;RT>fT2I]OE3
R8
31
R9
!i10b 1
R10
Z27 !s90 -reportprogress|300|-93|-work|work|D:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd|
Z28 !s107 D:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd|
!i113 1
R13
R14
Ahdmi_top_arch
R2
R3
R16
Z29 DEx4 work 16 video_controller 0 22 ReWYaAaRWhC7:YJlKCK_@3
R5
R4
R24
DEx4 work 8 hdmi_top 0 22 O^7Zn73OQS7Zi]SC]5RhW3
l35
L18
VdHfM]P<RbWSCUNol_Igni1
!s100 Z328YjMcLm7F8kfo7GHae3
R8
31
R9
!i10b 1
R10
R27
R28
!i113 1
R13
R14
Ehdmi_top_tb
Z30 w1519246999
R3
Z31 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R5
R4
R24
R0
Z32 8D:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd
Z33 FD:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd
l0
L10
Vg`BeMk94722o?<9I0_gY02
!s100 8[Ec0RLU>g;8_iLC3]L;c2
R8
31
R9
!i10b 1
R10
Z34 !s90 -reportprogress|300|-93|-work|work|D:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd|
Z35 !s107 D:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd|
!i113 1
R13
R14
Ahdmi_top_tb_arch
R3
R31
R2
R5
R4
R24
DEx4 work 11 hdmi_top_tb 0 22 g`BeMk94722o?<9I0_gY02
l31
L13
VS>z5ic28Lb@CbaV1gdh1T0
!s100 QSLL[jIVZj0Z6aWOUM8CM3
R8
31
R9
!i10b 1
R10
R34
R35
!i113 1
R13
R14
Evideo_controller
Z36 w1519246717
R5
R4
R24
R0
Z37 8D:/intelFPGA_lite/17.0/test_hdmi/video_controller.vhd
Z38 FD:/intelFPGA_lite/17.0/test_hdmi/video_controller.vhd
l0
L7
VReWYaAaRWhC7:YJlKCK_@3
!s100 OmjRKaZlU:7B_MIM`?1_[3
R8
31
Z39 !s110 1519328419
!i10b 1
R20
Z40 !s90 -reportprogress|300|-93|-work|work|D:/intelFPGA_lite/17.0/test_hdmi/video_controller.vhd|
Z41 !s107 D:/intelFPGA_lite/17.0/test_hdmi/video_controller.vhd|
!i113 1
R13
R14
Avideo_controller_arch
R5
R4
R24
R29
l49
L42
VLAaU5l4C;<HUloz1^PeFH0
!s100 B5@djnE;JO90c3M3GTLDK0
R8
31
R39
!i10b 1
R20
R40
R41
!i113 1
R13
R14
