$date
	Thu Aug 10 11:30:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module upcounter_tb $end
$var wire 3 ! counter [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 3 $ counter [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#5000
b0 !
b0 $
1#
1"
#10000
0"
#15000
b1 !
b1 $
1"
#20000
0"
#25000
b10 !
b10 $
1"
#30000
0"
#35000
b11 !
b11 $
1"
#40000
0"
#45000
b100 !
b100 $
1"
#50000
0"
#55000
b101 !
b101 $
1"
#60000
0"
#65000
b110 !
b110 $
1"
#70000
0"
#75000
b111 !
b111 $
1"
#80000
0"
#85000
b0 !
b0 $
0#
1"
#90000
1#
0"
#95000
b1 !
b1 $
1"
#100000
0"
#105000
b10 !
b10 $
1"
#110000
0"
#115000
b11 !
b11 $
1"
#120000
0"
#125000
b100 !
b100 $
1"
#130000
0"
#135000
b101 !
b101 $
1"
#140000
0"
#145000
b110 !
b110 $
1"
#150000
0"
#155000
b111 !
b111 $
1"
#160000
0"
#165000
b0 !
b0 $
1"
#170000
0"
