Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40000000,0x40000000,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40000000,0x40000004,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,CR,1,1,Yes,
0x40000000,0x40000008,14.4.2TIM1 and TIM8 slave mode control register (TIMx_SMCR)   ,CR,CR,1,1,Yes,
0x40000000,0x40000014,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000000,0x40000018,TIMx capture/compare mode register 1 (TIMx_CCMR1),CR,CR,1,1,Yes,
0x40000000,0x40000020,14.4.9TIM1 and TIM8 capture/compare enable register (TIMx_CCER)   ,CR,CR,1,1,Yes,
0x40000000,0x40000028,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000000,0x4000002c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000000,0x40000038,14.4.15 TIM1 and TIM8 capture/compare register 2 (TIMx_CCR2)  ,DR,DR,0,1,Yes,
0x40000400,0x40000400,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40000400,0x40000404,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,CR,1,1,Yes,
0x40000400,0x40000408,14.4.2TIM1 and TIM8 slave mode control register (TIMx_SMCR)   ,CR,CR,1,1,Yes,
0x40000400,0x40000414,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000400,0x4000041c,TIMx capture/compare mode register 2 (TIMx_CCMR2),CR,CR,1,1,Yes,
0x40000400,0x40000420,14.4.9TIM1 and TIM8 capture/compare enable register (TIMx_CCER)   ,CR,CR,1,1,Yes,
0x40000400,0x40000428,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000400,0x4000042c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000400,0x4000043c,14.4.16 TIM1 and TIM8 capture/compare register 3 (TIMx_CCR3)  ,DR,DR,0,1,Yes,
0x40000400,0x40000440,14.4.17 TIM1 and TIM8 capture/compare register 4 (TIMx_CCR4)  ,DR,DR,0,1,Yes,
0x40000800,0x40000800,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40000800,0x40000804,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,CR,1,1,Yes,
0x40000800,0x40000808,14.4.2TIM1 and TIM8 slave mode control register (TIMx_SMCR)   ,CR,CR,1,1,Yes,
0x40000800,0x40000814,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000800,0x4000081c,TIMx capture/compare mode register 2 (TIMx_CCMR2),CR,CR,1,1,Yes,
0x40000800,0x40000820,14.4.9TIM1 and TIM8 capture/compare enable register (TIMx_CCER)   ,CR,CR,1,1,Yes,
0x40000800,0x40000828,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000800,0x4000082c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000800,0x4000083c,14.4.16 TIM1 and TIM8 capture/compare register 3 (TIMx_CCR3)  ,DR,DR,0,1,Yes,
0x40000800,0x40000840,14.4.17 TIM1 and TIM8 capture/compare register 4 (TIMx_CCR4)  ,DR,DR,0,1,Yes,
0x40005400,0x40005400,27I2C Control register 1 (I2C_CR1) ,CR,CR,1,1,Yes,
0x40005400,0x40005404,26.6.1I2C Control register 2 (I2C_CR2) ,CR,DR,0,1,NO,
0x40005400,0x40005408,26.6.2I2C Own address register 1 (I2C_OAR1) ,CR,DR,0,1,NO,
0x40005400,0x4000540c,26.6.3I2C Own address register 2 (I2C_OAR2) ,CR,DR,0,1,NO,
0x40005400,0x40005410,26.6.4I2C Data register (I2C_DR)  ,DR,DR,1,1,Yes,
0x40005400,0x40005414,26.6.5I2C Status register 1 (I2C_SR1)   ,SR,SR,1,1,Yes,
0x40005400,0x40005418,26.6.6I2C Status register 2 (I2C_SR2)   ,SR,SR,1,0,Yes,
0x40005400,0x4000541c,26.6.7I2C Clock control register (I2C_CCR)   ,CR,DR,0,1,NO,
0x40005400,0x40005420,26.6.8I2C TRISE register (I2C_TRISE)  ,CR,DR,0,1,NO,
0x40010800,0x40010800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010804,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010810,9.2.4Port bit set/reset register (GPIOx_BSRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40010c00,0x40010c00,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010c00,0x40010c04,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40011000,0x40011004,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40011000,0x4001100c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,DR,1,1,Yes,
0x40011000,0x40011010,9.2.4Port bit set/reset register (GPIOx_BSRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40012c00,0x40012c00,TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40012c00,0x40012c04,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,CR,1,1,Yes,
0x40012c00,0x40012c08,TIM1 and TIM8 slave mode control register (TIMx_SMCR)   ,CR,CR,1,1,Yes,
0x40012c00,0x40012c14,TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40012c00,0x40012c1c,TIM1 and TIM8 capture/compare mode register 2 (TIMx_CCMR2),CR,CR,1,1,Yes,
0x40012c00,0x40012c20,14.4.9TIM1 and TIM8 capture/compare enable register (TIMx_CCER),CR,CR,1,1,Yes,
0x40012c00,0x40012c28,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40012c00,0x40012c2c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40012c00,0x40012c30,14.4.13 TIM1 and TIM8 repetition counter register (TIMx_RCR)  ,CR,DR,0,1,NO,
0x40012c00,0x40012c40,14.4.17 TIM1 and TIM8 capture/compare register 4 (TIMx_CCR4)  ,DR,DR,0,1,Yes,
0x40012c00,0x40012c44,14.4.18 TIM1 and TIM8 break and dead-time register (TIMx_BDTR)   ,CR,DR,0,1,NO,
0x40013800,0x40013800,Status register (USART_SR)  ,SR,SR,1,0,Yes,
0x40013800,0x40013804,Data register (USART_DR)  ,DR,DR,1,1,Yes,
0x40013800,0x40013808,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,
0x40013800,0x4001380c,Control register 1 (USART_CR1) ,CR,CR,1,1,Yes,
0x40013800,0x40013810,ContentsControl register 2 (USART_CR2) ,CR,CR,1,1,Yes,
0x40013800,0x40013814,27.6.6Control register 3 (USART_CR3) ,CR,CR,1,1,Yes,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,CR,1,1,Yes,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
