// Seed: 882137164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor  id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wor   id_3
);
  assign id_3 = 1;
  assign id_3 = id_3++;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
endmodule
