
project_ROSxSTM32_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f868  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800fb38  0800fb38  0001fb38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010008  08010008  00020008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08010010  08010010  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010018  08010018  00020018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000240  24000000  0801001c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001a6c  24000240  0801025c  00030240  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  24001cac  0801025c  00031cac  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022e7b  00000000  00000000  0003026e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003945  00000000  00000000  000530e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014d8  00000000  00000000  00056a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000013b8  00000000  00000000  00057f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034f9b  00000000  00000000  000592c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c14c  00000000  00000000  0008e25b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015372d  00000000  00000000  000aa3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001fdad4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005eac  00000000  00000000  001fdb24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000240 	.word	0x24000240
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800fb20 	.word	0x0800fb20

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000244 	.word	0x24000244
 800030c:	0800fb20 	.word	0x0800fb20

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b974 	b.w	8000620 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	4604      	mov	r4, r0
 8000358:	468e      	mov	lr, r1
 800035a:	2b00      	cmp	r3, #0
 800035c:	d14d      	bne.n	80003fa <__udivmoddi4+0xaa>
 800035e:	428a      	cmp	r2, r1
 8000360:	4694      	mov	ip, r2
 8000362:	d969      	bls.n	8000438 <__udivmoddi4+0xe8>
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	b152      	cbz	r2, 8000380 <__udivmoddi4+0x30>
 800036a:	fa01 f302 	lsl.w	r3, r1, r2
 800036e:	f1c2 0120 	rsb	r1, r2, #32
 8000372:	fa20 f101 	lsr.w	r1, r0, r1
 8000376:	fa0c fc02 	lsl.w	ip, ip, r2
 800037a:	ea41 0e03 	orr.w	lr, r1, r3
 800037e:	4094      	lsls	r4, r2
 8000380:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000384:	0c21      	lsrs	r1, r4, #16
 8000386:	fbbe f6f8 	udiv	r6, lr, r8
 800038a:	fa1f f78c 	uxth.w	r7, ip
 800038e:	fb08 e316 	mls	r3, r8, r6, lr
 8000392:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000396:	fb06 f107 	mul.w	r1, r6, r7
 800039a:	4299      	cmp	r1, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x64>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003a6:	f080 811f 	bcs.w	80005e8 <__udivmoddi4+0x298>
 80003aa:	4299      	cmp	r1, r3
 80003ac:	f240 811c 	bls.w	80005e8 <__udivmoddi4+0x298>
 80003b0:	3e02      	subs	r6, #2
 80003b2:	4463      	add	r3, ip
 80003b4:	1a5b      	subs	r3, r3, r1
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003bc:	fb08 3310 	mls	r3, r8, r0, r3
 80003c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003c4:	fb00 f707 	mul.w	r7, r0, r7
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x92>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d4:	f080 810a 	bcs.w	80005ec <__udivmoddi4+0x29c>
 80003d8:	42a7      	cmp	r7, r4
 80003da:	f240 8107 	bls.w	80005ec <__udivmoddi4+0x29c>
 80003de:	4464      	add	r4, ip
 80003e0:	3802      	subs	r0, #2
 80003e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e6:	1be4      	subs	r4, r4, r7
 80003e8:	2600      	movs	r6, #0
 80003ea:	b11d      	cbz	r5, 80003f4 <__udivmoddi4+0xa4>
 80003ec:	40d4      	lsrs	r4, r2
 80003ee:	2300      	movs	r3, #0
 80003f0:	e9c5 4300 	strd	r4, r3, [r5]
 80003f4:	4631      	mov	r1, r6
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0xc2>
 80003fe:	2d00      	cmp	r5, #0
 8000400:	f000 80ef 	beq.w	80005e2 <__udivmoddi4+0x292>
 8000404:	2600      	movs	r6, #0
 8000406:	e9c5 0100 	strd	r0, r1, [r5]
 800040a:	4630      	mov	r0, r6
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	fab3 f683 	clz	r6, r3
 8000416:	2e00      	cmp	r6, #0
 8000418:	d14a      	bne.n	80004b0 <__udivmoddi4+0x160>
 800041a:	428b      	cmp	r3, r1
 800041c:	d302      	bcc.n	8000424 <__udivmoddi4+0xd4>
 800041e:	4282      	cmp	r2, r0
 8000420:	f200 80f9 	bhi.w	8000616 <__udivmoddi4+0x2c6>
 8000424:	1a84      	subs	r4, r0, r2
 8000426:	eb61 0303 	sbc.w	r3, r1, r3
 800042a:	2001      	movs	r0, #1
 800042c:	469e      	mov	lr, r3
 800042e:	2d00      	cmp	r5, #0
 8000430:	d0e0      	beq.n	80003f4 <__udivmoddi4+0xa4>
 8000432:	e9c5 4e00 	strd	r4, lr, [r5]
 8000436:	e7dd      	b.n	80003f4 <__udivmoddi4+0xa4>
 8000438:	b902      	cbnz	r2, 800043c <__udivmoddi4+0xec>
 800043a:	deff      	udf	#255	; 0xff
 800043c:	fab2 f282 	clz	r2, r2
 8000440:	2a00      	cmp	r2, #0
 8000442:	f040 8092 	bne.w	800056a <__udivmoddi4+0x21a>
 8000446:	eba1 010c 	sub.w	r1, r1, ip
 800044a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044e:	fa1f fe8c 	uxth.w	lr, ip
 8000452:	2601      	movs	r6, #1
 8000454:	0c20      	lsrs	r0, r4, #16
 8000456:	fbb1 f3f7 	udiv	r3, r1, r7
 800045a:	fb07 1113 	mls	r1, r7, r3, r1
 800045e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000462:	fb0e f003 	mul.w	r0, lr, r3
 8000466:	4288      	cmp	r0, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x12c>
 800046a:	eb1c 0101 	adds.w	r1, ip, r1
 800046e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x12a>
 8000474:	4288      	cmp	r0, r1
 8000476:	f200 80cb 	bhi.w	8000610 <__udivmoddi4+0x2c0>
 800047a:	4643      	mov	r3, r8
 800047c:	1a09      	subs	r1, r1, r0
 800047e:	b2a4      	uxth	r4, r4
 8000480:	fbb1 f0f7 	udiv	r0, r1, r7
 8000484:	fb07 1110 	mls	r1, r7, r0, r1
 8000488:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800048c:	fb0e fe00 	mul.w	lr, lr, r0
 8000490:	45a6      	cmp	lr, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x156>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f100 31ff 	add.w	r1, r0, #4294967295
 800049c:	d202      	bcs.n	80004a4 <__udivmoddi4+0x154>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f200 80bb 	bhi.w	800061a <__udivmoddi4+0x2ca>
 80004a4:	4608      	mov	r0, r1
 80004a6:	eba4 040e 	sub.w	r4, r4, lr
 80004aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ae:	e79c      	b.n	80003ea <__udivmoddi4+0x9a>
 80004b0:	f1c6 0720 	rsb	r7, r6, #32
 80004b4:	40b3      	lsls	r3, r6
 80004b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80004be:	fa20 f407 	lsr.w	r4, r0, r7
 80004c2:	fa01 f306 	lsl.w	r3, r1, r6
 80004c6:	431c      	orrs	r4, r3
 80004c8:	40f9      	lsrs	r1, r7
 80004ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ce:	fa00 f306 	lsl.w	r3, r0, r6
 80004d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004d6:	0c20      	lsrs	r0, r4, #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fb09 1118 	mls	r1, r9, r8, r1
 80004e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e4:	fb08 f00e 	mul.w	r0, r8, lr
 80004e8:	4288      	cmp	r0, r1
 80004ea:	fa02 f206 	lsl.w	r2, r2, r6
 80004ee:	d90b      	bls.n	8000508 <__udivmoddi4+0x1b8>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004f8:	f080 8088 	bcs.w	800060c <__udivmoddi4+0x2bc>
 80004fc:	4288      	cmp	r0, r1
 80004fe:	f240 8085 	bls.w	800060c <__udivmoddi4+0x2bc>
 8000502:	f1a8 0802 	sub.w	r8, r8, #2
 8000506:	4461      	add	r1, ip
 8000508:	1a09      	subs	r1, r1, r0
 800050a:	b2a4      	uxth	r4, r4
 800050c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000510:	fb09 1110 	mls	r1, r9, r0, r1
 8000514:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000518:	fb00 fe0e 	mul.w	lr, r0, lr
 800051c:	458e      	cmp	lr, r1
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x1e2>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f100 34ff 	add.w	r4, r0, #4294967295
 8000528:	d26c      	bcs.n	8000604 <__udivmoddi4+0x2b4>
 800052a:	458e      	cmp	lr, r1
 800052c:	d96a      	bls.n	8000604 <__udivmoddi4+0x2b4>
 800052e:	3802      	subs	r0, #2
 8000530:	4461      	add	r1, ip
 8000532:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000536:	fba0 9402 	umull	r9, r4, r0, r2
 800053a:	eba1 010e 	sub.w	r1, r1, lr
 800053e:	42a1      	cmp	r1, r4
 8000540:	46c8      	mov	r8, r9
 8000542:	46a6      	mov	lr, r4
 8000544:	d356      	bcc.n	80005f4 <__udivmoddi4+0x2a4>
 8000546:	d053      	beq.n	80005f0 <__udivmoddi4+0x2a0>
 8000548:	b15d      	cbz	r5, 8000562 <__udivmoddi4+0x212>
 800054a:	ebb3 0208 	subs.w	r2, r3, r8
 800054e:	eb61 010e 	sbc.w	r1, r1, lr
 8000552:	fa01 f707 	lsl.w	r7, r1, r7
 8000556:	fa22 f306 	lsr.w	r3, r2, r6
 800055a:	40f1      	lsrs	r1, r6
 800055c:	431f      	orrs	r7, r3
 800055e:	e9c5 7100 	strd	r7, r1, [r5]
 8000562:	2600      	movs	r6, #0
 8000564:	4631      	mov	r1, r6
 8000566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	40d8      	lsrs	r0, r3
 8000570:	fa0c fc02 	lsl.w	ip, ip, r2
 8000574:	fa21 f303 	lsr.w	r3, r1, r3
 8000578:	4091      	lsls	r1, r2
 800057a:	4301      	orrs	r1, r0
 800057c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000580:	fa1f fe8c 	uxth.w	lr, ip
 8000584:	fbb3 f0f7 	udiv	r0, r3, r7
 8000588:	fb07 3610 	mls	r6, r7, r0, r3
 800058c:	0c0b      	lsrs	r3, r1, #16
 800058e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000592:	fb00 f60e 	mul.w	r6, r0, lr
 8000596:	429e      	cmp	r6, r3
 8000598:	fa04 f402 	lsl.w	r4, r4, r2
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x260>
 800059e:	eb1c 0303 	adds.w	r3, ip, r3
 80005a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005a6:	d22f      	bcs.n	8000608 <__udivmoddi4+0x2b8>
 80005a8:	429e      	cmp	r6, r3
 80005aa:	d92d      	bls.n	8000608 <__udivmoddi4+0x2b8>
 80005ac:	3802      	subs	r0, #2
 80005ae:	4463      	add	r3, ip
 80005b0:	1b9b      	subs	r3, r3, r6
 80005b2:	b289      	uxth	r1, r1
 80005b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005b8:	fb07 3316 	mls	r3, r7, r6, r3
 80005bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c0:	fb06 f30e 	mul.w	r3, r6, lr
 80005c4:	428b      	cmp	r3, r1
 80005c6:	d908      	bls.n	80005da <__udivmoddi4+0x28a>
 80005c8:	eb1c 0101 	adds.w	r1, ip, r1
 80005cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005d0:	d216      	bcs.n	8000600 <__udivmoddi4+0x2b0>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d914      	bls.n	8000600 <__udivmoddi4+0x2b0>
 80005d6:	3e02      	subs	r6, #2
 80005d8:	4461      	add	r1, ip
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005e0:	e738      	b.n	8000454 <__udivmoddi4+0x104>
 80005e2:	462e      	mov	r6, r5
 80005e4:	4628      	mov	r0, r5
 80005e6:	e705      	b.n	80003f4 <__udivmoddi4+0xa4>
 80005e8:	4606      	mov	r6, r0
 80005ea:	e6e3      	b.n	80003b4 <__udivmoddi4+0x64>
 80005ec:	4618      	mov	r0, r3
 80005ee:	e6f8      	b.n	80003e2 <__udivmoddi4+0x92>
 80005f0:	454b      	cmp	r3, r9
 80005f2:	d2a9      	bcs.n	8000548 <__udivmoddi4+0x1f8>
 80005f4:	ebb9 0802 	subs.w	r8, r9, r2
 80005f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005fc:	3801      	subs	r0, #1
 80005fe:	e7a3      	b.n	8000548 <__udivmoddi4+0x1f8>
 8000600:	4646      	mov	r6, r8
 8000602:	e7ea      	b.n	80005da <__udivmoddi4+0x28a>
 8000604:	4620      	mov	r0, r4
 8000606:	e794      	b.n	8000532 <__udivmoddi4+0x1e2>
 8000608:	4640      	mov	r0, r8
 800060a:	e7d1      	b.n	80005b0 <__udivmoddi4+0x260>
 800060c:	46d0      	mov	r8, sl
 800060e:	e77b      	b.n	8000508 <__udivmoddi4+0x1b8>
 8000610:	3b02      	subs	r3, #2
 8000612:	4461      	add	r1, ip
 8000614:	e732      	b.n	800047c <__udivmoddi4+0x12c>
 8000616:	4630      	mov	r0, r6
 8000618:	e709      	b.n	800042e <__udivmoddi4+0xde>
 800061a:	4464      	add	r4, ip
 800061c:	3802      	subs	r0, #2
 800061e:	e742      	b.n	80004a6 <__udivmoddi4+0x156>

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8000624:	b480      	push	{r7}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	0a5a      	lsrs	r2, r3, #9
 8000634:	490f      	ldr	r1, [pc, #60]	; (8000674 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000636:	fba1 1202 	umull	r1, r2, r1, r2
 800063a:	09d2      	lsrs	r2, r2, #7
 800063c:	490e      	ldr	r1, [pc, #56]	; (8000678 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 800063e:	fb01 f202 	mul.w	r2, r1, r2
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	0a5b      	lsrs	r3, r3, #9
 800064c:	4a09      	ldr	r2, [pc, #36]	; (8000674 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800064e:	fba2 2303 	umull	r2, r3, r2, r3
 8000652:	09db      	lsrs	r3, r3, #7
 8000654:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	441a      	add	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	68fa      	ldr	r2, [r7, #12]
 8000666:	601a      	str	r2, [r3, #0]
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	00044b83 	.word	0x00044b83
 8000678:	3b9aca00 	.word	0x3b9aca00
 800067c:	00000000 	.word	0x00000000

08000680 <pidCtrl>:
    {Kp[1], Ki[1], Kd[1], 0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, cD[1]},
    {Kp[2], Ki[2], Kd[2], 0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, cD[2]},
    {Kp[3], Ki[3], Kd[3], 0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, cD[3]}
};

void pidCtrl(int i){
 8000680:	b490      	push	{r4, r7}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	Kpid[i].insVel = (double) Kpid[i].enc * PI * Dwheel
 8000688:	49c7      	ldr	r1, [pc, #796]	; (80009a8 <pidCtrl+0x328>)
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	4613      	mov	r3, r2
 800068e:	00db      	lsls	r3, r3, #3
 8000690:	1a9b      	subs	r3, r3, r2
 8000692:	011b      	lsls	r3, r3, #4
 8000694:	440b      	add	r3, r1
 8000696:	3318      	adds	r3, #24
 8000698:	f9b3 3000 	ldrsh.w	r3, [r3]
 800069c:	ee07 3a90 	vmov	s15, r3
 80006a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80006a4:	ed9f 6bb6 	vldr	d6, [pc, #728]	; 8000980 <pidCtrl+0x300>
 80006a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006ac:	ed9f 6bb6 	vldr	d6, [pc, #728]	; 8000988 <pidCtrl+0x308>
 80006b0:	ee27 6b06 	vmul.f64	d6, d7, d6
			/ (4 * resolution * reduction_ratio) * frequency;
 80006b4:	ed9f 5bb6 	vldr	d5, [pc, #728]	; 8000990 <pidCtrl+0x310>
 80006b8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006bc:	ed9f 6bb6 	vldr	d6, [pc, #728]	; 8000998 <pidCtrl+0x318>
 80006c0:	ee27 7b06 	vmul.f64	d7, d7, d6
	Kpid[i].insVel = (double) Kpid[i].enc * PI * Dwheel
 80006c4:	49b8      	ldr	r1, [pc, #736]	; (80009a8 <pidCtrl+0x328>)
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	4613      	mov	r3, r2
 80006ca:	00db      	lsls	r3, r3, #3
 80006cc:	1a9b      	subs	r3, r3, r2
 80006ce:	011b      	lsls	r3, r3, #4
 80006d0:	440b      	add	r3, r1
 80006d2:	3328      	adds	r3, #40	; 0x28
 80006d4:	ed83 7b00 	vstr	d7, [r3]
	Kpid[i].error = Kpid[i].goalVel - Kpid[i].insVel;
 80006d8:	49b3      	ldr	r1, [pc, #716]	; (80009a8 <pidCtrl+0x328>)
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	4613      	mov	r3, r2
 80006de:	00db      	lsls	r3, r3, #3
 80006e0:	1a9b      	subs	r3, r3, r2
 80006e2:	011b      	lsls	r3, r3, #4
 80006e4:	440b      	add	r3, r1
 80006e6:	3320      	adds	r3, #32
 80006e8:	ed93 6b00 	vldr	d6, [r3]
 80006ec:	49ae      	ldr	r1, [pc, #696]	; (80009a8 <pidCtrl+0x328>)
 80006ee:	687a      	ldr	r2, [r7, #4]
 80006f0:	4613      	mov	r3, r2
 80006f2:	00db      	lsls	r3, r3, #3
 80006f4:	1a9b      	subs	r3, r3, r2
 80006f6:	011b      	lsls	r3, r3, #4
 80006f8:	440b      	add	r3, r1
 80006fa:	3328      	adds	r3, #40	; 0x28
 80006fc:	ed93 7b00 	vldr	d7, [r3]
 8000700:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000704:	49a8      	ldr	r1, [pc, #672]	; (80009a8 <pidCtrl+0x328>)
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4613      	mov	r3, r2
 800070a:	00db      	lsls	r3, r3, #3
 800070c:	1a9b      	subs	r3, r3, r2
 800070e:	011b      	lsls	r3, r3, #4
 8000710:	440b      	add	r3, r1
 8000712:	3330      	adds	r3, #48	; 0x30
 8000714:	ed83 7b00 	vstr	d7, [r3]
	Kpid[i].up = Kpid[i].Kp * Kpid[i].error;
 8000718:	49a3      	ldr	r1, [pc, #652]	; (80009a8 <pidCtrl+0x328>)
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	4613      	mov	r3, r2
 800071e:	00db      	lsls	r3, r3, #3
 8000720:	1a9b      	subs	r3, r3, r2
 8000722:	011b      	lsls	r3, r3, #4
 8000724:	440b      	add	r3, r1
 8000726:	ed93 6b00 	vldr	d6, [r3]
 800072a:	499f      	ldr	r1, [pc, #636]	; (80009a8 <pidCtrl+0x328>)
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	4613      	mov	r3, r2
 8000730:	00db      	lsls	r3, r3, #3
 8000732:	1a9b      	subs	r3, r3, r2
 8000734:	011b      	lsls	r3, r3, #4
 8000736:	440b      	add	r3, r1
 8000738:	3330      	adds	r3, #48	; 0x30
 800073a:	ed93 7b00 	vldr	d7, [r3]
 800073e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000742:	4999      	ldr	r1, [pc, #612]	; (80009a8 <pidCtrl+0x328>)
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	4613      	mov	r3, r2
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	1a9b      	subs	r3, r3, r2
 800074c:	011b      	lsls	r3, r3, #4
 800074e:	440b      	add	r3, r1
 8000750:	3348      	adds	r3, #72	; 0x48
 8000752:	ed83 7b00 	vstr	d7, [r3]
	Kpid[i].ui += Kpid[i].Ki * Kpid[i].last_error / frequency;
 8000756:	4994      	ldr	r1, [pc, #592]	; (80009a8 <pidCtrl+0x328>)
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	4613      	mov	r3, r2
 800075c:	00db      	lsls	r3, r3, #3
 800075e:	1a9b      	subs	r3, r3, r2
 8000760:	011b      	lsls	r3, r3, #4
 8000762:	440b      	add	r3, r1
 8000764:	3350      	adds	r3, #80	; 0x50
 8000766:	ed93 6b00 	vldr	d6, [r3]
 800076a:	498f      	ldr	r1, [pc, #572]	; (80009a8 <pidCtrl+0x328>)
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	4613      	mov	r3, r2
 8000770:	00db      	lsls	r3, r3, #3
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	011b      	lsls	r3, r3, #4
 8000776:	440b      	add	r3, r1
 8000778:	3308      	adds	r3, #8
 800077a:	ed93 5b00 	vldr	d5, [r3]
 800077e:	498a      	ldr	r1, [pc, #552]	; (80009a8 <pidCtrl+0x328>)
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	4613      	mov	r3, r2
 8000784:	00db      	lsls	r3, r3, #3
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	011b      	lsls	r3, r3, #4
 800078a:	440b      	add	r3, r1
 800078c:	3338      	adds	r3, #56	; 0x38
 800078e:	ed93 7b00 	vldr	d7, [r3]
 8000792:	ee25 5b07 	vmul.f64	d5, d5, d7
 8000796:	ed9f 4b80 	vldr	d4, [pc, #512]	; 8000998 <pidCtrl+0x318>
 800079a:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800079e:	ee36 7b07 	vadd.f64	d7, d6, d7
 80007a2:	4981      	ldr	r1, [pc, #516]	; (80009a8 <pidCtrl+0x328>)
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	4613      	mov	r3, r2
 80007a8:	00db      	lsls	r3, r3, #3
 80007aa:	1a9b      	subs	r3, r3, r2
 80007ac:	011b      	lsls	r3, r3, #4
 80007ae:	440b      	add	r3, r1
 80007b0:	3350      	adds	r3, #80	; 0x50
 80007b2:	ed83 7b00 	vstr	d7, [r3]
	Kpid[i].ud = Kpid[i].Kd * (Kpid[i].error - Kpid[i].last_error) * frequency;
 80007b6:	497c      	ldr	r1, [pc, #496]	; (80009a8 <pidCtrl+0x328>)
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	4613      	mov	r3, r2
 80007bc:	00db      	lsls	r3, r3, #3
 80007be:	1a9b      	subs	r3, r3, r2
 80007c0:	011b      	lsls	r3, r3, #4
 80007c2:	440b      	add	r3, r1
 80007c4:	3310      	adds	r3, #16
 80007c6:	ed93 6b00 	vldr	d6, [r3]
 80007ca:	4977      	ldr	r1, [pc, #476]	; (80009a8 <pidCtrl+0x328>)
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	4613      	mov	r3, r2
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	1a9b      	subs	r3, r3, r2
 80007d4:	011b      	lsls	r3, r3, #4
 80007d6:	440b      	add	r3, r1
 80007d8:	3330      	adds	r3, #48	; 0x30
 80007da:	ed93 5b00 	vldr	d5, [r3]
 80007de:	4972      	ldr	r1, [pc, #456]	; (80009a8 <pidCtrl+0x328>)
 80007e0:	687a      	ldr	r2, [r7, #4]
 80007e2:	4613      	mov	r3, r2
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	1a9b      	subs	r3, r3, r2
 80007e8:	011b      	lsls	r3, r3, #4
 80007ea:	440b      	add	r3, r1
 80007ec:	3338      	adds	r3, #56	; 0x38
 80007ee:	ed93 7b00 	vldr	d7, [r3]
 80007f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80007f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80007fa:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8000998 <pidCtrl+0x318>
 80007fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000802:	4969      	ldr	r1, [pc, #420]	; (80009a8 <pidCtrl+0x328>)
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	4613      	mov	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	1a9b      	subs	r3, r3, r2
 800080c:	011b      	lsls	r3, r3, #4
 800080e:	440b      	add	r3, r1
 8000810:	3358      	adds	r3, #88	; 0x58
 8000812:	ed83 7b00 	vstr	d7, [r3]
	if( fabs(Kpid[i].ui) > max_ui )
 8000816:	4964      	ldr	r1, [pc, #400]	; (80009a8 <pidCtrl+0x328>)
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	4613      	mov	r3, r2
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	1a9b      	subs	r3, r3, r2
 8000820:	011b      	lsls	r3, r3, #4
 8000822:	440b      	add	r3, r1
 8000824:	3350      	adds	r3, #80	; 0x50
 8000826:	ed93 7b00 	vldr	d7, [r3]
 800082a:	eeb0 7bc7 	vabs.f64	d7, d7
 800082e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000832:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083a:	dd1f      	ble.n	800087c <pidCtrl+0x1fc>
		Kpid[i].ui = (Kpid[i].ui >= 0)? max_ui: -1*max_ui;
 800083c:	495a      	ldr	r1, [pc, #360]	; (80009a8 <pidCtrl+0x328>)
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	4613      	mov	r3, r2
 8000842:	00db      	lsls	r3, r3, #3
 8000844:	1a9b      	subs	r3, r3, r2
 8000846:	011b      	lsls	r3, r3, #4
 8000848:	440b      	add	r3, r1
 800084a:	3350      	adds	r3, #80	; 0x50
 800084c:	ed93 7b00 	vldr	d7, [r3]
 8000850:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000858:	db03      	blt.n	8000862 <pidCtrl+0x1e2>
 800085a:	f04f 0000 	mov.w	r0, #0
 800085e:	4953      	ldr	r1, [pc, #332]	; (80009ac <pidCtrl+0x32c>)
 8000860:	e002      	b.n	8000868 <pidCtrl+0x1e8>
 8000862:	f04f 0000 	mov.w	r0, #0
 8000866:	4952      	ldr	r1, [pc, #328]	; (80009b0 <pidCtrl+0x330>)
 8000868:	4c4f      	ldr	r4, [pc, #316]	; (80009a8 <pidCtrl+0x328>)
 800086a:	687a      	ldr	r2, [r7, #4]
 800086c:	4613      	mov	r3, r2
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	1a9b      	subs	r3, r3, r2
 8000872:	011b      	lsls	r3, r3, #4
 8000874:	4423      	add	r3, r4
 8000876:	3350      	adds	r3, #80	; 0x50
 8000878:	e9c3 0100 	strd	r0, r1, [r3]
	Kpid[i].u = Kpid[i].up + Kpid[i].ui + Kpid[i].ud;
 800087c:	494a      	ldr	r1, [pc, #296]	; (80009a8 <pidCtrl+0x328>)
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	4613      	mov	r3, r2
 8000882:	00db      	lsls	r3, r3, #3
 8000884:	1a9b      	subs	r3, r3, r2
 8000886:	011b      	lsls	r3, r3, #4
 8000888:	440b      	add	r3, r1
 800088a:	3348      	adds	r3, #72	; 0x48
 800088c:	ed93 6b00 	vldr	d6, [r3]
 8000890:	4945      	ldr	r1, [pc, #276]	; (80009a8 <pidCtrl+0x328>)
 8000892:	687a      	ldr	r2, [r7, #4]
 8000894:	4613      	mov	r3, r2
 8000896:	00db      	lsls	r3, r3, #3
 8000898:	1a9b      	subs	r3, r3, r2
 800089a:	011b      	lsls	r3, r3, #4
 800089c:	440b      	add	r3, r1
 800089e:	3350      	adds	r3, #80	; 0x50
 80008a0:	ed93 7b00 	vldr	d7, [r3]
 80008a4:	ee36 6b07 	vadd.f64	d6, d6, d7
 80008a8:	493f      	ldr	r1, [pc, #252]	; (80009a8 <pidCtrl+0x328>)
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	4613      	mov	r3, r2
 80008ae:	00db      	lsls	r3, r3, #3
 80008b0:	1a9b      	subs	r3, r3, r2
 80008b2:	011b      	lsls	r3, r3, #4
 80008b4:	440b      	add	r3, r1
 80008b6:	3358      	adds	r3, #88	; 0x58
 80008b8:	ed93 7b00 	vldr	d7, [r3]
 80008bc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80008c0:	4939      	ldr	r1, [pc, #228]	; (80009a8 <pidCtrl+0x328>)
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	4613      	mov	r3, r2
 80008c6:	00db      	lsls	r3, r3, #3
 80008c8:	1a9b      	subs	r3, r3, r2
 80008ca:	011b      	lsls	r3, r3, #4
 80008cc:	440b      	add	r3, r1
 80008ce:	3340      	adds	r3, #64	; 0x40
 80008d0:	ed83 7b00 	vstr	d7, [r3]

	Kpid[i].last_error = Kpid[i].error;
 80008d4:	4934      	ldr	r1, [pc, #208]	; (80009a8 <pidCtrl+0x328>)
 80008d6:	687a      	ldr	r2, [r7, #4]
 80008d8:	4613      	mov	r3, r2
 80008da:	00db      	lsls	r3, r3, #3
 80008dc:	1a9b      	subs	r3, r3, r2
 80008de:	011b      	lsls	r3, r3, #4
 80008e0:	440b      	add	r3, r1
 80008e2:	3330      	adds	r3, #48	; 0x30
 80008e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80008e8:	4c2f      	ldr	r4, [pc, #188]	; (80009a8 <pidCtrl+0x328>)
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	4613      	mov	r3, r2
 80008ee:	00db      	lsls	r3, r3, #3
 80008f0:	1a9b      	subs	r3, r3, r2
 80008f2:	011b      	lsls	r3, r3, #4
 80008f4:	4423      	add	r3, r4
 80008f6:	3338      	adds	r3, #56	; 0x38
 80008f8:	e9c3 0100 	strd	r0, r1, [r3]

	Kpid[i].pulse = fabs(Kpid[i].u) * PWM_ARR;
 80008fc:	492a      	ldr	r1, [pc, #168]	; (80009a8 <pidCtrl+0x328>)
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	4613      	mov	r3, r2
 8000902:	00db      	lsls	r3, r3, #3
 8000904:	1a9b      	subs	r3, r3, r2
 8000906:	011b      	lsls	r3, r3, #4
 8000908:	440b      	add	r3, r1
 800090a:	3340      	adds	r3, #64	; 0x40
 800090c:	ed93 7b00 	vldr	d7, [r3]
 8000910:	eeb0 7bc7 	vabs.f64	d7, d7
 8000914:	ed9f 6b22 	vldr	d6, [pc, #136]	; 80009a0 <pidCtrl+0x320>
 8000918:	ee27 7b06 	vmul.f64	d7, d7, d6
 800091c:	4922      	ldr	r1, [pc, #136]	; (80009a8 <pidCtrl+0x328>)
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	4613      	mov	r3, r2
 8000922:	00db      	lsls	r3, r3, #3
 8000924:	1a9b      	subs	r3, r3, r2
 8000926:	011b      	lsls	r3, r3, #4
 8000928:	440b      	add	r3, r1
 800092a:	3360      	adds	r3, #96	; 0x60
 800092c:	ed83 7b00 	vstr	d7, [r3]
	if(Kpid[i].pulse > PWM_ARR)	Kpid[i].pulse = PWM_ARR;
 8000930:	491d      	ldr	r1, [pc, #116]	; (80009a8 <pidCtrl+0x328>)
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	4613      	mov	r3, r2
 8000936:	00db      	lsls	r3, r3, #3
 8000938:	1a9b      	subs	r3, r3, r2
 800093a:	011b      	lsls	r3, r3, #4
 800093c:	440b      	add	r3, r1
 800093e:	3360      	adds	r3, #96	; 0x60
 8000940:	ed93 7b00 	vldr	d7, [r3]
 8000944:	ed9f 6b16 	vldr	d6, [pc, #88]	; 80009a0 <pidCtrl+0x320>
 8000948:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800094c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000950:	dc00      	bgt.n	8000954 <pidCtrl+0x2d4>
}
 8000952:	e00d      	b.n	8000970 <pidCtrl+0x2f0>
	if(Kpid[i].pulse > PWM_ARR)	Kpid[i].pulse = PWM_ARR;
 8000954:	4914      	ldr	r1, [pc, #80]	; (80009a8 <pidCtrl+0x328>)
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	4613      	mov	r3, r2
 800095a:	00db      	lsls	r3, r3, #3
 800095c:	1a9b      	subs	r3, r3, r2
 800095e:	011b      	lsls	r3, r3, #4
 8000960:	440b      	add	r3, r1
 8000962:	f103 0160 	add.w	r1, r3, #96	; 0x60
 8000966:	a30e      	add	r3, pc, #56	; (adr r3, 80009a0 <pidCtrl+0x320>)
 8000968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800096c:	e9c1 2300 	strd	r2, r3, [r1]
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bc90      	pop	{r4, r7}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	f3af 8000 	nop.w
 8000980:	54cadf99 	.word	0x54cadf99
 8000984:	400921fb 	.word	0x400921fb
 8000988:	b6ae7d56 	.word	0xb6ae7d56
 800098c:	3fb97f62 	.word	0x3fb97f62
 8000990:	cccccccd 	.word	0xcccccccd
 8000994:	40e4cccc 	.word	0x40e4cccc
 8000998:	00000000 	.word	0x00000000
 800099c:	408f4000 	.word	0x408f4000
 80009a0:	00000000 	.word	0x00000000
 80009a4:	40b06800 	.word	0x40b06800
 80009a8:	24000000 	.word	0x24000000
 80009ac:	3ff00000 	.word	0x3ff00000
 80009b0:	bff00000 	.word	0xbff00000

080009b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b8:	f004 fb92 	bl	80050e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009bc:	f000 f862 	bl	8000a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c0:	f000 fc68 	bl	8001294 <MX_GPIO_Init>
  MX_DMA_Init();
 80009c4:	f000 fc3e 	bl	8001244 <MX_DMA_Init>
  MX_USART10_UART_Init();
 80009c8:	f000 fbf0 	bl	80011ac <MX_USART10_UART_Init>
  MX_TIM3_Init();
 80009cc:	f000 f91a 	bl	8000c04 <MX_TIM3_Init>
  MX_TIM4_Init();
 80009d0:	f000 f96e 	bl	8000cb0 <MX_TIM4_Init>
  MX_TIM5_Init();
 80009d4:	f000 f9c2 	bl	8000d5c <MX_TIM5_Init>
  MX_TIM8_Init();
 80009d8:	f000 fa0e 	bl	8000df8 <MX_TIM8_Init>
  MX_TIM15_Init();
 80009dc:	f000 faa8 	bl	8000f30 <MX_TIM15_Init>
  MX_TIM23_Init();
 80009e0:	f000 fb38 	bl	8001054 <MX_TIM23_Init>
  MX_TIM24_Init();
 80009e4:	f000 fb8c 	bl	8001100 <MX_TIM24_Init>
  MX_TIM2_Init();
 80009e8:	f000 f8be 	bl	8000b68 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  	HAL_TIM_Base_Start_IT(&htim5);
 80009ec:	481d      	ldr	r0, [pc, #116]	; (8000a64 <main+0xb0>)
 80009ee:	f00a fb0b 	bl	800b008 <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Base_Start_IT(&htim2);
 80009f2:	481d      	ldr	r0, [pc, #116]	; (8000a68 <main+0xb4>)
 80009f4:	f00a fb08 	bl	800b008 <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80009f8:	2108      	movs	r1, #8
 80009fa:	481c      	ldr	r0, [pc, #112]	; (8000a6c <main+0xb8>)
 80009fc:	f00a fbe2 	bl	800b1c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8000a00:	210c      	movs	r1, #12
 8000a02:	481a      	ldr	r0, [pc, #104]	; (8000a6c <main+0xb8>)
 8000a04:	f00a fbde 	bl	800b1c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4819      	ldr	r0, [pc, #100]	; (8000a70 <main+0xbc>)
 8000a0c:	f00a fbda 	bl	800b1c4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8000a10:	2104      	movs	r1, #4
 8000a12:	4817      	ldr	r0, [pc, #92]	; (8000a70 <main+0xbc>)
 8000a14:	f00a fbd6 	bl	800b1c4 <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(&htim24, TIM_CHANNEL_1);
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4816      	ldr	r0, [pc, #88]	; (8000a74 <main+0xc0>)
 8000a1c:	f00a fd94 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim24, TIM_CHANNEL_2);
 8000a20:	2104      	movs	r1, #4
 8000a22:	4814      	ldr	r0, [pc, #80]	; (8000a74 <main+0xc0>)
 8000a24:	f00a fd90 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1);
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4813      	ldr	r0, [pc, #76]	; (8000a78 <main+0xc4>)
 8000a2c:	f00a fd8c 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2);
 8000a30:	2104      	movs	r1, #4
 8000a32:	4811      	ldr	r0, [pc, #68]	; (8000a78 <main+0xc4>)
 8000a34:	f00a fd88 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4810      	ldr	r0, [pc, #64]	; (8000a7c <main+0xc8>)
 8000a3c:	f00a fd84 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 8000a40:	2104      	movs	r1, #4
 8000a42:	480e      	ldr	r0, [pc, #56]	; (8000a7c <main+0xc8>)
 8000a44:	f00a fd80 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim23, TIM_CHANNEL_1);
 8000a48:	2100      	movs	r1, #0
 8000a4a:	480d      	ldr	r0, [pc, #52]	; (8000a80 <main+0xcc>)
 8000a4c:	f00a fd7c 	bl	800b548 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim23, TIM_CHANNEL_2);
 8000a50:	2104      	movs	r1, #4
 8000a52:	480b      	ldr	r0, [pc, #44]	; (8000a80 <main+0xcc>)
 8000a54:	f00a fd78 	bl	800b548 <HAL_TIM_Encoder_Start>


    setup();
 8000a58:	f002 fbfe 	bl	8003258 <setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		loop();
 8000a5c:	f002 fc3a 	bl	80032d4 <loop>
 8000a60:	e7fc      	b.n	8000a5c <main+0xa8>
 8000a62:	bf00      	nop
 8000a64:	24000340 	.word	0x24000340
 8000a68:	2400025c 	.word	0x2400025c
 8000a6c:	2400038c 	.word	0x2400038c
 8000a70:	240003d8 	.word	0x240003d8
 8000a74:	24000470 	.word	0x24000470
 8000a78:	240002a8 	.word	0x240002a8
 8000a7c:	240002f4 	.word	0x240002f4
 8000a80:	24000424 	.word	0x24000424

08000a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b09c      	sub	sp, #112	; 0x70
 8000a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8e:	224c      	movs	r2, #76	; 0x4c
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f00e feba 	bl	800f80c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2220      	movs	r2, #32
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f00e feb4 	bl	800f80c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000aa4:	2002      	movs	r0, #2
 8000aa6:	f007 ffc7 	bl	8008a38 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000aaa:	2300      	movs	r3, #0
 8000aac:	603b      	str	r3, [r7, #0]
 8000aae:	4b2d      	ldr	r3, [pc, #180]	; (8000b64 <SystemClock_Config+0xe0>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ab6:	4a2b      	ldr	r2, [pc, #172]	; (8000b64 <SystemClock_Config+0xe0>)
 8000ab8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000abc:	6193      	str	r3, [r2, #24]
 8000abe:	4b29      	ldr	r3, [pc, #164]	; (8000b64 <SystemClock_Config+0xe0>)
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000aca:	bf00      	nop
 8000acc:	4b25      	ldr	r3, [pc, #148]	; (8000b64 <SystemClock_Config+0xe0>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ad8:	d1f8      	bne.n	8000acc <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ada:	2302      	movs	r3, #2
 8000adc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ae2:	2340      	movs	r3, #64	; 0x40
 8000ae4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aea:	2300      	movs	r3, #0
 8000aec:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000aee:	2304      	movs	r3, #4
 8000af0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 21;
 8000af2:	2315      	movs	r3, #21
 8000af4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000af6:	2301      	movs	r3, #1
 8000af8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000afa:	2302      	movs	r3, #2
 8000afc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000afe:	2302      	movs	r3, #2
 8000b00:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b02:	230c      	movs	r3, #12
 8000b04:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b06:	2300      	movs	r3, #0
 8000b08:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b12:	4618      	mov	r0, r3
 8000b14:	f007 ffca 	bl	8008aac <HAL_RCC_OscConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b1e:	f000 fc79 	bl	8001414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b22:	233f      	movs	r3, #63	; 0x3f
 8000b24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b26:	2303      	movs	r3, #3
 8000b28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 8000b2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b30:	2308      	movs	r3, #8
 8000b32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b34:	2340      	movs	r3, #64	; 0x40
 8000b36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b38:	2340      	movs	r3, #64	; 0x40
 8000b3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b40:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b42:	2340      	movs	r3, #64	; 0x40
 8000b44:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b46:	1d3b      	adds	r3, r7, #4
 8000b48:	2102      	movs	r1, #2
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f008 fb5c 	bl	8009208 <HAL_RCC_ClockConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000b56:	f000 fc5d 	bl	8001414 <Error_Handler>
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	3770      	adds	r7, #112	; 0x70
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	58024800 	.word	0x58024800

08000b68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b6e:	f107 0310 	add.w	r3, r7, #16
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b86:	4b1e      	ldr	r3, [pc, #120]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000b88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000b90:	2253      	movs	r2, #83	; 0x53
 8000b92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b94:	4b1a      	ldr	r3, [pc, #104]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000b9a:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000b9c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000ba0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba2:	4b17      	ldr	r3, [pc, #92]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ba8:	4b15      	ldr	r3, [pc, #84]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bae:	4814      	ldr	r0, [pc, #80]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000bb0:	f00a f9d2 	bl	800af58 <HAL_TIM_Base_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000bba:	f000 fc2b 	bl	8001414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bc4:	f107 0310 	add.w	r3, r7, #16
 8000bc8:	4619      	mov	r1, r3
 8000bca:	480d      	ldr	r0, [pc, #52]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000bcc:	f00a ff7e 	bl	800bacc <HAL_TIM_ConfigClockSource>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000bd6:	f000 fc1d 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	4619      	mov	r1, r3
 8000be6:	4806      	ldr	r0, [pc, #24]	; (8000c00 <MX_TIM2_Init+0x98>)
 8000be8:	f00b fcd0 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000bf2:	f000 fc0f 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bf6:	bf00      	nop
 8000bf8:	3720      	adds	r7, #32
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	2400025c 	.word	0x2400025c

08000c04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08c      	sub	sp, #48	; 0x30
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	2224      	movs	r2, #36	; 0x24
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f00e fdfa 	bl	800f80c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c18:	463b      	mov	r3, r7
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c22:	4b21      	ldr	r3, [pc, #132]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c24:	4a21      	ldr	r2, [pc, #132]	; (8000cac <MX_TIM3_Init+0xa8>)
 8000c26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c28:	4b1f      	ldr	r3, [pc, #124]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2e:	4b1e      	ldr	r3, [pc, #120]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000c34:	4b1c      	ldr	r3, [pc, #112]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c42:	4b19      	ldr	r3, [pc, #100]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c50:	2301      	movs	r3, #1
 8000c52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c60:	2301      	movs	r3, #1
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	4619      	mov	r1, r3
 8000c72:	480d      	ldr	r0, [pc, #52]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c74:	f00a fbc2 	bl	800b3fc <HAL_TIM_Encoder_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000c7e:	f000 fbc9 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4806      	ldr	r0, [pc, #24]	; (8000ca8 <MX_TIM3_Init+0xa4>)
 8000c90:	f00b fc7c 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000c9a:	f000 fbbb 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	3730      	adds	r7, #48	; 0x30
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	240002a8 	.word	0x240002a8
 8000cac:	40000400 	.word	0x40000400

08000cb0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	; 0x30
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	2224      	movs	r2, #36	; 0x24
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f00e fda4 	bl	800f80c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000cce:	4b21      	ldr	r3, [pc, #132]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000cd0:	4a21      	ldr	r2, [pc, #132]	; (8000d58 <MX_TIM4_Init+0xa8>)
 8000cd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000cd4:	4b1f      	ldr	r3, [pc, #124]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cda:	4b1e      	ldr	r3, [pc, #120]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000ce2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ce6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cee:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480d      	ldr	r0, [pc, #52]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000d20:	f00a fb6c 	bl	800b3fc <HAL_TIM_Encoder_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000d2a:	f000 fb73 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d36:	463b      	mov	r3, r7
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4806      	ldr	r0, [pc, #24]	; (8000d54 <MX_TIM4_Init+0xa4>)
 8000d3c:	f00b fc26 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000d46:	f000 fb65 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	3730      	adds	r7, #48	; 0x30
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	240002f4 	.word	0x240002f4
 8000d58:	40000800 	.word	0x40000800

08000d5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d62:	f107 0310 	add.w	r3, r7, #16
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000d7c:	4a1d      	ldr	r2, [pc, #116]	; (8000df4 <MX_TIM5_Init+0x98>)
 8000d7e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000d82:	2253      	movs	r2, #83	; 0x53
 8000d84:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8000d8c:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000d8e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d92:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d94:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000da0:	4813      	ldr	r0, [pc, #76]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000da2:	f00a f8d9 	bl	800af58 <HAL_TIM_Base_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000dac:	f000 fb32 	bl	8001414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000db4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000db6:	f107 0310 	add.w	r3, r7, #16
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480c      	ldr	r0, [pc, #48]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000dbe:	f00a fe85 	bl	800bacc <HAL_TIM_ConfigClockSource>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000dc8:	f000 fb24 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4805      	ldr	r0, [pc, #20]	; (8000df0 <MX_TIM5_Init+0x94>)
 8000dda:	f00b fbd7 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000de4:	f000 fb16 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	24000340 	.word	0x24000340
 8000df4:	40000c00 	.word	0x40000c00

08000df8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b098      	sub	sp, #96	; 0x60
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dfe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e0a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	611a      	str	r2, [r3, #16]
 8000e1a:	615a      	str	r2, [r3, #20]
 8000e1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2234      	movs	r2, #52	; 0x34
 8000e22:	2100      	movs	r1, #0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f00e fcf1 	bl	800f80c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000e2a:	4b3f      	ldr	r3, [pc, #252]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e2c:	4a3f      	ldr	r2, [pc, #252]	; (8000f2c <MX_TIM8_Init+0x134>)
 8000e2e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000e30:	4b3d      	ldr	r3, [pc, #244]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e36:	4b3c      	ldr	r3, [pc, #240]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4199;
 8000e3c:	4b3a      	ldr	r3, [pc, #232]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e3e:	f241 0267 	movw	r2, #4199	; 0x1067
 8000e42:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e44:	4b38      	ldr	r3, [pc, #224]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e4a:	4b37      	ldr	r3, [pc, #220]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e50:	4b35      	ldr	r3, [pc, #212]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000e56:	4834      	ldr	r0, [pc, #208]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e58:	f00a f95c 	bl	800b114 <HAL_TIM_PWM_Init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8000e62:	f000 fad7 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e66:	2300      	movs	r3, #0
 8000e68:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e72:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000e76:	4619      	mov	r1, r3
 8000e78:	482b      	ldr	r0, [pc, #172]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000e7a:	f00b fb87 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000e84:	f000 fac6 	bl	8001414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e88:	2360      	movs	r3, #96	; 0x60
 8000e8a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e90:	2300      	movs	r3, #0
 8000e92:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e94:	2300      	movs	r3, #0
 8000e96:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ea4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ea8:	2208      	movs	r2, #8
 8000eaa:	4619      	mov	r1, r3
 8000eac:	481e      	ldr	r0, [pc, #120]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000eae:	f00a fcf9 	bl	800b8a4 <HAL_TIM_PWM_ConfigChannel>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8000eb8:	f000 faac 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ebc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ec0:	220c      	movs	r2, #12
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4818      	ldr	r0, [pc, #96]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000ec6:	f00a fced 	bl	800b8a4 <HAL_TIM_PWM_ConfigChannel>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8000ed0:	f000 faa0 	bl	8001414 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000edc:	2300      	movs	r3, #0
 8000ede:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ee8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	4807      	ldr	r0, [pc, #28]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000f0a:	f00b fbdb 	bl	800c6c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8000f14:	f000 fa7e 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000f18:	4803      	ldr	r0, [pc, #12]	; (8000f28 <MX_TIM8_Init+0x130>)
 8000f1a:	f003 fbbf 	bl	800469c <HAL_TIM_MspPostInit>

}
 8000f1e:	bf00      	nop
 8000f20:	3760      	adds	r7, #96	; 0x60
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	2400038c 	.word	0x2400038c
 8000f2c:	40010400 	.word	0x40010400

08000f30 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b098      	sub	sp, #96	; 0x60
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f36:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]
 8000f52:	615a      	str	r2, [r3, #20]
 8000f54:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2234      	movs	r2, #52	; 0x34
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f00e fc55 	bl	800f80c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000f62:	4b3a      	ldr	r3, [pc, #232]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f64:	4a3a      	ldr	r2, [pc, #232]	; (8001050 <MX_TIM15_Init+0x120>)
 8000f66:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000f68:	4b38      	ldr	r3, [pc, #224]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6e:	4b37      	ldr	r3, [pc, #220]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 3199;
 8000f74:	4b35      	ldr	r3, [pc, #212]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f76:	f640 427f 	movw	r2, #3199	; 0xc7f
 8000f7a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7c:	4b33      	ldr	r3, [pc, #204]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000f82:	4b32      	ldr	r3, [pc, #200]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f88:	4b30      	ldr	r3, [pc, #192]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000f8e:	482f      	ldr	r0, [pc, #188]	; (800104c <MX_TIM15_Init+0x11c>)
 8000f90:	f00a f8c0 	bl	800b114 <HAL_TIM_PWM_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8000f9a:	f000 fa3b 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000fa6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000faa:	4619      	mov	r1, r3
 8000fac:	4827      	ldr	r0, [pc, #156]	; (800104c <MX_TIM15_Init+0x11c>)
 8000fae:	f00b faed 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8000fb8:	f000 fa2c 	bl	8001414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fbc:	2360      	movs	r3, #96	; 0x60
 8000fbe:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fd8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fdc:	2200      	movs	r2, #0
 8000fde:	4619      	mov	r1, r3
 8000fe0:	481a      	ldr	r0, [pc, #104]	; (800104c <MX_TIM15_Init+0x11c>)
 8000fe2:	f00a fc5f 	bl	800b8a4 <HAL_TIM_PWM_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8000fec:	f000 fa12 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ff0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ff4:	2204      	movs	r2, #4
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4814      	ldr	r0, [pc, #80]	; (800104c <MX_TIM15_Init+0x11c>)
 8000ffa:	f00a fc53 	bl	800b8a4 <HAL_TIM_PWM_ConfigChannel>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001004:	f000 fa06 	bl	8001414 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001008:	2300      	movs	r3, #0
 800100a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800100c:	2300      	movs	r3, #0
 800100e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001010:	2300      	movs	r3, #0
 8001012:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800101c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001020:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001026:	2300      	movs	r3, #0
 8001028:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	4619      	mov	r1, r3
 800102e:	4807      	ldr	r0, [pc, #28]	; (800104c <MX_TIM15_Init+0x11c>)
 8001030:	f00b fb48 	bl	800c6c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 800103a:	f000 f9eb 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800103e:	4803      	ldr	r0, [pc, #12]	; (800104c <MX_TIM15_Init+0x11c>)
 8001040:	f003 fb2c 	bl	800469c <HAL_TIM_MspPostInit>

}
 8001044:	bf00      	nop
 8001046:	3760      	adds	r7, #96	; 0x60
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	240003d8 	.word	0x240003d8
 8001050:	40014000 	.word	0x40014000

08001054 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08c      	sub	sp, #48	; 0x30
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	2224      	movs	r2, #36	; 0x24
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f00e fbd2 	bl	800f80c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	463b      	mov	r3, r7
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 8001072:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <MX_TIM23_Init+0xa4>)
 8001074:	4a21      	ldr	r2, [pc, #132]	; (80010fc <MX_TIM23_Init+0xa8>)
 8001076:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 0;
 8001078:	4b1f      	ldr	r3, [pc, #124]	; (80010f8 <MX_TIM23_Init+0xa4>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107e:	4b1e      	ldr	r3, [pc, #120]	; (80010f8 <MX_TIM23_Init+0xa4>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 4294967295;
 8001084:	4b1c      	ldr	r3, [pc, #112]	; (80010f8 <MX_TIM23_Init+0xa4>)
 8001086:	f04f 32ff 	mov.w	r2, #4294967295
 800108a:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <MX_TIM23_Init+0xa4>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001092:	4b19      	ldr	r3, [pc, #100]	; (80010f8 <MX_TIM23_Init+0xa4>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001098:	2303      	movs	r3, #3
 800109a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800109c:	2300      	movs	r3, #0
 800109e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80010a0:	2301      	movs	r3, #1
 80010a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80010ac:	2300      	movs	r3, #0
 80010ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80010b0:	2301      	movs	r3, #1
 80010b2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim23, &sConfig) != HAL_OK)
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	4619      	mov	r1, r3
 80010c2:	480d      	ldr	r0, [pc, #52]	; (80010f8 <MX_TIM23_Init+0xa4>)
 80010c4:	f00a f99a 	bl	800b3fc <HAL_TIM_Encoder_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM23_Init+0x7e>
  {
    Error_Handler();
 80010ce:	f000 f9a1 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 80010da:	463b      	mov	r3, r7
 80010dc:	4619      	mov	r1, r3
 80010de:	4806      	ldr	r0, [pc, #24]	; (80010f8 <MX_TIM23_Init+0xa4>)
 80010e0:	f00b fa54 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM23_Init+0x9a>
  {
    Error_Handler();
 80010ea:	f000 f993 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 80010ee:	bf00      	nop
 80010f0:	3730      	adds	r7, #48	; 0x30
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	24000424 	.word	0x24000424
 80010fc:	4000e000 	.word	0x4000e000

08001100 <MX_TIM24_Init>:
  * @brief TIM24 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM24_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08c      	sub	sp, #48	; 0x30
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001106:	f107 030c 	add.w	r3, r7, #12
 800110a:	2224      	movs	r2, #36	; 0x24
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f00e fb7c 	bl	800f80c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001114:	463b      	mov	r3, r7
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 800111e:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <MX_TIM24_Init+0xa4>)
 8001120:	4a21      	ldr	r2, [pc, #132]	; (80011a8 <MX_TIM24_Init+0xa8>)
 8001122:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 0;
 8001124:	4b1f      	ldr	r3, [pc, #124]	; (80011a4 <MX_TIM24_Init+0xa4>)
 8001126:	2200      	movs	r2, #0
 8001128:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 800112a:	4b1e      	ldr	r3, [pc, #120]	; (80011a4 <MX_TIM24_Init+0xa4>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 4294967295;
 8001130:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <MX_TIM24_Init+0xa4>)
 8001132:	f04f 32ff 	mov.w	r2, #4294967295
 8001136:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001138:	4b1a      	ldr	r3, [pc, #104]	; (80011a4 <MX_TIM24_Init+0xa4>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113e:	4b19      	ldr	r3, [pc, #100]	; (80011a4 <MX_TIM24_Init+0xa4>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001144:	2303      	movs	r3, #3
 8001146:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800114c:	2301      	movs	r3, #1
 800114e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001158:	2300      	movs	r3, #0
 800115a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800115c:	2301      	movs	r3, #1
 800115e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim24, &sConfig) != HAL_OK)
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	4619      	mov	r1, r3
 800116e:	480d      	ldr	r0, [pc, #52]	; (80011a4 <MX_TIM24_Init+0xa4>)
 8001170:	f00a f944 	bl	800b3fc <HAL_TIM_Encoder_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM24_Init+0x7e>
  {
    Error_Handler();
 800117a:	f000 f94b 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800117e:	2300      	movs	r3, #0
 8001180:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 8001186:	463b      	mov	r3, r7
 8001188:	4619      	mov	r1, r3
 800118a:	4806      	ldr	r0, [pc, #24]	; (80011a4 <MX_TIM24_Init+0xa4>)
 800118c:	f00b f9fe 	bl	800c58c <HAL_TIMEx_MasterConfigSynchronization>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_TIM24_Init+0x9a>
  {
    Error_Handler();
 8001196:	f000 f93d 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 800119a:	bf00      	nop
 800119c:	3730      	adds	r7, #48	; 0x30
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	24000470 	.word	0x24000470
 80011a8:	4000e400 	.word	0x4000e400

080011ac <MX_USART10_UART_Init>:
  * @brief USART10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART10_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80011b0:	4b22      	ldr	r3, [pc, #136]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011b2:	4a23      	ldr	r2, [pc, #140]	; (8001240 <MX_USART10_UART_Init+0x94>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 57600;
 80011b6:	4b21      	ldr	r3, [pc, #132]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011b8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80011bc:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b1f      	ldr	r3, [pc, #124]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b1d      	ldr	r3, [pc, #116]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b1c      	ldr	r3, [pc, #112]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b1a      	ldr	r3, [pc, #104]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b19      	ldr	r3, [pc, #100]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b17      	ldr	r3, [pc, #92]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e2:	4b16      	ldr	r3, [pc, #88]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011e8:	4b14      	ldr	r3, [pc, #80]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	; 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011ee:	4b13      	ldr	r3, [pc, #76]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 80011f4:	4811      	ldr	r0, [pc, #68]	; (800123c <MX_USART10_UART_Init+0x90>)
 80011f6:	f00b fb23 	bl	800c840 <HAL_UART_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8001200:	f000 f908 	bl	8001414 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001204:	2100      	movs	r1, #0
 8001206:	480d      	ldr	r0, [pc, #52]	; (800123c <MX_USART10_UART_Init+0x90>)
 8001208:	f00d fb9c 	bl	800e944 <HAL_UARTEx_SetTxFifoThreshold>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8001212:	f000 f8ff 	bl	8001414 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001216:	2100      	movs	r1, #0
 8001218:	4808      	ldr	r0, [pc, #32]	; (800123c <MX_USART10_UART_Init+0x90>)
 800121a:	f00d fbd1 	bl	800e9c0 <HAL_UARTEx_SetRxFifoThreshold>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8001224:	f000 f8f6 	bl	8001414 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <MX_USART10_UART_Init+0x90>)
 800122a:	f00d fb52 	bl	800e8d2 <HAL_UARTEx_DisableFifoMode>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8001234:	f000 f8ee 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	240004bc 	.word	0x240004bc
 8001240:	40011c00 	.word	0x40011c00

08001244 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800124a:	4b11      	ldr	r3, [pc, #68]	; (8001290 <MX_DMA_Init+0x4c>)
 800124c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001250:	4a0f      	ldr	r2, [pc, #60]	; (8001290 <MX_DMA_Init+0x4c>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800125a:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <MX_DMA_Init+0x4c>)
 800125c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	200b      	movs	r0, #11
 800126e:	f004 f8c8 	bl	8005402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001272:	200b      	movs	r0, #11
 8001274:	f004 f8df 	bl	8005436 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	2100      	movs	r1, #0
 800127c:	200c      	movs	r0, #12
 800127e:	f004 f8c0 	bl	8005402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001282:	200c      	movs	r0, #12
 8001284:	f004 f8d7 	bl	8005436 <HAL_NVIC_EnableIRQ>

}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	58024400 	.word	0x58024400

08001294 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08c      	sub	sp, #48	; 0x30
 8001298:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012aa:	4b56      	ldr	r3, [pc, #344]	; (8001404 <MX_GPIO_Init+0x170>)
 80012ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b0:	4a54      	ldr	r2, [pc, #336]	; (8001404 <MX_GPIO_Init+0x170>)
 80012b2:	f043 0310 	orr.w	r3, r3, #16
 80012b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012ba:	4b52      	ldr	r3, [pc, #328]	; (8001404 <MX_GPIO_Init+0x170>)
 80012bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012c0:	f003 0310 	and.w	r3, r3, #16
 80012c4:	61bb      	str	r3, [r7, #24]
 80012c6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c8:	4b4e      	ldr	r3, [pc, #312]	; (8001404 <MX_GPIO_Init+0x170>)
 80012ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ce:	4a4d      	ldr	r2, [pc, #308]	; (8001404 <MX_GPIO_Init+0x170>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012d8:	4b4a      	ldr	r3, [pc, #296]	; (8001404 <MX_GPIO_Init+0x170>)
 80012da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012e6:	4b47      	ldr	r3, [pc, #284]	; (8001404 <MX_GPIO_Init+0x170>)
 80012e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ec:	4a45      	ldr	r2, [pc, #276]	; (8001404 <MX_GPIO_Init+0x170>)
 80012ee:	f043 0320 	orr.w	r3, r3, #32
 80012f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012f6:	4b43      	ldr	r3, [pc, #268]	; (8001404 <MX_GPIO_Init+0x170>)
 80012f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012fc:	f003 0320 	and.w	r3, r3, #32
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001304:	4b3f      	ldr	r3, [pc, #252]	; (8001404 <MX_GPIO_Init+0x170>)
 8001306:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800130a:	4a3e      	ldr	r2, [pc, #248]	; (8001404 <MX_GPIO_Init+0x170>)
 800130c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001310:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001314:	4b3b      	ldr	r3, [pc, #236]	; (8001404 <MX_GPIO_Init+0x170>)
 8001316:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800131a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b38      	ldr	r3, [pc, #224]	; (8001404 <MX_GPIO_Init+0x170>)
 8001324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001328:	4a36      	ldr	r2, [pc, #216]	; (8001404 <MX_GPIO_Init+0x170>)
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001332:	4b34      	ldr	r3, [pc, #208]	; (8001404 <MX_GPIO_Init+0x170>)
 8001334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	60bb      	str	r3, [r7, #8]
 800133e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001340:	4b30      	ldr	r3, [pc, #192]	; (8001404 <MX_GPIO_Init+0x170>)
 8001342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001346:	4a2f      	ldr	r2, [pc, #188]	; (8001404 <MX_GPIO_Init+0x170>)
 8001348:	f043 0302 	orr.w	r3, r3, #2
 800134c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001350:	4b2c      	ldr	r3, [pc, #176]	; (8001404 <MX_GPIO_Init+0x170>)
 8001352:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800135e:	4b29      	ldr	r3, [pc, #164]	; (8001404 <MX_GPIO_Init+0x170>)
 8001360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001364:	4a27      	ldr	r2, [pc, #156]	; (8001404 <MX_GPIO_Init+0x170>)
 8001366:	f043 0308 	orr.w	r3, r3, #8
 800136a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800136e:	4b25      	ldr	r3, [pc, #148]	; (8001404 <MX_GPIO_Init+0x170>)
 8001370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	603b      	str	r3, [r7, #0]
 800137a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 800137c:	2200      	movs	r2, #0
 800137e:	f249 51c0 	movw	r1, #38336	; 0x95c0
 8001382:	4821      	ldr	r0, [pc, #132]	; (8001408 <MX_GPIO_Init+0x174>)
 8001384:	f007 fb1a 	bl	80089bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800138e:	481f      	ldr	r0, [pc, #124]	; (800140c <MX_GPIO_Init+0x178>)
 8001390:	f007 fb14 	bl	80089bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE6 PE7 PE8 PE10
                           PE12 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8001394:	f249 53c0 	movw	r3, #38336	; 0x95c0
 8001398:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	4816      	ldr	r0, [pc, #88]	; (8001408 <MX_GPIO_Init+0x174>)
 80013ae:	f007 f85b 	bl	8008468 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c2:	f107 031c 	add.w	r3, r7, #28
 80013c6:	4619      	mov	r1, r3
 80013c8:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_GPIO_Init+0x17c>)
 80013ca:	f007 f84d 	bl	8008468 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 031c 	add.w	r3, r7, #28
 80013e4:	4619      	mov	r1, r3
 80013e6:	4809      	ldr	r0, [pc, #36]	; (800140c <MX_GPIO_Init+0x178>)
 80013e8:	f007 f83e 	bl	8008468 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2100      	movs	r1, #0
 80013f0:	2028      	movs	r0, #40	; 0x28
 80013f2:	f004 f806 	bl	8005402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013f6:	2028      	movs	r0, #40	; 0x28
 80013f8:	f004 f81d 	bl	8005436 <HAL_NVIC_EnableIRQ>

}
 80013fc:	bf00      	nop
 80013fe:	3730      	adds	r7, #48	; 0x30
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	58024400 	.word	0x58024400
 8001408:	58021000 	.word	0x58021000
 800140c:	58020400 	.word	0x58020400
 8001410:	58020800 	.word	0x58020800

08001414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800141c:	e7fe      	b.n	800141c <Error_Handler+0x8>

0800141e <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	4a04      	ldr	r2, [pc, #16]	; (800145c <_ZN3ros3MsgC1Ev+0x1c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	0800fde0 	.word	0x0800fde0

08001460 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
      data()
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ffe8 	bl	8001440 <_ZN3ros3MsgC1Ev>
 8001470:	4a06      	ldr	r2, [pc, #24]	; (800148c <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3304      	adds	r3, #4
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff ffcf 	bl	800141e <_ZN3ros4TimeC1Ev>
    {
    }
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	0800fdc8 	.word	0x0800fdc8

08001490 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6859      	ldr	r1, [r3, #4]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	b2ca      	uxtb	r2, r1
 80014aa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	0a19      	lsrs	r1, r3, #8
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	3301      	adds	r3, #1
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	4413      	add	r3, r2
 80014ba:	b2ca      	uxtb	r2, r1
 80014bc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	0c19      	lsrs	r1, r3, #16
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3302      	adds	r3, #2
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	b2ca      	uxtb	r2, r1
 80014ce:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	0e19      	lsrs	r1, r3, #24
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	3303      	adds	r3, #3
 80014da:	683a      	ldr	r2, [r7, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	b2ca      	uxtb	r2, r1
 80014e0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	3304      	adds	r3, #4
 80014e6:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6899      	ldr	r1, [r3, #8]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	4413      	add	r3, r2
 80014f2:	b2ca      	uxtb	r2, r1
 80014f4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	0a19      	lsrs	r1, r3, #8
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	3301      	adds	r3, #1
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	4413      	add	r3, r2
 8001504:	b2ca      	uxtb	r2, r1
 8001506:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	0c19      	lsrs	r1, r3, #16
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	3302      	adds	r3, #2
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	4413      	add	r3, r2
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	0e19      	lsrs	r1, r3, #24
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	3303      	adds	r3, #3
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	4413      	add	r3, r2
 8001528:	b2ca      	uxtb	r2, r1
 800152a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	3304      	adds	r3, #4
 8001530:	60fb      	str	r3, [r7, #12]
      return offset;
 8001532:	68fb      	ldr	r3, [r7, #12]
    }
 8001534:	4618      	mov	r0, r3
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	4413      	add	r3, r2
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	3301      	adds	r3, #1
 8001564:	6839      	ldr	r1, [r7, #0]
 8001566:	440b      	add	r3, r1
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	431a      	orrs	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3302      	adds	r3, #2
 800157a:	6839      	ldr	r1, [r7, #0]
 800157c:	440b      	add	r3, r1
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	041b      	lsls	r3, r3, #16
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	3303      	adds	r3, #3
 8001590:	6839      	ldr	r1, [r7, #0]
 8001592:	440b      	add	r3, r1
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	061b      	lsls	r3, r3, #24
 8001598:	431a      	orrs	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3304      	adds	r3, #4
 80015a2:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	4413      	add	r3, r2
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	3301      	adds	r3, #1
 80015ba:	6839      	ldr	r1, [r7, #0]
 80015bc:	440b      	add	r3, r1
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	3302      	adds	r3, #2
 80015d0:	6839      	ldr	r1, [r7, #0]
 80015d2:	440b      	add	r3, r1
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	041b      	lsls	r3, r3, #16
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	3303      	adds	r3, #3
 80015e6:	6839      	ldr	r1, [r7, #0]
 80015e8:	440b      	add	r3, r1
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	061b      	lsls	r3, r3, #24
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	3304      	adds	r3, #4
 80015f8:	60fb      	str	r3, [r7, #12]
     return offset;
 80015fa:	68fb      	ldr	r3, [r7, #12]
    }
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Time"; };
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	4b03      	ldr	r3, [pc, #12]	; (8001620 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	0800fb38 	.word	0x0800fb38

08001624 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	4b03      	ldr	r3, [pc, #12]	; (800163c <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 800162e:	4618      	mov	r0, r3
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	0800fb4c 	.word	0x0800fb4c

08001640 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fef8 	bl	8001440 <_ZN3ros3MsgC1Ev>
 8001650:	4a0b      	ldr	r2, [pc, #44]	; (8001680 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	809a      	strh	r2, [r3, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a09      	ldr	r2, [pc, #36]	; (8001684 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a07      	ldr	r2, [pc, #28]	; (8001684 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001666:	60da      	str	r2, [r3, #12]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a06      	ldr	r2, [pc, #24]	; (8001684 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800166c:	611a      	str	r2, [r3, #16]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	615a      	str	r2, [r3, #20]
    {
    }
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	0800fdb0 	.word	0x0800fdb0
 8001684:	0800fb70 	.word	0x0800fb70

08001688 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	8899      	ldrh	r1, [r3, #4]
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	b2ca      	uxtb	r2, r1
 80016a2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	889b      	ldrh	r3, [r3, #4]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	b299      	uxth	r1, r3
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	3301      	adds	r3, #1
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	4413      	add	r3, r2
 80016b4:	b2ca      	uxtb	r2, r1
 80016b6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	3302      	adds	r3, #2
 80016bc:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe fe24 	bl	8000310 <strlen>
 80016c8:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	4413      	add	r3, r2
 80016d0:	69b9      	ldr	r1, [r7, #24]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 fe08 	bl	80032e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	3304      	adds	r3, #4
 80016dc:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	18d0      	adds	r0, r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4619      	mov	r1, r3
 80016ec:	f00e f880 	bl	800f7f0 <memcpy>
      offset += length_topic_name;
 80016f0:	69fa      	ldr	r2, [r7, #28]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	4413      	add	r3, r2
 80016f6:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe fe07 	bl	8000310 <strlen>
 8001702:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	4413      	add	r3, r2
 800170a:	6979      	ldr	r1, [r7, #20]
 800170c:	4618      	mov	r0, r3
 800170e:	f001 fdeb 	bl	80032e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3304      	adds	r3, #4
 8001716:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	18d0      	adds	r0, r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	4619      	mov	r1, r3
 8001726:	f00e f863 	bl	800f7f0 <memcpy>
      offset += length_message_type;
 800172a:	69fa      	ldr	r2, [r7, #28]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	4413      	add	r3, r2
 8001730:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe fdea 	bl	8000310 <strlen>
 800173c:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	4413      	add	r3, r2
 8001744:	6939      	ldr	r1, [r7, #16]
 8001746:	4618      	mov	r0, r3
 8001748:	f001 fdce 	bl	80032e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	3304      	adds	r3, #4
 8001750:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	18d0      	adds	r0, r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	691b      	ldr	r3, [r3, #16]
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4619      	mov	r1, r3
 8001760:	f00e f846 	bl	800f7f0 <memcpy>
      offset += length_md5sum;
 8001764:	69fa      	ldr	r2, [r7, #28]
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	4413      	add	r3, r2
 800176a:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8001772:	68f9      	ldr	r1, [r7, #12]
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	4413      	add	r3, r2
 800177a:	b2ca      	uxtb	r2, r1
 800177c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	0a19      	lsrs	r1, r3, #8
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	3301      	adds	r3, #1
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	4413      	add	r3, r2
 800178a:	b2ca      	uxtb	r2, r1
 800178c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	0c19      	lsrs	r1, r3, #16
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3302      	adds	r3, #2
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	4413      	add	r3, r2
 800179a:	b2ca      	uxtb	r2, r1
 800179c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	0e19      	lsrs	r1, r3, #24
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3303      	adds	r3, #3
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	4413      	add	r3, r2
 80017aa:	b2ca      	uxtb	r2, r1
 80017ac:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3304      	adds	r3, #4
 80017b2:	61fb      	str	r3, [r7, #28]
      return offset;
 80017b4:	69fb      	ldr	r3, [r7, #28]
    }
 80017b6:	4618      	mov	r0, r3
 80017b8:	3720      	adds	r7, #32
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80017be:	b580      	push	{r7, lr}
 80017c0:	b08a      	sub	sp, #40	; 0x28
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
 80017c6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	4413      	add	r3, r2
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	889b      	ldrh	r3, [r3, #4]
 80017de:	b21a      	sxth	r2, r3
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	3301      	adds	r3, #1
 80017e4:	6839      	ldr	r1, [r7, #0]
 80017e6:	440b      	add	r3, r1
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	3302      	adds	r3, #2
 80017fc:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	441a      	add	r2, r3
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f001 fd8a 	bl	8003324 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	3304      	adds	r3, #4
 8001814:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	4413      	add	r3, r2
 8001820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001822:	429a      	cmp	r2, r3
 8001824:	d20c      	bcs.n	8001840 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182a:	441a      	add	r2, r3
 800182c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182e:	3b01      	subs	r3, #1
 8001830:	6839      	ldr	r1, [r7, #0]
 8001832:	440b      	add	r3, r1
 8001834:	7812      	ldrb	r2, [r2, #0]
 8001836:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	3301      	adds	r3, #1
 800183c:	627b      	str	r3, [r7, #36]	; 0x24
 800183e:	e7ec      	b.n	800181a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	4413      	add	r3, r2
 8001846:	3b01      	subs	r3, #1
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	4413      	add	r3, r2
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	3b01      	subs	r3, #1
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	441a      	add	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	4413      	add	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	441a      	add	r2, r3
 800186a:	f107 0310 	add.w	r3, r7, #16
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f001 fd57 	bl	8003324 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	3304      	adds	r3, #4
 800187a:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	623b      	str	r3, [r7, #32]
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	4413      	add	r3, r2
 8001886:	6a3a      	ldr	r2, [r7, #32]
 8001888:	429a      	cmp	r2, r3
 800188a:	d20c      	bcs.n	80018a6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	6a3b      	ldr	r3, [r7, #32]
 8001890:	441a      	add	r2, r3
 8001892:	6a3b      	ldr	r3, [r7, #32]
 8001894:	3b01      	subs	r3, #1
 8001896:	6839      	ldr	r1, [r7, #0]
 8001898:	440b      	add	r3, r1
 800189a:	7812      	ldrb	r2, [r2, #0]
 800189c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	3301      	adds	r3, #1
 80018a2:	623b      	str	r3, [r7, #32]
 80018a4:	e7ec      	b.n	8001880 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	4413      	add	r3, r2
 80018ac:	3b01      	subs	r3, #1
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	4413      	add	r3, r2
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	441a      	add	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	4413      	add	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	441a      	add	r2, r3
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	4611      	mov	r1, r2
 80018d6:	4618      	mov	r0, r3
 80018d8:	f001 fd24 	bl	8003324 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	3304      	adds	r3, #4
 80018e0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	61fb      	str	r3, [r7, #28]
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4413      	add	r3, r2
 80018ec:	69fa      	ldr	r2, [r7, #28]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d20c      	bcs.n	800190c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	441a      	add	r2, r3
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6839      	ldr	r1, [r7, #0]
 80018fe:	440b      	add	r3, r1
 8001900:	7812      	ldrb	r2, [r2, #0]
 8001902:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	3301      	adds	r3, #1
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	e7ec      	b.n	80018e6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	4413      	add	r3, r2
 8001912:	3b01      	subs	r3, #1
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	4413      	add	r3, r2
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	3b01      	subs	r3, #1
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	441a      	add	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	4413      	add	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	6839      	ldr	r1, [r7, #0]
 800193a:	440a      	add	r2, r1
 800193c:	7812      	ldrb	r2, [r2, #0]
 800193e:	4313      	orrs	r3, r2
 8001940:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	3301      	adds	r3, #1
 8001948:	6839      	ldr	r1, [r7, #0]
 800194a:	440b      	add	r3, r1
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	021b      	lsls	r3, r3, #8
 8001950:	4313      	orrs	r3, r2
 8001952:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001954:	68ba      	ldr	r2, [r7, #8]
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	3302      	adds	r3, #2
 800195a:	6839      	ldr	r1, [r7, #0]
 800195c:	440b      	add	r3, r1
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	041b      	lsls	r3, r3, #16
 8001962:	4313      	orrs	r3, r2
 8001964:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	3303      	adds	r3, #3
 800196c:	6839      	ldr	r1, [r7, #0]
 800196e:	440b      	add	r3, r1
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	061b      	lsls	r3, r3, #24
 8001974:	4313      	orrs	r3, r2
 8001976:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	3304      	adds	r3, #4
 8001982:	61bb      	str	r3, [r7, #24]
     return offset;
 8001984:	69bb      	ldr	r3, [r7, #24]
    }
 8001986:	4618      	mov	r0, r3
 8001988:	3728      	adds	r7, #40	; 0x28
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	4b03      	ldr	r3, [pc, #12]	; (80019a8 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	0800fb74 	.word	0x0800fb74

080019ac <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	0800fb90 	.word	0x0800fb90

080019c8 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff fd34 	bl	8001440 <_ZN3ros3MsgC1Ev>
 80019d8:	4a06      	ldr	r2, [pc, #24]	; (80019f4 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	711a      	strb	r2, [r3, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 80019e8:	609a      	str	r2, [r3, #8]
    {
    }
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	0800fd98 	.word	0x0800fd98
 80019f8:	0800fb70 	.word	0x0800fb70

080019fc <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	4413      	add	r3, r2
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	7912      	ldrb	r2, [r2, #4]
 8001a14:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fc75 	bl	8000310 <strlen>
 8001a26:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	68b9      	ldr	r1, [r7, #8]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f001 fc59 	bl	80032e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	18d0      	adds	r0, r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f00d fed1 	bl	800f7f0 <memcpy>
      offset += length_msg;
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	4413      	add	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]
      return offset;
 8001a56:	68fb      	ldr	r3, [r7, #12]
    }
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	781a      	ldrb	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	441a      	add	r2, r3
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	4611      	mov	r1, r2
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f001 fc49 	bl	8003324 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	3304      	adds	r3, #4
 8001a96:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d20c      	bcs.n	8001ac2 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	441a      	add	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	6839      	ldr	r1, [r7, #0]
 8001ab4:	440b      	add	r3, r1
 8001ab6:	7812      	ldrb	r2, [r2, #0]
 8001ab8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	e7ec      	b.n	8001a9c <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	4413      	add	r3, r2
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	441a      	add	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
     return offset;
 8001ae6:	693b      	ldr	r3, [r7, #16]
    }
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	0800fbb4 	.word	0x0800fbb4

08001b0c <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	4b03      	ldr	r3, [pc, #12]	; (8001b24 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	0800fbc8 	.word	0x0800fbc8

08001b28 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff fc84 	bl	8001440 <_ZN3ros3MsgC1Ev>
 8001b38:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	619a      	str	r2, [r3, #24]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	61da      	str	r2, [r3, #28]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	0800fd80 	.word	0x0800fd80

08001b70 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	; 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6859      	ldr	r1, [r3, #4]
 8001b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	b2ca      	uxtb	r2, r1
 8001b8a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	0a19      	lsrs	r1, r3, #8
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	3301      	adds	r3, #1
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	4413      	add	r3, r2
 8001b9a:	b2ca      	uxtb	r2, r1
 8001b9c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	0c19      	lsrs	r1, r3, #16
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	3302      	adds	r3, #2
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	4413      	add	r3, r2
 8001bac:	b2ca      	uxtb	r2, r1
 8001bae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	0e19      	lsrs	r1, r3, #24
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	3303      	adds	r3, #3
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	b2ca      	uxtb	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8001bc8:	2300      	movs	r3, #0
 8001bca:	623b      	str	r3, [r7, #32]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	6a3a      	ldr	r2, [r7, #32]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d22b      	bcs.n	8001c2e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68da      	ldr	r2, [r3, #12]
 8001bda:	6a3b      	ldr	r3, [r7, #32]
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8001be4:	6939      	ldr	r1, [r7, #16]
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	4413      	add	r3, r2
 8001bec:	b2ca      	uxtb	r2, r1
 8001bee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	0a19      	lsrs	r1, r3, #8
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	b2ca      	uxtb	r2, r1
 8001bfe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	0c19      	lsrs	r1, r3, #16
 8001c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c06:	3302      	adds	r3, #2
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	b2ca      	uxtb	r2, r1
 8001c0e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	0e19      	lsrs	r1, r3, #24
 8001c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c16:	3303      	adds	r3, #3
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	b2ca      	uxtb	r2, r1
 8001c1e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8001c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c22:	3304      	adds	r3, #4
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8001c26:	6a3b      	ldr	r3, [r7, #32]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	623b      	str	r3, [r7, #32]
 8001c2c:	e7ce      	b.n	8001bcc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6919      	ldr	r1, [r3, #16]
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	4413      	add	r3, r2
 8001c38:	b2ca      	uxtb	r2, r1
 8001c3a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	0a19      	lsrs	r1, r3, #8
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	3301      	adds	r3, #1
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	4413      	add	r3, r2
 8001c4a:	b2ca      	uxtb	r2, r1
 8001c4c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	0c19      	lsrs	r1, r3, #16
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	3302      	adds	r3, #2
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	b2ca      	uxtb	r2, r1
 8001c5e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	0e19      	lsrs	r1, r3, #24
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	3303      	adds	r3, #3
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	b2ca      	uxtb	r2, r1
 8001c70:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	3304      	adds	r3, #4
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61fb      	str	r3, [r7, #28]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	69fa      	ldr	r2, [r7, #28]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d22b      	bcs.n	8001cde <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	699a      	ldr	r2, [r3, #24]
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8001c94:	68f9      	ldr	r1, [r7, #12]
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	b2ca      	uxtb	r2, r1
 8001c9e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	0a19      	lsrs	r1, r3, #8
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	b2ca      	uxtb	r2, r1
 8001cae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	0c19      	lsrs	r1, r3, #16
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	b2ca      	uxtb	r2, r1
 8001cbe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	0e19      	lsrs	r1, r3, #24
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc6:	3303      	adds	r3, #3
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	4413      	add	r3, r2
 8001ccc:	b2ca      	uxtb	r2, r1
 8001cce:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd2:	3304      	adds	r3, #4
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	61fb      	str	r3, [r7, #28]
 8001cdc:	e7ce      	b.n	8001c7c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	69d9      	ldr	r1, [r3, #28]
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	b2ca      	uxtb	r2, r1
 8001cea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	0a19      	lsrs	r1, r3, #8
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	b2ca      	uxtb	r2, r1
 8001cfc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	0c19      	lsrs	r1, r3, #16
 8001d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d06:	3302      	adds	r3, #2
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	b2ca      	uxtb	r2, r1
 8001d0e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69db      	ldr	r3, [r3, #28]
 8001d14:	0e19      	lsrs	r1, r3, #24
 8001d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d18:	3303      	adds	r3, #3
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2ca      	uxtb	r2, r1
 8001d20:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	3304      	adds	r3, #4
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61bb      	str	r3, [r7, #24]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d228      	bcs.n	8001d88 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7fe fae4 	bl	8000310 <strlen>
 8001d48:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	4413      	add	r3, r2
 8001d50:	6979      	ldr	r1, [r7, #20]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f001 fac8 	bl	80032e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	18d0      	adds	r0, r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	4619      	mov	r1, r3
 8001d74:	f00d fd3c 	bl	800f7f0 <memcpy>
      offset += length_stringsi;
 8001d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	3301      	adds	r3, #1
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	e7d1      	b.n	8001d2c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3728      	adds	r7, #40	; 0x28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b08e      	sub	sp, #56	; 0x38
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da2:	683a      	ldr	r2, [r7, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dac:	3301      	adds	r3, #1
 8001dae:	683a      	ldr	r2, [r7, #0]
 8001db0:	4413      	add	r3, r2
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	6a3a      	ldr	r2, [r7, #32]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dbe:	3302      	adds	r3, #2
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	041b      	lsls	r3, r3, #16
 8001dc8:	6a3a      	ldr	r2, [r7, #32]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd0:	3303      	adds	r3, #3
 8001dd2:	683a      	ldr	r2, [r7, #0]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	061b      	lsls	r3, r3, #24
 8001dda:	6a3a      	ldr	r2, [r7, #32]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8001de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001de2:	3304      	adds	r3, #4
 8001de4:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	6a3a      	ldr	r2, [r7, #32]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d90a      	bls.n	8001e06 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68da      	ldr	r2, [r3, #12]
 8001df4:	6a3b      	ldr	r3, [r7, #32]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4610      	mov	r0, r2
 8001dfc:	f00d fd0e 	bl	800f81c <realloc>
 8001e00:	4602      	mov	r2, r0
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a3a      	ldr	r2, [r7, #32]
 8001e0a:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	633b      	str	r3, [r7, #48]	; 0x30
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d236      	bcs.n	8001e88 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e22:	6839      	ldr	r1, [r7, #0]
 8001e24:	440a      	add	r2, r1
 8001e26:	7812      	ldrb	r2, [r2, #0]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e30:	3301      	adds	r3, #1
 8001e32:	6839      	ldr	r1, [r7, #0]
 8001e34:	440b      	add	r3, r1
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	021b      	lsls	r3, r3, #8
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e42:	3302      	adds	r3, #2
 8001e44:	6839      	ldr	r1, [r7, #0]
 8001e46:	440b      	add	r3, r1
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	041b      	lsls	r3, r3, #16
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e54:	3303      	adds	r3, #3
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	440b      	add	r3, r1
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	061b      	lsls	r3, r3, #24
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8001e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e6a:	3304      	adds	r3, #4
 8001e6c:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	3208      	adds	r2, #8
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8001e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e82:	3301      	adds	r3, #1
 8001e84:	633b      	str	r3, [r7, #48]	; 0x30
 8001e86:	e7c3      	b.n	8001e10 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e94:	3301      	adds	r3, #1
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	4413      	add	r3, r2
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	021b      	lsls	r3, r3, #8
 8001e9e:	69fa      	ldr	r2, [r7, #28]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ea6:	3302      	adds	r3, #2
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	041b      	lsls	r3, r3, #16
 8001eb0:	69fa      	ldr	r2, [r7, #28]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eb8:	3303      	adds	r3, #3
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	061b      	lsls	r3, r3, #24
 8001ec2:	69fa      	ldr	r2, [r7, #28]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8001ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eca:	3304      	adds	r3, #4
 8001ecc:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	69fa      	ldr	r2, [r7, #28]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d90a      	bls.n	8001eee <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	699a      	ldr	r2, [r3, #24]
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	f00d fc9a 	bl	800f81c <realloc>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69fa      	ldr	r2, [r7, #28]
 8001ef2:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d236      	bcs.n	8001f70 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f0a:	6839      	ldr	r1, [r7, #0]
 8001f0c:	440a      	add	r2, r1
 8001f0e:	7812      	ldrb	r2, [r2, #0]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f18:	3301      	adds	r3, #1
 8001f1a:	6839      	ldr	r1, [r7, #0]
 8001f1c:	440b      	add	r3, r1
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	021b      	lsls	r3, r3, #8
 8001f22:	4313      	orrs	r3, r2
 8001f24:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f2a:	3302      	adds	r3, #2
 8001f2c:	6839      	ldr	r1, [r7, #0]
 8001f2e:	440b      	add	r3, r1
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	041b      	lsls	r3, r3, #16
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f3c:	3303      	adds	r3, #3
 8001f3e:	6839      	ldr	r1, [r7, #0]
 8001f40:	440b      	add	r3, r1
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	061b      	lsls	r3, r3, #24
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8001f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f52:	3304      	adds	r3, #4
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699a      	ldr	r2, [r3, #24]
 8001f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	3214      	adds	r2, #20
 8001f64:	6812      	ldr	r2, [r2, #0]
 8001f66:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8001f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f6e:	e7c3      	b.n	8001ef8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	4413      	add	r3, r2
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	4413      	add	r3, r2
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f8e:	3302      	adds	r3, #2
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	4413      	add	r3, r2
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	041b      	lsls	r3, r3, #16
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001f9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fa0:	3303      	adds	r3, #3
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	061b      	lsls	r3, r3, #24
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8001fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fb2:	3304      	adds	r3, #4
 8001fb4:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d90a      	bls.n	8001fd6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4610      	mov	r0, r2
 8001fcc:	f00d fc26 	bl	800f81c <realloc>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d23f      	bcs.n	800206a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8001fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	441a      	add	r2, r3
 8001ff0:	f107 030c 	add.w	r3, r7, #12
 8001ff4:	4611      	mov	r1, r2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f001 f994 	bl	8003324 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ffe:	3304      	adds	r3, #4
 8002000:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
 8002006:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4413      	add	r3, r2
 800200c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800200e:	429a      	cmp	r2, r3
 8002010:	d20c      	bcs.n	800202c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002016:	441a      	add	r2, r3
 8002018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201a:	3b01      	subs	r3, #1
 800201c:	6839      	ldr	r1, [r7, #0]
 800201e:	440b      	add	r3, r1
 8002020:	7812      	ldrb	r2, [r2, #0]
 8002022:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002026:	3301      	adds	r3, #1
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
 800202a:	e7ec      	b.n	8002006 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 800202c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4413      	add	r3, r2
 8002032:	3b01      	subs	r3, #1
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	4413      	add	r3, r2
 8002038:	2200      	movs	r2, #0
 800203a:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 800203c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800203e:	3b01      	subs	r3, #1
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	441a      	add	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002048:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4413      	add	r3, r2
 800204e:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	3220      	adds	r2, #32
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002064:	3301      	adds	r3, #1
 8002066:	62bb      	str	r3, [r7, #40]	; 0x28
 8002068:	e7ba      	b.n	8001fe0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 800206a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 800206c:	4618      	mov	r0, r3
 800206e:	3738      	adds	r7, #56	; 0x38
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	4b03      	ldr	r3, [pc, #12]	; (800208c <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 800207e:	4618      	mov	r0, r3
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	0800fcd4 	.word	0x0800fcd4

08002090 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	4b03      	ldr	r3, [pc, #12]	; (80020a8 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 800209a:	4618      	mov	r0, r3
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	0800fbec 	.word	0x0800fbec

080020ac <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
 80020b8:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	683a      	ldr	r2, [r7, #0]
 80020ca:	611a      	str	r2, [r3, #16]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4618      	mov	r0, r3
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68d8      	ldr	r0, [r3, #12]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6891      	ldr	r1, [r2, #8]
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	4798      	blx	r3
 80020f8:	4603      	mov	r3, r0
  };
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
  }
 800210e:	4618      	mov	r0, r3
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
	...

0800211c <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 2048;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a42      	ldr	r2, [pc, #264]	; (8002238 <_ZN13STM32Hardware10getRdmaIndEv+0x11c>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d068      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a40      	ldr	r2, [pc, #256]	; (800223c <_ZN13STM32Hardware10getRdmaIndEv+0x120>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d061      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a3d      	ldr	r2, [pc, #244]	; (8002240 <_ZN13STM32Hardware10getRdmaIndEv+0x124>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d05a      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a3b      	ldr	r2, [pc, #236]	; (8002244 <_ZN13STM32Hardware10getRdmaIndEv+0x128>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d053      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a38      	ldr	r2, [pc, #224]	; (8002248 <_ZN13STM32Hardware10getRdmaIndEv+0x12c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d04c      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a36      	ldr	r2, [pc, #216]	; (800224c <_ZN13STM32Hardware10getRdmaIndEv+0x130>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d045      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a33      	ldr	r2, [pc, #204]	; (8002250 <_ZN13STM32Hardware10getRdmaIndEv+0x134>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d03e      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a31      	ldr	r2, [pc, #196]	; (8002254 <_ZN13STM32Hardware10getRdmaIndEv+0x138>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d037      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a2e      	ldr	r2, [pc, #184]	; (8002258 <_ZN13STM32Hardware10getRdmaIndEv+0x13c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d030      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a2c      	ldr	r2, [pc, #176]	; (800225c <_ZN13STM32Hardware10getRdmaIndEv+0x140>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d029      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a29      	ldr	r2, [pc, #164]	; (8002260 <_ZN13STM32Hardware10getRdmaIndEv+0x144>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d022      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a27      	ldr	r2, [pc, #156]	; (8002264 <_ZN13STM32Hardware10getRdmaIndEv+0x148>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d01b      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a24      	ldr	r2, [pc, #144]	; (8002268 <_ZN13STM32Hardware10getRdmaIndEv+0x14c>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d014      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a22      	ldr	r2, [pc, #136]	; (800226c <_ZN13STM32Hardware10getRdmaIndEv+0x150>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d00d      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a1f      	ldr	r2, [pc, #124]	; (8002270 <_ZN13STM32Hardware10getRdmaIndEv+0x154>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d006      	beq.n	8002204 <_ZN13STM32Hardware10getRdmaIndEv+0xe8>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a1d      	ldr	r2, [pc, #116]	; (8002274 <_ZN13STM32Hardware10getRdmaIndEv+0x158>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d109      	bne.n	8002218 <_ZN13STM32Hardware10getRdmaIndEv+0xfc>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8002212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002216:	e008      	b.n	800222a <_ZN13STM32Hardware10getRdmaIndEv+0x10e>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8002226:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800222a:	4618      	mov	r0, r3
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40020010 	.word	0x40020010
 800223c:	40020028 	.word	0x40020028
 8002240:	40020040 	.word	0x40020040
 8002244:	40020058 	.word	0x40020058
 8002248:	40020070 	.word	0x40020070
 800224c:	40020088 	.word	0x40020088
 8002250:	400200a0 	.word	0x400200a0
 8002254:	400200b8 	.word	0x400200b8
 8002258:	40020410 	.word	0x40020410
 800225c:	40020428 	.word	0x40020428
 8002260:	40020440 	.word	0x40020440
 8002264:	40020458 	.word	0x40020458
 8002268:	40020470 	.word	0x40020470
 800226c:	40020488 	.word	0x40020488
 8002270:	400204a0 	.word	0x400204a0
 8002274:	400204b8 	.word	0x400204b8

08002278 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 2048;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
      huart(&huart10), rind(0), twind(0), tfind(0){
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <_ZN13STM32HardwareC1Ev+0x3c>)
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002294:	461a      	mov	r2, r3
 8002296:	2300      	movs	r3, #0
 8002298:	6093      	str	r3, [r2, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80022a0:	461a      	mov	r2, r3
 80022a2:	2300      	movs	r3, #0
 80022a4:	60d3      	str	r3, [r2, #12]
    }
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	240004bc 	.word	0x240004bc

080022b8 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 f804 	bl	80022ce <_ZN13STM32Hardware10reset_rbufEv>
    }
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6818      	ldr	r0, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	3304      	adds	r3, #4
 80022de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022e2:	4619      	mov	r1, r3
 80022e4:	f00a fbca 	bl	800ca7c <HAL_UART_Receive_DMA>
    }
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_ZN13STM32Hardware4readEv>:

    int read(){
 80022f0:	b590      	push	{r4, r7, lr}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
      int c = -1;
 80022f8:	f04f 33ff 	mov.w	r3, #4294967295
 80022fc:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff ff09 	bl	800211c <_ZN13STM32Hardware10getRdmaIndEv>
 800230a:	4603      	mov	r3, r0
 800230c:	429c      	cmp	r4, r3
 800230e:	bf14      	ite	ne
 8002310:	2301      	movne	r3, #1
 8002312:	2300      	moveq	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d012      	beq.n	8002340 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002320:	1c59      	adds	r1, r3, #1
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	f8c2 1804 	str.w	r1, [r2, #2052]	; 0x804
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	4413      	add	r3, r2
 800232c:	791b      	ldrb	r3, [r3, #4]
 800232e:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8002336:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
      }
      return c;
 8002340:	68fb      	ldr	r3, [r7, #12]
    }
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bd90      	pop	{r4, r7, pc}
	...

0800234c <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800235c:	2b20      	cmp	r3, #32
 800235e:	d108      	bne.n	8002372 <_ZN13STM32Hardware5flushEv+0x26>
 8002360:	4b2c      	ldr	r3, [pc, #176]	; (8002414 <_ZN13STM32Hardware5flushEv+0xc8>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	f083 0301 	eor.w	r3, r3, #1
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <_ZN13STM32Hardware5flushEv+0x26>
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <_ZN13STM32Hardware5flushEv+0x28>
 8002372:	2300      	movs	r3, #0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d049      	beq.n	800240c <_ZN13STM32Hardware5flushEv+0xc0>
        mutex = true;
 8002378:	4b26      	ldr	r3, [pc, #152]	; (8002414 <_ZN13STM32Hardware5flushEv+0xc8>)
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	429a      	cmp	r2, r3
 8002390:	d039      	beq.n	8002406 <_ZN13STM32Hardware5flushEv+0xba>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002398:	68da      	ldr	r2, [r3, #12]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d20c      	bcs.n	80023c0 <_ZN13STM32Hardware5flushEv+0x74>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	b29b      	uxth	r3, r3
 80023be:	e007      	b.n	80023d0 <_ZN13STM32Hardware5flushEv+0x84>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	f603 0308 	addw	r3, r3, #2056	; 0x808
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	89fa      	ldrh	r2, [r7, #14]
 80023e8:	4619      	mov	r1, r3
 80023ea:	f00a fab5 	bl	800c958 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	4413      	add	r3, r2
 80023fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002404:	60d3      	str	r3, [r2, #12]
        }
        mutex = false;
 8002406:	4b03      	ldr	r3, [pc, #12]	; (8002414 <_ZN13STM32Hardware5flushEv+0xc8>)
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
      }
    }
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	2400063c 	.word	0x2400063c

08002418 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
      int n = length;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800242e:	bfa8      	it	ge
 8002430:	f44f 6300 	movge.w	r3, #2048	; 0x800
 8002434:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f5c3 6200 	rsb	r2, r3, #2048	; 0x800
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	4293      	cmp	r3, r2
 8002446:	bf28      	it	cs
 8002448:	4613      	movcs	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f603 0308 	addw	r3, r3, #2056	; 0x808
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	4413      	add	r3, r2
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	4618      	mov	r0, r3
 8002462:	f00d f9c5 	bl	800f7f0 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	4413      	add	r3, r2
 8002472:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800247c:	6093      	str	r3, [r2, #8]

      if(n != n_tail){
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	429a      	cmp	r2, r3
 8002484:	d00b      	beq.n	800249e <_ZN13STM32Hardware5writeEPhi+0x86>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f603 0008 	addw	r0, r3, #2056	; 0x808
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	18d1      	adds	r1, r2, r3
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	461a      	mov	r2, r3
 800249a:	f00d f9a9 	bl	800f7f0 <memcpy>
      }

      flush();
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff ff54 	bl	800234c <_ZN13STM32Hardware5flushEv>
    }
 80024a4:	bf00      	nop
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	f002 fe9a 	bl	80051ec <HAL_GetTick>
 80024b8:	4603      	mov	r3, r0
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fe ffb6 	bl	8001440 <_ZN3ros3MsgC1Ev>
 80024d4:	4a0e      	ldr	r2, [pc, #56]	; (8002510 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	f04f 0200 	mov.w	r2, #0
 80024e0:	f04f 0300 	mov.w	r3, #0
 80024e4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	f04f 0200 	mov.w	r2, #0
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	f04f 0300 	mov.w	r3, #0
 8002500:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	0800fd3c 	.word	0x0800fd3c

08002514 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002514:	b480      	push	{r7}
 8002516:	b08b      	sub	sp, #44	; 0x2c
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002528:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 800252c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002530:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002532:	6838      	ldr	r0, [r7, #0]
 8002534:	4401      	add	r1, r0
 8002536:	b2d3      	uxtb	r3, r2
 8002538:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 800253a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	f04f 0300 	mov.w	r3, #0
 8002546:	0a02      	lsrs	r2, r0, #8
 8002548:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800254c:	0a0b      	lsrs	r3, r1, #8
 800254e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002550:	3101      	adds	r1, #1
 8002552:	6838      	ldr	r0, [r7, #0]
 8002554:	4401      	add	r1, r0
 8002556:	b2d3      	uxtb	r3, r2
 8002558:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 800255a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	f04f 0300 	mov.w	r3, #0
 8002566:	0c02      	lsrs	r2, r0, #16
 8002568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800256c:	0c0b      	lsrs	r3, r1, #16
 800256e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002570:	3102      	adds	r1, #2
 8002572:	6838      	ldr	r0, [r7, #0]
 8002574:	4401      	add	r1, r0
 8002576:	b2d3      	uxtb	r3, r2
 8002578:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 800257a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	f04f 0300 	mov.w	r3, #0
 8002586:	0e02      	lsrs	r2, r0, #24
 8002588:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800258c:	0e0b      	lsrs	r3, r1, #24
 800258e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002590:	3103      	adds	r1, #3
 8002592:	6838      	ldr	r0, [r7, #0]
 8002594:	4401      	add	r1, r0
 8002596:	b2d3      	uxtb	r3, r2
 8002598:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 800259a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	000a      	movs	r2, r1
 80025a8:	2300      	movs	r3, #0
 80025aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025ac:	3104      	adds	r1, #4
 80025ae:	6838      	ldr	r0, [r7, #0]
 80025b0:	4401      	add	r1, r0
 80025b2:	b2d3      	uxtb	r3, r2
 80025b4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 80025b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80025ba:	f04f 0200 	mov.w	r2, #0
 80025be:	f04f 0300 	mov.w	r3, #0
 80025c2:	0a0a      	lsrs	r2, r1, #8
 80025c4:	2300      	movs	r3, #0
 80025c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025c8:	3105      	adds	r1, #5
 80025ca:	6838      	ldr	r0, [r7, #0]
 80025cc:	4401      	add	r1, r0
 80025ce:	b2d3      	uxtb	r3, r2
 80025d0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 80025d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	f04f 0300 	mov.w	r3, #0
 80025de:	0c0a      	lsrs	r2, r1, #16
 80025e0:	2300      	movs	r3, #0
 80025e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025e4:	3106      	adds	r1, #6
 80025e6:	6838      	ldr	r0, [r7, #0]
 80025e8:	4401      	add	r1, r0
 80025ea:	b2d3      	uxtb	r3, r2
 80025ec:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 80025ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	0e0a      	lsrs	r2, r1, #24
 80025fc:	2300      	movs	r3, #0
 80025fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002600:	3107      	adds	r1, #7
 8002602:	6838      	ldr	r0, [r7, #0]
 8002604:	4401      	add	r1, r0
 8002606:	b2d3      	uxtb	r3, r2
 8002608:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	3308      	adds	r3, #8
 800260e:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002616:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 800261a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800261e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002620:	6838      	ldr	r0, [r7, #0]
 8002622:	4401      	add	r1, r0
 8002624:	b2d3      	uxtb	r3, r2
 8002626:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8002628:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800262c:	f04f 0200 	mov.w	r2, #0
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	0a02      	lsrs	r2, r0, #8
 8002636:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800263a:	0a0b      	lsrs	r3, r1, #8
 800263c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800263e:	3101      	adds	r1, #1
 8002640:	6838      	ldr	r0, [r7, #0]
 8002642:	4401      	add	r1, r0
 8002644:	b2d3      	uxtb	r3, r2
 8002646:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8002648:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	f04f 0300 	mov.w	r3, #0
 8002654:	0c02      	lsrs	r2, r0, #16
 8002656:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800265a:	0c0b      	lsrs	r3, r1, #16
 800265c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800265e:	3102      	adds	r1, #2
 8002660:	6838      	ldr	r0, [r7, #0]
 8002662:	4401      	add	r1, r0
 8002664:	b2d3      	uxtb	r3, r2
 8002666:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8002668:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	f04f 0300 	mov.w	r3, #0
 8002674:	0e02      	lsrs	r2, r0, #24
 8002676:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800267a:	0e0b      	lsrs	r3, r1, #24
 800267c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800267e:	3103      	adds	r1, #3
 8002680:	6838      	ldr	r0, [r7, #0]
 8002682:	4401      	add	r1, r0
 8002684:	b2d3      	uxtb	r3, r2
 8002686:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8002688:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	000a      	movs	r2, r1
 8002696:	2300      	movs	r3, #0
 8002698:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800269a:	3104      	adds	r1, #4
 800269c:	6838      	ldr	r0, [r7, #0]
 800269e:	4401      	add	r1, r0
 80026a0:	b2d3      	uxtb	r3, r2
 80026a2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 80026a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	0a0a      	lsrs	r2, r1, #8
 80026b2:	2300      	movs	r3, #0
 80026b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026b6:	3105      	adds	r1, #5
 80026b8:	6838      	ldr	r0, [r7, #0]
 80026ba:	4401      	add	r1, r0
 80026bc:	b2d3      	uxtb	r3, r2
 80026be:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 80026c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	f04f 0300 	mov.w	r3, #0
 80026cc:	0c0a      	lsrs	r2, r1, #16
 80026ce:	2300      	movs	r3, #0
 80026d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026d2:	3106      	adds	r1, #6
 80026d4:	6838      	ldr	r0, [r7, #0]
 80026d6:	4401      	add	r1, r0
 80026d8:	b2d3      	uxtb	r3, r2
 80026da:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 80026dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	f04f 0300 	mov.w	r3, #0
 80026e8:	0e0a      	lsrs	r2, r1, #24
 80026ea:	2300      	movs	r3, #0
 80026ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026ee:	3107      	adds	r1, #7
 80026f0:	6838      	ldr	r0, [r7, #0]
 80026f2:	4401      	add	r1, r0
 80026f4:	b2d3      	uxtb	r3, r2
 80026f6:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 80026f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fa:	3308      	adds	r3, #8
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002704:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8002708:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800270c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800270e:	6838      	ldr	r0, [r7, #0]
 8002710:	4401      	add	r1, r0
 8002712:	b2d3      	uxtb	r3, r2
 8002714:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8002716:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f04f 0300 	mov.w	r3, #0
 8002722:	0a02      	lsrs	r2, r0, #8
 8002724:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002728:	0a0b      	lsrs	r3, r1, #8
 800272a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800272c:	3101      	adds	r1, #1
 800272e:	6838      	ldr	r0, [r7, #0]
 8002730:	4401      	add	r1, r0
 8002732:	b2d3      	uxtb	r3, r2
 8002734:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8002736:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	f04f 0300 	mov.w	r3, #0
 8002742:	0c02      	lsrs	r2, r0, #16
 8002744:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002748:	0c0b      	lsrs	r3, r1, #16
 800274a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800274c:	3102      	adds	r1, #2
 800274e:	6838      	ldr	r0, [r7, #0]
 8002750:	4401      	add	r1, r0
 8002752:	b2d3      	uxtb	r3, r2
 8002754:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8002756:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	0e02      	lsrs	r2, r0, #24
 8002764:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002768:	0e0b      	lsrs	r3, r1, #24
 800276a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800276c:	3103      	adds	r1, #3
 800276e:	6838      	ldr	r0, [r7, #0]
 8002770:	4401      	add	r1, r0
 8002772:	b2d3      	uxtb	r3, r2
 8002774:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8002776:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	000a      	movs	r2, r1
 8002784:	2300      	movs	r3, #0
 8002786:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002788:	3104      	adds	r1, #4
 800278a:	6838      	ldr	r0, [r7, #0]
 800278c:	4401      	add	r1, r0
 800278e:	b2d3      	uxtb	r3, r2
 8002790:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8002792:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002796:	f04f 0200 	mov.w	r2, #0
 800279a:	f04f 0300 	mov.w	r3, #0
 800279e:	0a0a      	lsrs	r2, r1, #8
 80027a0:	2300      	movs	r3, #0
 80027a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027a4:	3105      	adds	r1, #5
 80027a6:	6838      	ldr	r0, [r7, #0]
 80027a8:	4401      	add	r1, r0
 80027aa:	b2d3      	uxtb	r3, r2
 80027ac:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 80027ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	0c0a      	lsrs	r2, r1, #16
 80027bc:	2300      	movs	r3, #0
 80027be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027c0:	3106      	adds	r1, #6
 80027c2:	6838      	ldr	r0, [r7, #0]
 80027c4:	4401      	add	r1, r0
 80027c6:	b2d3      	uxtb	r3, r2
 80027c8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 80027ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	f04f 0300 	mov.w	r3, #0
 80027d6:	0e0a      	lsrs	r2, r1, #24
 80027d8:	2300      	movs	r3, #0
 80027da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027dc:	3107      	adds	r1, #7
 80027de:	6838      	ldr	r0, [r7, #0]
 80027e0:	4401      	add	r1, r0
 80027e2:	b2d3      	uxtb	r3, r2
 80027e4:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 80027e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e8:	3308      	adds	r3, #8
 80027ea:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 80027ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80027ee:	4618      	mov	r0, r3
 80027f0:	372c      	adds	r7, #44	; 0x2c
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80027fa:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80027fe:	b0eb      	sub	sp, #428	; 0x1ac
 8002800:	af00      	add	r7, sp, #0
 8002802:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8002806:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800281c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8002820:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8002824:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002828:	4413      	add	r3, r2
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2200      	movs	r2, #0
 8002830:	461c      	mov	r4, r3
 8002832:	4615      	mov	r5, r2
 8002834:	ea40 0804 	orr.w	r8, r0, r4
 8002838:	ea41 0905 	orr.w	r9, r1, r5
 800283c:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002840:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8002844:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800284e:	4413      	add	r3, r2
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2200      	movs	r2, #0
 8002856:	469a      	mov	sl, r3
 8002858:	4693      	mov	fp, r2
 800285a:	f04f 0200 	mov.w	r2, #0
 800285e:	f04f 0300 	mov.w	r3, #0
 8002862:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8002866:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 800286a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800286e:	ea40 0402 	orr.w	r4, r0, r2
 8002872:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8002876:	430b      	orrs	r3, r1
 8002878:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800287c:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8002880:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002884:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8002888:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800288c:	1c9a      	adds	r2, r3, #2
 800288e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002892:	4413      	add	r3, r2
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2200      	movs	r2, #0
 800289a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800289e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 80028ae:	464c      	mov	r4, r9
 80028b0:	0423      	lsls	r3, r4, #16
 80028b2:	4644      	mov	r4, r8
 80028b4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80028b8:	4644      	mov	r4, r8
 80028ba:	0422      	lsls	r2, r4, #16
 80028bc:	ea40 0402 	orr.w	r4, r0, r2
 80028c0:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 80028c4:	430b      	orrs	r3, r1
 80028c6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80028ca:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 80028ce:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80028d2:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80028d6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80028da:	1cda      	adds	r2, r3, #3
 80028dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80028e0:	4413      	add	r3, r2
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2200      	movs	r2, #0
 80028e8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80028ec:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80028f0:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80028f4:	4623      	mov	r3, r4
 80028f6:	0a1b      	lsrs	r3, r3, #8
 80028f8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80028fc:	4623      	mov	r3, r4
 80028fe:	061b      	lsls	r3, r3, #24
 8002900:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002904:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8002908:	4623      	mov	r3, r4
 800290a:	4303      	orrs	r3, r0
 800290c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002910:	462b      	mov	r3, r5
 8002912:	430b      	orrs	r3, r1
 8002914:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002918:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 800291c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8002920:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8002924:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002928:	1d1a      	adds	r2, r3, #4
 800292a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800292e:	4413      	add	r3, r2
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2200      	movs	r2, #0
 8002936:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800293a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	f04f 0300 	mov.w	r3, #0
 8002946:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800294a:	0023      	movs	r3, r4
 800294c:	2200      	movs	r2, #0
 800294e:	ea40 0402 	orr.w	r4, r0, r2
 8002952:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8002956:	430b      	orrs	r3, r1
 8002958:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800295c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8002960:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8002964:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8002968:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800296c:	1d5a      	adds	r2, r3, #5
 800296e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002972:	4413      	add	r3, r2
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2200      	movs	r2, #0
 800297a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800297e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800298e:	0223      	lsls	r3, r4, #8
 8002990:	2200      	movs	r2, #0
 8002992:	ea40 0402 	orr.w	r4, r0, r2
 8002996:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800299a:	430b      	orrs	r3, r1
 800299c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80029a0:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 80029a4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 80029a8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80029ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80029b0:	1d9a      	adds	r2, r3, #6
 80029b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80029b6:	4413      	add	r3, r2
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2200      	movs	r2, #0
 80029be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80029c2:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 80029c6:	f04f 0200 	mov.w	r2, #0
 80029ca:	f04f 0300 	mov.w	r3, #0
 80029ce:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 80029d2:	0423      	lsls	r3, r4, #16
 80029d4:	2200      	movs	r2, #0
 80029d6:	ea40 0402 	orr.w	r4, r0, r2
 80029da:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 80029de:	430b      	orrs	r3, r1
 80029e0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80029e4:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 80029e8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 80029ec:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80029f0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80029f4:	1dda      	adds	r2, r3, #7
 80029f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80029fa:	4413      	add	r3, r2
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2200      	movs	r2, #0
 8002a02:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8002a06:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	f04f 0300 	mov.w	r3, #0
 8002a12:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8002a16:	0623      	lsls	r3, r4, #24
 8002a18:	2200      	movs	r2, #0
 8002a1a:	ea40 0402 	orr.w	r4, r0, r2
 8002a1e:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8002a22:	430b      	orrs	r3, r1
 8002a24:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002a28:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8002a2c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8002a30:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8002a34:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002a38:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8002a3c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002a40:	3308      	adds	r3, #8
 8002a42:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002a52:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002a56:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8002a5a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002a5e:	4413      	add	r3, r2
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2200      	movs	r2, #0
 8002a66:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002a6a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8002a6e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8002a72:	4623      	mov	r3, r4
 8002a74:	4303      	orrs	r3, r0
 8002a76:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002a7a:	462b      	mov	r3, r5
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002a82:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8002a86:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002a8a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002a8e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002a92:	1c5a      	adds	r2, r3, #1
 8002a94:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002a98:	4413      	add	r3, r2
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002aa4:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	f04f 0300 	mov.w	r3, #0
 8002ab0:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8002ab4:	464c      	mov	r4, r9
 8002ab6:	0223      	lsls	r3, r4, #8
 8002ab8:	4644      	mov	r4, r8
 8002aba:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002abe:	4644      	mov	r4, r8
 8002ac0:	0222      	lsls	r2, r4, #8
 8002ac2:	ea40 0402 	orr.w	r4, r0, r2
 8002ac6:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8002aca:	430b      	orrs	r3, r1
 8002acc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002ad0:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8002ad4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002ad8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002adc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002ae0:	1c9a      	adds	r2, r3, #2
 8002ae2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002ae6:	4413      	add	r3, r2
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2200      	movs	r2, #0
 8002aee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002af2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002af6:	f04f 0200 	mov.w	r2, #0
 8002afa:	f04f 0300 	mov.w	r3, #0
 8002afe:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8002b02:	464c      	mov	r4, r9
 8002b04:	0423      	lsls	r3, r4, #16
 8002b06:	4644      	mov	r4, r8
 8002b08:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8002b0c:	4644      	mov	r4, r8
 8002b0e:	0422      	lsls	r2, r4, #16
 8002b10:	ea40 0402 	orr.w	r4, r0, r2
 8002b14:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002b1e:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8002b22:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002b26:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002b2a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002b2e:	1cda      	adds	r2, r3, #3
 8002b30:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002b34:	4413      	add	r3, r2
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002b40:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002b44:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8002b48:	4623      	mov	r3, r4
 8002b4a:	0a1b      	lsrs	r3, r3, #8
 8002b4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002b50:	4623      	mov	r3, r4
 8002b52:	061b      	lsls	r3, r3, #24
 8002b54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002b58:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8002b5c:	4623      	mov	r3, r4
 8002b5e:	4303      	orrs	r3, r0
 8002b60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b64:	462b      	mov	r3, r5
 8002b66:	430b      	orrs	r3, r1
 8002b68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002b6c:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8002b70:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8002b74:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002b78:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002b7c:	1d1a      	adds	r2, r3, #4
 8002b7e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002b82:	4413      	add	r3, r2
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b8e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8002b9e:	0023      	movs	r3, r4
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	ea40 0402 	orr.w	r4, r0, r2
 8002ba6:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8002baa:	430b      	orrs	r3, r1
 8002bac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002bb0:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8002bb4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8002bb8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002bbc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002bc0:	1d5a      	adds	r2, r3, #5
 8002bc2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002bc6:	4413      	add	r3, r2
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002bd2:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	f04f 0300 	mov.w	r3, #0
 8002bde:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 8002be2:	0223      	lsls	r3, r4, #8
 8002be4:	2200      	movs	r2, #0
 8002be6:	ea40 0402 	orr.w	r4, r0, r2
 8002bea:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8002bee:	430b      	orrs	r3, r1
 8002bf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002bf4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8002bf8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8002bfc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002c00:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002c04:	1d9a      	adds	r2, r3, #6
 8002c06:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002c0a:	4413      	add	r3, r2
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2200      	movs	r2, #0
 8002c12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002c16:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	f04f 0300 	mov.w	r3, #0
 8002c22:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8002c26:	0423      	lsls	r3, r4, #16
 8002c28:	2200      	movs	r2, #0
 8002c2a:	ea40 0402 	orr.w	r4, r0, r2
 8002c2e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8002c32:	430b      	orrs	r3, r1
 8002c34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002c38:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8002c3c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8002c40:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002c44:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002c48:	1dda      	adds	r2, r3, #7
 8002c4a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002c4e:	4413      	add	r3, r2
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2200      	movs	r2, #0
 8002c56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8002c6a:	0623      	lsls	r3, r4, #24
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	ea40 0402 	orr.w	r4, r0, r2
 8002c72:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8002c76:	430b      	orrs	r3, r1
 8002c78:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002c7c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002c80:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8002c84:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8002c88:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002c8c:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8002c90:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002c94:	3308      	adds	r3, #8
 8002c96:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 8002c9a:	f04f 0200 	mov.w	r2, #0
 8002c9e:	f04f 0300 	mov.w	r3, #0
 8002ca2:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002ca6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002caa:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8002cae:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002cb2:	4413      	add	r3, r2
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002cbe:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002cc2:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8002cc6:	4623      	mov	r3, r4
 8002cc8:	4303      	orrs	r3, r0
 8002cca:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ccc:	462b      	mov	r3, r5
 8002cce:	430b      	orrs	r3, r1
 8002cd0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002cd2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8002cd6:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002cda:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002cde:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002ce8:	4413      	add	r3, r2
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2200      	movs	r2, #0
 8002cf0:	673b      	str	r3, [r7, #112]	; 0x70
 8002cf2:	677a      	str	r2, [r7, #116]	; 0x74
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	f04f 0300 	mov.w	r3, #0
 8002cfc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002d00:	464c      	mov	r4, r9
 8002d02:	0223      	lsls	r3, r4, #8
 8002d04:	4644      	mov	r4, r8
 8002d06:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002d0a:	4644      	mov	r4, r8
 8002d0c:	0222      	lsls	r2, r4, #8
 8002d0e:	ea40 0402 	orr.w	r4, r0, r2
 8002d12:	66bc      	str	r4, [r7, #104]	; 0x68
 8002d14:	430b      	orrs	r3, r1
 8002d16:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d18:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8002d1c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002d20:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002d24:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002d28:	1c9a      	adds	r2, r3, #2
 8002d2a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002d2e:	4413      	add	r3, r2
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2200      	movs	r2, #0
 8002d36:	663b      	str	r3, [r7, #96]	; 0x60
 8002d38:	667a      	str	r2, [r7, #100]	; 0x64
 8002d3a:	f04f 0200 	mov.w	r2, #0
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002d46:	464c      	mov	r4, r9
 8002d48:	0423      	lsls	r3, r4, #16
 8002d4a:	4644      	mov	r4, r8
 8002d4c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8002d50:	4644      	mov	r4, r8
 8002d52:	0422      	lsls	r2, r4, #16
 8002d54:	ea40 0402 	orr.w	r4, r0, r2
 8002d58:	65bc      	str	r4, [r7, #88]	; 0x58
 8002d5a:	430b      	orrs	r3, r1
 8002d5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d5e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8002d62:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002d66:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002d6a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002d6e:	1cda      	adds	r2, r3, #3
 8002d70:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002d74:	4413      	add	r3, r2
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	653b      	str	r3, [r7, #80]	; 0x50
 8002d7e:	657a      	str	r2, [r7, #84]	; 0x54
 8002d80:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8002d84:	4623      	mov	r3, r4
 8002d86:	0a1b      	lsrs	r3, r3, #8
 8002d88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	061b      	lsls	r3, r3, #24
 8002d8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d90:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8002d94:	4623      	mov	r3, r4
 8002d96:	4303      	orrs	r3, r0
 8002d98:	643b      	str	r3, [r7, #64]	; 0x40
 8002d9a:	462b      	mov	r3, r5
 8002d9c:	430b      	orrs	r3, r1
 8002d9e:	647b      	str	r3, [r7, #68]	; 0x44
 8002da0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8002da4:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8002da8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002dac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002db0:	1d1a      	adds	r2, r3, #4
 8002db2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002db6:	4413      	add	r3, r2
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dc0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8002dcc:	0023      	movs	r3, r4
 8002dce:	2200      	movs	r2, #0
 8002dd0:	ea40 0402 	orr.w	r4, r0, r2
 8002dd4:	633c      	str	r4, [r7, #48]	; 0x30
 8002dd6:	430b      	orrs	r3, r1
 8002dd8:	637b      	str	r3, [r7, #52]	; 0x34
 8002dda:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8002dde:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8002de2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002de6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002dea:	1d5a      	adds	r2, r3, #5
 8002dec:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002df0:	4413      	add	r3, r2
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2200      	movs	r2, #0
 8002df8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dfa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002dfc:	f04f 0200 	mov.w	r2, #0
 8002e00:	f04f 0300 	mov.w	r3, #0
 8002e04:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8002e06:	0223      	lsls	r3, r4, #8
 8002e08:	2200      	movs	r2, #0
 8002e0a:	ea40 0402 	orr.w	r4, r0, r2
 8002e0e:	623c      	str	r4, [r7, #32]
 8002e10:	430b      	orrs	r3, r1
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
 8002e14:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002e18:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8002e1c:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002e20:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002e24:	3306      	adds	r3, #6
 8002e26:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8002e2a:	4413      	add	r3, r2
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2200      	movs	r2, #0
 8002e32:	61bb      	str	r3, [r7, #24]
 8002e34:	61fa      	str	r2, [r7, #28]
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f04f 0300 	mov.w	r3, #0
 8002e3e:	69bc      	ldr	r4, [r7, #24]
 8002e40:	0423      	lsls	r3, r4, #16
 8002e42:	2200      	movs	r2, #0
 8002e44:	ea40 0402 	orr.w	r4, r0, r2
 8002e48:	613c      	str	r4, [r7, #16]
 8002e4a:	430b      	orrs	r3, r1
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002e52:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8002e56:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002e5a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002e5e:	3307      	adds	r3, #7
 8002e60:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8002e64:	4413      	add	r3, r2
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	60fa      	str	r2, [r7, #12]
 8002e70:	f04f 0200 	mov.w	r2, #0
 8002e74:	f04f 0300 	mov.w	r3, #0
 8002e78:	68bc      	ldr	r4, [r7, #8]
 8002e7a:	0623      	lsls	r3, r4, #24
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	ea40 0402 	orr.w	r4, r0, r2
 8002e82:	603c      	str	r4, [r7, #0]
 8002e84:	430b      	orrs	r3, r1
 8002e86:	607b      	str	r3, [r7, #4]
 8002e88:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002e8c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8002e90:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8002e94:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8002e98:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8002e9c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002ea0:	3308      	adds	r3, #8
 8002ea2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 8002ea6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002eb6:	4770      	bx	lr

08002eb8 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	4b03      	ldr	r3, [pc, #12]	; (8002ed0 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	0800fc10 	.word	0x0800fc10

08002ed4 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	4b03      	ldr	r3, [pc, #12]	; (8002eec <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8002ede:	4618      	mov	r0, r3
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	0800fc28 	.word	0x0800fc28

08002ef0 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe faa0 	bl	8001440 <_ZN3ros3MsgC1Ev>
 8002f00:	4a08      	ldr	r2, [pc, #32]	; (8002f24 <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3308      	adds	r3, #8
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff fada 	bl	80024c4 <_ZN13geometry_msgs7Vector3C1Ev>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3328      	adds	r3, #40	; 0x28
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff fad5 	bl	80024c4 <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	0800fd24 	.word	0x0800fd24

08002f28 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f103 0008 	add.w	r0, r3, #8
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	4413      	add	r3, r2
 8002f42:	4619      	mov	r1, r3
 8002f44:	f7ff fae6 	bl	8002514 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f7ff fad9 	bl	8002514 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8002f62:	4602      	mov	r2, r0
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	4413      	add	r3, r2
 8002f68:	60fb      	str	r3, [r7, #12]
      return offset;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
    }
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f103 0008 	add.w	r0, r3, #8
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	4619      	mov	r1, r3
 8002f90:	f7ff fc33 	bl	80027fa <_ZN13geometry_msgs7Vector311deserializeEPh>
 8002f94:	4602      	mov	r2, r0
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4413      	add	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	4619      	mov	r1, r3
 8002faa:	f7ff fc26 	bl	80027fa <_ZN13geometry_msgs7Vector311deserializeEPh>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
     return offset;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
    }
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	4b03      	ldr	r3, [pc, #12]	; (8002fd8 <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	0800fc4c 	.word	0x0800fc4c

08002fdc <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	4b03      	ldr	r3, [pc, #12]	; (8002ff4 <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	0800fc60 	.word	0x0800fc60

08002ff8 <_Z8callbackRKN13geometry_msgs5TwistE>:
double Vx, Vy, W, rVx, rVy, rW;
geometry_msgs::Twist insVel;
ros::Publisher pub("/ins_vel", &insVel);

void callback(const geometry_msgs::Twist &msg)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
	Vx = vel_World2Car('x', msg.linear.x, msg.linear.y);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	ed93 7b04 	vldr	d7, [r3, #16]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	ed93 6b06 	vldr	d6, [r3, #24]
 800300c:	eeb0 1b46 	vmov.f64	d1, d6
 8003010:	eeb0 0b47 	vmov.f64	d0, d7
 8003014:	2078      	movs	r0, #120	; 0x78
 8003016:	f001 f8f5 	bl	8004204 <vel_World2Car>
 800301a:	eeb0 7b40 	vmov.f64	d7, d0
 800301e:	4b0f      	ldr	r3, [pc, #60]	; (800305c <_Z8callbackRKN13geometry_msgs5TwistE+0x64>)
 8003020:	ed83 7b00 	vstr	d7, [r3]
	Vy = vel_World2Car('y', msg.linear.x, msg.linear.y);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	ed93 7b04 	vldr	d7, [r3, #16]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	ed93 6b06 	vldr	d6, [r3, #24]
 8003030:	eeb0 1b46 	vmov.f64	d1, d6
 8003034:	eeb0 0b47 	vmov.f64	d0, d7
 8003038:	2079      	movs	r0, #121	; 0x79
 800303a:	f001 f8e3 	bl	8004204 <vel_World2Car>
 800303e:	eeb0 7b40 	vmov.f64	d7, d0
 8003042:	4b07      	ldr	r3, [pc, #28]	; (8003060 <_Z8callbackRKN13geometry_msgs5TwistE+0x68>)
 8003044:	ed83 7b00 	vstr	d7, [r3]
	W = msg.angular.z;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800304e:	4905      	ldr	r1, [pc, #20]	; (8003064 <_Z8callbackRKN13geometry_msgs5TwistE+0x6c>)
 8003050:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	24001b88 	.word	0x24001b88
 8003060:	24001b90 	.word	0x24001b90
 8003064:	24001b98 	.word	0x24001b98

08003068 <interPub>:
void interPub(void){
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	insVel.linear.x = rVx;
 800306c:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <interPub+0x50>)
 800306e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003072:	4912      	ldr	r1, [pc, #72]	; (80030bc <interPub+0x54>)
 8003074:	e9c1 2304 	strd	r2, r3, [r1, #16]
	insVel.linear.y = rVy;
 8003078:	4b11      	ldr	r3, [pc, #68]	; (80030c0 <interPub+0x58>)
 800307a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307e:	490f      	ldr	r1, [pc, #60]	; (80030bc <interPub+0x54>)
 8003080:	e9c1 2306 	strd	r2, r3, [r1, #24]
	insVel.angular.z = rW;
 8003084:	4b0f      	ldr	r3, [pc, #60]	; (80030c4 <interPub+0x5c>)
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	490c      	ldr	r1, [pc, #48]	; (80030bc <interPub+0x54>)
 800308c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	run_inter0 ++;
 8003090:	4b0d      	ldr	r3, [pc, #52]	; (80030c8 <interPub+0x60>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	3301      	adds	r3, #1
 8003096:	4a0c      	ldr	r2, [pc, #48]	; (80030c8 <interPub+0x60>)
 8003098:	6013      	str	r3, [r2, #0]

	if(run_inter0 > 1)
 800309a:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <interPub+0x60>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	dd03      	ble.n	80030aa <interPub+0x42>
		pub.publish(&insVel);
 80030a2:	4906      	ldr	r1, [pc, #24]	; (80030bc <interPub+0x54>)
 80030a4:	4809      	ldr	r0, [pc, #36]	; (80030cc <interPub+0x64>)
 80030a6:	f7ff f818 	bl	80020da <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	run_inter1 ++;
 80030aa:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <interPub+0x68>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	3301      	adds	r3, #1
 80030b0:	4a07      	ldr	r2, [pc, #28]	; (80030d0 <interPub+0x68>)
 80030b2:	6013      	str	r3, [r2, #0]
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	24001ba0 	.word	0x24001ba0
 80030bc:	24001bb8 	.word	0x24001bb8
 80030c0:	24001ba8 	.word	0x24001ba8
 80030c4:	24001bb0 	.word	0x24001bb0
 80030c8:	24001b7c 	.word	0x24001b7c
 80030cc:	24001c00 	.word	0x24001c00
 80030d0:	24001b80 	.word	0x24001b80

080030d4 <_Z13Error_Handlerv>:

ros::Subscriber<geometry_msgs::Twist> sub("cmd_vel", callback);

/* UART Communication */
void Error_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80030d8:	b672      	cpsid	i
}
 80030da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030dc:	e7fe      	b.n	80030dc <_Z13Error_Handlerv+0x8>
	...

080030e0 <_ZL20MX_USART10_UART_Initv>:
  }
  /* USER CODE END Error_Handler_Debug */
}

static void MX_USART10_UART_Init(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80030e4:	4b2c      	ldr	r3, [pc, #176]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 80030e6:	4a2d      	ldr	r2, [pc, #180]	; (800319c <_ZL20MX_USART10_UART_Initv+0xbc>)
 80030e8:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 80030ea:	4b2b      	ldr	r3, [pc, #172]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 80030ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030f0:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80030f2:	4b29      	ldr	r3, [pc, #164]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80030f8:	4b27      	ldr	r3, [pc, #156]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80030fe:	4b26      	ldr	r3, [pc, #152]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003100:	2200      	movs	r2, #0
 8003102:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8003104:	4b24      	ldr	r3, [pc, #144]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003106:	220c      	movs	r2, #12
 8003108:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800310a:	4b23      	ldr	r3, [pc, #140]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 800310c:	2200      	movs	r2, #0
 800310e:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8003110:	4b21      	ldr	r3, [pc, #132]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003112:	2200      	movs	r2, #0
 8003114:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003116:	4b20      	ldr	r3, [pc, #128]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003118:	2200      	movs	r2, #0
 800311a:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800311c:	4b1e      	ldr	r3, [pc, #120]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 800311e:	2200      	movs	r2, #0
 8003120:	625a      	str	r2, [r3, #36]	; 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003122:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003124:	2200      	movs	r2, #0
 8003126:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8003128:	481b      	ldr	r0, [pc, #108]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 800312a:	f009 fb89 	bl	800c840 <HAL_UART_Init>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf14      	ite	ne
 8003134:	2301      	movne	r3, #1
 8003136:	2300      	moveq	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <_ZL20MX_USART10_UART_Initv+0x62>
  {
    Error_Handler();
 800313e:	f7ff ffc9 	bl	80030d4 <_Z13Error_Handlerv>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003142:	2100      	movs	r1, #0
 8003144:	4814      	ldr	r0, [pc, #80]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003146:	f00b fbfd 	bl	800e944 <HAL_UARTEx_SetTxFifoThreshold>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf14      	ite	ne
 8003150:	2301      	movne	r3, #1
 8003152:	2300      	moveq	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <_ZL20MX_USART10_UART_Initv+0x7e>
  {
    Error_Handler();
 800315a:	f7ff ffbb 	bl	80030d4 <_Z13Error_Handlerv>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800315e:	2100      	movs	r1, #0
 8003160:	480d      	ldr	r0, [pc, #52]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 8003162:	f00b fc2d 	bl	800e9c0 <HAL_UARTEx_SetRxFifoThreshold>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	bf14      	ite	ne
 800316c:	2301      	movne	r3, #1
 800316e:	2300      	moveq	r3, #0
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <_ZL20MX_USART10_UART_Initv+0x9a>
  {
    Error_Handler();
 8003176:	f7ff ffad 	bl	80030d4 <_Z13Error_Handlerv>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 800317a:	4807      	ldr	r0, [pc, #28]	; (8003198 <_ZL20MX_USART10_UART_Initv+0xb8>)
 800317c:	f00b fba9 	bl	800e8d2 <HAL_UARTEx_DisableFifoMode>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	bf14      	ite	ne
 8003186:	2301      	movne	r3, #1
 8003188:	2300      	moveq	r3, #0
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <_ZL20MX_USART10_UART_Initv+0xb4>
  {
    Error_Handler();
 8003190:	f7ff ffa0 	bl	80030d4 <_Z13Error_Handlerv>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */
}
 8003194:	bf00      	nop
 8003196:	bd80      	pop	{r7, pc}
 8003198:	240004bc 	.word	0x240004bc
 800319c:	40011c00 	.word	0x40011c00

080031a0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
    if(huart == &huart10){
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a14      	ldr	r2, [pc, #80]	; (80031fc <HAL_UART_ErrorCallback+0x5c>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d120      	bne.n	80031f2 <HAL_UART_ErrorCallback+0x52>
// 		set velocity 0 before uart reinitialization
        Vx = 0.0;
 80031b0:	4913      	ldr	r1, [pc, #76]	; (8003200 <HAL_UART_ErrorCallback+0x60>)
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	f04f 0300 	mov.w	r3, #0
 80031ba:	e9c1 2300 	strd	r2, r3, [r1]
        Vy = 0.0;
 80031be:	4911      	ldr	r1, [pc, #68]	; (8003204 <HAL_UART_ErrorCallback+0x64>)
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	e9c1 2300 	strd	r2, r3, [r1]
        W = 0.0;
 80031cc:	490e      	ldr	r1, [pc, #56]	; (8003208 <HAL_UART_ErrorCallback+0x68>)
 80031ce:	f04f 0200 	mov.w	r2, #0
 80031d2:	f04f 0300 	mov.w	r3, #0
 80031d6:	e9c1 2300 	strd	r2, r3, [r1]

	HAL_UART_DeInit(&huart10);
 80031da:	4808      	ldr	r0, [pc, #32]	; (80031fc <HAL_UART_ErrorCallback+0x5c>)
 80031dc:	f009 fb80 	bl	800c8e0 <HAL_UART_DeInit>
	MX_USART10_UART_Init();
 80031e0:	f7ff ff7e 	bl	80030e0 <_ZL20MX_USART10_UART_Initv>
	nh.getHardware()->init();
 80031e4:	4809      	ldr	r0, [pc, #36]	; (800320c <HAL_UART_ErrorCallback+0x6c>)
 80031e6:	f000 f9a1 	bl	800352c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 80031ea:	4603      	mov	r3, r0
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff f863 	bl	80022b8 <_ZN13STM32Hardware4initEv>
    }
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	240004bc 	.word	0x240004bc
 8003200:	24001b88 	.word	0x24001b88
 8003204:	24001b90 	.word	0x24001b90
 8003208:	24001b98 	.word	0x24001b98
 800320c:	24000640 	.word	0x24000640

08003210 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
    nh.getHardware()->flush();
 8003218:	4805      	ldr	r0, [pc, #20]	; (8003230 <HAL_UART_TxCpltCallback+0x20>)
 800321a:	f000 f987 	bl	800352c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800321e:	4603      	mov	r3, r0
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff f893 	bl	800234c <_ZN13STM32Hardware5flushEv>
}
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	24000640 	.word	0x24000640

08003234 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
    nh.getHardware()->reset_rbuf();
 800323c:	4805      	ldr	r0, [pc, #20]	; (8003254 <HAL_UART_RxCpltCallback+0x20>)
 800323e:	f000 f975 	bl	800352c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8003242:	4603      	mov	r3, r0
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff f842 	bl	80022ce <_ZN13STM32Hardware10reset_rbufEv>
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	24000640 	.word	0x24000640

08003258 <setup>:
void setup(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
    nh.initNode();
 800325c:	4818      	ldr	r0, [pc, #96]	; (80032c0 <setup+0x68>)
 800325e:	f000 f971 	bl	8003544 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
    nh.subscribe(sub);
 8003262:	4918      	ldr	r1, [pc, #96]	; (80032c4 <setup+0x6c>)
 8003264:	4816      	ldr	r0, [pc, #88]	; (80032c0 <setup+0x68>)
 8003266:	f000 f996 	bl	8003596 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>
    nh.advertise(pub);
 800326a:	4917      	ldr	r1, [pc, #92]	; (80032c8 <setup+0x70>)
 800326c:	4814      	ldr	r0, [pc, #80]	; (80032c0 <setup+0x68>)
 800326e:	f000 f9bd 	bl	80035ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>

    odom.x = 0;		odom.y = 0;		odom.theta = (double)PI/2;
 8003272:	4916      	ldr	r1, [pc, #88]	; (80032cc <setup+0x74>)
 8003274:	f04f 0200 	mov.w	r2, #0
 8003278:	f04f 0300 	mov.w	r3, #0
 800327c:	e9c1 2300 	strd	r2, r3, [r1]
 8003280:	4912      	ldr	r1, [pc, #72]	; (80032cc <setup+0x74>)
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	f04f 0300 	mov.w	r3, #0
 800328a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800328e:	490f      	ldr	r1, [pc, #60]	; (80032cc <setup+0x74>)
 8003290:	a307      	add	r3, pc, #28	; (adr r3, 80032b0 <setup+0x58>)
 8003292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003296:	e9c1 2304 	strd	r2, r3, [r1, #16]

    W = PI;
 800329a:	490d      	ldr	r1, [pc, #52]	; (80032d0 <setup+0x78>)
 800329c:	a306      	add	r3, pc, #24	; (adr r3, 80032b8 <setup+0x60>)
 800329e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a2:	e9c1 2300 	strd	r2, r3, [r1]
}
 80032a6:	bf00      	nop
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	f3af 8000 	nop.w
 80032b0:	54cadf99 	.word	0x54cadf99
 80032b4:	3ff921fb 	.word	0x3ff921fb
 80032b8:	54cadf99 	.word	0x54cadf99
 80032bc:	400921fb 	.word	0x400921fb
 80032c0:	24000640 	.word	0x24000640
 80032c4:	24001c18 	.word	0x24001c18
 80032c8:	24001c00 	.word	0x24001c00
 80032cc:	24001c78 	.word	0x24001c78
 80032d0:	24001b98 	.word	0x24001b98

080032d4 <loop>:
void loop(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
    nh.spinOnce();
 80032d8:	4802      	ldr	r0, [pc, #8]	; (80032e4 <loop+0x10>)
 80032da:	f000 f9b7 	bl	800364c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	24000640 	.word	0x24000640

080032e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d80d      	bhi.n	8003318 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	fa22 f103 	lsr.w	r1, r2, r3
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4413      	add	r3, r2
 800330c:	b2ca      	uxtb	r2, r1
 800330e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	3301      	adds	r3, #1
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	e7ee      	b.n	80032f6 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8003318:	bf00      	nop
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b03      	cmp	r3, #3
 800333c:	d811      	bhi.n	8003362 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6839      	ldr	r1, [r7, #0]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	440a      	add	r2, r1
 8003348:	7812      	ldrb	r2, [r2, #0]
 800334a:	4611      	mov	r1, r2
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	00d2      	lsls	r2, r2, #3
 8003350:	fa01 f202 	lsl.w	r2, r1, r2
 8003354:	431a      	orrs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	3301      	adds	r3, #1
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	e7ea      	b.n	8003338 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8003362:	bf00      	nop
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	4a04      	ldr	r2, [pc, #16]	; (800338c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	601a      	str	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4618      	mov	r0, r3
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	0800fd6c 	.word	0x0800fd6c

08003390 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff ffe8 	bl	8003370 <_ZN3ros15NodeHandleBase_C1Ev>
 80033a0:	4a47      	ldr	r2, [pc, #284]	; (80034c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x130>)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	601a      	str	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	3304      	adds	r3, #4
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fe ff64 	bl	8002278 <_ZN13STM32HardwareC1Ev>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	f241 5314 	movw	r3, #5396	; 0x1514
 80033c2:	4413      	add	r3, r2
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fe fbaf 	bl	8001b28 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 80033ca:	2300      	movs	r3, #0
 80033cc:	617b      	str	r3, [r7, #20]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2b18      	cmp	r3, #24
 80033d2:	d80b      	bhi.n	80033ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5c>
      publishers[i] = 0;
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	2200      	movs	r2, #0
 80033e2:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	3301      	adds	r3, #1
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	e7f0      	b.n	80033ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x3e>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80033ec:	2300      	movs	r3, #0
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	2b18      	cmp	r3, #24
 80033f4:	d80a      	bhi.n	800340c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7c>
      subscribers[i] = 0;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80033fe:	2100      	movs	r1, #0
 8003400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	3301      	adds	r3, #1
 8003408:	613b      	str	r3, [r7, #16]
 800340a:	e7f1      	b.n	80033f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x60>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800340c:	2300      	movs	r3, #0
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003416:	d20b      	bcs.n	8003430 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xa0>
      message_in[i] = 0;
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	441a      	add	r2, r3
 800341e:	f241 0324 	movw	r3, #4132	; 0x1024
 8003422:	4413      	add	r3, r2
 8003424:	2200      	movs	r2, #0
 8003426:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3301      	adds	r3, #1
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	e7ef      	b.n	8003410 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x80>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8003430:	2300      	movs	r3, #0
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800343a:	d20b      	bcs.n	8003454 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xc4>
      message_out[i] = 0;
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	441a      	add	r2, r3
 8003442:	f241 2324 	movw	r3, #4644	; 0x1224
 8003446:	4413      	add	r3, r2
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	3301      	adds	r3, #1
 8003450:	60bb      	str	r3, [r7, #8]
 8003452:	e7ef      	b.n	8003434 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xa4>

    req_param_resp.ints_length = 0;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800345a:	461a      	mov	r2, r3
 800345c:	2300      	movs	r3, #0
 800345e:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    req_param_resp.ints = NULL;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003468:	461a      	mov	r2, r3
 800346a:	2300      	movs	r3, #0
 800346c:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
    req_param_resp.floats_length = 0;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003476:	461a      	mov	r2, r3
 8003478:	2300      	movs	r3, #0
 800347a:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
    req_param_resp.floats = NULL;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003484:	461a      	mov	r2, r3
 8003486:	2300      	movs	r3, #0
 8003488:	f8c2 352c 	str.w	r3, [r2, #1324]	; 0x52c
    req_param_resp.ints_length = 0;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003492:	461a      	mov	r2, r3
 8003494:	2300      	movs	r3, #0
 8003496:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    req_param_resp.ints = NULL;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034a0:	461a      	mov	r2, r3
 80034a2:	2300      	movs	r3, #0
 80034a4:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520

    spin_timeout_ = 0;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034ae:	461a      	mov	r2, r3
 80034b0:	2300      	movs	r3, #0
 80034b2:	6213      	str	r3, [r2, #32]
  }
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4618      	mov	r0, r3
 80034b8:	3718      	adds	r7, #24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	0800fd10 	.word	0x0800fd10

080034c4 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	4a04      	ldr	r2, [pc, #16]	; (80034e0 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	601a      	str	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4618      	mov	r0, r3
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr
 80034e0:	0800fd54 	.word	0x0800fd54

080034e4 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
 80034f0:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff ffe5 	bl	80034c4 <_ZN3ros11Subscriber_C1Ev>
 80034fa:	4a0b      	ldr	r2, [pc, #44]	; (8003528 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei+0x44>)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	3310      	adds	r3, #16
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff fcf3 	bl	8002ef0 <_ZN13geometry_msgs5TwistC1Ev>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	659a      	str	r2, [r3, #88]	; 0x58
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	65da      	str	r2, [r3, #92]	; 0x5c
  {
    topic_ = topic_name;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	609a      	str	r2, [r3, #8]
  };
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	0800fcf8 	.word	0x0800fcf8

0800352c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3304      	adds	r3, #4
  }
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3304      	adds	r3, #4
 8003550:	4618      	mov	r0, r3
 8003552:	f7fe feb1 	bl	80022b8 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800355c:	461a      	mov	r2, r3
 800355e:	2300      	movs	r3, #0
 8003560:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
    bytes_ = 0;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800356a:	461a      	mov	r2, r3
 800356c:	2300      	movs	r3, #0
 800356e:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
    index_ = 0;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003578:	461a      	mov	r2, r3
 800357a:	2300      	movs	r3, #0
 800357c:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
    topic_ = 0;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003586:	461a      	mov	r2, r3
 8003588:	2300      	movs	r3, #0
 800358a:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
  };
 800358e:	bf00      	nop
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8003596:	b480      	push	{r7}
 8003598:	b085      	sub	sp, #20
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80035a0:	2300      	movs	r3, #0
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2b18      	cmp	r3, #24
 80035a8:	dc19      	bgt.n	80035de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80035b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10d      	bne.n	80035d6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 80035ba:	6839      	ldr	r1, [r7, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	f202 5222 	addw	r2, r2, #1314	; 0x522
 80035c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	605a      	str	r2, [r3, #4]
        return true;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e004      	b.n	80035e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	3301      	adds	r3, #1
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	e7e2      	b.n	80035a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs5TwistEvEEEEbRT_+0xe>
      }
    }
    return false;
 80035de:	2300      	movs	r3, #0
  }
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2b18      	cmp	r3, #24
 80035fe:	dc1e      	bgt.n	800363e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
      if (publishers[i] == 0) // empty slot
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d111      	bne.n	8003636 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
        publishers[i] = &p;
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	60da      	str	r2, [r3, #12]
        return true;
 8003632:	2301      	movs	r3, #1
 8003634:	e004      	b.n	8003640 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	3301      	adds	r3, #1
 800363a:	60fb      	str	r3, [r7, #12]
 800363c:	e7dd      	b.n	80035fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
    return false;
 800363e:	2300      	movs	r3, #0
  }
 8003640:	4618      	mov	r0, r3
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3304      	adds	r3, #4
 8003658:	4618      	mov	r0, r3
 800365a:	f7fe ff27 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 800365e:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003666:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8003672:	4293      	cmp	r3, r2
 8003674:	d905      	bls.n	8003682 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x36>
      configured_ = false;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    if (mode_ != MODE_FIRST_FF)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003688:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00e      	beq.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      if (c_time > last_msg_timeout_time)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003696:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	429a      	cmp	r2, r3
 800369e:	d906      	bls.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036a6:	461a      	mov	r2, r3
 80036a8:	2300      	movs	r3, #0
 80036aa:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
      if (spin_timeout_ > 0)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d015      	beq.n	80036e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x9a>
        if ((hardware_.time() - c_time) > spin_timeout_)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3304      	adds	r3, #4
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fe fef4 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 80036c4:	4602      	mov	r2, r0
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	1ad2      	subs	r2, r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	bf8c      	ite	hi
 80036d6:	2301      	movhi	r3, #1
 80036d8:	2300      	movls	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d002      	beq.n	80036e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x9a>
          return SPIN_TIMEOUT;
 80036e0:	f06f 0301 	mvn.w	r3, #1
 80036e4:	e226      	b.n	8003b34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
      int data = hardware_.read();
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3304      	adds	r3, #4
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7fe fe00 	bl	80022f0 <_ZN13STM32Hardware4readEv>
 80036f0:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f2c0 81ff 	blt.w	8003af8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4ac>
      checksum_ += data;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003700:	f8d3 24fc 	ldr.w	r2, [r3, #1276]	; 0x4fc
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4413      	add	r3, r2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800370e:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003718:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800371c:	2b07      	cmp	r3, #7
 800371e:	d12d      	bne.n	800377c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x130>
        message_in[index_++] = data;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003726:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8003732:	f8c1 24f8 	str.w	r2, [r1, #1272]	; 0x4f8
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	b2d1      	uxtb	r1, r2
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	441a      	add	r2, r3
 800373e:	f241 0324 	movw	r3, #4132	; 0x1024
 8003742:	4413      	add	r3, r2
 8003744:	460a      	mov	r2, r1
 8003746:	701a      	strb	r2, [r3, #0]
        bytes_--;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800374e:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003752:	3b01      	subs	r3, #1
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800375a:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003764:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1a0      	bne.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003772:	461a      	mov	r2, r3
 8003774:	2308      	movs	r3, #8
 8003776:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 800377a:	e798      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_FIRST_FF)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003782:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003786:	2b00      	cmp	r3, #0
 8003788:	d130      	bne.n	80037ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1a0>
        if (data == 0xff)
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2bff      	cmp	r3, #255	; 0xff
 800378e:	d112      	bne.n	80037b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x16a>
          mode_++;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003796:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800379a:	3301      	adds	r3, #1
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80037a2:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	3314      	adds	r3, #20
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80037b0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
 80037b4:	e77b      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	3304      	adds	r3, #4
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7fe fe76 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 80037c0:	4602      	mov	r2, r0
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ca:	4293      	cmp	r3, r2
 80037cc:	bf8c      	ite	hi
 80037ce:	2301      	movhi	r3, #1
 80037d0:	2300      	movls	r3, #0
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f43f af6a 	beq.w	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          configured_ = false;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
          return SPIN_TIMEOUT;
 80037e6:	f06f 0301 	mvn.w	r3, #1
 80037ea:	e1a3      	b.n	8003b34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
      else if (mode_ == MODE_PROTOCOL_VER)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037f2:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d121      	bne.n	800383e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1f2>
        if (data == PROTOCOL_VER)
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	2bfe      	cmp	r3, #254	; 0xfe
 80037fe:	d10b      	bne.n	8003818 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1cc>
          mode_++;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003806:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800380a:	3301      	adds	r3, #1
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003812:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 8003816:	e74a      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800381e:	461a      	mov	r2, r3
 8003820:	2300      	movs	r3, #0
 8003822:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
          if (configured_ == false)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800382c:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003830:	2b00      	cmp	r3, #0
 8003832:	f47f af3c 	bne.w	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f980 	bl	8003b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 800383c:	e737      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003844:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003848:	2b02      	cmp	r3, #2
 800384a:	d120      	bne.n	800388e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x242>
        bytes_ = data;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003852:	461a      	mov	r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        index_ = 0;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003860:	461a      	mov	r2, r3
 8003862:	2300      	movs	r3, #0
 8003864:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
        mode_++;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800386e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003872:	3301      	adds	r3, #1
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800387a:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        checksum_ = data;               /* first byte for calculating size checksum */
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003884:	461a      	mov	r2, r3
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
 800388c:	e70f      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003894:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003898:	2b03      	cmp	r3, #3
 800389a:	d118      	bne.n	80038ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x282>
        bytes_ += data << 8;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038a2:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	021b      	lsls	r3, r3, #8
 80038aa:	4413      	add	r3, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80038b2:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
        mode_++;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038bc:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80038c0:	3301      	adds	r3, #1
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80038c8:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 80038cc:	e6ef      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038d4:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d11f      	bne.n	800391c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d0>
        if ((checksum_ % 256) == 255)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038e2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80038e6:	425a      	negs	r2, r3
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	bf58      	it	pl
 80038ee:	4253      	negpl	r3, r2
 80038f0:	2bff      	cmp	r3, #255	; 0xff
 80038f2:	d10b      	bne.n	800390c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2c0>
          mode_++;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038fa:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80038fe:	3301      	adds	r3, #1
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003906:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 800390a:	e6d0      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003912:	461a      	mov	r2, r3
 8003914:	2300      	movs	r3, #0
 8003916:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 800391a:	e6c8      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003922:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003926:	2b05      	cmp	r3, #5
 8003928:	d119      	bne.n	800395e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x312>
        topic_ = data;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003930:	461a      	mov	r2, r3
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
        mode_++;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800393e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003942:	3301      	adds	r3, #1
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800394a:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        checksum_ = data;               /* first byte included in checksum */
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003954:	461a      	mov	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	f8c2 34fc 	str.w	r3, [r2, #1276]	; 0x4fc
 800395c:	e6a7      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003964:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003968:	2b06      	cmp	r3, #6
 800396a:	d123      	bne.n	80039b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x368>
        topic_ += data << 8;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003972:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	021b      	lsls	r3, r3, #8
 800397a:	4413      	add	r3, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003982:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
        mode_ = MODE_MESSAGE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800398c:	461a      	mov	r2, r3
 800398e:	2307      	movs	r3, #7
 8003990:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        if (bytes_ == 0)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800399a:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f47f ae85 	bne.w	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          mode_ = MODE_MSG_CHECKSUM;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039aa:	461a      	mov	r2, r3
 80039ac:	2308      	movs	r3, #8
 80039ae:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
 80039b2:	e67c      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ba:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80039be:	2b08      	cmp	r3, #8
 80039c0:	f47f ae75 	bne.w	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        mode_ = MODE_FIRST_FF;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ca:	461a      	mov	r2, r3
 80039cc:	2300      	movs	r3, #0
 80039ce:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
        if ((checksum_ % 256) == 255)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039d8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80039dc:	425a      	negs	r2, r3
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	b2d2      	uxtb	r2, r2
 80039e2:	bf58      	it	pl
 80039e4:	4253      	negpl	r3, r2
 80039e6:	2bff      	cmp	r3, #255	; 0xff
 80039e8:	f47f ae61 	bne.w	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039f2:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d116      	bne.n	8003a28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3dc>
            requestSyncTime();
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f89e 	bl	8003b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 f8ba 	bl	8003b7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
            last_sync_receive_time = c_time;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
            return SPIN_ERR;
 8003a22:	f04f 33ff 	mov.w	r3, #4294967295
 8003a26:	e085      	b.n	8003b34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e8>
          else if (topic_ == TopicInfo::ID_TIME)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a2e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8003a32:	2b0a      	cmp	r3, #10
 8003a34:	d108      	bne.n	8003a48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3fc>
            syncTime(message_in);
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	f241 0324 	movw	r3, #4132	; 0x1024
 8003a3c:	4413      	add	r3, r2
 8003a3e:	4619      	mov	r1, r3
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f97b 	bl	8003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8003a46:	e632      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a4e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8003a52:	2b06      	cmp	r3, #6
 8003a54:	d112      	bne.n	8003a7c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x430>
            req_param_resp.deserialize(message_in);
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	f241 5314 	movw	r3, #5396	; 0x1514
 8003a5c:	4413      	add	r3, r2
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	f241 0224 	movw	r2, #4132	; 0x1024
 8003a64:	440a      	add	r2, r1
 8003a66:	4611      	mov	r1, r2
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fe f992 	bl	8001d92 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8003a7a:	e618      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a82:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8003a86:	2b0b      	cmp	r3, #11
 8003a88:	d106      	bne.n	8003a98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x44c>
            configured_ = false;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8003a96:	e60a      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
            if (subscribers[topic_ - 100])
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a9e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8003aa2:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f43f adfc 	beq.w	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
              subscribers[topic_ - 100]->callback(message_in);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003abc:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8003ac0:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003aca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ad4:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8003ad8:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	f241 0324 	movw	r3, #4132	; 0x1024
 8003af0:	440b      	add	r3, r1
 8003af2:	4619      	mov	r1, r3
 8003af4:	4790      	blx	r2
    while (true)
 8003af6:	e5da      	b.n	80036ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x62>
        break;
 8003af8:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b00:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d014      	beq.n	8003b32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e6>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b0e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d909      	bls.n	8003b32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4e6>
      requestSyncTime();
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f80c 	bl	8003b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    return SPIN_OK;
 8003b32:	2300      	movs	r3, #0
  }
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8003b44:	f107 030c 	add.w	r3, r7, #12
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7fd fc89 	bl	8001460 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f107 020c 	add.w	r2, r7, #12
 8003b58:	210a      	movs	r1, #10
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	4798      	blx	r3
    rt_time = hardware_.time();
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3304      	adds	r3, #4
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fe fca2 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b70:	615a      	str	r2, [r3, #20]
  }
 8003b72:	bf00      	nop
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8003b7a:	b590      	push	{r4, r7, lr}
 8003b7c:	b08b      	sub	sp, #44	; 0x2c
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8003b82:	f107 030c 	add.w	r3, r7, #12
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fd fd5a 	bl	8001640 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	2b18      	cmp	r3, #24
 8003b94:	dc63      	bgt.n	8003c5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9a:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4413      	add	r3, r2
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d056      	beq.n	8003c56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bac:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd2:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	6859      	ldr	r1, [r3, #4]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be2:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	3308      	adds	r3, #8
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4608      	mov	r0, r1
 8003bf6:	4798      	blx	r3
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c00:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4413      	add	r3, r2
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	6859      	ldr	r1, [r3, #4]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	330c      	adds	r3, #12
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4608      	mov	r0, r1
 8003c24:	4798      	blx	r3
 8003c26:	4603      	mov	r3, r0
 8003c28:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8003c2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c2e:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681c      	ldr	r4, [r3, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	4413      	add	r3, r2
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe fa5c 	bl	8002102 <_ZN3ros9Publisher15getEndpointTypeEv>
 8003c4a:	4601      	mov	r1, r0
 8003c4c:	f107 030c 	add.w	r3, r7, #12
 8003c50:	461a      	mov	r2, r3
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	3301      	adds	r3, #1
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c5c:	e798      	b.n	8003b90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8003c5e:	2300      	movs	r3, #0
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	2b18      	cmp	r3, #24
 8003c66:	dc5f      	bgt.n	8003d28 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6c:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d053      	beq.n	8003d20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c7c:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c8e:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c9e:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003ca2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003caa:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3308      	adds	r3, #8
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4608      	mov	r0, r1
 8003cba:	4798      	blx	r3
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc4:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cd0:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	330c      	adds	r3, #12
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4608      	mov	r0, r1
 8003ce0:	4798      	blx	r3
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8003ce6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cea:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681c      	ldr	r4, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf6:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003cfa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d02:	f202 5222 	addw	r2, r2, #1314	; 0x522
 8003d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	3304      	adds	r3, #4
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4608      	mov	r0, r1
 8003d12:	4798      	blx	r3
 8003d14:	4601      	mov	r1, r0
 8003d16:	f107 030c 	add.w	r3, r7, #12
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8003d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d22:	3301      	adds	r3, #1
 8003d24:	627b      	str	r3, [r7, #36]	; 0x24
 8003d26:	e79c      	b.n	8003c62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
  }
 8003d34:	bf00      	nop
 8003d36:	372c      	adds	r7, #44	; 0x2c
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd90      	pop	{r4, r7, pc}

08003d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8003d46:	f107 0308 	add.w	r3, r7, #8
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fd fb88 	bl	8001460 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	3304      	adds	r3, #4
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fe fba9 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8003d68:	f107 0308 	add.w	r3, r7, #8
 8003d6c:	6839      	ldr	r1, [r7, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fd fbe6 	bl	8001540 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	4915      	ldr	r1, [pc, #84]	; (8003dd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8003d7a:	fba1 1303 	umull	r1, r3, r1, r3
 8003d7e:	099b      	lsrs	r3, r3, #6
 8003d80:	4413      	add	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8003d84:	6939      	ldr	r1, [r7, #16]
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	4b11      	ldr	r3, [pc, #68]	; (8003dd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8003d8a:	fba3 0302 	umull	r0, r3, r3, r2
 8003d8e:	099b      	lsrs	r3, r3, #6
 8003d90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d94:	fb00 f303 	mul.w	r3, r0, r3
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	4a0e      	ldr	r2, [pc, #56]	; (8003dd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x98>)
 8003d9c:	fb02 f303 	mul.w	r3, r2, r3
 8003da0:	440b      	add	r3, r1
 8003da2:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8003da4:	f107 0308 	add.w	r3, r7, #8
 8003da8:	3304      	adds	r3, #4
 8003daa:	4619      	mov	r1, r3
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f8bf 	bl	8003f30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	3304      	adds	r3, #4
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fe fb78 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dc4:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
  }
 8003dc8:	bf00      	nop
 8003dca:	3718      	adds	r7, #24
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	10624dd3 	.word	0x10624dd3
 8003dd4:	000f4240 	.word	0x000f4240

08003dd8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b088      	sub	sp, #32
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b63      	cmp	r3, #99	; 0x63
 8003de8:	dd0b      	ble.n	8003e02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x2a>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df0:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8003df4:	f083 0301 	eor.w	r3, r3, #1
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x2a>
      return 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	e090      	b.n	8003f24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x14c>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68f9      	ldr	r1, [r7, #12]
 8003e0a:	f241 2324 	movw	r3, #4644	; 0x1224
 8003e0e:	440b      	add	r3, r1
 8003e10:	3307      	adds	r3, #7
 8003e12:	4619      	mov	r1, r3
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	4790      	blx	r2
 8003e18:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e20:	22ff      	movs	r2, #255	; 0xff
 8003e22:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
    message_out[1] = PROTOCOL_VER;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e2c:	22fe      	movs	r2, #254	; 0xfe
 8003e2e:	f883 2225 	strb.w	r2, [r3, #549]	; 0x225
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e3c:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	0a1b      	lsrs	r3, r3, #8
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e50:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e5a:	f893 2226 	ldrb.w	r2, [r3, #550]	; 0x226
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e64:	f893 3227 	ldrb.w	r3, [r3, #551]	; 0x227
 8003e68:	4413      	add	r3, r2
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e76:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	b2da      	uxtb	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e84:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	b21b      	sxth	r3, r3
 8003e8c:	121b      	asrs	r3, r3, #8
 8003e8e:	b21b      	sxth	r3, r3
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e98:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a

    /* calculate checksum */
    int chk = 0;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8003ea0:	2305      	movs	r3, #5
 8003ea2:	61bb      	str	r3, [r7, #24]
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	3306      	adds	r3, #6
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	dc0e      	bgt.n	8003ecc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xf4>
      chk += message_out[i];
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	441a      	add	r2, r3
 8003eb4:	f241 2324 	movw	r3, #4644	; 0x1224
 8003eb8:	4413      	add	r3, r2
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	61bb      	str	r3, [r7, #24]
 8003eca:	e7eb      	b.n	8003ea4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xcc>
    l += 7;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	3307      	adds	r3, #7
 8003ed0:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	425a      	negs	r2, r3
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	bf58      	it	pl
 8003edc:	4253      	negpl	r3, r2
 8003ede:	b2da      	uxtb	r2, r3
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	1c59      	adds	r1, r3, #1
 8003ee4:	6179      	str	r1, [r7, #20]
 8003ee6:	43d2      	mvns	r2, r2
 8003ee8:	b2d1      	uxtb	r1, r2
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	441a      	add	r2, r3
 8003eee:	f241 2324 	movw	r3, #4644	; 0x1224
 8003ef2:	4413      	add	r3, r2
 8003ef4:	460a      	mov	r2, r1
 8003ef6:	701a      	strb	r2, [r3, #0]

    if (l <= OUTPUT_SIZE)
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003efe:	dc0b      	bgt.n	8003f18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x140>
    {
      hardware_.write(message_out, l);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	1d18      	adds	r0, r3, #4
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	f241 2324 	movw	r3, #4644	; 0x1224
 8003f0a:	4413      	add	r3, r2
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4619      	mov	r1, r3
 8003f10:	f7fe fa82 	bl	8002418 <_ZN13STM32Hardware5writeEPhi>
      return l;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	e005      	b.n	8003f24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x14c>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8003f18:	4904      	ldr	r1, [pc, #16]	; (8003f2c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x154>)
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f84c 	bl	8003fb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8003f20:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8003f24:	4618      	mov	r0, r3
 8003f26:	3720      	adds	r7, #32
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	0800fc84 	.word	0x0800fc84

08003f30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fe fab4 	bl	80024ac <_ZN13STM32Hardware4timeEv>
 8003f44:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	4917      	ldr	r1, [pc, #92]	; (8003fac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8003f4e:	fba1 1303 	umull	r1, r3, r1, r3
 8003f52:	099b      	lsrs	r3, r3, #6
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	3b01      	subs	r3, #1
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f5e:	6193      	str	r3, [r2, #24]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	6859      	ldr	r1, [r3, #4]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4b11      	ldr	r3, [pc, #68]	; (8003fac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8003f68:	fba3 0302 	umull	r0, r3, r3, r2
 8003f6c:	099b      	lsrs	r3, r3, #6
 8003f6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f72:	fb00 f303 	mul.w	r3, r0, r3
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	4a0d      	ldr	r2, [pc, #52]	; (8003fb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x80>)
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	1aca      	subs	r2, r1, r3
 8003f80:	4b0c      	ldr	r3, [pc, #48]	; (8003fb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x84>)
 8003f82:	4413      	add	r3, r2
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f8a:	61d3      	str	r3, [r2, #28]
    normalizeSecNSec(sec_offset, nsec_offset);
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	f241 0318 	movw	r3, #4120	; 0x1018
 8003f92:	4413      	add	r3, r2
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	f241 021c 	movw	r2, #4124	; 0x101c
 8003f9a:	440a      	add	r2, r1
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7fc fb40 	bl	8000624 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8003fa4:	bf00      	nop
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	10624dd3 	.word	0x10624dd3
 8003fb0:	000f4240 	.word	0x000f4240
 8003fb4:	3b9aca00 	.word	0x3b9aca00

08003fb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	2103      	movs	r1, #3
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f804 	bl	8003fd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8003fcc:	bf00      	nop
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b088      	sub	sp, #32
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	607a      	str	r2, [r7, #4]
 8003fe0:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8003fe2:	f107 0314 	add.w	r3, r7, #20
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fd fcee 	bl	80019c8 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8003fec:	7afb      	ldrb	r3, [r7, #11]
 8003fee:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f107 0214 	add.w	r2, r7, #20
 8003ffe:	2107      	movs	r1, #7
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	4798      	blx	r3
  }
 8004004:	bf00      	nop
 8004006:	3720      	adds	r7, #32
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <_Z41__static_initialization_and_destruction_0ii>:
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d116      	bne.n	800404a <_Z41__static_initialization_and_destruction_0ii+0x3e>
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004022:	4293      	cmp	r3, r2
 8004024:	d111      	bne.n	800404a <_Z41__static_initialization_and_destruction_0ii+0x3e>
ros::NodeHandle nh;
 8004026:	480b      	ldr	r0, [pc, #44]	; (8004054 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004028:	f7ff f9b2 	bl	8003390 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
geometry_msgs::Twist insVel;
 800402c:	480a      	ldr	r0, [pc, #40]	; (8004058 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800402e:	f7fe ff5f 	bl	8002ef0 <_ZN13geometry_msgs5TwistC1Ev>
ros::Publisher pub("/ins_vel", &insVel);
 8004032:	2300      	movs	r3, #0
 8004034:	4a08      	ldr	r2, [pc, #32]	; (8004058 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004036:	4909      	ldr	r1, [pc, #36]	; (800405c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004038:	4809      	ldr	r0, [pc, #36]	; (8004060 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800403a:	f7fe f837 	bl	80020ac <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<geometry_msgs::Twist> sub("cmd_vel", callback);
 800403e:	2301      	movs	r3, #1
 8004040:	4a08      	ldr	r2, [pc, #32]	; (8004064 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8004042:	4909      	ldr	r1, [pc, #36]	; (8004068 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004044:	4809      	ldr	r0, [pc, #36]	; (800406c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004046:	f7ff fa4d 	bl	80034e4 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvEC1EPKcPFvRKS2_Ei>
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	24000640 	.word	0x24000640
 8004058:	24001bb8 	.word	0x24001bb8
 800405c:	0800fcc0 	.word	0x0800fcc0
 8004060:	24001c00 	.word	0x24001c00
 8004064:	08002ff9 	.word	0x08002ff9
 8004068:	0800fccc 	.word	0x0800fccc
 800406c:	24001c18 	.word	0x24001c18

08004070 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	3310      	adds	r3, #16
 800407e:	6839      	ldr	r1, [r7, #0]
 8004080:	4618      	mov	r0, r3
 8004082:	f7fe ff77 	bl	8002f74 <_ZN13geometry_msgs5Twist11deserializeEPh>
    this->cb_(msg);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	3210      	adds	r2, #16
 800408e:	4610      	mov	r0, r2
 8004090:	4798      	blx	r3
  }
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  }
 80040a6:	4618      	mov	r0, r3
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr

080040b2 <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	3310      	adds	r3, #16
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fe ff7e 	bl	8002fc0 <_ZN13geometry_msgs5Twist7getTypeEv>
 80040c4:	4603      	mov	r3, r0
  }
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <_ZN3ros10SubscriberIN13geometry_msgs5TwistEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	3310      	adds	r3, #16
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fe ff7e 	bl	8002fdc <_ZN13geometry_msgs5Twist6getMD5Ev>
 80040e0:	4603      	mov	r3, r0
  }
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 80040ea:	b480      	push	{r7}
 80040ec:	b083      	sub	sp, #12
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
    return configured_;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040f8:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
  };
 80040fc:	4618      	mov	r0, r3
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <_GLOBAL__sub_I_nh>:
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
 800410c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004110:	2001      	movs	r0, #1
 8004112:	f7ff ff7b 	bl	800400c <_Z41__static_initialization_and_destruction_0ii>
 8004116:	bd80      	pop	{r7, pc}

08004118 <odom_update>:
#include "odometry.h"

ODOM odom;

void odom_update(double Vx_world, double Vy_world, double W){
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	ed87 0b04 	vstr	d0, [r7, #16]
 8004122:	ed87 1b02 	vstr	d1, [r7, #8]
 8004126:	ed87 2b00 	vstr	d2, [r7]
    odom.x += Vx_world * dt;
 800412a:	4b35      	ldr	r3, [pc, #212]	; (8004200 <odom_update+0xe8>)
 800412c:	ed93 6b00 	vldr	d6, [r3]
 8004130:	ed97 7b04 	vldr	d7, [r7, #16]
 8004134:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 80041e0 <odom_update+0xc8>
 8004138:	ee27 7b05 	vmul.f64	d7, d7, d5
 800413c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004140:	4b2f      	ldr	r3, [pc, #188]	; (8004200 <odom_update+0xe8>)
 8004142:	ed83 7b00 	vstr	d7, [r3]
    odom.y += Vy_world * dt;
 8004146:	4b2e      	ldr	r3, [pc, #184]	; (8004200 <odom_update+0xe8>)
 8004148:	ed93 6b02 	vldr	d6, [r3, #8]
 800414c:	ed97 7b02 	vldr	d7, [r7, #8]
 8004150:	ed9f 5b23 	vldr	d5, [pc, #140]	; 80041e0 <odom_update+0xc8>
 8004154:	ee27 7b05 	vmul.f64	d7, d7, d5
 8004158:	ee36 7b07 	vadd.f64	d7, d6, d7
 800415c:	4b28      	ldr	r3, [pc, #160]	; (8004200 <odom_update+0xe8>)
 800415e:	ed83 7b02 	vstr	d7, [r3, #8]
    odom.theta += W * dt;
 8004162:	4b27      	ldr	r3, [pc, #156]	; (8004200 <odom_update+0xe8>)
 8004164:	ed93 6b04 	vldr	d6, [r3, #16]
 8004168:	ed97 7b00 	vldr	d7, [r7]
 800416c:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 80041e0 <odom_update+0xc8>
 8004170:	ee27 7b05 	vmul.f64	d7, d7, d5
 8004174:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004178:	4b21      	ldr	r3, [pc, #132]	; (8004200 <odom_update+0xe8>)
 800417a:	ed83 7b04 	vstr	d7, [r3, #16]
    while(odom.theta > PI)  odom.theta -= 2*PI;
 800417e:	4b20      	ldr	r3, [pc, #128]	; (8004200 <odom_update+0xe8>)
 8004180:	ed93 7b04 	vldr	d7, [r3, #16]
 8004184:	ed9f 6b18 	vldr	d6, [pc, #96]	; 80041e8 <odom_update+0xd0>
 8004188:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800418c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004190:	dc00      	bgt.n	8004194 <odom_update+0x7c>
 8004192:	e00a      	b.n	80041aa <odom_update+0x92>
 8004194:	4b1a      	ldr	r3, [pc, #104]	; (8004200 <odom_update+0xe8>)
 8004196:	ed93 7b04 	vldr	d7, [r3, #16]
 800419a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80041f0 <odom_update+0xd8>
 800419e:	ee37 7b46 	vsub.f64	d7, d7, d6
 80041a2:	4b17      	ldr	r3, [pc, #92]	; (8004200 <odom_update+0xe8>)
 80041a4:	ed83 7b04 	vstr	d7, [r3, #16]
 80041a8:	e7e9      	b.n	800417e <odom_update+0x66>
    while(odom.theta < -1*PI) odom.theta += 2*PI;
 80041aa:	4b15      	ldr	r3, [pc, #84]	; (8004200 <odom_update+0xe8>)
 80041ac:	ed93 7b04 	vldr	d7, [r3, #16]
 80041b0:	ed9f 6b11 	vldr	d6, [pc, #68]	; 80041f8 <odom_update+0xe0>
 80041b4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80041b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041bc:	d400      	bmi.n	80041c0 <odom_update+0xa8>
    return;
 80041be:	e00a      	b.n	80041d6 <odom_update+0xbe>
    while(odom.theta < -1*PI) odom.theta += 2*PI;
 80041c0:	4b0f      	ldr	r3, [pc, #60]	; (8004200 <odom_update+0xe8>)
 80041c2:	ed93 7b04 	vldr	d7, [r3, #16]
 80041c6:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 80041f0 <odom_update+0xd8>
 80041ca:	ee37 7b06 	vadd.f64	d7, d7, d6
 80041ce:	4b0c      	ldr	r3, [pc, #48]	; (8004200 <odom_update+0xe8>)
 80041d0:	ed83 7b04 	vstr	d7, [r3, #16]
 80041d4:	e7e9      	b.n	80041aa <odom_update+0x92>
}
 80041d6:	371c      	adds	r7, #28
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	47ae147b 	.word	0x47ae147b
 80041e4:	3f947ae1 	.word	0x3f947ae1
 80041e8:	54cadf99 	.word	0x54cadf99
 80041ec:	400921fb 	.word	0x400921fb
 80041f0:	54cadf99 	.word	0x54cadf99
 80041f4:	401921fb 	.word	0x401921fb
 80041f8:	54cadf99 	.word	0x54cadf99
 80041fc:	c00921fb 	.word	0xc00921fb
 8004200:	24001c78 	.word	0x24001c78

08004204 <vel_World2Car>:
double vel_World2Car(char coor, double Vx_world, double Vy_world){
 8004204:	b580      	push	{r7, lr}
 8004206:	ed2d 8b02 	vpush	{d8}
 800420a:	b088      	sub	sp, #32
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	ed87 0b02 	vstr	d0, [r7, #8]
 8004214:	ed87 1b00 	vstr	d1, [r7]
 8004218:	75fb      	strb	r3, [r7, #23]
	double coff = 1/ cos(2 * odom.theta);
 800421a:	4b2e      	ldr	r3, [pc, #184]	; (80042d4 <vel_World2Car+0xd0>)
 800421c:	ed93 7b04 	vldr	d7, [r3, #16]
 8004220:	ee37 7b07 	vadd.f64	d7, d7, d7
 8004224:	eeb0 0b47 	vmov.f64	d0, d7
 8004228:	f00a fc6e 	bl	800eb08 <cos>
 800422c:	eeb0 6b40 	vmov.f64	d6, d0
 8004230:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8004234:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004238:	ed87 7b06 	vstr	d7, [r7, #24]
	if(coor == 'x')
 800423c:	7dfb      	ldrb	r3, [r7, #23]
 800423e:	2b78      	cmp	r3, #120	; 0x78
 8004240:	d120      	bne.n	8004284 <vel_World2Car+0x80>
		return coff * (Vy_world * cos(odom.theta) - Vx_world * sin(odom.theta));
 8004242:	4b24      	ldr	r3, [pc, #144]	; (80042d4 <vel_World2Car+0xd0>)
 8004244:	ed93 7b04 	vldr	d7, [r3, #16]
 8004248:	eeb0 0b47 	vmov.f64	d0, d7
 800424c:	f00a fc5c 	bl	800eb08 <cos>
 8004250:	eeb0 6b40 	vmov.f64	d6, d0
 8004254:	ed97 7b00 	vldr	d7, [r7]
 8004258:	ee26 8b07 	vmul.f64	d8, d6, d7
 800425c:	4b1d      	ldr	r3, [pc, #116]	; (80042d4 <vel_World2Car+0xd0>)
 800425e:	ed93 7b04 	vldr	d7, [r3, #16]
 8004262:	eeb0 0b47 	vmov.f64	d0, d7
 8004266:	f00a fc9b 	bl	800eba0 <sin>
 800426a:	eeb0 6b40 	vmov.f64	d6, d0
 800426e:	ed97 7b02 	vldr	d7, [r7, #8]
 8004272:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004276:	ee38 6b47 	vsub.f64	d6, d8, d7
 800427a:	ed97 7b06 	vldr	d7, [r7, #24]
 800427e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004282:	e01f      	b.n	80042c4 <vel_World2Car+0xc0>
	else
		return coff * (Vx_world * cos(odom.theta) - Vy_world * sin(odom.theta));
 8004284:	4b13      	ldr	r3, [pc, #76]	; (80042d4 <vel_World2Car+0xd0>)
 8004286:	ed93 7b04 	vldr	d7, [r3, #16]
 800428a:	eeb0 0b47 	vmov.f64	d0, d7
 800428e:	f00a fc3b 	bl	800eb08 <cos>
 8004292:	eeb0 6b40 	vmov.f64	d6, d0
 8004296:	ed97 7b02 	vldr	d7, [r7, #8]
 800429a:	ee26 8b07 	vmul.f64	d8, d6, d7
 800429e:	4b0d      	ldr	r3, [pc, #52]	; (80042d4 <vel_World2Car+0xd0>)
 80042a0:	ed93 7b04 	vldr	d7, [r3, #16]
 80042a4:	eeb0 0b47 	vmov.f64	d0, d7
 80042a8:	f00a fc7a 	bl	800eba0 <sin>
 80042ac:	eeb0 6b40 	vmov.f64	d6, d0
 80042b0:	ed97 7b00 	vldr	d7, [r7]
 80042b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80042b8:	ee38 6b47 	vsub.f64	d6, d8, d7
 80042bc:	ed97 7b06 	vldr	d7, [r7, #24]
 80042c0:	ee26 7b07 	vmul.f64	d7, d6, d7

}
 80042c4:	eeb0 0b47 	vmov.f64	d0, d7
 80042c8:	3720      	adds	r7, #32
 80042ca:	46bd      	mov	sp, r7
 80042cc:	ecbd 8b02 	vpop	{d8}
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	24001c78 	.word	0x24001c78

080042d8 <vel_Car2World>:
double vel_Car2World(char coor, double Vx, double Vy){
 80042d8:	b580      	push	{r7, lr}
 80042da:	ed2d 8b02 	vpush	{d8}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	ed87 0b02 	vstr	d0, [r7, #8]
 80042e8:	ed87 1b00 	vstr	d1, [r7]
 80042ec:	75fb      	strb	r3, [r7, #23]
	if(coor == 'x')
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	2b78      	cmp	r3, #120	; 0x78
 80042f2:	d11c      	bne.n	800432e <vel_Car2World+0x56>
		return Vx * sin( odom.theta ) + Vy * cos( odom.theta );
 80042f4:	4b1f      	ldr	r3, [pc, #124]	; (8004374 <vel_Car2World+0x9c>)
 80042f6:	ed93 7b04 	vldr	d7, [r3, #16]
 80042fa:	eeb0 0b47 	vmov.f64	d0, d7
 80042fe:	f00a fc4f 	bl	800eba0 <sin>
 8004302:	eeb0 6b40 	vmov.f64	d6, d0
 8004306:	ed97 7b02 	vldr	d7, [r7, #8]
 800430a:	ee26 8b07 	vmul.f64	d8, d6, d7
 800430e:	4b19      	ldr	r3, [pc, #100]	; (8004374 <vel_Car2World+0x9c>)
 8004310:	ed93 7b04 	vldr	d7, [r3, #16]
 8004314:	eeb0 0b47 	vmov.f64	d0, d7
 8004318:	f00a fbf6 	bl	800eb08 <cos>
 800431c:	eeb0 6b40 	vmov.f64	d6, d0
 8004320:	ed97 7b00 	vldr	d7, [r7]
 8004324:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004328:	ee38 7b07 	vadd.f64	d7, d8, d7
 800432c:	e01b      	b.n	8004366 <vel_Car2World+0x8e>
	else
		return Vx * cos( odom.theta ) + Vy * sin( odom.theta );
 800432e:	4b11      	ldr	r3, [pc, #68]	; (8004374 <vel_Car2World+0x9c>)
 8004330:	ed93 7b04 	vldr	d7, [r3, #16]
 8004334:	eeb0 0b47 	vmov.f64	d0, d7
 8004338:	f00a fbe6 	bl	800eb08 <cos>
 800433c:	eeb0 6b40 	vmov.f64	d6, d0
 8004340:	ed97 7b02 	vldr	d7, [r7, #8]
 8004344:	ee26 8b07 	vmul.f64	d8, d6, d7
 8004348:	4b0a      	ldr	r3, [pc, #40]	; (8004374 <vel_Car2World+0x9c>)
 800434a:	ed93 7b04 	vldr	d7, [r3, #16]
 800434e:	eeb0 0b47 	vmov.f64	d0, d7
 8004352:	f00a fc25 	bl	800eba0 <sin>
 8004356:	eeb0 6b40 	vmov.f64	d6, d0
 800435a:	ed97 7b00 	vldr	d7, [r7]
 800435e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004362:	ee38 7b07 	vadd.f64	d7, d8, d7
}
 8004366:	eeb0 0b47 	vmov.f64	d0, d7
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	ecbd 8b02 	vpop	{d8}
 8004372:	bd80      	pop	{r7, pc}
 8004374:	24001c78 	.word	0x24001c78

08004378 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800437e:	4b0d      	ldr	r3, [pc, #52]	; (80043b4 <HAL_MspInit+0x3c>)
 8004380:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004384:	4a0b      	ldr	r2, [pc, #44]	; (80043b4 <HAL_MspInit+0x3c>)
 8004386:	f043 0302 	orr.w	r3, r3, #2
 800438a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800438e:	4b09      	ldr	r3, [pc, #36]	; (80043b4 <HAL_MspInit+0x3c>)
 8004390:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	607b      	str	r3, [r7, #4]
 800439a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800439c:	2200      	movs	r2, #0
 800439e:	2100      	movs	r1, #0
 80043a0:	2005      	movs	r0, #5
 80043a2:	f001 f82e 	bl	8005402 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80043a6:	2005      	movs	r0, #5
 80043a8:	f001 f845 	bl	8005436 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	58024400 	.word	0x58024400

080043b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c8:	d117      	bne.n	80043fa <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043ca:	4b1c      	ldr	r3, [pc, #112]	; (800443c <HAL_TIM_Base_MspInit+0x84>)
 80043cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80043d0:	4a1a      	ldr	r2, [pc, #104]	; (800443c <HAL_TIM_Base_MspInit+0x84>)
 80043d2:	f043 0301 	orr.w	r3, r3, #1
 80043d6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80043da:	4b18      	ldr	r3, [pc, #96]	; (800443c <HAL_TIM_Base_MspInit+0x84>)
 80043dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80043e8:	2200      	movs	r2, #0
 80043ea:	2100      	movs	r1, #0
 80043ec:	201c      	movs	r0, #28
 80043ee:	f001 f808 	bl	8005402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80043f2:	201c      	movs	r0, #28
 80043f4:	f001 f81f 	bl	8005436 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80043f8:	e01b      	b.n	8004432 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM5)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a10      	ldr	r2, [pc, #64]	; (8004440 <HAL_TIM_Base_MspInit+0x88>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d116      	bne.n	8004432 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004404:	4b0d      	ldr	r3, [pc, #52]	; (800443c <HAL_TIM_Base_MspInit+0x84>)
 8004406:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800440a:	4a0c      	ldr	r2, [pc, #48]	; (800443c <HAL_TIM_Base_MspInit+0x84>)
 800440c:	f043 0308 	orr.w	r3, r3, #8
 8004410:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004414:	4b09      	ldr	r3, [pc, #36]	; (800443c <HAL_TIM_Base_MspInit+0x84>)
 8004416:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800441a:	f003 0308 	and.w	r3, r3, #8
 800441e:	60bb      	str	r3, [r7, #8]
 8004420:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004422:	2200      	movs	r2, #0
 8004424:	2100      	movs	r1, #0
 8004426:	2032      	movs	r0, #50	; 0x32
 8004428:	f000 ffeb 	bl	8005402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800442c:	2032      	movs	r0, #50	; 0x32
 800442e:	f001 f802 	bl	8005436 <HAL_NVIC_EnableIRQ>
}
 8004432:	bf00      	nop
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	58024400 	.word	0x58024400
 8004440:	40000c00 	.word	0x40000c00

08004444 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b090      	sub	sp, #64	; 0x40
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800444c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	605a      	str	r2, [r3, #4]
 8004456:	609a      	str	r2, [r3, #8]
 8004458:	60da      	str	r2, [r3, #12]
 800445a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a69      	ldr	r2, [pc, #420]	; (8004608 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d12e      	bne.n	80044c4 <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004466:	4b69      	ldr	r3, [pc, #420]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004468:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800446c:	4a67      	ldr	r2, [pc, #412]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 800446e:	f043 0302 	orr.w	r3, r3, #2
 8004472:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004476:	4b65      	ldr	r3, [pc, #404]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	62bb      	str	r3, [r7, #40]	; 0x28
 8004482:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004484:	4b61      	ldr	r3, [pc, #388]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800448a:	4a60      	ldr	r2, [pc, #384]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 800448c:	f043 0301 	orr.w	r3, r3, #1
 8004490:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004494:	4b5d      	ldr	r3, [pc, #372]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	627b      	str	r3, [r7, #36]	; 0x24
 80044a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80044a2:	23c0      	movs	r3, #192	; 0xc0
 80044a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a6:	2302      	movs	r3, #2
 80044a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044aa:	2300      	movs	r3, #0
 80044ac:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ae:	2300      	movs	r3, #0
 80044b0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044b2:	2302      	movs	r3, #2
 80044b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80044ba:	4619      	mov	r1, r3
 80044bc:	4854      	ldr	r0, [pc, #336]	; (8004610 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80044be:	f003 ffd3 	bl	8008468 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM24_MspInit 1 */

  /* USER CODE END TIM24_MspInit 1 */
  }

}
 80044c2:	e09c      	b.n	80045fe <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM4)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a52      	ldr	r2, [pc, #328]	; (8004614 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d12f      	bne.n	800452e <HAL_TIM_Encoder_MspInit+0xea>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80044ce:	4b4f      	ldr	r3, [pc, #316]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80044d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80044d4:	4a4d      	ldr	r2, [pc, #308]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80044d6:	f043 0304 	orr.w	r3, r3, #4
 80044da:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80044de:	4b4b      	ldr	r3, [pc, #300]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80044e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80044e4:	f003 0304 	and.w	r3, r3, #4
 80044e8:	623b      	str	r3, [r7, #32]
 80044ea:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044ec:	4b47      	ldr	r3, [pc, #284]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80044ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044f2:	4a46      	ldr	r2, [pc, #280]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80044f4:	f043 0308 	orr.w	r3, r3, #8
 80044f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80044fc:	4b43      	ldr	r3, [pc, #268]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80044fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004502:	f003 0308 	and.w	r3, r3, #8
 8004506:	61fb      	str	r3, [r7, #28]
 8004508:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800450a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800450e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004510:	2302      	movs	r3, #2
 8004512:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	2300      	movs	r3, #0
 8004516:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004518:	2300      	movs	r3, #0
 800451a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800451c:	2302      	movs	r3, #2
 800451e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004520:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004524:	4619      	mov	r1, r3
 8004526:	483c      	ldr	r0, [pc, #240]	; (8004618 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8004528:	f003 ff9e 	bl	8008468 <HAL_GPIO_Init>
}
 800452c:	e067      	b.n	80045fe <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM23)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a3a      	ldr	r2, [pc, #232]	; (800461c <HAL_TIM_Encoder_MspInit+0x1d8>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d12e      	bne.n	8004596 <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM23_CLK_ENABLE();
 8004538:	4b34      	ldr	r3, [pc, #208]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 800453a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800453e:	4a33      	ldr	r2, [pc, #204]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004540:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004544:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8004548:	4b30      	ldr	r3, [pc, #192]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 800454a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800454e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004552:	61bb      	str	r3, [r7, #24]
 8004554:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004556:	4b2d      	ldr	r3, [pc, #180]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004558:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800455c:	4a2b      	ldr	r2, [pc, #172]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 800455e:	f043 0320 	orr.w	r3, r3, #32
 8004562:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004566:	4b29      	ldr	r3, [pc, #164]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 8004568:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800456c:	f003 0320 	and.w	r3, r3, #32
 8004570:	617b      	str	r3, [r7, #20]
 8004572:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004574:	2303      	movs	r3, #3
 8004576:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004578:	2302      	movs	r3, #2
 800457a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457c:	2300      	movs	r3, #0
 800457e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004580:	2300      	movs	r3, #0
 8004582:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF13_TIM23;
 8004584:	230d      	movs	r3, #13
 8004586:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004588:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800458c:	4619      	mov	r1, r3
 800458e:	4824      	ldr	r0, [pc, #144]	; (8004620 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8004590:	f003 ff6a 	bl	8008468 <HAL_GPIO_Init>
}
 8004594:	e033      	b.n	80045fe <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM24)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a22      	ldr	r2, [pc, #136]	; (8004624 <HAL_TIM_Encoder_MspInit+0x1e0>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d12e      	bne.n	80045fe <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM24_CLK_ENABLE();
 80045a0:	4b1a      	ldr	r3, [pc, #104]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80045a2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80045a6:	4a19      	ldr	r2, [pc, #100]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80045a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045ac:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80045b0:	4b16      	ldr	r3, [pc, #88]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80045b2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80045b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ba:	613b      	str	r3, [r7, #16]
 80045bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80045be:	4b13      	ldr	r3, [pc, #76]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80045c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80045c4:	4a11      	ldr	r2, [pc, #68]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80045c6:	f043 0320 	orr.w	r3, r3, #32
 80045ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80045ce:	4b0f      	ldr	r3, [pc, #60]	; (800460c <HAL_TIM_Encoder_MspInit+0x1c8>)
 80045d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80045d4:	f003 0320 	and.w	r3, r3, #32
 80045d8:	60fb      	str	r3, [r7, #12]
 80045da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80045dc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80045e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e2:	2302      	movs	r3, #2
 80045e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ea:	2300      	movs	r3, #0
 80045ec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM24;
 80045ee:	230e      	movs	r3, #14
 80045f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80045f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045f6:	4619      	mov	r1, r3
 80045f8:	4809      	ldr	r0, [pc, #36]	; (8004620 <HAL_TIM_Encoder_MspInit+0x1dc>)
 80045fa:	f003 ff35 	bl	8008468 <HAL_GPIO_Init>
}
 80045fe:	bf00      	nop
 8004600:	3740      	adds	r7, #64	; 0x40
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	40000400 	.word	0x40000400
 800460c:	58024400 	.word	0x58024400
 8004610:	58020000 	.word	0x58020000
 8004614:	40000800 	.word	0x40000800
 8004618:	58020c00 	.word	0x58020c00
 800461c:	4000e000 	.word	0x4000e000
 8004620:	58021400 	.word	0x58021400
 8004624:	4000e400 	.word	0x4000e400

08004628 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a16      	ldr	r2, [pc, #88]	; (8004690 <HAL_TIM_PWM_MspInit+0x68>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d10f      	bne.n	800465a <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800463a:	4b16      	ldr	r3, [pc, #88]	; (8004694 <HAL_TIM_PWM_MspInit+0x6c>)
 800463c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004640:	4a14      	ldr	r2, [pc, #80]	; (8004694 <HAL_TIM_PWM_MspInit+0x6c>)
 8004642:	f043 0302 	orr.w	r3, r3, #2
 8004646:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800464a:	4b12      	ldr	r3, [pc, #72]	; (8004694 <HAL_TIM_PWM_MspInit+0x6c>)
 800464c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	60fb      	str	r3, [r7, #12]
 8004656:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8004658:	e013      	b.n	8004682 <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM15)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a0e      	ldr	r2, [pc, #56]	; (8004698 <HAL_TIM_PWM_MspInit+0x70>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d10e      	bne.n	8004682 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004664:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <HAL_TIM_PWM_MspInit+0x6c>)
 8004666:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800466a:	4a0a      	ldr	r2, [pc, #40]	; (8004694 <HAL_TIM_PWM_MspInit+0x6c>)
 800466c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004670:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004674:	4b07      	ldr	r3, [pc, #28]	; (8004694 <HAL_TIM_PWM_MspInit+0x6c>)
 8004676:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800467a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800467e:	60bb      	str	r3, [r7, #8]
 8004680:	68bb      	ldr	r3, [r7, #8]
}
 8004682:	bf00      	nop
 8004684:	3714      	adds	r7, #20
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40010400 	.word	0x40010400
 8004694:	58024400 	.word	0x58024400
 8004698:	40014000 	.word	0x40014000

0800469c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046a4:	f107 0314 	add.w	r3, r7, #20
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	605a      	str	r2, [r3, #4]
 80046ae:	609a      	str	r2, [r3, #8]
 80046b0:	60da      	str	r2, [r3, #12]
 80046b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a35      	ldr	r2, [pc, #212]	; (8004790 <HAL_TIM_MspPostInit+0xf4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d120      	bne.n	8004700 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046be:	4b35      	ldr	r3, [pc, #212]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 80046c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80046c4:	4a33      	ldr	r2, [pc, #204]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 80046c6:	f043 0304 	orr.w	r3, r3, #4
 80046ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80046ce:	4b31      	ldr	r3, [pc, #196]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 80046d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80046dc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80046e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e2:	2302      	movs	r3, #2
 80046e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e6:	2300      	movs	r3, #0
 80046e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ea:	2300      	movs	r3, #0
 80046ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80046ee:	2303      	movs	r3, #3
 80046f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046f2:	f107 0314 	add.w	r3, r7, #20
 80046f6:	4619      	mov	r1, r3
 80046f8:	4827      	ldr	r0, [pc, #156]	; (8004798 <HAL_TIM_MspPostInit+0xfc>)
 80046fa:	f003 feb5 	bl	8008468 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80046fe:	e042      	b.n	8004786 <HAL_TIM_MspPostInit+0xea>
  else if(htim->Instance==TIM15)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a25      	ldr	r2, [pc, #148]	; (800479c <HAL_TIM_MspPostInit+0x100>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d13d      	bne.n	8004786 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800470a:	4b22      	ldr	r3, [pc, #136]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 800470c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004710:	4a20      	ldr	r2, [pc, #128]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 8004712:	f043 0310 	orr.w	r3, r3, #16
 8004716:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800471a:	4b1e      	ldr	r3, [pc, #120]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 800471c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004720:	f003 0310 	and.w	r3, r3, #16
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004728:	4b1a      	ldr	r3, [pc, #104]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 800472a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800472e:	4a19      	ldr	r2, [pc, #100]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004738:	4b16      	ldr	r3, [pc, #88]	; (8004794 <HAL_TIM_MspPostInit+0xf8>)
 800473a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	60bb      	str	r3, [r7, #8]
 8004744:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004746:	2320      	movs	r3, #32
 8004748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800474a:	2302      	movs	r3, #2
 800474c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800474e:	2300      	movs	r3, #0
 8004750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004752:	2300      	movs	r3, #0
 8004754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8004756:	2304      	movs	r3, #4
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800475a:	f107 0314 	add.w	r3, r7, #20
 800475e:	4619      	mov	r1, r3
 8004760:	480f      	ldr	r0, [pc, #60]	; (80047a0 <HAL_TIM_MspPostInit+0x104>)
 8004762:	f003 fe81 	bl	8008468 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004766:	2308      	movs	r3, #8
 8004768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800476a:	2302      	movs	r3, #2
 800476c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004772:	2300      	movs	r3, #0
 8004774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8004776:	2304      	movs	r3, #4
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800477a:	f107 0314 	add.w	r3, r7, #20
 800477e:	4619      	mov	r1, r3
 8004780:	4808      	ldr	r0, [pc, #32]	; (80047a4 <HAL_TIM_MspPostInit+0x108>)
 8004782:	f003 fe71 	bl	8008468 <HAL_GPIO_Init>
}
 8004786:	bf00      	nop
 8004788:	3728      	adds	r7, #40	; 0x28
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40010400 	.word	0x40010400
 8004794:	58024400 	.word	0x58024400
 8004798:	58020800 	.word	0x58020800
 800479c:	40014000 	.word	0x40014000
 80047a0:	58021000 	.word	0x58021000
 80047a4:	58020000 	.word	0x58020000

080047a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b0b6      	sub	sp, #216	; 0xd8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80047b4:	2200      	movs	r2, #0
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	605a      	str	r2, [r3, #4]
 80047ba:	609a      	str	r2, [r3, #8]
 80047bc:	60da      	str	r2, [r3, #12]
 80047be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047c0:	f107 0310 	add.w	r3, r7, #16
 80047c4:	22b4      	movs	r2, #180	; 0xb4
 80047c6:	2100      	movs	r1, #0
 80047c8:	4618      	mov	r0, r3
 80047ca:	f00b f81f 	bl	800f80c <memset>
  if(huart->Instance==USART10)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a62      	ldr	r2, [pc, #392]	; (800495c <HAL_UART_MspInit+0x1b4>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	f040 80bc 	bne.w	8004952 <HAL_UART_MspInit+0x1aa>

  /* USER CODE END USART10_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80047da:	2301      	movs	r3, #1
 80047dc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80047de:	2300      	movs	r3, #0
 80047e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047e4:	f107 0310 	add.w	r3, r7, #16
 80047e8:	4618      	mov	r0, r3
 80047ea:	f005 f899 	bl	8009920 <HAL_RCCEx_PeriphCLKConfig>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80047f4:	f7fc fe0e 	bl	8001414 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART10_CLK_ENABLE();
 80047f8:	4b59      	ldr	r3, [pc, #356]	; (8004960 <HAL_UART_MspInit+0x1b8>)
 80047fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80047fe:	4a58      	ldr	r2, [pc, #352]	; (8004960 <HAL_UART_MspInit+0x1b8>)
 8004800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004804:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004808:	4b55      	ldr	r3, [pc, #340]	; (8004960 <HAL_UART_MspInit+0x1b8>)
 800480a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800480e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004812:	60fb      	str	r3, [r7, #12]
 8004814:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004816:	4b52      	ldr	r3, [pc, #328]	; (8004960 <HAL_UART_MspInit+0x1b8>)
 8004818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800481c:	4a50      	ldr	r2, [pc, #320]	; (8004960 <HAL_UART_MspInit+0x1b8>)
 800481e:	f043 0310 	orr.w	r3, r3, #16
 8004822:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004826:	4b4e      	ldr	r3, [pc, #312]	; (8004960 <HAL_UART_MspInit+0x1b8>)
 8004828:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	60bb      	str	r3, [r7, #8]
 8004832:	68bb      	ldr	r3, [r7, #8]
    /**USART10 GPIO Configuration
    PE2     ------> USART10_RX
    PE3     ------> USART10_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004834:	2304      	movs	r3, #4
 8004836:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800483a:	2302      	movs	r3, #2
 800483c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004840:	2300      	movs	r3, #0
 8004842:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004846:	2300      	movs	r3, #0
 8004848:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 800484c:	2304      	movs	r3, #4
 800484e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004852:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004856:	4619      	mov	r1, r3
 8004858:	4842      	ldr	r0, [pc, #264]	; (8004964 <HAL_UART_MspInit+0x1bc>)
 800485a:	f003 fe05 	bl	8008468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800485e:	2308      	movs	r3, #8
 8004860:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004864:	2302      	movs	r3, #2
 8004866:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800486a:	2300      	movs	r3, #0
 800486c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004870:	2300      	movs	r3, #0
 8004872:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8004876:	230b      	movs	r3, #11
 8004878:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800487c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004880:	4619      	mov	r1, r3
 8004882:	4838      	ldr	r0, [pc, #224]	; (8004964 <HAL_UART_MspInit+0x1bc>)
 8004884:	f003 fdf0 	bl	8008468 <HAL_GPIO_Init>

    /* USART10 DMA Init */
    /* USART10_RX Init */
    hdma_usart10_rx.Instance = DMA1_Stream0;
 8004888:	4b37      	ldr	r3, [pc, #220]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 800488a:	4a38      	ldr	r2, [pc, #224]	; (800496c <HAL_UART_MspInit+0x1c4>)
 800488c:	601a      	str	r2, [r3, #0]
    hdma_usart10_rx.Init.Request = DMA_REQUEST_USART10_RX;
 800488e:	4b36      	ldr	r3, [pc, #216]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 8004890:	2276      	movs	r2, #118	; 0x76
 8004892:	605a      	str	r2, [r3, #4]
    hdma_usart10_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004894:	4b34      	ldr	r3, [pc, #208]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 8004896:	2200      	movs	r2, #0
 8004898:	609a      	str	r2, [r3, #8]
    hdma_usart10_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800489a:	4b33      	ldr	r3, [pc, #204]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 800489c:	2200      	movs	r2, #0
 800489e:	60da      	str	r2, [r3, #12]
    hdma_usart10_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048a0:	4b31      	ldr	r3, [pc, #196]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048a6:	611a      	str	r2, [r3, #16]
    hdma_usart10_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048a8:	4b2f      	ldr	r3, [pc, #188]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	615a      	str	r2, [r3, #20]
    hdma_usart10_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048ae:	4b2e      	ldr	r3, [pc, #184]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	619a      	str	r2, [r3, #24]
    hdma_usart10_rx.Init.Mode = DMA_CIRCULAR;
 80048b4:	4b2c      	ldr	r3, [pc, #176]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048ba:	61da      	str	r2, [r3, #28]
    hdma_usart10_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80048bc:	4b2a      	ldr	r3, [pc, #168]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80048c2:	621a      	str	r2, [r3, #32]
    hdma_usart10_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048c4:	4b28      	ldr	r3, [pc, #160]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart10_rx) != HAL_OK)
 80048ca:	4827      	ldr	r0, [pc, #156]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048cc:	f000 fddc 	bl	8005488 <HAL_DMA_Init>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 80048d6:	f7fc fd9d 	bl	8001414 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart10_rx);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a22      	ldr	r2, [pc, #136]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048de:	67da      	str	r2, [r3, #124]	; 0x7c
 80048e0:	4a21      	ldr	r2, [pc, #132]	; (8004968 <HAL_UART_MspInit+0x1c0>)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART10_TX Init */
    hdma_usart10_tx.Instance = DMA1_Stream1;
 80048e6:	4b22      	ldr	r3, [pc, #136]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 80048e8:	4a22      	ldr	r2, [pc, #136]	; (8004974 <HAL_UART_MspInit+0x1cc>)
 80048ea:	601a      	str	r2, [r3, #0]
    hdma_usart10_tx.Init.Request = DMA_REQUEST_USART10_TX;
 80048ec:	4b20      	ldr	r3, [pc, #128]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 80048ee:	2277      	movs	r2, #119	; 0x77
 80048f0:	605a      	str	r2, [r3, #4]
    hdma_usart10_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048f2:	4b1f      	ldr	r3, [pc, #124]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 80048f4:	2240      	movs	r2, #64	; 0x40
 80048f6:	609a      	str	r2, [r3, #8]
    hdma_usart10_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048f8:	4b1d      	ldr	r3, [pc, #116]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	60da      	str	r2, [r3, #12]
    hdma_usart10_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048fe:	4b1c      	ldr	r3, [pc, #112]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 8004900:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004904:	611a      	str	r2, [r3, #16]
    hdma_usart10_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004906:	4b1a      	ldr	r3, [pc, #104]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 8004908:	2200      	movs	r2, #0
 800490a:	615a      	str	r2, [r3, #20]
    hdma_usart10_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800490c:	4b18      	ldr	r3, [pc, #96]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 800490e:	2200      	movs	r2, #0
 8004910:	619a      	str	r2, [r3, #24]
    hdma_usart10_tx.Init.Mode = DMA_NORMAL;
 8004912:	4b17      	ldr	r3, [pc, #92]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 8004914:	2200      	movs	r2, #0
 8004916:	61da      	str	r2, [r3, #28]
    hdma_usart10_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004918:	4b15      	ldr	r3, [pc, #84]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 800491a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800491e:	621a      	str	r2, [r3, #32]
    hdma_usart10_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004920:	4b13      	ldr	r3, [pc, #76]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 8004922:	2200      	movs	r2, #0
 8004924:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart10_tx) != HAL_OK)
 8004926:	4812      	ldr	r0, [pc, #72]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 8004928:	f000 fdae 	bl	8005488 <HAL_DMA_Init>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_UART_MspInit+0x18e>
    {
      Error_Handler();
 8004932:	f7fc fd6f 	bl	8001414 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart10_tx);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a0d      	ldr	r2, [pc, #52]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 800493a:	679a      	str	r2, [r3, #120]	; 0x78
 800493c:	4a0c      	ldr	r2, [pc, #48]	; (8004970 <HAL_UART_MspInit+0x1c8>)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART10 interrupt Init */
    HAL_NVIC_SetPriority(USART10_IRQn, 0, 0);
 8004942:	2200      	movs	r2, #0
 8004944:	2100      	movs	r1, #0
 8004946:	209c      	movs	r0, #156	; 0x9c
 8004948:	f000 fd5b 	bl	8005402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 800494c:	209c      	movs	r0, #156	; 0x9c
 800494e:	f000 fd72 	bl	8005436 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }

}
 8004952:	bf00      	nop
 8004954:	37d8      	adds	r7, #216	; 0xd8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40011c00 	.word	0x40011c00
 8004960:	58024400 	.word	0x58024400
 8004964:	58021000 	.word	0x58021000
 8004968:	2400054c 	.word	0x2400054c
 800496c:	40020010 	.word	0x40020010
 8004970:	240005c4 	.word	0x240005c4
 8004974:	40020028 	.word	0x40020028

08004978 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART10)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a0f      	ldr	r2, [pc, #60]	; (80049c4 <HAL_UART_MspDeInit+0x4c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d118      	bne.n	80049bc <HAL_UART_MspDeInit+0x44>
  {
  /* USER CODE BEGIN USART10_MspDeInit 0 */

  /* USER CODE END USART10_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART10_CLK_DISABLE();
 800498a:	4b0f      	ldr	r3, [pc, #60]	; (80049c8 <HAL_UART_MspDeInit+0x50>)
 800498c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004990:	4a0d      	ldr	r2, [pc, #52]	; (80049c8 <HAL_UART_MspDeInit+0x50>)
 8004992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004996:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

    /**USART10 GPIO Configuration
    PE2     ------> USART10_RX
    PE3     ------> USART10_TX
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3);
 800499a:	210c      	movs	r1, #12
 800499c:	480b      	ldr	r0, [pc, #44]	; (80049cc <HAL_UART_MspDeInit+0x54>)
 800499e:	f003 ff0b 	bl	80087b8 <HAL_GPIO_DeInit>

    /* USART10 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049a6:	4618      	mov	r0, r3
 80049a8:	f001 f8c8 	bl	8005b3c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049b0:	4618      	mov	r0, r3
 80049b2:	f001 f8c3 	bl	8005b3c <HAL_DMA_DeInit>

    /* USART10 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART10_IRQn);
 80049b6:	209c      	movs	r0, #156	; 0x9c
 80049b8:	f000 fd4b 	bl	8005452 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART10_MspDeInit 1 */

  /* USER CODE END USART10_MspDeInit 1 */
  }

}
 80049bc:	bf00      	nop
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40011c00 	.word	0x40011c00
 80049c8:	58024400 	.word	0x58024400
 80049cc:	58021000 	.word	0x58021000

080049d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049d0:	b480      	push	{r7}
 80049d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80049d4:	e7fe      	b.n	80049d4 <NMI_Handler+0x4>

080049d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049d6:	b480      	push	{r7}
 80049d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049da:	e7fe      	b.n	80049da <HardFault_Handler+0x4>

080049dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049e0:	e7fe      	b.n	80049e0 <MemManage_Handler+0x4>

080049e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049e2:	b480      	push	{r7}
 80049e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049e6:	e7fe      	b.n	80049e6 <BusFault_Handler+0x4>

080049e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049ec:	e7fe      	b.n	80049ec <UsageFault_Handler+0x4>

080049ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80049ee:	b480      	push	{r7}
 80049f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80049f2:	bf00      	nop
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a00:	bf00      	nop
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a0e:	bf00      	nop
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a1c:	f000 fbd2 	bl	80051c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a20:	bf00      	nop
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004a28:	bf00      	nop
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
	...

08004a34 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart10_rx);
 8004a38:	4802      	ldr	r0, [pc, #8]	; (8004a44 <DMA1_Stream0_IRQHandler+0x10>)
 8004a3a:	f002 fa03 	bl	8006e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004a3e:	bf00      	nop
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	2400054c 	.word	0x2400054c

08004a48 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart10_tx);
 8004a4c:	4802      	ldr	r0, [pc, #8]	; (8004a58 <DMA1_Stream1_IRQHandler+0x10>)
 8004a4e:	f002 f9f9 	bl	8006e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004a52:	bf00      	nop
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	240005c4 	.word	0x240005c4

08004a5c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004a60:	4802      	ldr	r0, [pc, #8]	; (8004a6c <TIM2_IRQHandler+0x10>)
 8004a62:	f006 fdff 	bl	800b664 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004a66:	bf00      	nop
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	2400025c 	.word	0x2400025c

08004a70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004a74:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004a78:	f003 ffb9 	bl	80089ee <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004a7c:	bf00      	nop
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004a84:	4802      	ldr	r0, [pc, #8]	; (8004a90 <TIM5_IRQHandler+0x10>)
 8004a86:	f006 fded 	bl	800b664 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004a8a:	bf00      	nop
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	24000340 	.word	0x24000340

08004a94 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8004a98:	4802      	ldr	r0, [pc, #8]	; (8004aa4 <USART10_IRQHandler+0x10>)
 8004a9a:	f008 f845 	bl	800cb28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8004a9e:	bf00      	nop
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	240004bc 	.word	0x240004bc

08004aa8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
	return 1;
 8004aac:	2301      	movs	r3, #1
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <_kill>:

int _kill(int pid, int sig)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004ac2:	f00a fe6b 	bl	800f79c <__errno>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2216      	movs	r2, #22
 8004aca:	601a      	str	r2, [r3, #0]
	return -1;
 8004acc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <_exit>:

void _exit (int status)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f7ff ffe7 	bl	8004ab8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004aea:	e7fe      	b.n	8004aea <_exit+0x12>

08004aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004af4:	4a14      	ldr	r2, [pc, #80]	; (8004b48 <_sbrk+0x5c>)
 8004af6:	4b15      	ldr	r3, [pc, #84]	; (8004b4c <_sbrk+0x60>)
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b00:	4b13      	ldr	r3, [pc, #76]	; (8004b50 <_sbrk+0x64>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d102      	bne.n	8004b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b08:	4b11      	ldr	r3, [pc, #68]	; (8004b50 <_sbrk+0x64>)
 8004b0a:	4a12      	ldr	r2, [pc, #72]	; (8004b54 <_sbrk+0x68>)
 8004b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b0e:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <_sbrk+0x64>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4413      	add	r3, r2
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d207      	bcs.n	8004b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b1c:	f00a fe3e 	bl	800f79c <__errno>
 8004b20:	4603      	mov	r3, r0
 8004b22:	220c      	movs	r2, #12
 8004b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b26:	f04f 33ff 	mov.w	r3, #4294967295
 8004b2a:	e009      	b.n	8004b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b2c:	4b08      	ldr	r3, [pc, #32]	; (8004b50 <_sbrk+0x64>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b32:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <_sbrk+0x64>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4413      	add	r3, r2
 8004b3a:	4a05      	ldr	r2, [pc, #20]	; (8004b50 <_sbrk+0x64>)
 8004b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3718      	adds	r7, #24
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	24050000 	.word	0x24050000
 8004b4c:	00000400 	.word	0x00000400
 8004b50:	24001c90 	.word	0x24001c90
 8004b54:	24001cb0 	.word	0x24001cb0

08004b58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004b5c:	4b32      	ldr	r3, [pc, #200]	; (8004c28 <SystemInit+0xd0>)
 8004b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b62:	4a31      	ldr	r2, [pc, #196]	; (8004c28 <SystemInit+0xd0>)
 8004b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004b6c:	4b2f      	ldr	r3, [pc, #188]	; (8004c2c <SystemInit+0xd4>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 030f 	and.w	r3, r3, #15
 8004b74:	2b06      	cmp	r3, #6
 8004b76:	d807      	bhi.n	8004b88 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004b78:	4b2c      	ldr	r3, [pc, #176]	; (8004c2c <SystemInit+0xd4>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f023 030f 	bic.w	r3, r3, #15
 8004b80:	4a2a      	ldr	r2, [pc, #168]	; (8004c2c <SystemInit+0xd4>)
 8004b82:	f043 0307 	orr.w	r3, r3, #7
 8004b86:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004b88:	4b29      	ldr	r3, [pc, #164]	; (8004c30 <SystemInit+0xd8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a28      	ldr	r2, [pc, #160]	; (8004c30 <SystemInit+0xd8>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004b94:	4b26      	ldr	r3, [pc, #152]	; (8004c30 <SystemInit+0xd8>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004b9a:	4b25      	ldr	r3, [pc, #148]	; (8004c30 <SystemInit+0xd8>)
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	4924      	ldr	r1, [pc, #144]	; (8004c30 <SystemInit+0xd8>)
 8004ba0:	4b24      	ldr	r3, [pc, #144]	; (8004c34 <SystemInit+0xdc>)
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004ba6:	4b21      	ldr	r3, [pc, #132]	; (8004c2c <SystemInit+0xd4>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d007      	beq.n	8004bc2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004bb2:	4b1e      	ldr	r3, [pc, #120]	; (8004c2c <SystemInit+0xd4>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 030f 	bic.w	r3, r3, #15
 8004bba:	4a1c      	ldr	r2, [pc, #112]	; (8004c2c <SystemInit+0xd4>)
 8004bbc:	f043 0307 	orr.w	r3, r3, #7
 8004bc0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004bc2:	4b1b      	ldr	r3, [pc, #108]	; (8004c30 <SystemInit+0xd8>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004bc8:	4b19      	ldr	r3, [pc, #100]	; (8004c30 <SystemInit+0xd8>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004bce:	4b18      	ldr	r3, [pc, #96]	; (8004c30 <SystemInit+0xd8>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004bd4:	4b16      	ldr	r3, [pc, #88]	; (8004c30 <SystemInit+0xd8>)
 8004bd6:	4a18      	ldr	r2, [pc, #96]	; (8004c38 <SystemInit+0xe0>)
 8004bd8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004bda:	4b15      	ldr	r3, [pc, #84]	; (8004c30 <SystemInit+0xd8>)
 8004bdc:	4a17      	ldr	r2, [pc, #92]	; (8004c3c <SystemInit+0xe4>)
 8004bde:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004be0:	4b13      	ldr	r3, [pc, #76]	; (8004c30 <SystemInit+0xd8>)
 8004be2:	4a17      	ldr	r2, [pc, #92]	; (8004c40 <SystemInit+0xe8>)
 8004be4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004be6:	4b12      	ldr	r3, [pc, #72]	; (8004c30 <SystemInit+0xd8>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004bec:	4b10      	ldr	r3, [pc, #64]	; (8004c30 <SystemInit+0xd8>)
 8004bee:	4a14      	ldr	r2, [pc, #80]	; (8004c40 <SystemInit+0xe8>)
 8004bf0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004bf2:	4b0f      	ldr	r3, [pc, #60]	; (8004c30 <SystemInit+0xd8>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004bf8:	4b0d      	ldr	r3, [pc, #52]	; (8004c30 <SystemInit+0xd8>)
 8004bfa:	4a11      	ldr	r2, [pc, #68]	; (8004c40 <SystemInit+0xe8>)
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004bfe:	4b0c      	ldr	r3, [pc, #48]	; (8004c30 <SystemInit+0xd8>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c04:	4b0a      	ldr	r3, [pc, #40]	; (8004c30 <SystemInit+0xd8>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a09      	ldr	r2, [pc, #36]	; (8004c30 <SystemInit+0xd8>)
 8004c0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004c10:	4b07      	ldr	r3, [pc, #28]	; (8004c30 <SystemInit+0xd8>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004c16:	4b0b      	ldr	r3, [pc, #44]	; (8004c44 <SystemInit+0xec>)
 8004c18:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004c1c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004c1e:	bf00      	nop
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr
 8004c28:	e000ed00 	.word	0xe000ed00
 8004c2c:	52002000 	.word	0x52002000
 8004c30:	58024400 	.word	0x58024400
 8004c34:	eaf6ed7f 	.word	0xeaf6ed7f
 8004c38:	02020200 	.word	0x02020200
 8004c3c:	01ff0000 	.word	0x01ff0000
 8004c40:	01010280 	.word	0x01010280
 8004c44:	52004000 	.word	0x52004000

08004c48 <HAL_TIM_PeriodElapsedCallback>:
#include "timing.h"

int ccc = 0;
double coeffab = 0.5 * (width + length);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	ed2d 8b02 	vpush	{d8}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c5c:	d101      	bne.n	8004c62 <HAL_TIM_PeriodElapsedCallback+0x1a>
		interPub();
 8004c5e:	f7fe fa03 	bl	8003068 <interPub>
	}
	if (htim->Instance == TIM5) {
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4ab1      	ldr	r2, [pc, #708]	; (8004f2c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	f040 81fe 	bne.w	800506a <HAL_TIM_PeriodElapsedCallback+0x422>

		if (++ccc == 2000)     W = 0;
 8004c6e:	4bb0      	ldr	r3, [pc, #704]	; (8004f30 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3301      	adds	r3, #1
 8004c74:	4aae      	ldr	r2, [pc, #696]	; (8004f30 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004c76:	6013      	str	r3, [r2, #0]
 8004c78:	4bad      	ldr	r3, [pc, #692]	; (8004f30 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004c80:	bf0c      	ite	eq
 8004c82:	2301      	moveq	r3, #1
 8004c84:	2300      	movne	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d006      	beq.n	8004c9a <HAL_TIM_PeriodElapsedCallback+0x52>
 8004c8c:	49a9      	ldr	r1, [pc, #676]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004c8e:	f04f 0200 	mov.w	r2, #0
 8004c92:	f04f 0300 	mov.w	r3, #0
 8004c96:	e9c1 2300 	strd	r2, r3, [r1]

		Kpid[0].goalVel = Vy + Vx + (W * coeffab);
 8004c9a:	4ba7      	ldr	r3, [pc, #668]	; (8004f38 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004c9c:	ed93 6b00 	vldr	d6, [r3]
 8004ca0:	4ba6      	ldr	r3, [pc, #664]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8004ca2:	ed93 7b00 	vldr	d7, [r3]
 8004ca6:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004caa:	4ba2      	ldr	r3, [pc, #648]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004cac:	ed93 5b00 	vldr	d5, [r3]
 8004cb0:	4ba3      	ldr	r3, [pc, #652]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004cb2:	ed93 7b00 	vldr	d7, [r3]
 8004cb6:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004cba:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004cbe:	4ba1      	ldr	r3, [pc, #644]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004cc0:	ed83 7b08 	vstr	d7, [r3, #32]
		Kpid[1].goalVel = Vy - Vx - (W * coeffab);
 8004cc4:	4b9c      	ldr	r3, [pc, #624]	; (8004f38 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004cc6:	ed93 6b00 	vldr	d6, [r3]
 8004cca:	4b9c      	ldr	r3, [pc, #624]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8004ccc:	ed93 7b00 	vldr	d7, [r3]
 8004cd0:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004cd4:	4b97      	ldr	r3, [pc, #604]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004cd6:	ed93 5b00 	vldr	d5, [r3]
 8004cda:	4b99      	ldr	r3, [pc, #612]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004cdc:	ed93 7b00 	vldr	d7, [r3]
 8004ce0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004ce4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004ce8:	4b96      	ldr	r3, [pc, #600]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004cea:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
		Kpid[2].goalVel = Vy + Vx - (W * coeffab);
 8004cee:	4b92      	ldr	r3, [pc, #584]	; (8004f38 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004cf0:	ed93 6b00 	vldr	d6, [r3]
 8004cf4:	4b91      	ldr	r3, [pc, #580]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8004cf6:	ed93 7b00 	vldr	d7, [r3]
 8004cfa:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004cfe:	4b8d      	ldr	r3, [pc, #564]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004d00:	ed93 5b00 	vldr	d5, [r3]
 8004d04:	4b8e      	ldr	r3, [pc, #568]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004d06:	ed93 7b00 	vldr	d7, [r3]
 8004d0a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004d0e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004d12:	4b8c      	ldr	r3, [pc, #560]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d14:	ed83 7b40 	vstr	d7, [r3, #256]	; 0x100
		Kpid[3].goalVel = Vy - Vx + (W * coeffab);
 8004d18:	4b87      	ldr	r3, [pc, #540]	; (8004f38 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004d1a:	ed93 6b00 	vldr	d6, [r3]
 8004d1e:	4b87      	ldr	r3, [pc, #540]	; (8004f3c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8004d20:	ed93 7b00 	vldr	d7, [r3]
 8004d24:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004d28:	4b82      	ldr	r3, [pc, #520]	; (8004f34 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004d2a:	ed93 5b00 	vldr	d5, [r3]
 8004d2e:	4b84      	ldr	r3, [pc, #528]	; (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004d30:	ed93 7b00 	vldr	d7, [r3]
 8004d34:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004d38:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004d3c:	4b81      	ldr	r3, [pc, #516]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d3e:	ed83 7b5c 	vstr	d7, [r3, #368]	; 0x170

		Kpid[0].enc = __HAL_TIM_GetCounter(&htim23);
 8004d42:	4b81      	ldr	r3, [pc, #516]	; (8004f48 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	b21a      	sxth	r2, r3
 8004d4a:	4b7e      	ldr	r3, [pc, #504]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d4c:	831a      	strh	r2, [r3, #24]
		Kpid[1].enc = __HAL_TIM_GetCounter(&htim4) * -1;
 8004d4e:	4b7f      	ldr	r3, [pc, #508]	; (8004f4c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	425b      	negs	r3, r3
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	b21a      	sxth	r2, r3
 8004d5c:	4b79      	ldr	r3, [pc, #484]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d5e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
		Kpid[2].enc = __HAL_TIM_GetCounter(&htim24);
 8004d62:	4b7b      	ldr	r3, [pc, #492]	; (8004f50 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	b21a      	sxth	r2, r3
 8004d6a:	4b76      	ldr	r3, [pc, #472]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d6c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
		Kpid[3].enc = __HAL_TIM_GetCounter(&htim3);
 8004d70:	4b78      	ldr	r3, [pc, #480]	; (8004f54 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d76:	b21a      	sxth	r2, r3
 8004d78:	4b72      	ldr	r3, [pc, #456]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d7a:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
		__HAL_TIM_SetCounter(&htim24, 0);
 8004d7e:	4b74      	ldr	r3, [pc, #464]	; (8004f50 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2200      	movs	r2, #0
 8004d84:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SetCounter(&htim23, 0);
 8004d86:	4b70      	ldr	r3, [pc, #448]	; (8004f48 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SetCounter(&htim3, 0);
 8004d8e:	4b71      	ldr	r3, [pc, #452]	; (8004f54 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2200      	movs	r2, #0
 8004d94:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SetCounter(&htim4, 0);
 8004d96:	4b6d      	ldr	r3, [pc, #436]	; (8004f4c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	625a      	str	r2, [r3, #36]	; 0x24



		for( int i = 0; i < 4; i ++){
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	dc06      	bgt.n	8004db6 <HAL_TIM_PeriodElapsedCallback+0x16e>
			pidCtrl(i);
 8004da8:	68f8      	ldr	r0, [r7, #12]
 8004daa:	f7fb fc69 	bl	8000680 <pidCtrl>
		for( int i = 0; i < 4; i ++){
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	3301      	adds	r3, #1
 8004db2:	60fb      	str	r3, [r7, #12]
 8004db4:	e7f5      	b.n	8004da2 <HAL_TIM_PeriodElapsedCallback+0x15a>
		}

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, Kpid[0].pulse);
 8004db6:	4b63      	ldr	r3, [pc, #396]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004db8:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8004dbc:	4b66      	ldr	r3, [pc, #408]	; (8004f58 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8004dc4:	ee17 2a90 	vmov	r2, s15
 8004dc8:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, Kpid[1].pulse);
 8004dca:	4b5e      	ldr	r3, [pc, #376]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004dcc:	ed93 7b34 	vldr	d7, [r3, #208]	; 0xd0
 8004dd0:	4b61      	ldr	r3, [pc, #388]	; (8004f58 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8004dd8:	ee17 2a90 	vmov	r2, s15
 8004ddc:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2, Kpid[2].pulse);
 8004dde:	4b59      	ldr	r3, [pc, #356]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004de0:	ed93 7b50 	vldr	d7, [r3, #320]	; 0x140
 8004de4:	4b5d      	ldr	r3, [pc, #372]	; (8004f5c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8004dec:	ee17 2a90 	vmov	r2, s15
 8004df0:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, Kpid[3].pulse);
 8004df2:	4b54      	ldr	r3, [pc, #336]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004df4:	ed93 7b6c 	vldr	d7, [r3, #432]	; 0x1b0
 8004df8:	4b58      	ldr	r3, [pc, #352]	; (8004f5c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8004e00:	ee17 2a90 	vmov	r2, s15
 8004e04:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8004e06:	2200      	movs	r2, #0
 8004e08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e0c:	4854      	ldr	r0, [pc, #336]	; (8004f60 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8004e0e:	f003 fdd5 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8004e12:	2200      	movs	r2, #0
 8004e14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e18:	4851      	ldr	r0, [pc, #324]	; (8004f60 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8004e1a:	f003 fdcf 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e24:	484f      	ldr	r0, [pc, #316]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004e26:	f003 fdc9 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	2140      	movs	r1, #64	; 0x40
 8004e2e:	484d      	ldr	r0, [pc, #308]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004e30:	f003 fdc4 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8004e34:	2200      	movs	r2, #0
 8004e36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e3a:	484a      	ldr	r0, [pc, #296]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004e3c:	f003 fdbe 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8004e40:	2200      	movs	r2, #0
 8004e42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e46:	4847      	ldr	r0, [pc, #284]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004e48:	f003 fdb8 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e52:	4844      	ldr	r0, [pc, #272]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004e54:	f003 fdb2 	bl	80089bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 8004e58:	2200      	movs	r2, #0
 8004e5a:	2180      	movs	r1, #128	; 0x80
 8004e5c:	4841      	ldr	r0, [pc, #260]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004e5e:	f003 fdad 	bl	80089bc <HAL_GPIO_WritePin>
		if (Kpid[0].u > 0)HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8004e62:	4b38      	ldr	r3, [pc, #224]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004e64:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8004e68:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e70:	dd06      	ble.n	8004e80 <HAL_TIM_PeriodElapsedCallback+0x238>
 8004e72:	2201      	movs	r2, #1
 8004e74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e78:	4839      	ldr	r0, [pc, #228]	; (8004f60 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8004e7a:	f003 fd9f 	bl	80089bc <HAL_GPIO_WritePin>
 8004e7e:	e00d      	b.n	8004e9c <HAL_TIM_PeriodElapsedCallback+0x254>
		else if (Kpid[0].u < 0)HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8004e80:	4b30      	ldr	r3, [pc, #192]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004e82:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8004e86:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e8e:	d505      	bpl.n	8004e9c <HAL_TIM_PeriodElapsedCallback+0x254>
 8004e90:	2201      	movs	r2, #1
 8004e92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e96:	4832      	ldr	r0, [pc, #200]	; (8004f60 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8004e98:	f003 fd90 	bl	80089bc <HAL_GPIO_WritePin>
		if (Kpid[1].u > 0)HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);
 8004e9c:	4b29      	ldr	r3, [pc, #164]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004e9e:	ed93 7b2c 	vldr	d7, [r3, #176]	; 0xb0
 8004ea2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eaa:	dd06      	ble.n	8004eba <HAL_TIM_PeriodElapsedCallback+0x272>
 8004eac:	2201      	movs	r2, #1
 8004eae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004eb2:	482c      	ldr	r0, [pc, #176]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004eb4:	f003 fd82 	bl	80089bc <HAL_GPIO_WritePin>
 8004eb8:	e00c      	b.n	8004ed4 <HAL_TIM_PeriodElapsedCallback+0x28c>
		else if (Kpid[1].u < 0)HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_SET);
 8004eba:	4b22      	ldr	r3, [pc, #136]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004ebc:	ed93 7b2c 	vldr	d7, [r3, #176]	; 0xb0
 8004ec0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ec8:	d504      	bpl.n	8004ed4 <HAL_TIM_PeriodElapsedCallback+0x28c>
 8004eca:	2201      	movs	r2, #1
 8004ecc:	2140      	movs	r1, #64	; 0x40
 8004ece:	4825      	ldr	r0, [pc, #148]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004ed0:	f003 fd74 	bl	80089bc <HAL_GPIO_WritePin>
		if (Kpid[2].u > 0)HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8004ed4:	4b1b      	ldr	r3, [pc, #108]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004ed6:	ed93 7b48 	vldr	d7, [r3, #288]	; 0x120
 8004eda:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee2:	dd06      	ble.n	8004ef2 <HAL_TIM_PeriodElapsedCallback+0x2aa>
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004eea:	481e      	ldr	r0, [pc, #120]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004eec:	f003 fd66 	bl	80089bc <HAL_GPIO_WritePin>
 8004ef0:	e00d      	b.n	8004f0e <HAL_TIM_PeriodElapsedCallback+0x2c6>
		else if (Kpid[2].u < 0)HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 8004ef2:	4b14      	ldr	r3, [pc, #80]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004ef4:	ed93 7b48 	vldr	d7, [r3, #288]	; 0x120
 8004ef8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f00:	d505      	bpl.n	8004f0e <HAL_TIM_PeriodElapsedCallback+0x2c6>
 8004f02:	2201      	movs	r2, #1
 8004f04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f08:	4816      	ldr	r0, [pc, #88]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004f0a:	f003 fd57 	bl	80089bc <HAL_GPIO_WritePin>
		if (Kpid[3].u > 0)HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8004f0e:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004f10:	ed93 7b64 	vldr	d7, [r3, #400]	; 0x190
 8004f14:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1c:	dd24      	ble.n	8004f68 <HAL_TIM_PeriodElapsedCallback+0x320>
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f24:	480f      	ldr	r0, [pc, #60]	; (8004f64 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004f26:	f003 fd49 	bl	80089bc <HAL_GPIO_WritePin>
 8004f2a:	e02a      	b.n	8004f82 <HAL_TIM_PeriodElapsedCallback+0x33a>
 8004f2c:	40000c00 	.word	0x40000c00
 8004f30:	24001c94 	.word	0x24001c94
 8004f34:	24001b98 	.word	0x24001b98
 8004f38:	24001b90 	.word	0x24001b90
 8004f3c:	24001b88 	.word	0x24001b88
 8004f40:	240001c8 	.word	0x240001c8
 8004f44:	24000000 	.word	0x24000000
 8004f48:	24000424 	.word	0x24000424
 8004f4c:	240002f4 	.word	0x240002f4
 8004f50:	24000470 	.word	0x24000470
 8004f54:	240002a8 	.word	0x240002a8
 8004f58:	2400038c 	.word	0x2400038c
 8004f5c:	240003d8 	.word	0x240003d8
 8004f60:	58020400 	.word	0x58020400
 8004f64:	58021000 	.word	0x58021000
		else if (Kpid[3].u < 0)HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);
 8004f68:	4b43      	ldr	r3, [pc, #268]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004f6a:	ed93 7b64 	vldr	d7, [r3, #400]	; 0x190
 8004f6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f76:	d504      	bpl.n	8004f82 <HAL_TIM_PeriodElapsedCallback+0x33a>
 8004f78:	2201      	movs	r2, #1
 8004f7a:	2180      	movs	r1, #128	; 0x80
 8004f7c:	483f      	ldr	r0, [pc, #252]	; (800507c <HAL_TIM_PeriodElapsedCallback+0x434>)
 8004f7e:	f003 fd1d 	bl	80089bc <HAL_GPIO_WritePin>

		rVy = 0.25 * ( Kpid[0].insVel + Kpid[1].insVel
 8004f82:	4b3d      	ldr	r3, [pc, #244]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004f84:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8004f88:	4b3b      	ldr	r3, [pc, #236]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004f8a:	ed93 7b26 	vldr	d7, [r3, #152]	; 0x98
 8004f8e:	ee36 6b07 	vadd.f64	d6, d6, d7
				+ Kpid[2].insVel + Kpid[3].insVel );
 8004f92:	4b39      	ldr	r3, [pc, #228]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004f94:	ed93 7b42 	vldr	d7, [r3, #264]	; 0x108
 8004f98:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004f9c:	4b36      	ldr	r3, [pc, #216]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004f9e:	ed93 7b5e 	vldr	d7, [r3, #376]	; 0x178
 8004fa2:	ee36 7b07 	vadd.f64	d7, d6, d7
		rVy = 0.25 * ( Kpid[0].insVel + Kpid[1].insVel
 8004fa6:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 8004faa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004fae:	4b34      	ldr	r3, [pc, #208]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0x438>)
 8004fb0:	ed83 7b00 	vstr	d7, [r3]
		rVx = 0.25 * ( Kpid[0].insVel - Kpid[1].insVel
 8004fb4:	4b30      	ldr	r3, [pc, #192]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004fb6:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8004fba:	4b2f      	ldr	r3, [pc, #188]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004fbc:	ed93 7b26 	vldr	d7, [r3, #152]	; 0x98
 8004fc0:	ee36 6b47 	vsub.f64	d6, d6, d7
				+ Kpid[2].insVel - Kpid[3].insVel );
 8004fc4:	4b2c      	ldr	r3, [pc, #176]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004fc6:	ed93 7b42 	vldr	d7, [r3, #264]	; 0x108
 8004fca:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004fce:	4b2a      	ldr	r3, [pc, #168]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004fd0:	ed93 7b5e 	vldr	d7, [r3, #376]	; 0x178
 8004fd4:	ee36 7b47 	vsub.f64	d7, d6, d7
		rVx = 0.25 * ( Kpid[0].insVel - Kpid[1].insVel
 8004fd8:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 8004fdc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004fe0:	4b28      	ldr	r3, [pc, #160]	; (8005084 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8004fe2:	ed83 7b00 	vstr	d7, [r3]
		rW = 0.25 * ( Kpid[0].insVel - Kpid[1].insVel
 8004fe6:	4b24      	ldr	r3, [pc, #144]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004fe8:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8004fec:	4b22      	ldr	r3, [pc, #136]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004fee:	ed93 7b26 	vldr	d7, [r3, #152]	; 0x98
 8004ff2:	ee36 6b47 	vsub.f64	d6, d6, d7
				- Kpid[2].insVel + Kpid[3].insVel );
 8004ff6:	4b20      	ldr	r3, [pc, #128]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004ff8:	ed93 7b42 	vldr	d7, [r3, #264]	; 0x108
 8004ffc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005000:	4b1d      	ldr	r3, [pc, #116]	; (8005078 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8005002:	ed93 7b5e 	vldr	d7, [r3, #376]	; 0x178
 8005006:	ee36 7b07 	vadd.f64	d7, d6, d7
		rW = 0.25 * ( Kpid[0].insVel - Kpid[1].insVel
 800500a:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 800500e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005012:	4b1d      	ldr	r3, [pc, #116]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8005014:	ed83 7b00 	vstr	d7, [r3]

		odom_update(vel_Car2World('x',rVx,rVy), vel_Car2World('y',rVx,rVy), rW);
 8005018:	4b1a      	ldr	r3, [pc, #104]	; (8005084 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 800501a:	ed93 7b00 	vldr	d7, [r3]
 800501e:	4b18      	ldr	r3, [pc, #96]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0x438>)
 8005020:	ed93 6b00 	vldr	d6, [r3]
 8005024:	eeb0 1b46 	vmov.f64	d1, d6
 8005028:	eeb0 0b47 	vmov.f64	d0, d7
 800502c:	2078      	movs	r0, #120	; 0x78
 800502e:	f7ff f953 	bl	80042d8 <vel_Car2World>
 8005032:	eeb0 8b40 	vmov.f64	d8, d0
 8005036:	4b13      	ldr	r3, [pc, #76]	; (8005084 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8005038:	ed93 7b00 	vldr	d7, [r3]
 800503c:	4b10      	ldr	r3, [pc, #64]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0x438>)
 800503e:	ed93 6b00 	vldr	d6, [r3]
 8005042:	eeb0 1b46 	vmov.f64	d1, d6
 8005046:	eeb0 0b47 	vmov.f64	d0, d7
 800504a:	2079      	movs	r0, #121	; 0x79
 800504c:	f7ff f944 	bl	80042d8 <vel_Car2World>
 8005050:	eeb0 6b40 	vmov.f64	d6, d0
 8005054:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8005056:	ed93 7b00 	vldr	d7, [r3]
 800505a:	eeb0 2b47 	vmov.f64	d2, d7
 800505e:	eeb0 1b46 	vmov.f64	d1, d6
 8005062:	eeb0 0b48 	vmov.f64	d0, d8
 8005066:	f7ff f857 	bl	8004118 <odom_update>
	}
}
 800506a:	bf00      	nop
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	ecbd 8b02 	vpop	{d8}
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	24000000 	.word	0x24000000
 800507c:	58021000 	.word	0x58021000
 8005080:	24001ba8 	.word	0x24001ba8
 8005084:	24001ba0 	.word	0x24001ba0
 8005088:	24001bb0 	.word	0x24001bb0

0800508c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800508c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80050c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005090:	f7ff fd62 	bl	8004b58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005094:	480c      	ldr	r0, [pc, #48]	; (80050c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005096:	490d      	ldr	r1, [pc, #52]	; (80050cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005098:	4a0d      	ldr	r2, [pc, #52]	; (80050d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800509a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800509c:	e002      	b.n	80050a4 <LoopCopyDataInit>

0800509e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800509e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050a2:	3304      	adds	r3, #4

080050a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050a8:	d3f9      	bcc.n	800509e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050aa:	4a0a      	ldr	r2, [pc, #40]	; (80050d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80050ac:	4c0a      	ldr	r4, [pc, #40]	; (80050d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80050ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050b0:	e001      	b.n	80050b6 <LoopFillZerobss>

080050b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050b4:	3204      	adds	r2, #4

080050b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050b8:	d3fb      	bcc.n	80050b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80050ba:	f00a fb75 	bl	800f7a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80050be:	f7fb fc79 	bl	80009b4 <main>
  bx  lr
 80050c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80050c4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80050c8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80050cc:	24000240 	.word	0x24000240
  ldr r2, =_sidata
 80050d0:	0801001c 	.word	0x0801001c
  ldr r2, =_sbss
 80050d4:	24000240 	.word	0x24000240
  ldr r4, =_ebss
 80050d8:	24001cac 	.word	0x24001cac

080050dc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80050dc:	e7fe      	b.n	80050dc <ADC3_IRQHandler>
	...

080050e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050e6:	2003      	movs	r0, #3
 80050e8:	f000 f980 	bl	80053ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80050ec:	f004 fa42 	bl	8009574 <HAL_RCC_GetSysClockFreq>
 80050f0:	4602      	mov	r2, r0
 80050f2:	4b15      	ldr	r3, [pc, #84]	; (8005148 <HAL_Init+0x68>)
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	0a1b      	lsrs	r3, r3, #8
 80050f8:	f003 030f 	and.w	r3, r3, #15
 80050fc:	4913      	ldr	r1, [pc, #76]	; (800514c <HAL_Init+0x6c>)
 80050fe:	5ccb      	ldrb	r3, [r1, r3]
 8005100:	f003 031f 	and.w	r3, r3, #31
 8005104:	fa22 f303 	lsr.w	r3, r2, r3
 8005108:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800510a:	4b0f      	ldr	r3, [pc, #60]	; (8005148 <HAL_Init+0x68>)
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	4a0e      	ldr	r2, [pc, #56]	; (800514c <HAL_Init+0x6c>)
 8005114:	5cd3      	ldrb	r3, [r2, r3]
 8005116:	f003 031f 	and.w	r3, r3, #31
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	fa22 f303 	lsr.w	r3, r2, r3
 8005120:	4a0b      	ldr	r2, [pc, #44]	; (8005150 <HAL_Init+0x70>)
 8005122:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005124:	4a0b      	ldr	r2, [pc, #44]	; (8005154 <HAL_Init+0x74>)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800512a:	200f      	movs	r0, #15
 800512c:	f000 f814 	bl	8005158 <HAL_InitTick>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d001      	beq.n	800513a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e002      	b.n	8005140 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800513a:	f7ff f91d 	bl	8004378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}
 8005148:	58024400 	.word	0x58024400
 800514c:	0800fdf0 	.word	0x0800fdf0
 8005150:	240001c4 	.word	0x240001c4
 8005154:	240001c0 	.word	0x240001c0

08005158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005160:	4b15      	ldr	r3, [pc, #84]	; (80051b8 <HAL_InitTick+0x60>)
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e021      	b.n	80051b0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800516c:	4b13      	ldr	r3, [pc, #76]	; (80051bc <HAL_InitTick+0x64>)
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	4b11      	ldr	r3, [pc, #68]	; (80051b8 <HAL_InitTick+0x60>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	4619      	mov	r1, r3
 8005176:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800517a:	fbb3 f3f1 	udiv	r3, r3, r1
 800517e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005182:	4618      	mov	r0, r3
 8005184:	f000 f973 	bl	800546e <HAL_SYSTICK_Config>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e00e      	b.n	80051b0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b0f      	cmp	r3, #15
 8005196:	d80a      	bhi.n	80051ae <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005198:	2200      	movs	r2, #0
 800519a:	6879      	ldr	r1, [r7, #4]
 800519c:	f04f 30ff 	mov.w	r0, #4294967295
 80051a0:	f000 f92f 	bl	8005402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80051a4:	4a06      	ldr	r2, [pc, #24]	; (80051c0 <HAL_InitTick+0x68>)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	e000      	b.n	80051b0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	240001d4 	.word	0x240001d4
 80051bc:	240001c0 	.word	0x240001c0
 80051c0:	240001d0 	.word	0x240001d0

080051c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80051c8:	4b06      	ldr	r3, [pc, #24]	; (80051e4 <HAL_IncTick+0x20>)
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	461a      	mov	r2, r3
 80051ce:	4b06      	ldr	r3, [pc, #24]	; (80051e8 <HAL_IncTick+0x24>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4413      	add	r3, r2
 80051d4:	4a04      	ldr	r2, [pc, #16]	; (80051e8 <HAL_IncTick+0x24>)
 80051d6:	6013      	str	r3, [r2, #0]
}
 80051d8:	bf00      	nop
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	240001d4 	.word	0x240001d4
 80051e8:	24001c98 	.word	0x24001c98

080051ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
  return uwTick;
 80051f0:	4b03      	ldr	r3, [pc, #12]	; (8005200 <HAL_GetTick+0x14>)
 80051f2:	681b      	ldr	r3, [r3, #0]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	24001c98 	.word	0x24001c98

08005204 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f003 0307 	and.w	r3, r3, #7
 8005212:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005214:	4b0b      	ldr	r3, [pc, #44]	; (8005244 <__NVIC_SetPriorityGrouping+0x40>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005220:	4013      	ands	r3, r2
 8005222:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800522c:	4b06      	ldr	r3, [pc, #24]	; (8005248 <__NVIC_SetPriorityGrouping+0x44>)
 800522e:	4313      	orrs	r3, r2
 8005230:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005232:	4a04      	ldr	r2, [pc, #16]	; (8005244 <__NVIC_SetPriorityGrouping+0x40>)
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	60d3      	str	r3, [r2, #12]
}
 8005238:	bf00      	nop
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	e000ed00 	.word	0xe000ed00
 8005248:	05fa0000 	.word	0x05fa0000

0800524c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005250:	4b04      	ldr	r3, [pc, #16]	; (8005264 <__NVIC_GetPriorityGrouping+0x18>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	0a1b      	lsrs	r3, r3, #8
 8005256:	f003 0307 	and.w	r3, r3, #7
}
 800525a:	4618      	mov	r0, r3
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	e000ed00 	.word	0xe000ed00

08005268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	4603      	mov	r3, r0
 8005270:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005272:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005276:	2b00      	cmp	r3, #0
 8005278:	db0b      	blt.n	8005292 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	f003 021f 	and.w	r2, r3, #31
 8005280:	4907      	ldr	r1, [pc, #28]	; (80052a0 <__NVIC_EnableIRQ+0x38>)
 8005282:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	2001      	movs	r0, #1
 800528a:	fa00 f202 	lsl.w	r2, r0, r2
 800528e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005292:	bf00      	nop
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	e000e100 	.word	0xe000e100

080052a4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	4603      	mov	r3, r0
 80052ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	db12      	blt.n	80052dc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	f003 021f 	and.w	r2, r3, #31
 80052bc:	490a      	ldr	r1, [pc, #40]	; (80052e8 <__NVIC_DisableIRQ+0x44>)
 80052be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052c2:	095b      	lsrs	r3, r3, #5
 80052c4:	2001      	movs	r0, #1
 80052c6:	fa00 f202 	lsl.w	r2, r0, r2
 80052ca:	3320      	adds	r3, #32
 80052cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80052d0:	f3bf 8f4f 	dsb	sy
}
 80052d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80052d6:	f3bf 8f6f 	isb	sy
}
 80052da:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr
 80052e8:	e000e100 	.word	0xe000e100

080052ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	4603      	mov	r3, r0
 80052f4:	6039      	str	r1, [r7, #0]
 80052f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	db0a      	blt.n	8005316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	b2da      	uxtb	r2, r3
 8005304:	490c      	ldr	r1, [pc, #48]	; (8005338 <__NVIC_SetPriority+0x4c>)
 8005306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800530a:	0112      	lsls	r2, r2, #4
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	440b      	add	r3, r1
 8005310:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005314:	e00a      	b.n	800532c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	b2da      	uxtb	r2, r3
 800531a:	4908      	ldr	r1, [pc, #32]	; (800533c <__NVIC_SetPriority+0x50>)
 800531c:	88fb      	ldrh	r3, [r7, #6]
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	3b04      	subs	r3, #4
 8005324:	0112      	lsls	r2, r2, #4
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	440b      	add	r3, r1
 800532a:	761a      	strb	r2, [r3, #24]
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	e000e100 	.word	0xe000e100
 800533c:	e000ed00 	.word	0xe000ed00

08005340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005340:	b480      	push	{r7}
 8005342:	b089      	sub	sp, #36	; 0x24
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f003 0307 	and.w	r3, r3, #7
 8005352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f1c3 0307 	rsb	r3, r3, #7
 800535a:	2b04      	cmp	r3, #4
 800535c:	bf28      	it	cs
 800535e:	2304      	movcs	r3, #4
 8005360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	3304      	adds	r3, #4
 8005366:	2b06      	cmp	r3, #6
 8005368:	d902      	bls.n	8005370 <NVIC_EncodePriority+0x30>
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	3b03      	subs	r3, #3
 800536e:	e000      	b.n	8005372 <NVIC_EncodePriority+0x32>
 8005370:	2300      	movs	r3, #0
 8005372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005374:	f04f 32ff 	mov.w	r2, #4294967295
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	fa02 f303 	lsl.w	r3, r2, r3
 800537e:	43da      	mvns	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	401a      	ands	r2, r3
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005388:	f04f 31ff 	mov.w	r1, #4294967295
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	fa01 f303 	lsl.w	r3, r1, r3
 8005392:	43d9      	mvns	r1, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005398:	4313      	orrs	r3, r2
         );
}
 800539a:	4618      	mov	r0, r3
 800539c:	3724      	adds	r7, #36	; 0x24
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
	...

080053a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3b01      	subs	r3, #1
 80053b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053b8:	d301      	bcc.n	80053be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053ba:	2301      	movs	r3, #1
 80053bc:	e00f      	b.n	80053de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053be:	4a0a      	ldr	r2, [pc, #40]	; (80053e8 <SysTick_Config+0x40>)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053c6:	210f      	movs	r1, #15
 80053c8:	f04f 30ff 	mov.w	r0, #4294967295
 80053cc:	f7ff ff8e 	bl	80052ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053d0:	4b05      	ldr	r3, [pc, #20]	; (80053e8 <SysTick_Config+0x40>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053d6:	4b04      	ldr	r3, [pc, #16]	; (80053e8 <SysTick_Config+0x40>)
 80053d8:	2207      	movs	r2, #7
 80053da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	e000e010 	.word	0xe000e010

080053ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f7ff ff05 	bl	8005204 <__NVIC_SetPriorityGrouping>
}
 80053fa:	bf00      	nop
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b086      	sub	sp, #24
 8005406:	af00      	add	r7, sp, #0
 8005408:	4603      	mov	r3, r0
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	607a      	str	r2, [r7, #4]
 800540e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005410:	f7ff ff1c 	bl	800524c <__NVIC_GetPriorityGrouping>
 8005414:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	6978      	ldr	r0, [r7, #20]
 800541c:	f7ff ff90 	bl	8005340 <NVIC_EncodePriority>
 8005420:	4602      	mov	r2, r0
 8005422:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f7ff ff5f 	bl	80052ec <__NVIC_SetPriority>
}
 800542e:	bf00      	nop
 8005430:	3718      	adds	r7, #24
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b082      	sub	sp, #8
 800543a:	af00      	add	r7, sp, #0
 800543c:	4603      	mov	r3, r0
 800543e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005440:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff ff0f 	bl	8005268 <__NVIC_EnableIRQ>
}
 800544a:	bf00      	nop
 800544c:	3708      	adds	r7, #8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b082      	sub	sp, #8
 8005456:	af00      	add	r7, sp, #0
 8005458:	4603      	mov	r3, r0
 800545a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800545c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005460:	4618      	mov	r0, r3
 8005462:	f7ff ff1f 	bl	80052a4 <__NVIC_DisableIRQ>
}
 8005466:	bf00      	nop
 8005468:	3708      	adds	r7, #8
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b082      	sub	sp, #8
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7ff ff96 	bl	80053a8 <SysTick_Config>
 800547c:	4603      	mov	r3, r0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
	...

08005488 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005490:	f7ff feac 	bl	80051ec <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d101      	bne.n	80054a0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e314      	b.n	8005aca <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a66      	ldr	r2, [pc, #408]	; (8005640 <HAL_DMA_Init+0x1b8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d04a      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a65      	ldr	r2, [pc, #404]	; (8005644 <HAL_DMA_Init+0x1bc>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d045      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a63      	ldr	r2, [pc, #396]	; (8005648 <HAL_DMA_Init+0x1c0>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d040      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a62      	ldr	r2, [pc, #392]	; (800564c <HAL_DMA_Init+0x1c4>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d03b      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a60      	ldr	r2, [pc, #384]	; (8005650 <HAL_DMA_Init+0x1c8>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d036      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a5f      	ldr	r2, [pc, #380]	; (8005654 <HAL_DMA_Init+0x1cc>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d031      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a5d      	ldr	r2, [pc, #372]	; (8005658 <HAL_DMA_Init+0x1d0>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d02c      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a5c      	ldr	r2, [pc, #368]	; (800565c <HAL_DMA_Init+0x1d4>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d027      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a5a      	ldr	r2, [pc, #360]	; (8005660 <HAL_DMA_Init+0x1d8>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d022      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a59      	ldr	r2, [pc, #356]	; (8005664 <HAL_DMA_Init+0x1dc>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d01d      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a57      	ldr	r2, [pc, #348]	; (8005668 <HAL_DMA_Init+0x1e0>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d018      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a56      	ldr	r2, [pc, #344]	; (800566c <HAL_DMA_Init+0x1e4>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d013      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a54      	ldr	r2, [pc, #336]	; (8005670 <HAL_DMA_Init+0x1e8>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d00e      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a53      	ldr	r2, [pc, #332]	; (8005674 <HAL_DMA_Init+0x1ec>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d009      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a51      	ldr	r2, [pc, #324]	; (8005678 <HAL_DMA_Init+0x1f0>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d004      	beq.n	8005540 <HAL_DMA_Init+0xb8>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a50      	ldr	r2, [pc, #320]	; (800567c <HAL_DMA_Init+0x1f4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d101      	bne.n	8005544 <HAL_DMA_Init+0xbc>
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <HAL_DMA_Init+0xbe>
 8005544:	2300      	movs	r3, #0
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 813c 	beq.w	80057c4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a37      	ldr	r2, [pc, #220]	; (8005640 <HAL_DMA_Init+0x1b8>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d04a      	beq.n	80055fc <HAL_DMA_Init+0x174>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a36      	ldr	r2, [pc, #216]	; (8005644 <HAL_DMA_Init+0x1bc>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d045      	beq.n	80055fc <HAL_DMA_Init+0x174>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a34      	ldr	r2, [pc, #208]	; (8005648 <HAL_DMA_Init+0x1c0>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d040      	beq.n	80055fc <HAL_DMA_Init+0x174>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a33      	ldr	r2, [pc, #204]	; (800564c <HAL_DMA_Init+0x1c4>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d03b      	beq.n	80055fc <HAL_DMA_Init+0x174>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a31      	ldr	r2, [pc, #196]	; (8005650 <HAL_DMA_Init+0x1c8>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d036      	beq.n	80055fc <HAL_DMA_Init+0x174>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a30      	ldr	r2, [pc, #192]	; (8005654 <HAL_DMA_Init+0x1cc>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d031      	beq.n	80055fc <HAL_DMA_Init+0x174>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a2e      	ldr	r2, [pc, #184]	; (8005658 <HAL_DMA_Init+0x1d0>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d02c      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a2d      	ldr	r2, [pc, #180]	; (800565c <HAL_DMA_Init+0x1d4>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d027      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a2b      	ldr	r2, [pc, #172]	; (8005660 <HAL_DMA_Init+0x1d8>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d022      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a2a      	ldr	r2, [pc, #168]	; (8005664 <HAL_DMA_Init+0x1dc>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d01d      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a28      	ldr	r2, [pc, #160]	; (8005668 <HAL_DMA_Init+0x1e0>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d018      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a27      	ldr	r2, [pc, #156]	; (800566c <HAL_DMA_Init+0x1e4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d013      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a25      	ldr	r2, [pc, #148]	; (8005670 <HAL_DMA_Init+0x1e8>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00e      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a24      	ldr	r2, [pc, #144]	; (8005674 <HAL_DMA_Init+0x1ec>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d009      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a22      	ldr	r2, [pc, #136]	; (8005678 <HAL_DMA_Init+0x1f0>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d004      	beq.n	80055fc <HAL_DMA_Init+0x174>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a21      	ldr	r2, [pc, #132]	; (800567c <HAL_DMA_Init+0x1f4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d108      	bne.n	800560e <HAL_DMA_Init+0x186>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0201 	bic.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	e007      	b.n	800561e <HAL_DMA_Init+0x196>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0201 	bic.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800561e:	e02f      	b.n	8005680 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005620:	f7ff fde4 	bl	80051ec <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b05      	cmp	r3, #5
 800562c:	d928      	bls.n	8005680 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2220      	movs	r2, #32
 8005632:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2203      	movs	r2, #3
 8005638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e244      	b.n	8005aca <HAL_DMA_Init+0x642>
 8005640:	40020010 	.word	0x40020010
 8005644:	40020028 	.word	0x40020028
 8005648:	40020040 	.word	0x40020040
 800564c:	40020058 	.word	0x40020058
 8005650:	40020070 	.word	0x40020070
 8005654:	40020088 	.word	0x40020088
 8005658:	400200a0 	.word	0x400200a0
 800565c:	400200b8 	.word	0x400200b8
 8005660:	40020410 	.word	0x40020410
 8005664:	40020428 	.word	0x40020428
 8005668:	40020440 	.word	0x40020440
 800566c:	40020458 	.word	0x40020458
 8005670:	40020470 	.word	0x40020470
 8005674:	40020488 	.word	0x40020488
 8005678:	400204a0 	.word	0x400204a0
 800567c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1c8      	bne.n	8005620 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	4b84      	ldr	r3, [pc, #528]	; (80058ac <HAL_DMA_Init+0x424>)
 800569a:	4013      	ands	r3, r2
 800569c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80056a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056be:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d107      	bne.n	80056e4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056dc:	4313      	orrs	r3, r2
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b28      	cmp	r3, #40	; 0x28
 80056ea:	d903      	bls.n	80056f4 <HAL_DMA_Init+0x26c>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2b2e      	cmp	r3, #46	; 0x2e
 80056f2:	d91f      	bls.n	8005734 <HAL_DMA_Init+0x2ac>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	2b3e      	cmp	r3, #62	; 0x3e
 80056fa:	d903      	bls.n	8005704 <HAL_DMA_Init+0x27c>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b42      	cmp	r3, #66	; 0x42
 8005702:	d917      	bls.n	8005734 <HAL_DMA_Init+0x2ac>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	2b46      	cmp	r3, #70	; 0x46
 800570a:	d903      	bls.n	8005714 <HAL_DMA_Init+0x28c>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	2b48      	cmp	r3, #72	; 0x48
 8005712:	d90f      	bls.n	8005734 <HAL_DMA_Init+0x2ac>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	2b4e      	cmp	r3, #78	; 0x4e
 800571a:	d903      	bls.n	8005724 <HAL_DMA_Init+0x29c>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	2b52      	cmp	r3, #82	; 0x52
 8005722:	d907      	bls.n	8005734 <HAL_DMA_Init+0x2ac>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b73      	cmp	r3, #115	; 0x73
 800572a:	d905      	bls.n	8005738 <HAL_DMA_Init+0x2b0>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	2b77      	cmp	r3, #119	; 0x77
 8005732:	d801      	bhi.n	8005738 <HAL_DMA_Init+0x2b0>
 8005734:	2301      	movs	r3, #1
 8005736:	e000      	b.n	800573a <HAL_DMA_Init+0x2b2>
 8005738:	2300      	movs	r3, #0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005744:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f023 0307 	bic.w	r3, r3, #7
 800575c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4313      	orrs	r3, r2
 8005766:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576c:	2b04      	cmp	r3, #4
 800576e:	d117      	bne.n	80057a0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00e      	beq.n	80057a0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f002 fce6 	bl	8008154 <DMA_CheckFifoParam>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d008      	beq.n	80057a0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2240      	movs	r2, #64	; 0x40
 8005792:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e194      	b.n	8005aca <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f002 fc21 	bl	8007ff0 <DMA_CalcBaseAndBitshift>
 80057ae:	4603      	mov	r3, r0
 80057b0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	223f      	movs	r2, #63	; 0x3f
 80057bc:	409a      	lsls	r2, r3
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	609a      	str	r2, [r3, #8]
 80057c2:	e0ca      	b.n	800595a <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a39      	ldr	r2, [pc, #228]	; (80058b0 <HAL_DMA_Init+0x428>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d022      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a38      	ldr	r2, [pc, #224]	; (80058b4 <HAL_DMA_Init+0x42c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d01d      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a36      	ldr	r2, [pc, #216]	; (80058b8 <HAL_DMA_Init+0x430>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d018      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a35      	ldr	r2, [pc, #212]	; (80058bc <HAL_DMA_Init+0x434>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d013      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a33      	ldr	r2, [pc, #204]	; (80058c0 <HAL_DMA_Init+0x438>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d00e      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a32      	ldr	r2, [pc, #200]	; (80058c4 <HAL_DMA_Init+0x43c>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d009      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a30      	ldr	r2, [pc, #192]	; (80058c8 <HAL_DMA_Init+0x440>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d004      	beq.n	8005814 <HAL_DMA_Init+0x38c>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a2f      	ldr	r2, [pc, #188]	; (80058cc <HAL_DMA_Init+0x444>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d101      	bne.n	8005818 <HAL_DMA_Init+0x390>
 8005814:	2301      	movs	r3, #1
 8005816:	e000      	b.n	800581a <HAL_DMA_Init+0x392>
 8005818:	2300      	movs	r3, #0
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 8094 	beq.w	8005948 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a22      	ldr	r2, [pc, #136]	; (80058b0 <HAL_DMA_Init+0x428>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d021      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a21      	ldr	r2, [pc, #132]	; (80058b4 <HAL_DMA_Init+0x42c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d01c      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a1f      	ldr	r2, [pc, #124]	; (80058b8 <HAL_DMA_Init+0x430>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d017      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a1e      	ldr	r2, [pc, #120]	; (80058bc <HAL_DMA_Init+0x434>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d012      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1c      	ldr	r2, [pc, #112]	; (80058c0 <HAL_DMA_Init+0x438>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00d      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a1b      	ldr	r2, [pc, #108]	; (80058c4 <HAL_DMA_Init+0x43c>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d008      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a19      	ldr	r2, [pc, #100]	; (80058c8 <HAL_DMA_Init+0x440>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d003      	beq.n	800586e <HAL_DMA_Init+0x3e6>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a18      	ldr	r2, [pc, #96]	; (80058cc <HAL_DMA_Init+0x444>)
 800586c:	4293      	cmp	r3, r2
 800586e:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2202      	movs	r2, #2
 8005874:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005888:	697a      	ldr	r2, [r7, #20]
 800588a:	4b11      	ldr	r3, [pc, #68]	; (80058d0 <HAL_DMA_Init+0x448>)
 800588c:	4013      	ands	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	2b40      	cmp	r3, #64	; 0x40
 8005896:	d01d      	beq.n	80058d4 <HAL_DMA_Init+0x44c>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	2b80      	cmp	r3, #128	; 0x80
 800589e:	d102      	bne.n	80058a6 <HAL_DMA_Init+0x41e>
 80058a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80058a4:	e017      	b.n	80058d6 <HAL_DMA_Init+0x44e>
 80058a6:	2300      	movs	r3, #0
 80058a8:	e015      	b.n	80058d6 <HAL_DMA_Init+0x44e>
 80058aa:	bf00      	nop
 80058ac:	fe10803f 	.word	0xfe10803f
 80058b0:	58025408 	.word	0x58025408
 80058b4:	5802541c 	.word	0x5802541c
 80058b8:	58025430 	.word	0x58025430
 80058bc:	58025444 	.word	0x58025444
 80058c0:	58025458 	.word	0x58025458
 80058c4:	5802546c 	.word	0x5802546c
 80058c8:	58025480 	.word	0x58025480
 80058cc:	58025494 	.word	0x58025494
 80058d0:	fffe000f 	.word	0xfffe000f
 80058d4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	68d2      	ldr	r2, [r2, #12]
 80058da:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80058dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80058e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80058ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80058f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80058fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005904:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	4313      	orrs	r3, r2
 800590a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	461a      	mov	r2, r3
 800591a:	4b6e      	ldr	r3, [pc, #440]	; (8005ad4 <HAL_DMA_Init+0x64c>)
 800591c:	4413      	add	r3, r2
 800591e:	4a6e      	ldr	r2, [pc, #440]	; (8005ad8 <HAL_DMA_Init+0x650>)
 8005920:	fba2 2303 	umull	r2, r3, r2, r3
 8005924:	091b      	lsrs	r3, r3, #4
 8005926:	009a      	lsls	r2, r3, #2
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f002 fb5f 	bl	8007ff0 <DMA_CalcBaseAndBitshift>
 8005932:	4603      	mov	r3, r0
 8005934:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800593a:	f003 031f 	and.w	r3, r3, #31
 800593e:	2201      	movs	r2, #1
 8005940:	409a      	lsls	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	605a      	str	r2, [r3, #4]
 8005946:	e008      	b.n	800595a <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2240      	movs	r2, #64	; 0x40
 800594c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2203      	movs	r2, #3
 8005952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e0b7      	b.n	8005aca <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a5f      	ldr	r2, [pc, #380]	; (8005adc <HAL_DMA_Init+0x654>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d072      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a5d      	ldr	r2, [pc, #372]	; (8005ae0 <HAL_DMA_Init+0x658>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d06d      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a5c      	ldr	r2, [pc, #368]	; (8005ae4 <HAL_DMA_Init+0x65c>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d068      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a5a      	ldr	r2, [pc, #360]	; (8005ae8 <HAL_DMA_Init+0x660>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d063      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a59      	ldr	r2, [pc, #356]	; (8005aec <HAL_DMA_Init+0x664>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d05e      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a57      	ldr	r2, [pc, #348]	; (8005af0 <HAL_DMA_Init+0x668>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d059      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a56      	ldr	r2, [pc, #344]	; (8005af4 <HAL_DMA_Init+0x66c>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d054      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a54      	ldr	r2, [pc, #336]	; (8005af8 <HAL_DMA_Init+0x670>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d04f      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a53      	ldr	r2, [pc, #332]	; (8005afc <HAL_DMA_Init+0x674>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d04a      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a51      	ldr	r2, [pc, #324]	; (8005b00 <HAL_DMA_Init+0x678>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d045      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a50      	ldr	r2, [pc, #320]	; (8005b04 <HAL_DMA_Init+0x67c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d040      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a4e      	ldr	r2, [pc, #312]	; (8005b08 <HAL_DMA_Init+0x680>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d03b      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a4d      	ldr	r2, [pc, #308]	; (8005b0c <HAL_DMA_Init+0x684>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d036      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a4b      	ldr	r2, [pc, #300]	; (8005b10 <HAL_DMA_Init+0x688>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d031      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a4a      	ldr	r2, [pc, #296]	; (8005b14 <HAL_DMA_Init+0x68c>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d02c      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a48      	ldr	r2, [pc, #288]	; (8005b18 <HAL_DMA_Init+0x690>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d027      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a47      	ldr	r2, [pc, #284]	; (8005b1c <HAL_DMA_Init+0x694>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d022      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a45      	ldr	r2, [pc, #276]	; (8005b20 <HAL_DMA_Init+0x698>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d01d      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a44      	ldr	r2, [pc, #272]	; (8005b24 <HAL_DMA_Init+0x69c>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d018      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a42      	ldr	r2, [pc, #264]	; (8005b28 <HAL_DMA_Init+0x6a0>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d013      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a41      	ldr	r2, [pc, #260]	; (8005b2c <HAL_DMA_Init+0x6a4>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d00e      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a3f      	ldr	r2, [pc, #252]	; (8005b30 <HAL_DMA_Init+0x6a8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d009      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a3e      	ldr	r2, [pc, #248]	; (8005b34 <HAL_DMA_Init+0x6ac>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d004      	beq.n	8005a4a <HAL_DMA_Init+0x5c2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a3c      	ldr	r2, [pc, #240]	; (8005b38 <HAL_DMA_Init+0x6b0>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d101      	bne.n	8005a4e <HAL_DMA_Init+0x5c6>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e000      	b.n	8005a50 <HAL_DMA_Init+0x5c8>
 8005a4e:	2300      	movs	r3, #0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d032      	beq.n	8005aba <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f002 fbf9 	bl	800824c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	2b80      	cmp	r3, #128	; 0x80
 8005a60:	d102      	bne.n	8005a68 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685a      	ldr	r2, [r3, #4]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a70:	b2d2      	uxtb	r2, r2
 8005a72:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005a7c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d010      	beq.n	8005aa8 <HAL_DMA_Init+0x620>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d80c      	bhi.n	8005aa8 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f002 fc76 	bl	8008380 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a98:	2200      	movs	r2, #0
 8005a9a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005aa4:	605a      	str	r2, [r3, #4]
 8005aa6:	e008      	b.n	8005aba <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3718      	adds	r7, #24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	a7fdabf8 	.word	0xa7fdabf8
 8005ad8:	cccccccd 	.word	0xcccccccd
 8005adc:	40020010 	.word	0x40020010
 8005ae0:	40020028 	.word	0x40020028
 8005ae4:	40020040 	.word	0x40020040
 8005ae8:	40020058 	.word	0x40020058
 8005aec:	40020070 	.word	0x40020070
 8005af0:	40020088 	.word	0x40020088
 8005af4:	400200a0 	.word	0x400200a0
 8005af8:	400200b8 	.word	0x400200b8
 8005afc:	40020410 	.word	0x40020410
 8005b00:	40020428 	.word	0x40020428
 8005b04:	40020440 	.word	0x40020440
 8005b08:	40020458 	.word	0x40020458
 8005b0c:	40020470 	.word	0x40020470
 8005b10:	40020488 	.word	0x40020488
 8005b14:	400204a0 	.word	0x400204a0
 8005b18:	400204b8 	.word	0x400204b8
 8005b1c:	58025408 	.word	0x58025408
 8005b20:	5802541c 	.word	0x5802541c
 8005b24:	58025430 	.word	0x58025430
 8005b28:	58025444 	.word	0x58025444
 8005b2c:	58025458 	.word	0x58025458
 8005b30:	5802546c 	.word	0x5802546c
 8005b34:	58025480 	.word	0x58025480
 8005b38:	58025494 	.word	0x58025494

08005b3c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d101      	bne.n	8005b4e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e1a8      	b.n	8005ea0 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a82      	ldr	r2, [pc, #520]	; (8005d5c <HAL_DMA_DeInit+0x220>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d04a      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a80      	ldr	r2, [pc, #512]	; (8005d60 <HAL_DMA_DeInit+0x224>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d045      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a7f      	ldr	r2, [pc, #508]	; (8005d64 <HAL_DMA_DeInit+0x228>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d040      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a7d      	ldr	r2, [pc, #500]	; (8005d68 <HAL_DMA_DeInit+0x22c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d03b      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a7c      	ldr	r2, [pc, #496]	; (8005d6c <HAL_DMA_DeInit+0x230>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d036      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a7a      	ldr	r2, [pc, #488]	; (8005d70 <HAL_DMA_DeInit+0x234>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d031      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a79      	ldr	r2, [pc, #484]	; (8005d74 <HAL_DMA_DeInit+0x238>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d02c      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a77      	ldr	r2, [pc, #476]	; (8005d78 <HAL_DMA_DeInit+0x23c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d027      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a76      	ldr	r2, [pc, #472]	; (8005d7c <HAL_DMA_DeInit+0x240>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d022      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a74      	ldr	r2, [pc, #464]	; (8005d80 <HAL_DMA_DeInit+0x244>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d01d      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a73      	ldr	r2, [pc, #460]	; (8005d84 <HAL_DMA_DeInit+0x248>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d018      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a71      	ldr	r2, [pc, #452]	; (8005d88 <HAL_DMA_DeInit+0x24c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d013      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a70      	ldr	r2, [pc, #448]	; (8005d8c <HAL_DMA_DeInit+0x250>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d00e      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a6e      	ldr	r2, [pc, #440]	; (8005d90 <HAL_DMA_DeInit+0x254>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d009      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a6d      	ldr	r2, [pc, #436]	; (8005d94 <HAL_DMA_DeInit+0x258>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d004      	beq.n	8005bee <HAL_DMA_DeInit+0xb2>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a6b      	ldr	r2, [pc, #428]	; (8005d98 <HAL_DMA_DeInit+0x25c>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d108      	bne.n	8005c00 <HAL_DMA_DeInit+0xc4>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f022 0201 	bic.w	r2, r2, #1
 8005bfc:	601a      	str	r2, [r3, #0]
 8005bfe:	e007      	b.n	8005c10 <HAL_DMA_DeInit+0xd4>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 0201 	bic.w	r2, r2, #1
 8005c0e:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a51      	ldr	r2, [pc, #324]	; (8005d5c <HAL_DMA_DeInit+0x220>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d04a      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a50      	ldr	r2, [pc, #320]	; (8005d60 <HAL_DMA_DeInit+0x224>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d045      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a4e      	ldr	r2, [pc, #312]	; (8005d64 <HAL_DMA_DeInit+0x228>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d040      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a4d      	ldr	r2, [pc, #308]	; (8005d68 <HAL_DMA_DeInit+0x22c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d03b      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a4b      	ldr	r2, [pc, #300]	; (8005d6c <HAL_DMA_DeInit+0x230>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d036      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a4a      	ldr	r2, [pc, #296]	; (8005d70 <HAL_DMA_DeInit+0x234>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d031      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a48      	ldr	r2, [pc, #288]	; (8005d74 <HAL_DMA_DeInit+0x238>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d02c      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a47      	ldr	r2, [pc, #284]	; (8005d78 <HAL_DMA_DeInit+0x23c>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d027      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a45      	ldr	r2, [pc, #276]	; (8005d7c <HAL_DMA_DeInit+0x240>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d022      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a44      	ldr	r2, [pc, #272]	; (8005d80 <HAL_DMA_DeInit+0x244>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d01d      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a42      	ldr	r2, [pc, #264]	; (8005d84 <HAL_DMA_DeInit+0x248>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d018      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a41      	ldr	r2, [pc, #260]	; (8005d88 <HAL_DMA_DeInit+0x24c>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d013      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a3f      	ldr	r2, [pc, #252]	; (8005d8c <HAL_DMA_DeInit+0x250>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00e      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a3e      	ldr	r2, [pc, #248]	; (8005d90 <HAL_DMA_DeInit+0x254>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d009      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a3c      	ldr	r2, [pc, #240]	; (8005d94 <HAL_DMA_DeInit+0x258>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d004      	beq.n	8005cb0 <HAL_DMA_DeInit+0x174>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a3b      	ldr	r2, [pc, #236]	; (8005d98 <HAL_DMA_DeInit+0x25c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d101      	bne.n	8005cb4 <HAL_DMA_DeInit+0x178>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e000      	b.n	8005cb6 <HAL_DMA_DeInit+0x17a>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d025      	beq.n	8005d06 <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2221      	movs	r2, #33	; 0x21
 8005ce8:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f002 f980 	bl	8007ff0 <DMA_CalcBaseAndBitshift>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf8:	f003 031f 	and.w	r3, r3, #31
 8005cfc:	223f      	movs	r2, #63	; 0x3f
 8005cfe:	409a      	lsls	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	609a      	str	r2, [r3, #8]
 8005d04:	e081      	b.n	8005e0a <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a24      	ldr	r2, [pc, #144]	; (8005d9c <HAL_DMA_DeInit+0x260>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d022      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a22      	ldr	r2, [pc, #136]	; (8005da0 <HAL_DMA_DeInit+0x264>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d01d      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a21      	ldr	r2, [pc, #132]	; (8005da4 <HAL_DMA_DeInit+0x268>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d018      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a1f      	ldr	r2, [pc, #124]	; (8005da8 <HAL_DMA_DeInit+0x26c>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d013      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a1e      	ldr	r2, [pc, #120]	; (8005dac <HAL_DMA_DeInit+0x270>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d00e      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a1c      	ldr	r2, [pc, #112]	; (8005db0 <HAL_DMA_DeInit+0x274>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d009      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a1b      	ldr	r2, [pc, #108]	; (8005db4 <HAL_DMA_DeInit+0x278>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d004      	beq.n	8005d56 <HAL_DMA_DeInit+0x21a>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a19      	ldr	r2, [pc, #100]	; (8005db8 <HAL_DMA_DeInit+0x27c>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d132      	bne.n	8005dbc <HAL_DMA_DeInit+0x280>
 8005d56:	2301      	movs	r3, #1
 8005d58:	e031      	b.n	8005dbe <HAL_DMA_DeInit+0x282>
 8005d5a:	bf00      	nop
 8005d5c:	40020010 	.word	0x40020010
 8005d60:	40020028 	.word	0x40020028
 8005d64:	40020040 	.word	0x40020040
 8005d68:	40020058 	.word	0x40020058
 8005d6c:	40020070 	.word	0x40020070
 8005d70:	40020088 	.word	0x40020088
 8005d74:	400200a0 	.word	0x400200a0
 8005d78:	400200b8 	.word	0x400200b8
 8005d7c:	40020410 	.word	0x40020410
 8005d80:	40020428 	.word	0x40020428
 8005d84:	40020440 	.word	0x40020440
 8005d88:	40020458 	.word	0x40020458
 8005d8c:	40020470 	.word	0x40020470
 8005d90:	40020488 	.word	0x40020488
 8005d94:	400204a0 	.word	0x400204a0
 8005d98:	400204b8 	.word	0x400204b8
 8005d9c:	58025408 	.word	0x58025408
 8005da0:	5802541c 	.word	0x5802541c
 8005da4:	58025430 	.word	0x58025430
 8005da8:	58025444 	.word	0x58025444
 8005dac:	58025458 	.word	0x58025458
 8005db0:	5802546c 	.word	0x5802546c
 8005db4:	58025480 	.word	0x58025480
 8005db8:	58025494 	.word	0x58025494
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d021      	beq.n	8005e06 <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2200      	movs	r2, #0
 8005de0:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2200      	movs	r2, #0
 8005de8:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f002 f900 	bl	8007ff0 <DMA_CalcBaseAndBitshift>
 8005df0:	4603      	mov	r3, r0
 8005df2:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005df8:	f003 031f 	and.w	r3, r3, #31
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	409a      	lsls	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	605a      	str	r2, [r3, #4]
 8005e04:	e001      	b.n	8005e0a <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e04a      	b.n	8005ea0 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f002 fa1e 	bl	800824c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005e28:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00f      	beq.n	8005e52 <HAL_DMA_DeInit+0x316>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d80b      	bhi.n	8005e52 <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f002 faa0 	bl	8008380 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005e50:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	675a      	str	r2, [r3, #116]	; 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback     = NULL;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback      = NULL;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback      = NULL;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	651a      	str	r2, [r3, #80]	; 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3710      	adds	r7, #16
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
 8005eb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d101      	bne.n	8005ec4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e226      	b.n	8006312 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d101      	bne.n	8005ed2 <HAL_DMA_Start_IT+0x2a>
 8005ece:	2302      	movs	r3, #2
 8005ed0:	e21f      	b.n	8006312 <HAL_DMA_Start_IT+0x46a>
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	f040 820a 	bne.w	80062fc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a68      	ldr	r2, [pc, #416]	; (800609c <HAL_DMA_Start_IT+0x1f4>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d04a      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a66      	ldr	r2, [pc, #408]	; (80060a0 <HAL_DMA_Start_IT+0x1f8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d045      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a65      	ldr	r2, [pc, #404]	; (80060a4 <HAL_DMA_Start_IT+0x1fc>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d040      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a63      	ldr	r2, [pc, #396]	; (80060a8 <HAL_DMA_Start_IT+0x200>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d03b      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a62      	ldr	r2, [pc, #392]	; (80060ac <HAL_DMA_Start_IT+0x204>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d036      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a60      	ldr	r2, [pc, #384]	; (80060b0 <HAL_DMA_Start_IT+0x208>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d031      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a5f      	ldr	r2, [pc, #380]	; (80060b4 <HAL_DMA_Start_IT+0x20c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d02c      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a5d      	ldr	r2, [pc, #372]	; (80060b8 <HAL_DMA_Start_IT+0x210>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d027      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a5c      	ldr	r2, [pc, #368]	; (80060bc <HAL_DMA_Start_IT+0x214>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d022      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a5a      	ldr	r2, [pc, #360]	; (80060c0 <HAL_DMA_Start_IT+0x218>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d01d      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a59      	ldr	r2, [pc, #356]	; (80060c4 <HAL_DMA_Start_IT+0x21c>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d018      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a57      	ldr	r2, [pc, #348]	; (80060c8 <HAL_DMA_Start_IT+0x220>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a56      	ldr	r2, [pc, #344]	; (80060cc <HAL_DMA_Start_IT+0x224>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00e      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a54      	ldr	r2, [pc, #336]	; (80060d0 <HAL_DMA_Start_IT+0x228>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d009      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a53      	ldr	r2, [pc, #332]	; (80060d4 <HAL_DMA_Start_IT+0x22c>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <HAL_DMA_Start_IT+0xee>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a51      	ldr	r2, [pc, #324]	; (80060d8 <HAL_DMA_Start_IT+0x230>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d108      	bne.n	8005fa8 <HAL_DMA_Start_IT+0x100>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0201 	bic.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	e007      	b.n	8005fb8 <HAL_DMA_Start_IT+0x110>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0201 	bic.w	r2, r2, #1
 8005fb6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	68b9      	ldr	r1, [r7, #8]
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f001 fe6a 	bl	8007c98 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a34      	ldr	r2, [pc, #208]	; (800609c <HAL_DMA_Start_IT+0x1f4>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d04a      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a33      	ldr	r2, [pc, #204]	; (80060a0 <HAL_DMA_Start_IT+0x1f8>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d045      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a31      	ldr	r2, [pc, #196]	; (80060a4 <HAL_DMA_Start_IT+0x1fc>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d040      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a30      	ldr	r2, [pc, #192]	; (80060a8 <HAL_DMA_Start_IT+0x200>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d03b      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a2e      	ldr	r2, [pc, #184]	; (80060ac <HAL_DMA_Start_IT+0x204>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d036      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a2d      	ldr	r2, [pc, #180]	; (80060b0 <HAL_DMA_Start_IT+0x208>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d031      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a2b      	ldr	r2, [pc, #172]	; (80060b4 <HAL_DMA_Start_IT+0x20c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d02c      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a2a      	ldr	r2, [pc, #168]	; (80060b8 <HAL_DMA_Start_IT+0x210>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d027      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a28      	ldr	r2, [pc, #160]	; (80060bc <HAL_DMA_Start_IT+0x214>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d022      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a27      	ldr	r2, [pc, #156]	; (80060c0 <HAL_DMA_Start_IT+0x218>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d01d      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a25      	ldr	r2, [pc, #148]	; (80060c4 <HAL_DMA_Start_IT+0x21c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d018      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a24      	ldr	r2, [pc, #144]	; (80060c8 <HAL_DMA_Start_IT+0x220>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d013      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a22      	ldr	r2, [pc, #136]	; (80060cc <HAL_DMA_Start_IT+0x224>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d00e      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a21      	ldr	r2, [pc, #132]	; (80060d0 <HAL_DMA_Start_IT+0x228>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d009      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a1f      	ldr	r2, [pc, #124]	; (80060d4 <HAL_DMA_Start_IT+0x22c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d004      	beq.n	8006064 <HAL_DMA_Start_IT+0x1bc>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a1e      	ldr	r2, [pc, #120]	; (80060d8 <HAL_DMA_Start_IT+0x230>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d101      	bne.n	8006068 <HAL_DMA_Start_IT+0x1c0>
 8006064:	2301      	movs	r3, #1
 8006066:	e000      	b.n	800606a <HAL_DMA_Start_IT+0x1c2>
 8006068:	2300      	movs	r3, #0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d036      	beq.n	80060dc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f023 021e 	bic.w	r2, r3, #30
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0216 	orr.w	r2, r2, #22
 8006080:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006086:	2b00      	cmp	r3, #0
 8006088:	d03e      	beq.n	8006108 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f042 0208 	orr.w	r2, r2, #8
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	e035      	b.n	8006108 <HAL_DMA_Start_IT+0x260>
 800609c:	40020010 	.word	0x40020010
 80060a0:	40020028 	.word	0x40020028
 80060a4:	40020040 	.word	0x40020040
 80060a8:	40020058 	.word	0x40020058
 80060ac:	40020070 	.word	0x40020070
 80060b0:	40020088 	.word	0x40020088
 80060b4:	400200a0 	.word	0x400200a0
 80060b8:	400200b8 	.word	0x400200b8
 80060bc:	40020410 	.word	0x40020410
 80060c0:	40020428 	.word	0x40020428
 80060c4:	40020440 	.word	0x40020440
 80060c8:	40020458 	.word	0x40020458
 80060cc:	40020470 	.word	0x40020470
 80060d0:	40020488 	.word	0x40020488
 80060d4:	400204a0 	.word	0x400204a0
 80060d8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f023 020e 	bic.w	r2, r3, #14
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f042 020a 	orr.w	r2, r2, #10
 80060ee:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d007      	beq.n	8006108 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f042 0204 	orr.w	r2, r2, #4
 8006106:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a83      	ldr	r2, [pc, #524]	; (800631c <HAL_DMA_Start_IT+0x474>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d072      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a82      	ldr	r2, [pc, #520]	; (8006320 <HAL_DMA_Start_IT+0x478>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d06d      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a80      	ldr	r2, [pc, #512]	; (8006324 <HAL_DMA_Start_IT+0x47c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d068      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a7f      	ldr	r2, [pc, #508]	; (8006328 <HAL_DMA_Start_IT+0x480>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d063      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a7d      	ldr	r2, [pc, #500]	; (800632c <HAL_DMA_Start_IT+0x484>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d05e      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a7c      	ldr	r2, [pc, #496]	; (8006330 <HAL_DMA_Start_IT+0x488>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d059      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a7a      	ldr	r2, [pc, #488]	; (8006334 <HAL_DMA_Start_IT+0x48c>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d054      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a79      	ldr	r2, [pc, #484]	; (8006338 <HAL_DMA_Start_IT+0x490>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d04f      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a77      	ldr	r2, [pc, #476]	; (800633c <HAL_DMA_Start_IT+0x494>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d04a      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a76      	ldr	r2, [pc, #472]	; (8006340 <HAL_DMA_Start_IT+0x498>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d045      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a74      	ldr	r2, [pc, #464]	; (8006344 <HAL_DMA_Start_IT+0x49c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d040      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a73      	ldr	r2, [pc, #460]	; (8006348 <HAL_DMA_Start_IT+0x4a0>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d03b      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a71      	ldr	r2, [pc, #452]	; (800634c <HAL_DMA_Start_IT+0x4a4>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d036      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a70      	ldr	r2, [pc, #448]	; (8006350 <HAL_DMA_Start_IT+0x4a8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d031      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a6e      	ldr	r2, [pc, #440]	; (8006354 <HAL_DMA_Start_IT+0x4ac>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d02c      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a6d      	ldr	r2, [pc, #436]	; (8006358 <HAL_DMA_Start_IT+0x4b0>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d027      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a6b      	ldr	r2, [pc, #428]	; (800635c <HAL_DMA_Start_IT+0x4b4>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d022      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a6a      	ldr	r2, [pc, #424]	; (8006360 <HAL_DMA_Start_IT+0x4b8>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d01d      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a68      	ldr	r2, [pc, #416]	; (8006364 <HAL_DMA_Start_IT+0x4bc>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d018      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a67      	ldr	r2, [pc, #412]	; (8006368 <HAL_DMA_Start_IT+0x4c0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d013      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a65      	ldr	r2, [pc, #404]	; (800636c <HAL_DMA_Start_IT+0x4c4>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d00e      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a64      	ldr	r2, [pc, #400]	; (8006370 <HAL_DMA_Start_IT+0x4c8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d009      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a62      	ldr	r2, [pc, #392]	; (8006374 <HAL_DMA_Start_IT+0x4cc>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d004      	beq.n	80061f8 <HAL_DMA_Start_IT+0x350>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a61      	ldr	r2, [pc, #388]	; (8006378 <HAL_DMA_Start_IT+0x4d0>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d101      	bne.n	80061fc <HAL_DMA_Start_IT+0x354>
 80061f8:	2301      	movs	r3, #1
 80061fa:	e000      	b.n	80061fe <HAL_DMA_Start_IT+0x356>
 80061fc:	2300      	movs	r3, #0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d01a      	beq.n	8006238 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d007      	beq.n	8006220 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800621a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800621e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006224:	2b00      	cmp	r3, #0
 8006226:	d007      	beq.n	8006238 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006236:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a37      	ldr	r2, [pc, #220]	; (800631c <HAL_DMA_Start_IT+0x474>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d04a      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a36      	ldr	r2, [pc, #216]	; (8006320 <HAL_DMA_Start_IT+0x478>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d045      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a34      	ldr	r2, [pc, #208]	; (8006324 <HAL_DMA_Start_IT+0x47c>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d040      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a33      	ldr	r2, [pc, #204]	; (8006328 <HAL_DMA_Start_IT+0x480>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d03b      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a31      	ldr	r2, [pc, #196]	; (800632c <HAL_DMA_Start_IT+0x484>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d036      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a30      	ldr	r2, [pc, #192]	; (8006330 <HAL_DMA_Start_IT+0x488>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d031      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a2e      	ldr	r2, [pc, #184]	; (8006334 <HAL_DMA_Start_IT+0x48c>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d02c      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a2d      	ldr	r2, [pc, #180]	; (8006338 <HAL_DMA_Start_IT+0x490>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d027      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a2b      	ldr	r2, [pc, #172]	; (800633c <HAL_DMA_Start_IT+0x494>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d022      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a2a      	ldr	r2, [pc, #168]	; (8006340 <HAL_DMA_Start_IT+0x498>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d01d      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a28      	ldr	r2, [pc, #160]	; (8006344 <HAL_DMA_Start_IT+0x49c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d018      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a27      	ldr	r2, [pc, #156]	; (8006348 <HAL_DMA_Start_IT+0x4a0>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d013      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a25      	ldr	r2, [pc, #148]	; (800634c <HAL_DMA_Start_IT+0x4a4>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d00e      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a24      	ldr	r2, [pc, #144]	; (8006350 <HAL_DMA_Start_IT+0x4a8>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d009      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a22      	ldr	r2, [pc, #136]	; (8006354 <HAL_DMA_Start_IT+0x4ac>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d004      	beq.n	80062d8 <HAL_DMA_Start_IT+0x430>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a21      	ldr	r2, [pc, #132]	; (8006358 <HAL_DMA_Start_IT+0x4b0>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d108      	bne.n	80062ea <HAL_DMA_Start_IT+0x442>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0201 	orr.w	r2, r2, #1
 80062e6:	601a      	str	r2, [r3, #0]
 80062e8:	e012      	b.n	8006310 <HAL_DMA_Start_IT+0x468>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f042 0201 	orr.w	r2, r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	e009      	b.n	8006310 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006302:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006310:	7dfb      	ldrb	r3, [r7, #23]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	40020010 	.word	0x40020010
 8006320:	40020028 	.word	0x40020028
 8006324:	40020040 	.word	0x40020040
 8006328:	40020058 	.word	0x40020058
 800632c:	40020070 	.word	0x40020070
 8006330:	40020088 	.word	0x40020088
 8006334:	400200a0 	.word	0x400200a0
 8006338:	400200b8 	.word	0x400200b8
 800633c:	40020410 	.word	0x40020410
 8006340:	40020428 	.word	0x40020428
 8006344:	40020440 	.word	0x40020440
 8006348:	40020458 	.word	0x40020458
 800634c:	40020470 	.word	0x40020470
 8006350:	40020488 	.word	0x40020488
 8006354:	400204a0 	.word	0x400204a0
 8006358:	400204b8 	.word	0x400204b8
 800635c:	58025408 	.word	0x58025408
 8006360:	5802541c 	.word	0x5802541c
 8006364:	58025430 	.word	0x58025430
 8006368:	58025444 	.word	0x58025444
 800636c:	58025458 	.word	0x58025458
 8006370:	5802546c 	.word	0x5802546c
 8006374:	58025480 	.word	0x58025480
 8006378:	58025494 	.word	0x58025494

0800637c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006384:	f7fe ff32 	bl	80051ec <HAL_GetTick>
 8006388:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e2dc      	b.n	800694e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b02      	cmp	r3, #2
 800639e:	d008      	beq.n	80063b2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2280      	movs	r2, #128	; 0x80
 80063a4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e2cd      	b.n	800694e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a76      	ldr	r2, [pc, #472]	; (8006590 <HAL_DMA_Abort+0x214>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d04a      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a74      	ldr	r2, [pc, #464]	; (8006594 <HAL_DMA_Abort+0x218>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d045      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a73      	ldr	r2, [pc, #460]	; (8006598 <HAL_DMA_Abort+0x21c>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d040      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a71      	ldr	r2, [pc, #452]	; (800659c <HAL_DMA_Abort+0x220>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d03b      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a70      	ldr	r2, [pc, #448]	; (80065a0 <HAL_DMA_Abort+0x224>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d036      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a6e      	ldr	r2, [pc, #440]	; (80065a4 <HAL_DMA_Abort+0x228>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d031      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a6d      	ldr	r2, [pc, #436]	; (80065a8 <HAL_DMA_Abort+0x22c>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d02c      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a6b      	ldr	r2, [pc, #428]	; (80065ac <HAL_DMA_Abort+0x230>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d027      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a6a      	ldr	r2, [pc, #424]	; (80065b0 <HAL_DMA_Abort+0x234>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d022      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a68      	ldr	r2, [pc, #416]	; (80065b4 <HAL_DMA_Abort+0x238>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d01d      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a67      	ldr	r2, [pc, #412]	; (80065b8 <HAL_DMA_Abort+0x23c>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d018      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a65      	ldr	r2, [pc, #404]	; (80065bc <HAL_DMA_Abort+0x240>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d013      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a64      	ldr	r2, [pc, #400]	; (80065c0 <HAL_DMA_Abort+0x244>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d00e      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a62      	ldr	r2, [pc, #392]	; (80065c4 <HAL_DMA_Abort+0x248>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d009      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a61      	ldr	r2, [pc, #388]	; (80065c8 <HAL_DMA_Abort+0x24c>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d004      	beq.n	8006452 <HAL_DMA_Abort+0xd6>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a5f      	ldr	r2, [pc, #380]	; (80065cc <HAL_DMA_Abort+0x250>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d101      	bne.n	8006456 <HAL_DMA_Abort+0xda>
 8006452:	2301      	movs	r3, #1
 8006454:	e000      	b.n	8006458 <HAL_DMA_Abort+0xdc>
 8006456:	2300      	movs	r3, #0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d013      	beq.n	8006484 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 021e 	bic.w	r2, r2, #30
 800646a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695a      	ldr	r2, [r3, #20]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800647a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	617b      	str	r3, [r7, #20]
 8006482:	e00a      	b.n	800649a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 020e 	bic.w	r2, r2, #14
 8006492:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a3c      	ldr	r2, [pc, #240]	; (8006590 <HAL_DMA_Abort+0x214>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d072      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a3a      	ldr	r2, [pc, #232]	; (8006594 <HAL_DMA_Abort+0x218>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d06d      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a39      	ldr	r2, [pc, #228]	; (8006598 <HAL_DMA_Abort+0x21c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d068      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a37      	ldr	r2, [pc, #220]	; (800659c <HAL_DMA_Abort+0x220>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d063      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a36      	ldr	r2, [pc, #216]	; (80065a0 <HAL_DMA_Abort+0x224>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d05e      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a34      	ldr	r2, [pc, #208]	; (80065a4 <HAL_DMA_Abort+0x228>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d059      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a33      	ldr	r2, [pc, #204]	; (80065a8 <HAL_DMA_Abort+0x22c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d054      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a31      	ldr	r2, [pc, #196]	; (80065ac <HAL_DMA_Abort+0x230>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d04f      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a30      	ldr	r2, [pc, #192]	; (80065b0 <HAL_DMA_Abort+0x234>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d04a      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a2e      	ldr	r2, [pc, #184]	; (80065b4 <HAL_DMA_Abort+0x238>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d045      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a2d      	ldr	r2, [pc, #180]	; (80065b8 <HAL_DMA_Abort+0x23c>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d040      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a2b      	ldr	r2, [pc, #172]	; (80065bc <HAL_DMA_Abort+0x240>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d03b      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a2a      	ldr	r2, [pc, #168]	; (80065c0 <HAL_DMA_Abort+0x244>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d036      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a28      	ldr	r2, [pc, #160]	; (80065c4 <HAL_DMA_Abort+0x248>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d031      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a27      	ldr	r2, [pc, #156]	; (80065c8 <HAL_DMA_Abort+0x24c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d02c      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a25      	ldr	r2, [pc, #148]	; (80065cc <HAL_DMA_Abort+0x250>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d027      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a24      	ldr	r2, [pc, #144]	; (80065d0 <HAL_DMA_Abort+0x254>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d022      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a22      	ldr	r2, [pc, #136]	; (80065d4 <HAL_DMA_Abort+0x258>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d01d      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a21      	ldr	r2, [pc, #132]	; (80065d8 <HAL_DMA_Abort+0x25c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d018      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a1f      	ldr	r2, [pc, #124]	; (80065dc <HAL_DMA_Abort+0x260>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d013      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a1e      	ldr	r2, [pc, #120]	; (80065e0 <HAL_DMA_Abort+0x264>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d00e      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a1c      	ldr	r2, [pc, #112]	; (80065e4 <HAL_DMA_Abort+0x268>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d009      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a1b      	ldr	r2, [pc, #108]	; (80065e8 <HAL_DMA_Abort+0x26c>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d004      	beq.n	800658a <HAL_DMA_Abort+0x20e>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a19      	ldr	r2, [pc, #100]	; (80065ec <HAL_DMA_Abort+0x270>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d132      	bne.n	80065f0 <HAL_DMA_Abort+0x274>
 800658a:	2301      	movs	r3, #1
 800658c:	e031      	b.n	80065f2 <HAL_DMA_Abort+0x276>
 800658e:	bf00      	nop
 8006590:	40020010 	.word	0x40020010
 8006594:	40020028 	.word	0x40020028
 8006598:	40020040 	.word	0x40020040
 800659c:	40020058 	.word	0x40020058
 80065a0:	40020070 	.word	0x40020070
 80065a4:	40020088 	.word	0x40020088
 80065a8:	400200a0 	.word	0x400200a0
 80065ac:	400200b8 	.word	0x400200b8
 80065b0:	40020410 	.word	0x40020410
 80065b4:	40020428 	.word	0x40020428
 80065b8:	40020440 	.word	0x40020440
 80065bc:	40020458 	.word	0x40020458
 80065c0:	40020470 	.word	0x40020470
 80065c4:	40020488 	.word	0x40020488
 80065c8:	400204a0 	.word	0x400204a0
 80065cc:	400204b8 	.word	0x400204b8
 80065d0:	58025408 	.word	0x58025408
 80065d4:	5802541c 	.word	0x5802541c
 80065d8:	58025430 	.word	0x58025430
 80065dc:	58025444 	.word	0x58025444
 80065e0:	58025458 	.word	0x58025458
 80065e4:	5802546c 	.word	0x5802546c
 80065e8:	58025480 	.word	0x58025480
 80065ec:	58025494 	.word	0x58025494
 80065f0:	2300      	movs	r3, #0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d007      	beq.n	8006606 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006600:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006604:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a6d      	ldr	r2, [pc, #436]	; (80067c0 <HAL_DMA_Abort+0x444>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d04a      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a6b      	ldr	r2, [pc, #428]	; (80067c4 <HAL_DMA_Abort+0x448>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d045      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a6a      	ldr	r2, [pc, #424]	; (80067c8 <HAL_DMA_Abort+0x44c>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d040      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a68      	ldr	r2, [pc, #416]	; (80067cc <HAL_DMA_Abort+0x450>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d03b      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a67      	ldr	r2, [pc, #412]	; (80067d0 <HAL_DMA_Abort+0x454>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d036      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a65      	ldr	r2, [pc, #404]	; (80067d4 <HAL_DMA_Abort+0x458>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d031      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a64      	ldr	r2, [pc, #400]	; (80067d8 <HAL_DMA_Abort+0x45c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d02c      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a62      	ldr	r2, [pc, #392]	; (80067dc <HAL_DMA_Abort+0x460>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d027      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a61      	ldr	r2, [pc, #388]	; (80067e0 <HAL_DMA_Abort+0x464>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d022      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a5f      	ldr	r2, [pc, #380]	; (80067e4 <HAL_DMA_Abort+0x468>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d01d      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a5e      	ldr	r2, [pc, #376]	; (80067e8 <HAL_DMA_Abort+0x46c>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d018      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a5c      	ldr	r2, [pc, #368]	; (80067ec <HAL_DMA_Abort+0x470>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d013      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a5b      	ldr	r2, [pc, #364]	; (80067f0 <HAL_DMA_Abort+0x474>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d00e      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a59      	ldr	r2, [pc, #356]	; (80067f4 <HAL_DMA_Abort+0x478>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d009      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a58      	ldr	r2, [pc, #352]	; (80067f8 <HAL_DMA_Abort+0x47c>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d004      	beq.n	80066a6 <HAL_DMA_Abort+0x32a>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a56      	ldr	r2, [pc, #344]	; (80067fc <HAL_DMA_Abort+0x480>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d108      	bne.n	80066b8 <HAL_DMA_Abort+0x33c>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 0201 	bic.w	r2, r2, #1
 80066b4:	601a      	str	r2, [r3, #0]
 80066b6:	e007      	b.n	80066c8 <HAL_DMA_Abort+0x34c>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f022 0201 	bic.w	r2, r2, #1
 80066c6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80066c8:	e013      	b.n	80066f2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80066ca:	f7fe fd8f 	bl	80051ec <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	2b05      	cmp	r3, #5
 80066d6:	d90c      	bls.n	80066f2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2220      	movs	r2, #32
 80066dc:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2203      	movs	r2, #3
 80066e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e12d      	b.n	800694e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e5      	bne.n	80066ca <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a2f      	ldr	r2, [pc, #188]	; (80067c0 <HAL_DMA_Abort+0x444>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d04a      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a2d      	ldr	r2, [pc, #180]	; (80067c4 <HAL_DMA_Abort+0x448>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d045      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a2c      	ldr	r2, [pc, #176]	; (80067c8 <HAL_DMA_Abort+0x44c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d040      	beq.n	800679e <HAL_DMA_Abort+0x422>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a2a      	ldr	r2, [pc, #168]	; (80067cc <HAL_DMA_Abort+0x450>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d03b      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a29      	ldr	r2, [pc, #164]	; (80067d0 <HAL_DMA_Abort+0x454>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d036      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a27      	ldr	r2, [pc, #156]	; (80067d4 <HAL_DMA_Abort+0x458>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d031      	beq.n	800679e <HAL_DMA_Abort+0x422>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a26      	ldr	r2, [pc, #152]	; (80067d8 <HAL_DMA_Abort+0x45c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d02c      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a24      	ldr	r2, [pc, #144]	; (80067dc <HAL_DMA_Abort+0x460>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d027      	beq.n	800679e <HAL_DMA_Abort+0x422>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a23      	ldr	r2, [pc, #140]	; (80067e0 <HAL_DMA_Abort+0x464>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d022      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a21      	ldr	r2, [pc, #132]	; (80067e4 <HAL_DMA_Abort+0x468>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d01d      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a20      	ldr	r2, [pc, #128]	; (80067e8 <HAL_DMA_Abort+0x46c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d018      	beq.n	800679e <HAL_DMA_Abort+0x422>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a1e      	ldr	r2, [pc, #120]	; (80067ec <HAL_DMA_Abort+0x470>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d013      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a1d      	ldr	r2, [pc, #116]	; (80067f0 <HAL_DMA_Abort+0x474>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d00e      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a1b      	ldr	r2, [pc, #108]	; (80067f4 <HAL_DMA_Abort+0x478>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d009      	beq.n	800679e <HAL_DMA_Abort+0x422>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a1a      	ldr	r2, [pc, #104]	; (80067f8 <HAL_DMA_Abort+0x47c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d004      	beq.n	800679e <HAL_DMA_Abort+0x422>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a18      	ldr	r2, [pc, #96]	; (80067fc <HAL_DMA_Abort+0x480>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d101      	bne.n	80067a2 <HAL_DMA_Abort+0x426>
 800679e:	2301      	movs	r3, #1
 80067a0:	e000      	b.n	80067a4 <HAL_DMA_Abort+0x428>
 80067a2:	2300      	movs	r3, #0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d02b      	beq.n	8006800 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ac:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067b2:	f003 031f 	and.w	r3, r3, #31
 80067b6:	223f      	movs	r2, #63	; 0x3f
 80067b8:	409a      	lsls	r2, r3
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	609a      	str	r2, [r3, #8]
 80067be:	e02a      	b.n	8006816 <HAL_DMA_Abort+0x49a>
 80067c0:	40020010 	.word	0x40020010
 80067c4:	40020028 	.word	0x40020028
 80067c8:	40020040 	.word	0x40020040
 80067cc:	40020058 	.word	0x40020058
 80067d0:	40020070 	.word	0x40020070
 80067d4:	40020088 	.word	0x40020088
 80067d8:	400200a0 	.word	0x400200a0
 80067dc:	400200b8 	.word	0x400200b8
 80067e0:	40020410 	.word	0x40020410
 80067e4:	40020428 	.word	0x40020428
 80067e8:	40020440 	.word	0x40020440
 80067ec:	40020458 	.word	0x40020458
 80067f0:	40020470 	.word	0x40020470
 80067f4:	40020488 	.word	0x40020488
 80067f8:	400204a0 	.word	0x400204a0
 80067fc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006804:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800680a:	f003 031f 	and.w	r3, r3, #31
 800680e:	2201      	movs	r2, #1
 8006810:	409a      	lsls	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a4f      	ldr	r2, [pc, #316]	; (8006958 <HAL_DMA_Abort+0x5dc>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d072      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a4d      	ldr	r2, [pc, #308]	; (800695c <HAL_DMA_Abort+0x5e0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d06d      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a4c      	ldr	r2, [pc, #304]	; (8006960 <HAL_DMA_Abort+0x5e4>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d068      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a4a      	ldr	r2, [pc, #296]	; (8006964 <HAL_DMA_Abort+0x5e8>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d063      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a49      	ldr	r2, [pc, #292]	; (8006968 <HAL_DMA_Abort+0x5ec>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d05e      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a47      	ldr	r2, [pc, #284]	; (800696c <HAL_DMA_Abort+0x5f0>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d059      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a46      	ldr	r2, [pc, #280]	; (8006970 <HAL_DMA_Abort+0x5f4>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d054      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a44      	ldr	r2, [pc, #272]	; (8006974 <HAL_DMA_Abort+0x5f8>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d04f      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a43      	ldr	r2, [pc, #268]	; (8006978 <HAL_DMA_Abort+0x5fc>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d04a      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a41      	ldr	r2, [pc, #260]	; (800697c <HAL_DMA_Abort+0x600>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d045      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a40      	ldr	r2, [pc, #256]	; (8006980 <HAL_DMA_Abort+0x604>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d040      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a3e      	ldr	r2, [pc, #248]	; (8006984 <HAL_DMA_Abort+0x608>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d03b      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a3d      	ldr	r2, [pc, #244]	; (8006988 <HAL_DMA_Abort+0x60c>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d036      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a3b      	ldr	r2, [pc, #236]	; (800698c <HAL_DMA_Abort+0x610>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d031      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a3a      	ldr	r2, [pc, #232]	; (8006990 <HAL_DMA_Abort+0x614>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d02c      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a38      	ldr	r2, [pc, #224]	; (8006994 <HAL_DMA_Abort+0x618>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d027      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a37      	ldr	r2, [pc, #220]	; (8006998 <HAL_DMA_Abort+0x61c>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d022      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a35      	ldr	r2, [pc, #212]	; (800699c <HAL_DMA_Abort+0x620>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d01d      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a34      	ldr	r2, [pc, #208]	; (80069a0 <HAL_DMA_Abort+0x624>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d018      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a32      	ldr	r2, [pc, #200]	; (80069a4 <HAL_DMA_Abort+0x628>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d013      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a31      	ldr	r2, [pc, #196]	; (80069a8 <HAL_DMA_Abort+0x62c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00e      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a2f      	ldr	r2, [pc, #188]	; (80069ac <HAL_DMA_Abort+0x630>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d009      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a2e      	ldr	r2, [pc, #184]	; (80069b0 <HAL_DMA_Abort+0x634>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d004      	beq.n	8006906 <HAL_DMA_Abort+0x58a>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a2c      	ldr	r2, [pc, #176]	; (80069b4 <HAL_DMA_Abort+0x638>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d101      	bne.n	800690a <HAL_DMA_Abort+0x58e>
 8006906:	2301      	movs	r3, #1
 8006908:	e000      	b.n	800690c <HAL_DMA_Abort+0x590>
 800690a:	2300      	movs	r3, #0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d015      	beq.n	800693c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006918:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00c      	beq.n	800693c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800692c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006930:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800693a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 800694c:	2300      	movs	r3, #0
}
 800694e:	4618      	mov	r0, r3
 8006950:	3718      	adds	r7, #24
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	40020010 	.word	0x40020010
 800695c:	40020028 	.word	0x40020028
 8006960:	40020040 	.word	0x40020040
 8006964:	40020058 	.word	0x40020058
 8006968:	40020070 	.word	0x40020070
 800696c:	40020088 	.word	0x40020088
 8006970:	400200a0 	.word	0x400200a0
 8006974:	400200b8 	.word	0x400200b8
 8006978:	40020410 	.word	0x40020410
 800697c:	40020428 	.word	0x40020428
 8006980:	40020440 	.word	0x40020440
 8006984:	40020458 	.word	0x40020458
 8006988:	40020470 	.word	0x40020470
 800698c:	40020488 	.word	0x40020488
 8006990:	400204a0 	.word	0x400204a0
 8006994:	400204b8 	.word	0x400204b8
 8006998:	58025408 	.word	0x58025408
 800699c:	5802541c 	.word	0x5802541c
 80069a0:	58025430 	.word	0x58025430
 80069a4:	58025444 	.word	0x58025444
 80069a8:	58025458 	.word	0x58025458
 80069ac:	5802546c 	.word	0x5802546c
 80069b0:	58025480 	.word	0x58025480
 80069b4:	58025494 	.word	0x58025494

080069b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d101      	bne.n	80069ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e237      	b.n	8006e3a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d004      	beq.n	80069e0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2280      	movs	r2, #128	; 0x80
 80069da:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e22c      	b.n	8006e3a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a5c      	ldr	r2, [pc, #368]	; (8006b58 <HAL_DMA_Abort_IT+0x1a0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d04a      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a5b      	ldr	r2, [pc, #364]	; (8006b5c <HAL_DMA_Abort_IT+0x1a4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d045      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a59      	ldr	r2, [pc, #356]	; (8006b60 <HAL_DMA_Abort_IT+0x1a8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d040      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a58      	ldr	r2, [pc, #352]	; (8006b64 <HAL_DMA_Abort_IT+0x1ac>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d03b      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a56      	ldr	r2, [pc, #344]	; (8006b68 <HAL_DMA_Abort_IT+0x1b0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d036      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a55      	ldr	r2, [pc, #340]	; (8006b6c <HAL_DMA_Abort_IT+0x1b4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d031      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a53      	ldr	r2, [pc, #332]	; (8006b70 <HAL_DMA_Abort_IT+0x1b8>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d02c      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a52      	ldr	r2, [pc, #328]	; (8006b74 <HAL_DMA_Abort_IT+0x1bc>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d027      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a50      	ldr	r2, [pc, #320]	; (8006b78 <HAL_DMA_Abort_IT+0x1c0>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d022      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a4f      	ldr	r2, [pc, #316]	; (8006b7c <HAL_DMA_Abort_IT+0x1c4>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d01d      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a4d      	ldr	r2, [pc, #308]	; (8006b80 <HAL_DMA_Abort_IT+0x1c8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d018      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a4c      	ldr	r2, [pc, #304]	; (8006b84 <HAL_DMA_Abort_IT+0x1cc>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d013      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a4a      	ldr	r2, [pc, #296]	; (8006b88 <HAL_DMA_Abort_IT+0x1d0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00e      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a49      	ldr	r2, [pc, #292]	; (8006b8c <HAL_DMA_Abort_IT+0x1d4>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d009      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a47      	ldr	r2, [pc, #284]	; (8006b90 <HAL_DMA_Abort_IT+0x1d8>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d004      	beq.n	8006a80 <HAL_DMA_Abort_IT+0xc8>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a46      	ldr	r2, [pc, #280]	; (8006b94 <HAL_DMA_Abort_IT+0x1dc>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d101      	bne.n	8006a84 <HAL_DMA_Abort_IT+0xcc>
 8006a80:	2301      	movs	r3, #1
 8006a82:	e000      	b.n	8006a86 <HAL_DMA_Abort_IT+0xce>
 8006a84:	2300      	movs	r3, #0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 8086 	beq.w	8006b98 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2204      	movs	r2, #4
 8006a90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a2f      	ldr	r2, [pc, #188]	; (8006b58 <HAL_DMA_Abort_IT+0x1a0>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d04a      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a2e      	ldr	r2, [pc, #184]	; (8006b5c <HAL_DMA_Abort_IT+0x1a4>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d045      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a2c      	ldr	r2, [pc, #176]	; (8006b60 <HAL_DMA_Abort_IT+0x1a8>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d040      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a2b      	ldr	r2, [pc, #172]	; (8006b64 <HAL_DMA_Abort_IT+0x1ac>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d03b      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a29      	ldr	r2, [pc, #164]	; (8006b68 <HAL_DMA_Abort_IT+0x1b0>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d036      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a28      	ldr	r2, [pc, #160]	; (8006b6c <HAL_DMA_Abort_IT+0x1b4>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d031      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a26      	ldr	r2, [pc, #152]	; (8006b70 <HAL_DMA_Abort_IT+0x1b8>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d02c      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a25      	ldr	r2, [pc, #148]	; (8006b74 <HAL_DMA_Abort_IT+0x1bc>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d027      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a23      	ldr	r2, [pc, #140]	; (8006b78 <HAL_DMA_Abort_IT+0x1c0>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d022      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a22      	ldr	r2, [pc, #136]	; (8006b7c <HAL_DMA_Abort_IT+0x1c4>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d01d      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a20      	ldr	r2, [pc, #128]	; (8006b80 <HAL_DMA_Abort_IT+0x1c8>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d018      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a1f      	ldr	r2, [pc, #124]	; (8006b84 <HAL_DMA_Abort_IT+0x1cc>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d013      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a1d      	ldr	r2, [pc, #116]	; (8006b88 <HAL_DMA_Abort_IT+0x1d0>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d00e      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a1c      	ldr	r2, [pc, #112]	; (8006b8c <HAL_DMA_Abort_IT+0x1d4>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d009      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a1a      	ldr	r2, [pc, #104]	; (8006b90 <HAL_DMA_Abort_IT+0x1d8>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d004      	beq.n	8006b34 <HAL_DMA_Abort_IT+0x17c>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a19      	ldr	r2, [pc, #100]	; (8006b94 <HAL_DMA_Abort_IT+0x1dc>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d108      	bne.n	8006b46 <HAL_DMA_Abort_IT+0x18e>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0201 	bic.w	r2, r2, #1
 8006b42:	601a      	str	r2, [r3, #0]
 8006b44:	e178      	b.n	8006e38 <HAL_DMA_Abort_IT+0x480>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f022 0201 	bic.w	r2, r2, #1
 8006b54:	601a      	str	r2, [r3, #0]
 8006b56:	e16f      	b.n	8006e38 <HAL_DMA_Abort_IT+0x480>
 8006b58:	40020010 	.word	0x40020010
 8006b5c:	40020028 	.word	0x40020028
 8006b60:	40020040 	.word	0x40020040
 8006b64:	40020058 	.word	0x40020058
 8006b68:	40020070 	.word	0x40020070
 8006b6c:	40020088 	.word	0x40020088
 8006b70:	400200a0 	.word	0x400200a0
 8006b74:	400200b8 	.word	0x400200b8
 8006b78:	40020410 	.word	0x40020410
 8006b7c:	40020428 	.word	0x40020428
 8006b80:	40020440 	.word	0x40020440
 8006b84:	40020458 	.word	0x40020458
 8006b88:	40020470 	.word	0x40020470
 8006b8c:	40020488 	.word	0x40020488
 8006b90:	400204a0 	.word	0x400204a0
 8006b94:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 020e 	bic.w	r2, r2, #14
 8006ba6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a6c      	ldr	r2, [pc, #432]	; (8006d60 <HAL_DMA_Abort_IT+0x3a8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d04a      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a6b      	ldr	r2, [pc, #428]	; (8006d64 <HAL_DMA_Abort_IT+0x3ac>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d045      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a69      	ldr	r2, [pc, #420]	; (8006d68 <HAL_DMA_Abort_IT+0x3b0>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d040      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a68      	ldr	r2, [pc, #416]	; (8006d6c <HAL_DMA_Abort_IT+0x3b4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d03b      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a66      	ldr	r2, [pc, #408]	; (8006d70 <HAL_DMA_Abort_IT+0x3b8>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d036      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a65      	ldr	r2, [pc, #404]	; (8006d74 <HAL_DMA_Abort_IT+0x3bc>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d031      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a63      	ldr	r2, [pc, #396]	; (8006d78 <HAL_DMA_Abort_IT+0x3c0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d02c      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a62      	ldr	r2, [pc, #392]	; (8006d7c <HAL_DMA_Abort_IT+0x3c4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d027      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a60      	ldr	r2, [pc, #384]	; (8006d80 <HAL_DMA_Abort_IT+0x3c8>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d022      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a5f      	ldr	r2, [pc, #380]	; (8006d84 <HAL_DMA_Abort_IT+0x3cc>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d01d      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a5d      	ldr	r2, [pc, #372]	; (8006d88 <HAL_DMA_Abort_IT+0x3d0>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d018      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a5c      	ldr	r2, [pc, #368]	; (8006d8c <HAL_DMA_Abort_IT+0x3d4>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d013      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a5a      	ldr	r2, [pc, #360]	; (8006d90 <HAL_DMA_Abort_IT+0x3d8>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d00e      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a59      	ldr	r2, [pc, #356]	; (8006d94 <HAL_DMA_Abort_IT+0x3dc>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d009      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a57      	ldr	r2, [pc, #348]	; (8006d98 <HAL_DMA_Abort_IT+0x3e0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d004      	beq.n	8006c48 <HAL_DMA_Abort_IT+0x290>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a56      	ldr	r2, [pc, #344]	; (8006d9c <HAL_DMA_Abort_IT+0x3e4>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d108      	bne.n	8006c5a <HAL_DMA_Abort_IT+0x2a2>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]
 8006c58:	e007      	b.n	8006c6a <HAL_DMA_Abort_IT+0x2b2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f022 0201 	bic.w	r2, r2, #1
 8006c68:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a3c      	ldr	r2, [pc, #240]	; (8006d60 <HAL_DMA_Abort_IT+0x3a8>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d072      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a3a      	ldr	r2, [pc, #232]	; (8006d64 <HAL_DMA_Abort_IT+0x3ac>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d06d      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a39      	ldr	r2, [pc, #228]	; (8006d68 <HAL_DMA_Abort_IT+0x3b0>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d068      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a37      	ldr	r2, [pc, #220]	; (8006d6c <HAL_DMA_Abort_IT+0x3b4>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d063      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a36      	ldr	r2, [pc, #216]	; (8006d70 <HAL_DMA_Abort_IT+0x3b8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d05e      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a34      	ldr	r2, [pc, #208]	; (8006d74 <HAL_DMA_Abort_IT+0x3bc>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d059      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a33      	ldr	r2, [pc, #204]	; (8006d78 <HAL_DMA_Abort_IT+0x3c0>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d054      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a31      	ldr	r2, [pc, #196]	; (8006d7c <HAL_DMA_Abort_IT+0x3c4>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d04f      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a30      	ldr	r2, [pc, #192]	; (8006d80 <HAL_DMA_Abort_IT+0x3c8>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d04a      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a2e      	ldr	r2, [pc, #184]	; (8006d84 <HAL_DMA_Abort_IT+0x3cc>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d045      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a2d      	ldr	r2, [pc, #180]	; (8006d88 <HAL_DMA_Abort_IT+0x3d0>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d040      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a2b      	ldr	r2, [pc, #172]	; (8006d8c <HAL_DMA_Abort_IT+0x3d4>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d03b      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a2a      	ldr	r2, [pc, #168]	; (8006d90 <HAL_DMA_Abort_IT+0x3d8>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d036      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a28      	ldr	r2, [pc, #160]	; (8006d94 <HAL_DMA_Abort_IT+0x3dc>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d031      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a27      	ldr	r2, [pc, #156]	; (8006d98 <HAL_DMA_Abort_IT+0x3e0>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d02c      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a25      	ldr	r2, [pc, #148]	; (8006d9c <HAL_DMA_Abort_IT+0x3e4>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d027      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a24      	ldr	r2, [pc, #144]	; (8006da0 <HAL_DMA_Abort_IT+0x3e8>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d022      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a22      	ldr	r2, [pc, #136]	; (8006da4 <HAL_DMA_Abort_IT+0x3ec>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d01d      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a21      	ldr	r2, [pc, #132]	; (8006da8 <HAL_DMA_Abort_IT+0x3f0>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d018      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a1f      	ldr	r2, [pc, #124]	; (8006dac <HAL_DMA_Abort_IT+0x3f4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d013      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a1e      	ldr	r2, [pc, #120]	; (8006db0 <HAL_DMA_Abort_IT+0x3f8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d00e      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1c      	ldr	r2, [pc, #112]	; (8006db4 <HAL_DMA_Abort_IT+0x3fc>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d009      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a1b      	ldr	r2, [pc, #108]	; (8006db8 <HAL_DMA_Abort_IT+0x400>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d004      	beq.n	8006d5a <HAL_DMA_Abort_IT+0x3a2>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a19      	ldr	r2, [pc, #100]	; (8006dbc <HAL_DMA_Abort_IT+0x404>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d132      	bne.n	8006dc0 <HAL_DMA_Abort_IT+0x408>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e031      	b.n	8006dc2 <HAL_DMA_Abort_IT+0x40a>
 8006d5e:	bf00      	nop
 8006d60:	40020010 	.word	0x40020010
 8006d64:	40020028 	.word	0x40020028
 8006d68:	40020040 	.word	0x40020040
 8006d6c:	40020058 	.word	0x40020058
 8006d70:	40020070 	.word	0x40020070
 8006d74:	40020088 	.word	0x40020088
 8006d78:	400200a0 	.word	0x400200a0
 8006d7c:	400200b8 	.word	0x400200b8
 8006d80:	40020410 	.word	0x40020410
 8006d84:	40020428 	.word	0x40020428
 8006d88:	40020440 	.word	0x40020440
 8006d8c:	40020458 	.word	0x40020458
 8006d90:	40020470 	.word	0x40020470
 8006d94:	40020488 	.word	0x40020488
 8006d98:	400204a0 	.word	0x400204a0
 8006d9c:	400204b8 	.word	0x400204b8
 8006da0:	58025408 	.word	0x58025408
 8006da4:	5802541c 	.word	0x5802541c
 8006da8:	58025430 	.word	0x58025430
 8006dac:	58025444 	.word	0x58025444
 8006db0:	58025458 	.word	0x58025458
 8006db4:	5802546c 	.word	0x5802546c
 8006db8:	58025480 	.word	0x58025480
 8006dbc:	58025494 	.word	0x58025494
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d028      	beq.n	8006e18 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006dd4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dda:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006de0:	f003 031f 	and.w	r3, r3, #31
 8006de4:	2201      	movs	r2, #1
 8006de6:	409a      	lsls	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006df4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00c      	beq.n	8006e18 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e0c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006e16:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d003      	beq.n	8006e38 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop

08006e44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b08a      	sub	sp, #40	; 0x28
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006e50:	4b67      	ldr	r3, [pc, #412]	; (8006ff0 <HAL_DMA_IRQHandler+0x1ac>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a67      	ldr	r2, [pc, #412]	; (8006ff4 <HAL_DMA_IRQHandler+0x1b0>)
 8006e56:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5a:	0a9b      	lsrs	r3, r3, #10
 8006e5c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e62:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e68:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a5f      	ldr	r2, [pc, #380]	; (8006ff8 <HAL_DMA_IRQHandler+0x1b4>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d04a      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a5d      	ldr	r2, [pc, #372]	; (8006ffc <HAL_DMA_IRQHandler+0x1b8>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d045      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a5c      	ldr	r2, [pc, #368]	; (8007000 <HAL_DMA_IRQHandler+0x1bc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d040      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a5a      	ldr	r2, [pc, #360]	; (8007004 <HAL_DMA_IRQHandler+0x1c0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d03b      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a59      	ldr	r2, [pc, #356]	; (8007008 <HAL_DMA_IRQHandler+0x1c4>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d036      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a57      	ldr	r2, [pc, #348]	; (800700c <HAL_DMA_IRQHandler+0x1c8>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d031      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a56      	ldr	r2, [pc, #344]	; (8007010 <HAL_DMA_IRQHandler+0x1cc>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d02c      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a54      	ldr	r2, [pc, #336]	; (8007014 <HAL_DMA_IRQHandler+0x1d0>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d027      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a53      	ldr	r2, [pc, #332]	; (8007018 <HAL_DMA_IRQHandler+0x1d4>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d022      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a51      	ldr	r2, [pc, #324]	; (800701c <HAL_DMA_IRQHandler+0x1d8>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d01d      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a50      	ldr	r2, [pc, #320]	; (8007020 <HAL_DMA_IRQHandler+0x1dc>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d018      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a4e      	ldr	r2, [pc, #312]	; (8007024 <HAL_DMA_IRQHandler+0x1e0>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d013      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a4d      	ldr	r2, [pc, #308]	; (8007028 <HAL_DMA_IRQHandler+0x1e4>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00e      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a4b      	ldr	r2, [pc, #300]	; (800702c <HAL_DMA_IRQHandler+0x1e8>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d009      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a4a      	ldr	r2, [pc, #296]	; (8007030 <HAL_DMA_IRQHandler+0x1ec>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d004      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xd2>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a48      	ldr	r2, [pc, #288]	; (8007034 <HAL_DMA_IRQHandler+0x1f0>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d101      	bne.n	8006f1a <HAL_DMA_IRQHandler+0xd6>
 8006f16:	2301      	movs	r3, #1
 8006f18:	e000      	b.n	8006f1c <HAL_DMA_IRQHandler+0xd8>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 842b 	beq.w	8007778 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f26:	f003 031f 	and.w	r3, r3, #31
 8006f2a:	2208      	movs	r2, #8
 8006f2c:	409a      	lsls	r2, r3
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	4013      	ands	r3, r2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 80a2 	beq.w	800707c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a2e      	ldr	r2, [pc, #184]	; (8006ff8 <HAL_DMA_IRQHandler+0x1b4>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d04a      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a2d      	ldr	r2, [pc, #180]	; (8006ffc <HAL_DMA_IRQHandler+0x1b8>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d045      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a2b      	ldr	r2, [pc, #172]	; (8007000 <HAL_DMA_IRQHandler+0x1bc>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d040      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a2a      	ldr	r2, [pc, #168]	; (8007004 <HAL_DMA_IRQHandler+0x1c0>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d03b      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a28      	ldr	r2, [pc, #160]	; (8007008 <HAL_DMA_IRQHandler+0x1c4>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d036      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a27      	ldr	r2, [pc, #156]	; (800700c <HAL_DMA_IRQHandler+0x1c8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d031      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a25      	ldr	r2, [pc, #148]	; (8007010 <HAL_DMA_IRQHandler+0x1cc>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d02c      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a24      	ldr	r2, [pc, #144]	; (8007014 <HAL_DMA_IRQHandler+0x1d0>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d027      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a22      	ldr	r2, [pc, #136]	; (8007018 <HAL_DMA_IRQHandler+0x1d4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d022      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a21      	ldr	r2, [pc, #132]	; (800701c <HAL_DMA_IRQHandler+0x1d8>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d01d      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a1f      	ldr	r2, [pc, #124]	; (8007020 <HAL_DMA_IRQHandler+0x1dc>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d018      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a1e      	ldr	r2, [pc, #120]	; (8007024 <HAL_DMA_IRQHandler+0x1e0>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d013      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a1c      	ldr	r2, [pc, #112]	; (8007028 <HAL_DMA_IRQHandler+0x1e4>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d00e      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a1b      	ldr	r2, [pc, #108]	; (800702c <HAL_DMA_IRQHandler+0x1e8>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d009      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a19      	ldr	r2, [pc, #100]	; (8007030 <HAL_DMA_IRQHandler+0x1ec>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d004      	beq.n	8006fd8 <HAL_DMA_IRQHandler+0x194>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a18      	ldr	r2, [pc, #96]	; (8007034 <HAL_DMA_IRQHandler+0x1f0>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d12f      	bne.n	8007038 <HAL_DMA_IRQHandler+0x1f4>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0304 	and.w	r3, r3, #4
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	bf14      	ite	ne
 8006fe6:	2301      	movne	r3, #1
 8006fe8:	2300      	moveq	r3, #0
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	e02e      	b.n	800704c <HAL_DMA_IRQHandler+0x208>
 8006fee:	bf00      	nop
 8006ff0:	240001c0 	.word	0x240001c0
 8006ff4:	1b4e81b5 	.word	0x1b4e81b5
 8006ff8:	40020010 	.word	0x40020010
 8006ffc:	40020028 	.word	0x40020028
 8007000:	40020040 	.word	0x40020040
 8007004:	40020058 	.word	0x40020058
 8007008:	40020070 	.word	0x40020070
 800700c:	40020088 	.word	0x40020088
 8007010:	400200a0 	.word	0x400200a0
 8007014:	400200b8 	.word	0x400200b8
 8007018:	40020410 	.word	0x40020410
 800701c:	40020428 	.word	0x40020428
 8007020:	40020440 	.word	0x40020440
 8007024:	40020458 	.word	0x40020458
 8007028:	40020470 	.word	0x40020470
 800702c:	40020488 	.word	0x40020488
 8007030:	400204a0 	.word	0x400204a0
 8007034:	400204b8 	.word	0x400204b8
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0308 	and.w	r3, r3, #8
 8007042:	2b00      	cmp	r3, #0
 8007044:	bf14      	ite	ne
 8007046:	2301      	movne	r3, #1
 8007048:	2300      	moveq	r3, #0
 800704a:	b2db      	uxtb	r3, r3
 800704c:	2b00      	cmp	r3, #0
 800704e:	d015      	beq.n	800707c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f022 0204 	bic.w	r2, r2, #4
 800705e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007064:	f003 031f 	and.w	r3, r3, #31
 8007068:	2208      	movs	r2, #8
 800706a:	409a      	lsls	r2, r3
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007074:	f043 0201 	orr.w	r2, r3, #1
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007080:	f003 031f 	and.w	r3, r3, #31
 8007084:	69ba      	ldr	r2, [r7, #24]
 8007086:	fa22 f303 	lsr.w	r3, r2, r3
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d06e      	beq.n	8007170 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a69      	ldr	r2, [pc, #420]	; (800723c <HAL_DMA_IRQHandler+0x3f8>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d04a      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a67      	ldr	r2, [pc, #412]	; (8007240 <HAL_DMA_IRQHandler+0x3fc>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d045      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a66      	ldr	r2, [pc, #408]	; (8007244 <HAL_DMA_IRQHandler+0x400>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d040      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a64      	ldr	r2, [pc, #400]	; (8007248 <HAL_DMA_IRQHandler+0x404>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d03b      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a63      	ldr	r2, [pc, #396]	; (800724c <HAL_DMA_IRQHandler+0x408>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d036      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a61      	ldr	r2, [pc, #388]	; (8007250 <HAL_DMA_IRQHandler+0x40c>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d031      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a60      	ldr	r2, [pc, #384]	; (8007254 <HAL_DMA_IRQHandler+0x410>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d02c      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a5e      	ldr	r2, [pc, #376]	; (8007258 <HAL_DMA_IRQHandler+0x414>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d027      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a5d      	ldr	r2, [pc, #372]	; (800725c <HAL_DMA_IRQHandler+0x418>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d022      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a5b      	ldr	r2, [pc, #364]	; (8007260 <HAL_DMA_IRQHandler+0x41c>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d01d      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a5a      	ldr	r2, [pc, #360]	; (8007264 <HAL_DMA_IRQHandler+0x420>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d018      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a58      	ldr	r2, [pc, #352]	; (8007268 <HAL_DMA_IRQHandler+0x424>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d013      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a57      	ldr	r2, [pc, #348]	; (800726c <HAL_DMA_IRQHandler+0x428>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d00e      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a55      	ldr	r2, [pc, #340]	; (8007270 <HAL_DMA_IRQHandler+0x42c>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d009      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a54      	ldr	r2, [pc, #336]	; (8007274 <HAL_DMA_IRQHandler+0x430>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d004      	beq.n	8007132 <HAL_DMA_IRQHandler+0x2ee>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a52      	ldr	r2, [pc, #328]	; (8007278 <HAL_DMA_IRQHandler+0x434>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d10a      	bne.n	8007148 <HAL_DMA_IRQHandler+0x304>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	695b      	ldr	r3, [r3, #20]
 8007138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800713c:	2b00      	cmp	r3, #0
 800713e:	bf14      	ite	ne
 8007140:	2301      	movne	r3, #1
 8007142:	2300      	moveq	r3, #0
 8007144:	b2db      	uxtb	r3, r3
 8007146:	e003      	b.n	8007150 <HAL_DMA_IRQHandler+0x30c>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2300      	movs	r3, #0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00d      	beq.n	8007170 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007158:	f003 031f 	and.w	r3, r3, #31
 800715c:	2201      	movs	r2, #1
 800715e:	409a      	lsls	r2, r3
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007168:	f043 0202 	orr.w	r2, r3, #2
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007174:	f003 031f 	and.w	r3, r3, #31
 8007178:	2204      	movs	r2, #4
 800717a:	409a      	lsls	r2, r3
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	4013      	ands	r3, r2
 8007180:	2b00      	cmp	r3, #0
 8007182:	f000 808f 	beq.w	80072a4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a2c      	ldr	r2, [pc, #176]	; (800723c <HAL_DMA_IRQHandler+0x3f8>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d04a      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a2a      	ldr	r2, [pc, #168]	; (8007240 <HAL_DMA_IRQHandler+0x3fc>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d045      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a29      	ldr	r2, [pc, #164]	; (8007244 <HAL_DMA_IRQHandler+0x400>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d040      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a27      	ldr	r2, [pc, #156]	; (8007248 <HAL_DMA_IRQHandler+0x404>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d03b      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a26      	ldr	r2, [pc, #152]	; (800724c <HAL_DMA_IRQHandler+0x408>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d036      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a24      	ldr	r2, [pc, #144]	; (8007250 <HAL_DMA_IRQHandler+0x40c>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d031      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a23      	ldr	r2, [pc, #140]	; (8007254 <HAL_DMA_IRQHandler+0x410>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d02c      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a21      	ldr	r2, [pc, #132]	; (8007258 <HAL_DMA_IRQHandler+0x414>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d027      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a20      	ldr	r2, [pc, #128]	; (800725c <HAL_DMA_IRQHandler+0x418>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d022      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a1e      	ldr	r2, [pc, #120]	; (8007260 <HAL_DMA_IRQHandler+0x41c>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d01d      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a1d      	ldr	r2, [pc, #116]	; (8007264 <HAL_DMA_IRQHandler+0x420>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d018      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a1b      	ldr	r2, [pc, #108]	; (8007268 <HAL_DMA_IRQHandler+0x424>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d013      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a1a      	ldr	r2, [pc, #104]	; (800726c <HAL_DMA_IRQHandler+0x428>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d00e      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a18      	ldr	r2, [pc, #96]	; (8007270 <HAL_DMA_IRQHandler+0x42c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d009      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a17      	ldr	r2, [pc, #92]	; (8007274 <HAL_DMA_IRQHandler+0x430>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d004      	beq.n	8007226 <HAL_DMA_IRQHandler+0x3e2>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a15      	ldr	r2, [pc, #84]	; (8007278 <HAL_DMA_IRQHandler+0x434>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d12a      	bne.n	800727c <HAL_DMA_IRQHandler+0x438>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b00      	cmp	r3, #0
 8007232:	bf14      	ite	ne
 8007234:	2301      	movne	r3, #1
 8007236:	2300      	moveq	r3, #0
 8007238:	b2db      	uxtb	r3, r3
 800723a:	e023      	b.n	8007284 <HAL_DMA_IRQHandler+0x440>
 800723c:	40020010 	.word	0x40020010
 8007240:	40020028 	.word	0x40020028
 8007244:	40020040 	.word	0x40020040
 8007248:	40020058 	.word	0x40020058
 800724c:	40020070 	.word	0x40020070
 8007250:	40020088 	.word	0x40020088
 8007254:	400200a0 	.word	0x400200a0
 8007258:	400200b8 	.word	0x400200b8
 800725c:	40020410 	.word	0x40020410
 8007260:	40020428 	.word	0x40020428
 8007264:	40020440 	.word	0x40020440
 8007268:	40020458 	.word	0x40020458
 800726c:	40020470 	.word	0x40020470
 8007270:	40020488 	.word	0x40020488
 8007274:	400204a0 	.word	0x400204a0
 8007278:	400204b8 	.word	0x400204b8
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2300      	movs	r3, #0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00d      	beq.n	80072a4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728c:	f003 031f 	and.w	r3, r3, #31
 8007290:	2204      	movs	r2, #4
 8007292:	409a      	lsls	r2, r3
 8007294:	6a3b      	ldr	r3, [r7, #32]
 8007296:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800729c:	f043 0204 	orr.w	r2, r3, #4
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072a8:	f003 031f 	and.w	r3, r3, #31
 80072ac:	2210      	movs	r2, #16
 80072ae:	409a      	lsls	r2, r3
 80072b0:	69bb      	ldr	r3, [r7, #24]
 80072b2:	4013      	ands	r3, r2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 80a6 	beq.w	8007406 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a85      	ldr	r2, [pc, #532]	; (80074d4 <HAL_DMA_IRQHandler+0x690>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d04a      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a83      	ldr	r2, [pc, #524]	; (80074d8 <HAL_DMA_IRQHandler+0x694>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d045      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a82      	ldr	r2, [pc, #520]	; (80074dc <HAL_DMA_IRQHandler+0x698>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d040      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a80      	ldr	r2, [pc, #512]	; (80074e0 <HAL_DMA_IRQHandler+0x69c>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d03b      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a7f      	ldr	r2, [pc, #508]	; (80074e4 <HAL_DMA_IRQHandler+0x6a0>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d036      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a7d      	ldr	r2, [pc, #500]	; (80074e8 <HAL_DMA_IRQHandler+0x6a4>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d031      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a7c      	ldr	r2, [pc, #496]	; (80074ec <HAL_DMA_IRQHandler+0x6a8>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d02c      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a7a      	ldr	r2, [pc, #488]	; (80074f0 <HAL_DMA_IRQHandler+0x6ac>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d027      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a79      	ldr	r2, [pc, #484]	; (80074f4 <HAL_DMA_IRQHandler+0x6b0>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d022      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a77      	ldr	r2, [pc, #476]	; (80074f8 <HAL_DMA_IRQHandler+0x6b4>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d01d      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a76      	ldr	r2, [pc, #472]	; (80074fc <HAL_DMA_IRQHandler+0x6b8>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d018      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a74      	ldr	r2, [pc, #464]	; (8007500 <HAL_DMA_IRQHandler+0x6bc>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d013      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a73      	ldr	r2, [pc, #460]	; (8007504 <HAL_DMA_IRQHandler+0x6c0>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d00e      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a71      	ldr	r2, [pc, #452]	; (8007508 <HAL_DMA_IRQHandler+0x6c4>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d009      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a70      	ldr	r2, [pc, #448]	; (800750c <HAL_DMA_IRQHandler+0x6c8>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d004      	beq.n	800735a <HAL_DMA_IRQHandler+0x516>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a6e      	ldr	r2, [pc, #440]	; (8007510 <HAL_DMA_IRQHandler+0x6cc>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d10a      	bne.n	8007370 <HAL_DMA_IRQHandler+0x52c>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0308 	and.w	r3, r3, #8
 8007364:	2b00      	cmp	r3, #0
 8007366:	bf14      	ite	ne
 8007368:	2301      	movne	r3, #1
 800736a:	2300      	moveq	r3, #0
 800736c:	b2db      	uxtb	r3, r3
 800736e:	e009      	b.n	8007384 <HAL_DMA_IRQHandler+0x540>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	bf14      	ite	ne
 800737e:	2301      	movne	r3, #1
 8007380:	2300      	moveq	r3, #0
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d03e      	beq.n	8007406 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800738c:	f003 031f 	and.w	r3, r3, #31
 8007390:	2210      	movs	r2, #16
 8007392:	409a      	lsls	r2, r3
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d018      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d108      	bne.n	80073c6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d024      	beq.n	8007406 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	4798      	blx	r3
 80073c4:	e01f      	b.n	8007406 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d01b      	beq.n	8007406 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	4798      	blx	r3
 80073d6:	e016      	b.n	8007406 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d107      	bne.n	80073f6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0208 	bic.w	r2, r2, #8
 80073f4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800740a:	f003 031f 	and.w	r3, r3, #31
 800740e:	2220      	movs	r2, #32
 8007410:	409a      	lsls	r2, r3
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	4013      	ands	r3, r2
 8007416:	2b00      	cmp	r3, #0
 8007418:	f000 8110 	beq.w	800763c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a2c      	ldr	r2, [pc, #176]	; (80074d4 <HAL_DMA_IRQHandler+0x690>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d04a      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a2b      	ldr	r2, [pc, #172]	; (80074d8 <HAL_DMA_IRQHandler+0x694>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d045      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a29      	ldr	r2, [pc, #164]	; (80074dc <HAL_DMA_IRQHandler+0x698>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d040      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a28      	ldr	r2, [pc, #160]	; (80074e0 <HAL_DMA_IRQHandler+0x69c>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d03b      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a26      	ldr	r2, [pc, #152]	; (80074e4 <HAL_DMA_IRQHandler+0x6a0>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d036      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a25      	ldr	r2, [pc, #148]	; (80074e8 <HAL_DMA_IRQHandler+0x6a4>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d031      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a23      	ldr	r2, [pc, #140]	; (80074ec <HAL_DMA_IRQHandler+0x6a8>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d02c      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a22      	ldr	r2, [pc, #136]	; (80074f0 <HAL_DMA_IRQHandler+0x6ac>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d027      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a20      	ldr	r2, [pc, #128]	; (80074f4 <HAL_DMA_IRQHandler+0x6b0>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d022      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a1f      	ldr	r2, [pc, #124]	; (80074f8 <HAL_DMA_IRQHandler+0x6b4>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d01d      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a1d      	ldr	r2, [pc, #116]	; (80074fc <HAL_DMA_IRQHandler+0x6b8>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d018      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a1c      	ldr	r2, [pc, #112]	; (8007500 <HAL_DMA_IRQHandler+0x6bc>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d013      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a1a      	ldr	r2, [pc, #104]	; (8007504 <HAL_DMA_IRQHandler+0x6c0>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d00e      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a19      	ldr	r2, [pc, #100]	; (8007508 <HAL_DMA_IRQHandler+0x6c4>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d009      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a17      	ldr	r2, [pc, #92]	; (800750c <HAL_DMA_IRQHandler+0x6c8>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d004      	beq.n	80074bc <HAL_DMA_IRQHandler+0x678>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a16      	ldr	r2, [pc, #88]	; (8007510 <HAL_DMA_IRQHandler+0x6cc>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d12b      	bne.n	8007514 <HAL_DMA_IRQHandler+0x6d0>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0310 	and.w	r3, r3, #16
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	bf14      	ite	ne
 80074ca:	2301      	movne	r3, #1
 80074cc:	2300      	moveq	r3, #0
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	e02a      	b.n	8007528 <HAL_DMA_IRQHandler+0x6e4>
 80074d2:	bf00      	nop
 80074d4:	40020010 	.word	0x40020010
 80074d8:	40020028 	.word	0x40020028
 80074dc:	40020040 	.word	0x40020040
 80074e0:	40020058 	.word	0x40020058
 80074e4:	40020070 	.word	0x40020070
 80074e8:	40020088 	.word	0x40020088
 80074ec:	400200a0 	.word	0x400200a0
 80074f0:	400200b8 	.word	0x400200b8
 80074f4:	40020410 	.word	0x40020410
 80074f8:	40020428 	.word	0x40020428
 80074fc:	40020440 	.word	0x40020440
 8007500:	40020458 	.word	0x40020458
 8007504:	40020470 	.word	0x40020470
 8007508:	40020488 	.word	0x40020488
 800750c:	400204a0 	.word	0x400204a0
 8007510:	400204b8 	.word	0x400204b8
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0302 	and.w	r3, r3, #2
 800751e:	2b00      	cmp	r3, #0
 8007520:	bf14      	ite	ne
 8007522:	2301      	movne	r3, #1
 8007524:	2300      	moveq	r3, #0
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 8087 	beq.w	800763c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007532:	f003 031f 	and.w	r3, r3, #31
 8007536:	2220      	movs	r2, #32
 8007538:	409a      	lsls	r2, r3
 800753a:	6a3b      	ldr	r3, [r7, #32]
 800753c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b04      	cmp	r3, #4
 8007548:	d139      	bne.n	80075be <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f022 0216 	bic.w	r2, r2, #22
 8007558:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	695a      	ldr	r2, [r3, #20]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007568:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	2b00      	cmp	r3, #0
 8007570:	d103      	bne.n	800757a <HAL_DMA_IRQHandler+0x736>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007576:	2b00      	cmp	r3, #0
 8007578:	d007      	beq.n	800758a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f022 0208 	bic.w	r2, r2, #8
 8007588:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800758e:	f003 031f 	and.w	r3, r3, #31
 8007592:	223f      	movs	r2, #63	; 0x3f
 8007594:	409a      	lsls	r2, r3
 8007596:	6a3b      	ldr	r3, [r7, #32]
 8007598:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 834a 	beq.w	8007c48 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	4798      	blx	r3
          }
          return;
 80075bc:	e344      	b.n	8007c48 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d018      	beq.n	80075fe <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d108      	bne.n	80075ec <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d02c      	beq.n	800763c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	4798      	blx	r3
 80075ea:	e027      	b.n	800763c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d023      	beq.n	800763c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	4798      	blx	r3
 80075fc:	e01e      	b.n	800763c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007608:	2b00      	cmp	r3, #0
 800760a:	d10f      	bne.n	800762c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 0210 	bic.w	r2, r2, #16
 800761a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 8306 	beq.w	8007c52 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 8088 	beq.w	8007764 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2204      	movs	r2, #4
 8007658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a7a      	ldr	r2, [pc, #488]	; (800784c <HAL_DMA_IRQHandler+0xa08>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d04a      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a79      	ldr	r2, [pc, #484]	; (8007850 <HAL_DMA_IRQHandler+0xa0c>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d045      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a77      	ldr	r2, [pc, #476]	; (8007854 <HAL_DMA_IRQHandler+0xa10>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d040      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a76      	ldr	r2, [pc, #472]	; (8007858 <HAL_DMA_IRQHandler+0xa14>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d03b      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a74      	ldr	r2, [pc, #464]	; (800785c <HAL_DMA_IRQHandler+0xa18>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d036      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a73      	ldr	r2, [pc, #460]	; (8007860 <HAL_DMA_IRQHandler+0xa1c>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d031      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a71      	ldr	r2, [pc, #452]	; (8007864 <HAL_DMA_IRQHandler+0xa20>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d02c      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a70      	ldr	r2, [pc, #448]	; (8007868 <HAL_DMA_IRQHandler+0xa24>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d027      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a6e      	ldr	r2, [pc, #440]	; (800786c <HAL_DMA_IRQHandler+0xa28>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d022      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a6d      	ldr	r2, [pc, #436]	; (8007870 <HAL_DMA_IRQHandler+0xa2c>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d01d      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a6b      	ldr	r2, [pc, #428]	; (8007874 <HAL_DMA_IRQHandler+0xa30>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d018      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a6a      	ldr	r2, [pc, #424]	; (8007878 <HAL_DMA_IRQHandler+0xa34>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d013      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a68      	ldr	r2, [pc, #416]	; (800787c <HAL_DMA_IRQHandler+0xa38>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d00e      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a67      	ldr	r2, [pc, #412]	; (8007880 <HAL_DMA_IRQHandler+0xa3c>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d009      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a65      	ldr	r2, [pc, #404]	; (8007884 <HAL_DMA_IRQHandler+0xa40>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d004      	beq.n	80076fc <HAL_DMA_IRQHandler+0x8b8>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a64      	ldr	r2, [pc, #400]	; (8007888 <HAL_DMA_IRQHandler+0xa44>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d108      	bne.n	800770e <HAL_DMA_IRQHandler+0x8ca>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f022 0201 	bic.w	r2, r2, #1
 800770a:	601a      	str	r2, [r3, #0]
 800770c:	e007      	b.n	800771e <HAL_DMA_IRQHandler+0x8da>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0201 	bic.w	r2, r2, #1
 800771c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	3301      	adds	r3, #1
 8007722:	60fb      	str	r3, [r7, #12]
 8007724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007726:	429a      	cmp	r2, r3
 8007728:	d307      	bcc.n	800773a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1f2      	bne.n	800771e <HAL_DMA_IRQHandler+0x8da>
 8007738:	e000      	b.n	800773c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800773a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	2b00      	cmp	r3, #0
 8007748:	d004      	beq.n	8007754 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2203      	movs	r2, #3
 800774e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007752:	e003      	b.n	800775c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007768:	2b00      	cmp	r3, #0
 800776a:	f000 8272 	beq.w	8007c52 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	4798      	blx	r3
 8007776:	e26c      	b.n	8007c52 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a43      	ldr	r2, [pc, #268]	; (800788c <HAL_DMA_IRQHandler+0xa48>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d022      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a42      	ldr	r2, [pc, #264]	; (8007890 <HAL_DMA_IRQHandler+0xa4c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d01d      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a40      	ldr	r2, [pc, #256]	; (8007894 <HAL_DMA_IRQHandler+0xa50>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d018      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a3f      	ldr	r2, [pc, #252]	; (8007898 <HAL_DMA_IRQHandler+0xa54>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d013      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a3d      	ldr	r2, [pc, #244]	; (800789c <HAL_DMA_IRQHandler+0xa58>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d00e      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a3c      	ldr	r2, [pc, #240]	; (80078a0 <HAL_DMA_IRQHandler+0xa5c>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d009      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a3a      	ldr	r2, [pc, #232]	; (80078a4 <HAL_DMA_IRQHandler+0xa60>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d004      	beq.n	80077c8 <HAL_DMA_IRQHandler+0x984>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a39      	ldr	r2, [pc, #228]	; (80078a8 <HAL_DMA_IRQHandler+0xa64>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d101      	bne.n	80077cc <HAL_DMA_IRQHandler+0x988>
 80077c8:	2301      	movs	r3, #1
 80077ca:	e000      	b.n	80077ce <HAL_DMA_IRQHandler+0x98a>
 80077cc:	2300      	movs	r3, #0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f000 823f 	beq.w	8007c52 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077e0:	f003 031f 	and.w	r3, r3, #31
 80077e4:	2204      	movs	r2, #4
 80077e6:	409a      	lsls	r2, r3
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	4013      	ands	r3, r2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f000 80cd 	beq.w	800798c <HAL_DMA_IRQHandler+0xb48>
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 80c7 	beq.w	800798c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007802:	f003 031f 	and.w	r3, r3, #31
 8007806:	2204      	movs	r2, #4
 8007808:	409a      	lsls	r2, r3
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007814:	2b00      	cmp	r3, #0
 8007816:	d049      	beq.n	80078ac <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d109      	bne.n	8007836 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007826:	2b00      	cmp	r3, #0
 8007828:	f000 8210 	beq.w	8007c4c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007834:	e20a      	b.n	8007c4c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 8206 	beq.w	8007c4c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007848:	e200      	b.n	8007c4c <HAL_DMA_IRQHandler+0xe08>
 800784a:	bf00      	nop
 800784c:	40020010 	.word	0x40020010
 8007850:	40020028 	.word	0x40020028
 8007854:	40020040 	.word	0x40020040
 8007858:	40020058 	.word	0x40020058
 800785c:	40020070 	.word	0x40020070
 8007860:	40020088 	.word	0x40020088
 8007864:	400200a0 	.word	0x400200a0
 8007868:	400200b8 	.word	0x400200b8
 800786c:	40020410 	.word	0x40020410
 8007870:	40020428 	.word	0x40020428
 8007874:	40020440 	.word	0x40020440
 8007878:	40020458 	.word	0x40020458
 800787c:	40020470 	.word	0x40020470
 8007880:	40020488 	.word	0x40020488
 8007884:	400204a0 	.word	0x400204a0
 8007888:	400204b8 	.word	0x400204b8
 800788c:	58025408 	.word	0x58025408
 8007890:	5802541c 	.word	0x5802541c
 8007894:	58025430 	.word	0x58025430
 8007898:	58025444 	.word	0x58025444
 800789c:	58025458 	.word	0x58025458
 80078a0:	5802546c 	.word	0x5802546c
 80078a4:	58025480 	.word	0x58025480
 80078a8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	f003 0320 	and.w	r3, r3, #32
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d160      	bne.n	8007978 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a7f      	ldr	r2, [pc, #508]	; (8007ab8 <HAL_DMA_IRQHandler+0xc74>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d04a      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a7d      	ldr	r2, [pc, #500]	; (8007abc <HAL_DMA_IRQHandler+0xc78>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d045      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a7c      	ldr	r2, [pc, #496]	; (8007ac0 <HAL_DMA_IRQHandler+0xc7c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d040      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a7a      	ldr	r2, [pc, #488]	; (8007ac4 <HAL_DMA_IRQHandler+0xc80>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d03b      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a79      	ldr	r2, [pc, #484]	; (8007ac8 <HAL_DMA_IRQHandler+0xc84>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d036      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a77      	ldr	r2, [pc, #476]	; (8007acc <HAL_DMA_IRQHandler+0xc88>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d031      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a76      	ldr	r2, [pc, #472]	; (8007ad0 <HAL_DMA_IRQHandler+0xc8c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d02c      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a74      	ldr	r2, [pc, #464]	; (8007ad4 <HAL_DMA_IRQHandler+0xc90>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d027      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a73      	ldr	r2, [pc, #460]	; (8007ad8 <HAL_DMA_IRQHandler+0xc94>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d022      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a71      	ldr	r2, [pc, #452]	; (8007adc <HAL_DMA_IRQHandler+0xc98>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d01d      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a70      	ldr	r2, [pc, #448]	; (8007ae0 <HAL_DMA_IRQHandler+0xc9c>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d018      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a6e      	ldr	r2, [pc, #440]	; (8007ae4 <HAL_DMA_IRQHandler+0xca0>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d013      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a6d      	ldr	r2, [pc, #436]	; (8007ae8 <HAL_DMA_IRQHandler+0xca4>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d00e      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a6b      	ldr	r2, [pc, #428]	; (8007aec <HAL_DMA_IRQHandler+0xca8>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d009      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a6a      	ldr	r2, [pc, #424]	; (8007af0 <HAL_DMA_IRQHandler+0xcac>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d004      	beq.n	8007956 <HAL_DMA_IRQHandler+0xb12>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a68      	ldr	r2, [pc, #416]	; (8007af4 <HAL_DMA_IRQHandler+0xcb0>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d108      	bne.n	8007968 <HAL_DMA_IRQHandler+0xb24>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f022 0208 	bic.w	r2, r2, #8
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	e007      	b.n	8007978 <HAL_DMA_IRQHandler+0xb34>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f022 0204 	bic.w	r2, r2, #4
 8007976:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 8165 	beq.w	8007c4c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800798a:	e15f      	b.n	8007c4c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007990:	f003 031f 	and.w	r3, r3, #31
 8007994:	2202      	movs	r2, #2
 8007996:	409a      	lsls	r2, r3
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	4013      	ands	r3, r2
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 80c5 	beq.w	8007b2c <HAL_DMA_IRQHandler+0xce8>
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	f003 0302 	and.w	r3, r3, #2
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 80bf 	beq.w	8007b2c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079b2:	f003 031f 	and.w	r3, r3, #31
 80079b6:	2202      	movs	r2, #2
 80079b8:	409a      	lsls	r2, r3
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d018      	beq.n	80079fa <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d109      	bne.n	80079e6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 813a 	beq.w	8007c50 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079e4:	e134      	b.n	8007c50 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 8130 	beq.w	8007c50 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079f8:	e12a      	b.n	8007c50 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	f003 0320 	and.w	r3, r3, #32
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f040 8089 	bne.w	8007b18 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a2b      	ldr	r2, [pc, #172]	; (8007ab8 <HAL_DMA_IRQHandler+0xc74>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d04a      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a29      	ldr	r2, [pc, #164]	; (8007abc <HAL_DMA_IRQHandler+0xc78>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d045      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a28      	ldr	r2, [pc, #160]	; (8007ac0 <HAL_DMA_IRQHandler+0xc7c>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d040      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a26      	ldr	r2, [pc, #152]	; (8007ac4 <HAL_DMA_IRQHandler+0xc80>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d03b      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a25      	ldr	r2, [pc, #148]	; (8007ac8 <HAL_DMA_IRQHandler+0xc84>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d036      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a23      	ldr	r2, [pc, #140]	; (8007acc <HAL_DMA_IRQHandler+0xc88>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d031      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a22      	ldr	r2, [pc, #136]	; (8007ad0 <HAL_DMA_IRQHandler+0xc8c>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d02c      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a20      	ldr	r2, [pc, #128]	; (8007ad4 <HAL_DMA_IRQHandler+0xc90>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d027      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a1f      	ldr	r2, [pc, #124]	; (8007ad8 <HAL_DMA_IRQHandler+0xc94>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d022      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a1d      	ldr	r2, [pc, #116]	; (8007adc <HAL_DMA_IRQHandler+0xc98>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d01d      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a1c      	ldr	r2, [pc, #112]	; (8007ae0 <HAL_DMA_IRQHandler+0xc9c>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d018      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a1a      	ldr	r2, [pc, #104]	; (8007ae4 <HAL_DMA_IRQHandler+0xca0>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d013      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a19      	ldr	r2, [pc, #100]	; (8007ae8 <HAL_DMA_IRQHandler+0xca4>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d00e      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a17      	ldr	r2, [pc, #92]	; (8007aec <HAL_DMA_IRQHandler+0xca8>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d009      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a16      	ldr	r2, [pc, #88]	; (8007af0 <HAL_DMA_IRQHandler+0xcac>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d004      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0xc62>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a14      	ldr	r2, [pc, #80]	; (8007af4 <HAL_DMA_IRQHandler+0xcb0>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d128      	bne.n	8007af8 <HAL_DMA_IRQHandler+0xcb4>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 0214 	bic.w	r2, r2, #20
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	e027      	b.n	8007b08 <HAL_DMA_IRQHandler+0xcc4>
 8007ab8:	40020010 	.word	0x40020010
 8007abc:	40020028 	.word	0x40020028
 8007ac0:	40020040 	.word	0x40020040
 8007ac4:	40020058 	.word	0x40020058
 8007ac8:	40020070 	.word	0x40020070
 8007acc:	40020088 	.word	0x40020088
 8007ad0:	400200a0 	.word	0x400200a0
 8007ad4:	400200b8 	.word	0x400200b8
 8007ad8:	40020410 	.word	0x40020410
 8007adc:	40020428 	.word	0x40020428
 8007ae0:	40020440 	.word	0x40020440
 8007ae4:	40020458 	.word	0x40020458
 8007ae8:	40020470 	.word	0x40020470
 8007aec:	40020488 	.word	0x40020488
 8007af0:	400204a0 	.word	0x400204a0
 8007af4:	400204b8 	.word	0x400204b8
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f022 020a 	bic.w	r2, r2, #10
 8007b06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f000 8097 	beq.w	8007c50 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b2a:	e091      	b.n	8007c50 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b30:	f003 031f 	and.w	r3, r3, #31
 8007b34:	2208      	movs	r2, #8
 8007b36:	409a      	lsls	r2, r3
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f000 8088 	beq.w	8007c52 <HAL_DMA_IRQHandler+0xe0e>
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	f003 0308 	and.w	r3, r3, #8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f000 8082 	beq.w	8007c52 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a41      	ldr	r2, [pc, #260]	; (8007c58 <HAL_DMA_IRQHandler+0xe14>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d04a      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a3f      	ldr	r2, [pc, #252]	; (8007c5c <HAL_DMA_IRQHandler+0xe18>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d045      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a3e      	ldr	r2, [pc, #248]	; (8007c60 <HAL_DMA_IRQHandler+0xe1c>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d040      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a3c      	ldr	r2, [pc, #240]	; (8007c64 <HAL_DMA_IRQHandler+0xe20>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d03b      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a3b      	ldr	r2, [pc, #236]	; (8007c68 <HAL_DMA_IRQHandler+0xe24>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d036      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a39      	ldr	r2, [pc, #228]	; (8007c6c <HAL_DMA_IRQHandler+0xe28>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d031      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a38      	ldr	r2, [pc, #224]	; (8007c70 <HAL_DMA_IRQHandler+0xe2c>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d02c      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a36      	ldr	r2, [pc, #216]	; (8007c74 <HAL_DMA_IRQHandler+0xe30>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d027      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a35      	ldr	r2, [pc, #212]	; (8007c78 <HAL_DMA_IRQHandler+0xe34>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d022      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a33      	ldr	r2, [pc, #204]	; (8007c7c <HAL_DMA_IRQHandler+0xe38>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d01d      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a32      	ldr	r2, [pc, #200]	; (8007c80 <HAL_DMA_IRQHandler+0xe3c>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d018      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a30      	ldr	r2, [pc, #192]	; (8007c84 <HAL_DMA_IRQHandler+0xe40>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d013      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a2f      	ldr	r2, [pc, #188]	; (8007c88 <HAL_DMA_IRQHandler+0xe44>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d00e      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a2d      	ldr	r2, [pc, #180]	; (8007c8c <HAL_DMA_IRQHandler+0xe48>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d009      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a2c      	ldr	r2, [pc, #176]	; (8007c90 <HAL_DMA_IRQHandler+0xe4c>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d004      	beq.n	8007bee <HAL_DMA_IRQHandler+0xdaa>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a2a      	ldr	r2, [pc, #168]	; (8007c94 <HAL_DMA_IRQHandler+0xe50>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d108      	bne.n	8007c00 <HAL_DMA_IRQHandler+0xdbc>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f022 021c 	bic.w	r2, r2, #28
 8007bfc:	601a      	str	r2, [r3, #0]
 8007bfe:	e007      	b.n	8007c10 <HAL_DMA_IRQHandler+0xdcc>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 020e 	bic.w	r2, r2, #14
 8007c0e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c14:	f003 031f 	and.w	r3, r3, #31
 8007c18:	2201      	movs	r2, #1
 8007c1a:	409a      	lsls	r2, r3
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2201      	movs	r2, #1
 8007c24:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d009      	beq.n	8007c52 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	4798      	blx	r3
 8007c46:	e004      	b.n	8007c52 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007c48:	bf00      	nop
 8007c4a:	e002      	b.n	8007c52 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c4c:	bf00      	nop
 8007c4e:	e000      	b.n	8007c52 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c50:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007c52:	3728      	adds	r7, #40	; 0x28
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	40020010 	.word	0x40020010
 8007c5c:	40020028 	.word	0x40020028
 8007c60:	40020040 	.word	0x40020040
 8007c64:	40020058 	.word	0x40020058
 8007c68:	40020070 	.word	0x40020070
 8007c6c:	40020088 	.word	0x40020088
 8007c70:	400200a0 	.word	0x400200a0
 8007c74:	400200b8 	.word	0x400200b8
 8007c78:	40020410 	.word	0x40020410
 8007c7c:	40020428 	.word	0x40020428
 8007c80:	40020440 	.word	0x40020440
 8007c84:	40020458 	.word	0x40020458
 8007c88:	40020470 	.word	0x40020470
 8007c8c:	40020488 	.word	0x40020488
 8007c90:	400204a0 	.word	0x400204a0
 8007c94:	400204b8 	.word	0x400204b8

08007c98 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b087      	sub	sp, #28
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	607a      	str	r2, [r7, #4]
 8007ca4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007caa:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cb0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a7f      	ldr	r2, [pc, #508]	; (8007eb4 <DMA_SetConfig+0x21c>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d072      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a7d      	ldr	r2, [pc, #500]	; (8007eb8 <DMA_SetConfig+0x220>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d06d      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a7c      	ldr	r2, [pc, #496]	; (8007ebc <DMA_SetConfig+0x224>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d068      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a7a      	ldr	r2, [pc, #488]	; (8007ec0 <DMA_SetConfig+0x228>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d063      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a79      	ldr	r2, [pc, #484]	; (8007ec4 <DMA_SetConfig+0x22c>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d05e      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a77      	ldr	r2, [pc, #476]	; (8007ec8 <DMA_SetConfig+0x230>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d059      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a76      	ldr	r2, [pc, #472]	; (8007ecc <DMA_SetConfig+0x234>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d054      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a74      	ldr	r2, [pc, #464]	; (8007ed0 <DMA_SetConfig+0x238>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d04f      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a73      	ldr	r2, [pc, #460]	; (8007ed4 <DMA_SetConfig+0x23c>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d04a      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a71      	ldr	r2, [pc, #452]	; (8007ed8 <DMA_SetConfig+0x240>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d045      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a70      	ldr	r2, [pc, #448]	; (8007edc <DMA_SetConfig+0x244>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d040      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a6e      	ldr	r2, [pc, #440]	; (8007ee0 <DMA_SetConfig+0x248>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d03b      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a6d      	ldr	r2, [pc, #436]	; (8007ee4 <DMA_SetConfig+0x24c>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d036      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a6b      	ldr	r2, [pc, #428]	; (8007ee8 <DMA_SetConfig+0x250>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d031      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a6a      	ldr	r2, [pc, #424]	; (8007eec <DMA_SetConfig+0x254>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d02c      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a68      	ldr	r2, [pc, #416]	; (8007ef0 <DMA_SetConfig+0x258>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d027      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a67      	ldr	r2, [pc, #412]	; (8007ef4 <DMA_SetConfig+0x25c>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d022      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a65      	ldr	r2, [pc, #404]	; (8007ef8 <DMA_SetConfig+0x260>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d01d      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a64      	ldr	r2, [pc, #400]	; (8007efc <DMA_SetConfig+0x264>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d018      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a62      	ldr	r2, [pc, #392]	; (8007f00 <DMA_SetConfig+0x268>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d013      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a61      	ldr	r2, [pc, #388]	; (8007f04 <DMA_SetConfig+0x26c>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d00e      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a5f      	ldr	r2, [pc, #380]	; (8007f08 <DMA_SetConfig+0x270>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d009      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a5e      	ldr	r2, [pc, #376]	; (8007f0c <DMA_SetConfig+0x274>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d004      	beq.n	8007da2 <DMA_SetConfig+0x10a>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a5c      	ldr	r2, [pc, #368]	; (8007f10 <DMA_SetConfig+0x278>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d101      	bne.n	8007da6 <DMA_SetConfig+0x10e>
 8007da2:	2301      	movs	r3, #1
 8007da4:	e000      	b.n	8007da8 <DMA_SetConfig+0x110>
 8007da6:	2300      	movs	r3, #0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00d      	beq.n	8007dc8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007db4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d004      	beq.n	8007dc8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007dc6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a39      	ldr	r2, [pc, #228]	; (8007eb4 <DMA_SetConfig+0x21c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d04a      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a38      	ldr	r2, [pc, #224]	; (8007eb8 <DMA_SetConfig+0x220>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d045      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a36      	ldr	r2, [pc, #216]	; (8007ebc <DMA_SetConfig+0x224>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d040      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a35      	ldr	r2, [pc, #212]	; (8007ec0 <DMA_SetConfig+0x228>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d03b      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a33      	ldr	r2, [pc, #204]	; (8007ec4 <DMA_SetConfig+0x22c>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d036      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a32      	ldr	r2, [pc, #200]	; (8007ec8 <DMA_SetConfig+0x230>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d031      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a30      	ldr	r2, [pc, #192]	; (8007ecc <DMA_SetConfig+0x234>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d02c      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a2f      	ldr	r2, [pc, #188]	; (8007ed0 <DMA_SetConfig+0x238>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d027      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a2d      	ldr	r2, [pc, #180]	; (8007ed4 <DMA_SetConfig+0x23c>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d022      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a2c      	ldr	r2, [pc, #176]	; (8007ed8 <DMA_SetConfig+0x240>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d01d      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a2a      	ldr	r2, [pc, #168]	; (8007edc <DMA_SetConfig+0x244>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d018      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a29      	ldr	r2, [pc, #164]	; (8007ee0 <DMA_SetConfig+0x248>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d013      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a27      	ldr	r2, [pc, #156]	; (8007ee4 <DMA_SetConfig+0x24c>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d00e      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a26      	ldr	r2, [pc, #152]	; (8007ee8 <DMA_SetConfig+0x250>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d009      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a24      	ldr	r2, [pc, #144]	; (8007eec <DMA_SetConfig+0x254>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d004      	beq.n	8007e68 <DMA_SetConfig+0x1d0>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a23      	ldr	r2, [pc, #140]	; (8007ef0 <DMA_SetConfig+0x258>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d101      	bne.n	8007e6c <DMA_SetConfig+0x1d4>
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e000      	b.n	8007e6e <DMA_SetConfig+0x1d6>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d059      	beq.n	8007f26 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e76:	f003 031f 	and.w	r3, r3, #31
 8007e7a:	223f      	movs	r2, #63	; 0x3f
 8007e7c:	409a      	lsls	r2, r3
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e90:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	2b40      	cmp	r3, #64	; 0x40
 8007ea0:	d138      	bne.n	8007f14 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007eb2:	e086      	b.n	8007fc2 <DMA_SetConfig+0x32a>
 8007eb4:	40020010 	.word	0x40020010
 8007eb8:	40020028 	.word	0x40020028
 8007ebc:	40020040 	.word	0x40020040
 8007ec0:	40020058 	.word	0x40020058
 8007ec4:	40020070 	.word	0x40020070
 8007ec8:	40020088 	.word	0x40020088
 8007ecc:	400200a0 	.word	0x400200a0
 8007ed0:	400200b8 	.word	0x400200b8
 8007ed4:	40020410 	.word	0x40020410
 8007ed8:	40020428 	.word	0x40020428
 8007edc:	40020440 	.word	0x40020440
 8007ee0:	40020458 	.word	0x40020458
 8007ee4:	40020470 	.word	0x40020470
 8007ee8:	40020488 	.word	0x40020488
 8007eec:	400204a0 	.word	0x400204a0
 8007ef0:	400204b8 	.word	0x400204b8
 8007ef4:	58025408 	.word	0x58025408
 8007ef8:	5802541c 	.word	0x5802541c
 8007efc:	58025430 	.word	0x58025430
 8007f00:	58025444 	.word	0x58025444
 8007f04:	58025458 	.word	0x58025458
 8007f08:	5802546c 	.word	0x5802546c
 8007f0c:	58025480 	.word	0x58025480
 8007f10:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	68ba      	ldr	r2, [r7, #8]
 8007f1a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	60da      	str	r2, [r3, #12]
}
 8007f24:	e04d      	b.n	8007fc2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a29      	ldr	r2, [pc, #164]	; (8007fd0 <DMA_SetConfig+0x338>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d022      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a27      	ldr	r2, [pc, #156]	; (8007fd4 <DMA_SetConfig+0x33c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d01d      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a26      	ldr	r2, [pc, #152]	; (8007fd8 <DMA_SetConfig+0x340>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d018      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a24      	ldr	r2, [pc, #144]	; (8007fdc <DMA_SetConfig+0x344>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d013      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a23      	ldr	r2, [pc, #140]	; (8007fe0 <DMA_SetConfig+0x348>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d00e      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a21      	ldr	r2, [pc, #132]	; (8007fe4 <DMA_SetConfig+0x34c>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d009      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a20      	ldr	r2, [pc, #128]	; (8007fe8 <DMA_SetConfig+0x350>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d004      	beq.n	8007f76 <DMA_SetConfig+0x2de>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a1e      	ldr	r2, [pc, #120]	; (8007fec <DMA_SetConfig+0x354>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d101      	bne.n	8007f7a <DMA_SetConfig+0x2e2>
 8007f76:	2301      	movs	r3, #1
 8007f78:	e000      	b.n	8007f7c <DMA_SetConfig+0x2e4>
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d020      	beq.n	8007fc2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f84:	f003 031f 	and.w	r3, r3, #31
 8007f88:	2201      	movs	r2, #1
 8007f8a:	409a      	lsls	r2, r3
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	683a      	ldr	r2, [r7, #0]
 8007f96:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	2b40      	cmp	r3, #64	; 0x40
 8007f9e:	d108      	bne.n	8007fb2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68ba      	ldr	r2, [r7, #8]
 8007fae:	60da      	str	r2, [r3, #12]
}
 8007fb0:	e007      	b.n	8007fc2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	60da      	str	r2, [r3, #12]
}
 8007fc2:	bf00      	nop
 8007fc4:	371c      	adds	r7, #28
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	58025408 	.word	0x58025408
 8007fd4:	5802541c 	.word	0x5802541c
 8007fd8:	58025430 	.word	0x58025430
 8007fdc:	58025444 	.word	0x58025444
 8007fe0:	58025458 	.word	0x58025458
 8007fe4:	5802546c 	.word	0x5802546c
 8007fe8:	58025480 	.word	0x58025480
 8007fec:	58025494 	.word	0x58025494

08007ff0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a42      	ldr	r2, [pc, #264]	; (8008108 <DMA_CalcBaseAndBitshift+0x118>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d04a      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a41      	ldr	r2, [pc, #260]	; (800810c <DMA_CalcBaseAndBitshift+0x11c>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d045      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a3f      	ldr	r2, [pc, #252]	; (8008110 <DMA_CalcBaseAndBitshift+0x120>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d040      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a3e      	ldr	r2, [pc, #248]	; (8008114 <DMA_CalcBaseAndBitshift+0x124>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d03b      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a3c      	ldr	r2, [pc, #240]	; (8008118 <DMA_CalcBaseAndBitshift+0x128>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d036      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a3b      	ldr	r2, [pc, #236]	; (800811c <DMA_CalcBaseAndBitshift+0x12c>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d031      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a39      	ldr	r2, [pc, #228]	; (8008120 <DMA_CalcBaseAndBitshift+0x130>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d02c      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a38      	ldr	r2, [pc, #224]	; (8008124 <DMA_CalcBaseAndBitshift+0x134>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d027      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a36      	ldr	r2, [pc, #216]	; (8008128 <DMA_CalcBaseAndBitshift+0x138>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d022      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a35      	ldr	r2, [pc, #212]	; (800812c <DMA_CalcBaseAndBitshift+0x13c>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d01d      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a33      	ldr	r2, [pc, #204]	; (8008130 <DMA_CalcBaseAndBitshift+0x140>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d018      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a32      	ldr	r2, [pc, #200]	; (8008134 <DMA_CalcBaseAndBitshift+0x144>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d013      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a30      	ldr	r2, [pc, #192]	; (8008138 <DMA_CalcBaseAndBitshift+0x148>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d00e      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a2f      	ldr	r2, [pc, #188]	; (800813c <DMA_CalcBaseAndBitshift+0x14c>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d009      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a2d      	ldr	r2, [pc, #180]	; (8008140 <DMA_CalcBaseAndBitshift+0x150>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d004      	beq.n	8008098 <DMA_CalcBaseAndBitshift+0xa8>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a2c      	ldr	r2, [pc, #176]	; (8008144 <DMA_CalcBaseAndBitshift+0x154>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d101      	bne.n	800809c <DMA_CalcBaseAndBitshift+0xac>
 8008098:	2301      	movs	r3, #1
 800809a:	e000      	b.n	800809e <DMA_CalcBaseAndBitshift+0xae>
 800809c:	2300      	movs	r3, #0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d024      	beq.n	80080ec <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	3b10      	subs	r3, #16
 80080aa:	4a27      	ldr	r2, [pc, #156]	; (8008148 <DMA_CalcBaseAndBitshift+0x158>)
 80080ac:	fba2 2303 	umull	r2, r3, r2, r3
 80080b0:	091b      	lsrs	r3, r3, #4
 80080b2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	4a24      	ldr	r2, [pc, #144]	; (800814c <DMA_CalcBaseAndBitshift+0x15c>)
 80080bc:	5cd3      	ldrb	r3, [r2, r3]
 80080be:	461a      	mov	r2, r3
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2b03      	cmp	r3, #3
 80080c8:	d908      	bls.n	80080dc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	461a      	mov	r2, r3
 80080d0:	4b1f      	ldr	r3, [pc, #124]	; (8008150 <DMA_CalcBaseAndBitshift+0x160>)
 80080d2:	4013      	ands	r3, r2
 80080d4:	1d1a      	adds	r2, r3, #4
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	659a      	str	r2, [r3, #88]	; 0x58
 80080da:	e00d      	b.n	80080f8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	461a      	mov	r2, r3
 80080e2:	4b1b      	ldr	r3, [pc, #108]	; (8008150 <DMA_CalcBaseAndBitshift+0x160>)
 80080e4:	4013      	ands	r3, r2
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6593      	str	r3, [r2, #88]	; 0x58
 80080ea:	e005      	b.n	80080f8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3714      	adds	r7, #20
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr
 8008108:	40020010 	.word	0x40020010
 800810c:	40020028 	.word	0x40020028
 8008110:	40020040 	.word	0x40020040
 8008114:	40020058 	.word	0x40020058
 8008118:	40020070 	.word	0x40020070
 800811c:	40020088 	.word	0x40020088
 8008120:	400200a0 	.word	0x400200a0
 8008124:	400200b8 	.word	0x400200b8
 8008128:	40020410 	.word	0x40020410
 800812c:	40020428 	.word	0x40020428
 8008130:	40020440 	.word	0x40020440
 8008134:	40020458 	.word	0x40020458
 8008138:	40020470 	.word	0x40020470
 800813c:	40020488 	.word	0x40020488
 8008140:	400204a0 	.word	0x400204a0
 8008144:	400204b8 	.word	0x400204b8
 8008148:	aaaaaaab 	.word	0xaaaaaaab
 800814c:	0800fe00 	.word	0x0800fe00
 8008150:	fffffc00 	.word	0xfffffc00

08008154 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800815c:	2300      	movs	r3, #0
 800815e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	699b      	ldr	r3, [r3, #24]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d120      	bne.n	80081aa <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800816c:	2b03      	cmp	r3, #3
 800816e:	d858      	bhi.n	8008222 <DMA_CheckFifoParam+0xce>
 8008170:	a201      	add	r2, pc, #4	; (adr r2, 8008178 <DMA_CheckFifoParam+0x24>)
 8008172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008176:	bf00      	nop
 8008178:	08008189 	.word	0x08008189
 800817c:	0800819b 	.word	0x0800819b
 8008180:	08008189 	.word	0x08008189
 8008184:	08008223 	.word	0x08008223
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800818c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d048      	beq.n	8008226 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008194:	2301      	movs	r3, #1
 8008196:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008198:	e045      	b.n	8008226 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800819e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081a2:	d142      	bne.n	800822a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081a8:	e03f      	b.n	800822a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	699b      	ldr	r3, [r3, #24]
 80081ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081b2:	d123      	bne.n	80081fc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b8:	2b03      	cmp	r3, #3
 80081ba:	d838      	bhi.n	800822e <DMA_CheckFifoParam+0xda>
 80081bc:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <DMA_CheckFifoParam+0x70>)
 80081be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c2:	bf00      	nop
 80081c4:	080081d5 	.word	0x080081d5
 80081c8:	080081db 	.word	0x080081db
 80081cc:	080081d5 	.word	0x080081d5
 80081d0:	080081ed 	.word	0x080081ed
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	73fb      	strb	r3, [r7, #15]
        break;
 80081d8:	e030      	b.n	800823c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d025      	beq.n	8008232 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081ea:	e022      	b.n	8008232 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081f4:	d11f      	bne.n	8008236 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081fa:	e01c      	b.n	8008236 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008200:	2b02      	cmp	r3, #2
 8008202:	d902      	bls.n	800820a <DMA_CheckFifoParam+0xb6>
 8008204:	2b03      	cmp	r3, #3
 8008206:	d003      	beq.n	8008210 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008208:	e018      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	73fb      	strb	r3, [r7, #15]
        break;
 800820e:	e015      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008214:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00e      	beq.n	800823a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800821c:	2301      	movs	r3, #1
 800821e:	73fb      	strb	r3, [r7, #15]
    break;
 8008220:	e00b      	b.n	800823a <DMA_CheckFifoParam+0xe6>
        break;
 8008222:	bf00      	nop
 8008224:	e00a      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        break;
 8008226:	bf00      	nop
 8008228:	e008      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        break;
 800822a:	bf00      	nop
 800822c:	e006      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        break;
 800822e:	bf00      	nop
 8008230:	e004      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        break;
 8008232:	bf00      	nop
 8008234:	e002      	b.n	800823c <DMA_CheckFifoParam+0xe8>
        break;
 8008236:	bf00      	nop
 8008238:	e000      	b.n	800823c <DMA_CheckFifoParam+0xe8>
    break;
 800823a:	bf00      	nop
    }
  }

  return status;
 800823c:	7bfb      	ldrb	r3, [r7, #15]
}
 800823e:	4618      	mov	r0, r3
 8008240:	3714      	adds	r7, #20
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop

0800824c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a38      	ldr	r2, [pc, #224]	; (8008340 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d022      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a36      	ldr	r2, [pc, #216]	; (8008344 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d01d      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a35      	ldr	r2, [pc, #212]	; (8008348 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d018      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a33      	ldr	r2, [pc, #204]	; (800834c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d013      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a32      	ldr	r2, [pc, #200]	; (8008350 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d00e      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a30      	ldr	r2, [pc, #192]	; (8008354 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d009      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a2f      	ldr	r2, [pc, #188]	; (8008358 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d004      	beq.n	80082aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a2d      	ldr	r2, [pc, #180]	; (800835c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d101      	bne.n	80082ae <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80082aa:	2301      	movs	r3, #1
 80082ac:	e000      	b.n	80082b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80082ae:	2300      	movs	r3, #0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d01a      	beq.n	80082ea <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	3b08      	subs	r3, #8
 80082bc:	4a28      	ldr	r2, [pc, #160]	; (8008360 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80082be:	fba2 2303 	umull	r2, r3, r2, r3
 80082c2:	091b      	lsrs	r3, r3, #4
 80082c4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	4b26      	ldr	r3, [pc, #152]	; (8008364 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80082ca:	4413      	add	r3, r2
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	461a      	mov	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a24      	ldr	r2, [pc, #144]	; (8008368 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80082d8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f003 031f 	and.w	r3, r3, #31
 80082e0:	2201      	movs	r2, #1
 80082e2:	409a      	lsls	r2, r3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80082e8:	e024      	b.n	8008334 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	3b10      	subs	r3, #16
 80082f2:	4a1e      	ldr	r2, [pc, #120]	; (800836c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80082f4:	fba2 2303 	umull	r2, r3, r2, r3
 80082f8:	091b      	lsrs	r3, r3, #4
 80082fa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	4a1c      	ldr	r2, [pc, #112]	; (8008370 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d806      	bhi.n	8008312 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	4a1b      	ldr	r2, [pc, #108]	; (8008374 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d902      	bls.n	8008312 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	3308      	adds	r3, #8
 8008310:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	4b18      	ldr	r3, [pc, #96]	; (8008378 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008316:	4413      	add	r3, r2
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	461a      	mov	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a16      	ldr	r2, [pc, #88]	; (800837c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008324:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f003 031f 	and.w	r3, r3, #31
 800832c:	2201      	movs	r2, #1
 800832e:	409a      	lsls	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008334:	bf00      	nop
 8008336:	3714      	adds	r7, #20
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr
 8008340:	58025408 	.word	0x58025408
 8008344:	5802541c 	.word	0x5802541c
 8008348:	58025430 	.word	0x58025430
 800834c:	58025444 	.word	0x58025444
 8008350:	58025458 	.word	0x58025458
 8008354:	5802546c 	.word	0x5802546c
 8008358:	58025480 	.word	0x58025480
 800835c:	58025494 	.word	0x58025494
 8008360:	cccccccd 	.word	0xcccccccd
 8008364:	16009600 	.word	0x16009600
 8008368:	58025880 	.word	0x58025880
 800836c:	aaaaaaab 	.word	0xaaaaaaab
 8008370:	400204b8 	.word	0x400204b8
 8008374:	4002040f 	.word	0x4002040f
 8008378:	10008200 	.word	0x10008200
 800837c:	40020880 	.word	0x40020880

08008380 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	b2db      	uxtb	r3, r3
 800838e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d04a      	beq.n	800842c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2b08      	cmp	r3, #8
 800839a:	d847      	bhi.n	800842c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a25      	ldr	r2, [pc, #148]	; (8008438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d022      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a24      	ldr	r2, [pc, #144]	; (800843c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d01d      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a22      	ldr	r2, [pc, #136]	; (8008440 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d018      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a21      	ldr	r2, [pc, #132]	; (8008444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d013      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a1f      	ldr	r2, [pc, #124]	; (8008448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d00e      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a1e      	ldr	r2, [pc, #120]	; (800844c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d009      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a1c      	ldr	r2, [pc, #112]	; (8008450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d004      	beq.n	80083ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a1b      	ldr	r2, [pc, #108]	; (8008454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d101      	bne.n	80083f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80083ec:	2301      	movs	r3, #1
 80083ee:	e000      	b.n	80083f2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80083f0:	2300      	movs	r3, #0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00a      	beq.n	800840c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	4b17      	ldr	r3, [pc, #92]	; (8008458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80083fa:	4413      	add	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	461a      	mov	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a15      	ldr	r2, [pc, #84]	; (800845c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008408:	671a      	str	r2, [r3, #112]	; 0x70
 800840a:	e009      	b.n	8008420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	4b14      	ldr	r3, [pc, #80]	; (8008460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	461a      	mov	r2, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	4a11      	ldr	r2, [pc, #68]	; (8008464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800841e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	3b01      	subs	r3, #1
 8008424:	2201      	movs	r2, #1
 8008426:	409a      	lsls	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800842c:	bf00      	nop
 800842e:	3714      	adds	r7, #20
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr
 8008438:	58025408 	.word	0x58025408
 800843c:	5802541c 	.word	0x5802541c
 8008440:	58025430 	.word	0x58025430
 8008444:	58025444 	.word	0x58025444
 8008448:	58025458 	.word	0x58025458
 800844c:	5802546c 	.word	0x5802546c
 8008450:	58025480 	.word	0x58025480
 8008454:	58025494 	.word	0x58025494
 8008458:	1600963f 	.word	0x1600963f
 800845c:	58025940 	.word	0x58025940
 8008460:	1000823f 	.word	0x1000823f
 8008464:	40020940 	.word	0x40020940

08008468 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008468:	b480      	push	{r7}
 800846a:	b089      	sub	sp, #36	; 0x24
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008472:	2300      	movs	r3, #0
 8008474:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008476:	4b86      	ldr	r3, [pc, #536]	; (8008690 <HAL_GPIO_Init+0x228>)
 8008478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800847a:	e18c      	b.n	8008796 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	2101      	movs	r1, #1
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	fa01 f303 	lsl.w	r3, r1, r3
 8008488:	4013      	ands	r3, r2
 800848a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 817e 	beq.w	8008790 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f003 0303 	and.w	r3, r3, #3
 800849c:	2b01      	cmp	r3, #1
 800849e:	d005      	beq.n	80084ac <HAL_GPIO_Init+0x44>
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	f003 0303 	and.w	r3, r3, #3
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d130      	bne.n	800850e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	005b      	lsls	r3, r3, #1
 80084b6:	2203      	movs	r2, #3
 80084b8:	fa02 f303 	lsl.w	r3, r2, r3
 80084bc:	43db      	mvns	r3, r3
 80084be:	69ba      	ldr	r2, [r7, #24]
 80084c0:	4013      	ands	r3, r2
 80084c2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	fa02 f303 	lsl.w	r3, r2, r3
 80084d0:	69ba      	ldr	r2, [r7, #24]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	69ba      	ldr	r2, [r7, #24]
 80084da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80084e2:	2201      	movs	r2, #1
 80084e4:	69fb      	ldr	r3, [r7, #28]
 80084e6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ea:	43db      	mvns	r3, r3
 80084ec:	69ba      	ldr	r2, [r7, #24]
 80084ee:	4013      	ands	r3, r2
 80084f0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	091b      	lsrs	r3, r3, #4
 80084f8:	f003 0201 	and.w	r2, r3, #1
 80084fc:	69fb      	ldr	r3, [r7, #28]
 80084fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008502:	69ba      	ldr	r2, [r7, #24]
 8008504:	4313      	orrs	r3, r2
 8008506:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	69ba      	ldr	r2, [r7, #24]
 800850c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	f003 0303 	and.w	r3, r3, #3
 8008516:	2b03      	cmp	r3, #3
 8008518:	d017      	beq.n	800854a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	2203      	movs	r2, #3
 8008526:	fa02 f303 	lsl.w	r3, r2, r3
 800852a:	43db      	mvns	r3, r3
 800852c:	69ba      	ldr	r2, [r7, #24]
 800852e:	4013      	ands	r3, r2
 8008530:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689a      	ldr	r2, [r3, #8]
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	005b      	lsls	r3, r3, #1
 800853a:	fa02 f303 	lsl.w	r3, r2, r3
 800853e:	69ba      	ldr	r2, [r7, #24]
 8008540:	4313      	orrs	r3, r2
 8008542:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	69ba      	ldr	r2, [r7, #24]
 8008548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	f003 0303 	and.w	r3, r3, #3
 8008552:	2b02      	cmp	r3, #2
 8008554:	d123      	bne.n	800859e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	08da      	lsrs	r2, r3, #3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	3208      	adds	r2, #8
 800855e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008562:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	f003 0307 	and.w	r3, r3, #7
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	220f      	movs	r2, #15
 800856e:	fa02 f303 	lsl.w	r3, r2, r3
 8008572:	43db      	mvns	r3, r3
 8008574:	69ba      	ldr	r2, [r7, #24]
 8008576:	4013      	ands	r3, r2
 8008578:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	691a      	ldr	r2, [r3, #16]
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	f003 0307 	and.w	r3, r3, #7
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	fa02 f303 	lsl.w	r3, r2, r3
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	4313      	orrs	r3, r2
 800858e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	08da      	lsrs	r2, r3, #3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	3208      	adds	r2, #8
 8008598:	69b9      	ldr	r1, [r7, #24]
 800859a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	005b      	lsls	r3, r3, #1
 80085a8:	2203      	movs	r2, #3
 80085aa:	fa02 f303 	lsl.w	r3, r2, r3
 80085ae:	43db      	mvns	r3, r3
 80085b0:	69ba      	ldr	r2, [r7, #24]
 80085b2:	4013      	ands	r3, r2
 80085b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	f003 0203 	and.w	r2, r3, #3
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	005b      	lsls	r3, r3, #1
 80085c2:	fa02 f303 	lsl.w	r3, r2, r3
 80085c6:	69ba      	ldr	r2, [r7, #24]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	69ba      	ldr	r2, [r7, #24]
 80085d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f000 80d8 	beq.w	8008790 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085e0:	4b2c      	ldr	r3, [pc, #176]	; (8008694 <HAL_GPIO_Init+0x22c>)
 80085e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80085e6:	4a2b      	ldr	r2, [pc, #172]	; (8008694 <HAL_GPIO_Init+0x22c>)
 80085e8:	f043 0302 	orr.w	r3, r3, #2
 80085ec:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80085f0:	4b28      	ldr	r3, [pc, #160]	; (8008694 <HAL_GPIO_Init+0x22c>)
 80085f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80085f6:	f003 0302 	and.w	r3, r3, #2
 80085fa:	60fb      	str	r3, [r7, #12]
 80085fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80085fe:	4a26      	ldr	r2, [pc, #152]	; (8008698 <HAL_GPIO_Init+0x230>)
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	089b      	lsrs	r3, r3, #2
 8008604:	3302      	adds	r3, #2
 8008606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800860a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	f003 0303 	and.w	r3, r3, #3
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	220f      	movs	r2, #15
 8008616:	fa02 f303 	lsl.w	r3, r2, r3
 800861a:	43db      	mvns	r3, r3
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	4013      	ands	r3, r2
 8008620:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a1d      	ldr	r2, [pc, #116]	; (800869c <HAL_GPIO_Init+0x234>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d04a      	beq.n	80086c0 <HAL_GPIO_Init+0x258>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a1c      	ldr	r2, [pc, #112]	; (80086a0 <HAL_GPIO_Init+0x238>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d02b      	beq.n	800868a <HAL_GPIO_Init+0x222>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a1b      	ldr	r2, [pc, #108]	; (80086a4 <HAL_GPIO_Init+0x23c>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d025      	beq.n	8008686 <HAL_GPIO_Init+0x21e>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a1a      	ldr	r2, [pc, #104]	; (80086a8 <HAL_GPIO_Init+0x240>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d01f      	beq.n	8008682 <HAL_GPIO_Init+0x21a>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a19      	ldr	r2, [pc, #100]	; (80086ac <HAL_GPIO_Init+0x244>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d019      	beq.n	800867e <HAL_GPIO_Init+0x216>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a18      	ldr	r2, [pc, #96]	; (80086b0 <HAL_GPIO_Init+0x248>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d013      	beq.n	800867a <HAL_GPIO_Init+0x212>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a17      	ldr	r2, [pc, #92]	; (80086b4 <HAL_GPIO_Init+0x24c>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d00d      	beq.n	8008676 <HAL_GPIO_Init+0x20e>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a16      	ldr	r2, [pc, #88]	; (80086b8 <HAL_GPIO_Init+0x250>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d007      	beq.n	8008672 <HAL_GPIO_Init+0x20a>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a15      	ldr	r2, [pc, #84]	; (80086bc <HAL_GPIO_Init+0x254>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d101      	bne.n	800866e <HAL_GPIO_Init+0x206>
 800866a:	2309      	movs	r3, #9
 800866c:	e029      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 800866e:	230a      	movs	r3, #10
 8008670:	e027      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 8008672:	2307      	movs	r3, #7
 8008674:	e025      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 8008676:	2306      	movs	r3, #6
 8008678:	e023      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 800867a:	2305      	movs	r3, #5
 800867c:	e021      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 800867e:	2304      	movs	r3, #4
 8008680:	e01f      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 8008682:	2303      	movs	r3, #3
 8008684:	e01d      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 8008686:	2302      	movs	r3, #2
 8008688:	e01b      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 800868a:	2301      	movs	r3, #1
 800868c:	e019      	b.n	80086c2 <HAL_GPIO_Init+0x25a>
 800868e:	bf00      	nop
 8008690:	58000080 	.word	0x58000080
 8008694:	58024400 	.word	0x58024400
 8008698:	58000400 	.word	0x58000400
 800869c:	58020000 	.word	0x58020000
 80086a0:	58020400 	.word	0x58020400
 80086a4:	58020800 	.word	0x58020800
 80086a8:	58020c00 	.word	0x58020c00
 80086ac:	58021000 	.word	0x58021000
 80086b0:	58021400 	.word	0x58021400
 80086b4:	58021800 	.word	0x58021800
 80086b8:	58021c00 	.word	0x58021c00
 80086bc:	58022400 	.word	0x58022400
 80086c0:	2300      	movs	r3, #0
 80086c2:	69fa      	ldr	r2, [r7, #28]
 80086c4:	f002 0203 	and.w	r2, r2, #3
 80086c8:	0092      	lsls	r2, r2, #2
 80086ca:	4093      	lsls	r3, r2
 80086cc:	69ba      	ldr	r2, [r7, #24]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80086d2:	4938      	ldr	r1, [pc, #224]	; (80087b4 <HAL_GPIO_Init+0x34c>)
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	089b      	lsrs	r3, r3, #2
 80086d8:	3302      	adds	r3, #2
 80086da:	69ba      	ldr	r2, [r7, #24]
 80086dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80086e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	43db      	mvns	r3, r3
 80086ec:	69ba      	ldr	r2, [r7, #24]
 80086ee:	4013      	ands	r3, r2
 80086f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d003      	beq.n	8008706 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80086fe:	69ba      	ldr	r2, [r7, #24]
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	4313      	orrs	r3, r2
 8008704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008706:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800870e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	43db      	mvns	r3, r3
 800871a:	69ba      	ldr	r2, [r7, #24]
 800871c:	4013      	ands	r3, r2
 800871e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008728:	2b00      	cmp	r3, #0
 800872a:	d003      	beq.n	8008734 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800872c:	69ba      	ldr	r2, [r7, #24]
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	4313      	orrs	r3, r2
 8008732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008734:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	43db      	mvns	r3, r3
 8008746:	69ba      	ldr	r2, [r7, #24]
 8008748:	4013      	ands	r3, r2
 800874a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008754:	2b00      	cmp	r3, #0
 8008756:	d003      	beq.n	8008760 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008758:	69ba      	ldr	r2, [r7, #24]
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	4313      	orrs	r3, r2
 800875e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	69ba      	ldr	r2, [r7, #24]
 8008764:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	43db      	mvns	r3, r3
 8008770:	69ba      	ldr	r2, [r7, #24]
 8008772:	4013      	ands	r3, r2
 8008774:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800877e:	2b00      	cmp	r3, #0
 8008780:	d003      	beq.n	800878a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008782:	69ba      	ldr	r2, [r7, #24]
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	4313      	orrs	r3, r2
 8008788:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	69ba      	ldr	r2, [r7, #24]
 800878e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	3301      	adds	r3, #1
 8008794:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	69fb      	ldr	r3, [r7, #28]
 800879c:	fa22 f303 	lsr.w	r3, r2, r3
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f47f ae6b 	bne.w	800847c <HAL_GPIO_Init+0x14>
  }
}
 80087a6:	bf00      	nop
 80087a8:	bf00      	nop
 80087aa:	3724      	adds	r7, #36	; 0x24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr
 80087b4:	58000400 	.word	0x58000400

080087b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80087c2:	2300      	movs	r3, #0
 80087c4:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80087c6:	4b72      	ldr	r3, [pc, #456]	; (8008990 <HAL_GPIO_DeInit+0x1d8>)
 80087c8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 80087ca:	e0d3      	b.n	8008974 <HAL_GPIO_DeInit+0x1bc>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 80087cc:	2201      	movs	r2, #1
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	fa02 f303 	lsl.w	r3, r2, r3
 80087d4:	683a      	ldr	r2, [r7, #0]
 80087d6:	4013      	ands	r3, r2
 80087d8:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f000 80c6 	beq.w	800896e <HAL_GPIO_DeInit+0x1b6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 80087e2:	4a6c      	ldr	r2, [pc, #432]	; (8008994 <HAL_GPIO_DeInit+0x1dc>)
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	089b      	lsrs	r3, r3, #2
 80087e8:	3302      	adds	r3, #2
 80087ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087ee:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	f003 0303 	and.w	r3, r3, #3
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	220f      	movs	r2, #15
 80087fa:	fa02 f303 	lsl.w	r3, r2, r3
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	4013      	ands	r3, r2
 8008802:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	4a64      	ldr	r2, [pc, #400]	; (8008998 <HAL_GPIO_DeInit+0x1e0>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d031      	beq.n	8008870 <HAL_GPIO_DeInit+0xb8>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	4a63      	ldr	r2, [pc, #396]	; (800899c <HAL_GPIO_DeInit+0x1e4>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d02b      	beq.n	800886c <HAL_GPIO_DeInit+0xb4>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a62      	ldr	r2, [pc, #392]	; (80089a0 <HAL_GPIO_DeInit+0x1e8>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d025      	beq.n	8008868 <HAL_GPIO_DeInit+0xb0>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a61      	ldr	r2, [pc, #388]	; (80089a4 <HAL_GPIO_DeInit+0x1ec>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d01f      	beq.n	8008864 <HAL_GPIO_DeInit+0xac>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a60      	ldr	r2, [pc, #384]	; (80089a8 <HAL_GPIO_DeInit+0x1f0>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d019      	beq.n	8008860 <HAL_GPIO_DeInit+0xa8>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a5f      	ldr	r2, [pc, #380]	; (80089ac <HAL_GPIO_DeInit+0x1f4>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d013      	beq.n	800885c <HAL_GPIO_DeInit+0xa4>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a5e      	ldr	r2, [pc, #376]	; (80089b0 <HAL_GPIO_DeInit+0x1f8>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d00d      	beq.n	8008858 <HAL_GPIO_DeInit+0xa0>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a5d      	ldr	r2, [pc, #372]	; (80089b4 <HAL_GPIO_DeInit+0x1fc>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d007      	beq.n	8008854 <HAL_GPIO_DeInit+0x9c>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4a5c      	ldr	r2, [pc, #368]	; (80089b8 <HAL_GPIO_DeInit+0x200>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d101      	bne.n	8008850 <HAL_GPIO_DeInit+0x98>
 800884c:	2309      	movs	r3, #9
 800884e:	e010      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008850:	230a      	movs	r3, #10
 8008852:	e00e      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008854:	2307      	movs	r3, #7
 8008856:	e00c      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008858:	2306      	movs	r3, #6
 800885a:	e00a      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 800885c:	2305      	movs	r3, #5
 800885e:	e008      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008860:	2304      	movs	r3, #4
 8008862:	e006      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008864:	2303      	movs	r3, #3
 8008866:	e004      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008868:	2302      	movs	r3, #2
 800886a:	e002      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 800886c:	2301      	movs	r3, #1
 800886e:	e000      	b.n	8008872 <HAL_GPIO_DeInit+0xba>
 8008870:	2300      	movs	r3, #0
 8008872:	697a      	ldr	r2, [r7, #20]
 8008874:	f002 0203 	and.w	r2, r2, #3
 8008878:	0092      	lsls	r2, r2, #2
 800887a:	4093      	lsls	r3, r2
 800887c:	68ba      	ldr	r2, [r7, #8]
 800887e:	429a      	cmp	r2, r3
 8008880:	d136      	bne.n	80088f0 <HAL_GPIO_DeInit+0x138>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	43db      	mvns	r3, r3
 800888a:	401a      	ands	r2, r3
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	685a      	ldr	r2, [r3, #4]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	43db      	mvns	r3, r3
 8008898:	401a      	ands	r2, r3
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800889e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088a2:	685a      	ldr	r2, [r3, #4]
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	43db      	mvns	r3, r3
 80088a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80088ac:	4013      	ands	r3, r2
 80088ae:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80088b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	43db      	mvns	r3, r3
 80088ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80088be:	4013      	ands	r3, r2
 80088c0:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f003 0303 	and.w	r3, r3, #3
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	220f      	movs	r2, #15
 80088cc:	fa02 f303 	lsl.w	r3, r2, r3
 80088d0:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80088d2:	4a30      	ldr	r2, [pc, #192]	; (8008994 <HAL_GPIO_DeInit+0x1dc>)
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	089b      	lsrs	r3, r3, #2
 80088d8:	3302      	adds	r3, #2
 80088da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	43da      	mvns	r2, r3
 80088e2:	482c      	ldr	r0, [pc, #176]	; (8008994 <HAL_GPIO_DeInit+0x1dc>)
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	089b      	lsrs	r3, r3, #2
 80088e8:	400a      	ands	r2, r1
 80088ea:	3302      	adds	r3, #2
 80088ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	005b      	lsls	r3, r3, #1
 80088f8:	2103      	movs	r1, #3
 80088fa:	fa01 f303 	lsl.w	r3, r1, r3
 80088fe:	431a      	orrs	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	08da      	lsrs	r2, r3, #3
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	3208      	adds	r2, #8
 800890c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	f003 0307 	and.w	r3, r3, #7
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	220f      	movs	r2, #15
 800891a:	fa02 f303 	lsl.w	r3, r2, r3
 800891e:	43db      	mvns	r3, r3
 8008920:	697a      	ldr	r2, [r7, #20]
 8008922:	08d2      	lsrs	r2, r2, #3
 8008924:	4019      	ands	r1, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	3208      	adds	r2, #8
 800892a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	68da      	ldr	r2, [r3, #12]
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	005b      	lsls	r3, r3, #1
 8008936:	2103      	movs	r1, #3
 8008938:	fa01 f303 	lsl.w	r3, r1, r3
 800893c:	43db      	mvns	r3, r3
 800893e:	401a      	ands	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	2101      	movs	r1, #1
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	fa01 f303 	lsl.w	r3, r1, r3
 8008950:	43db      	mvns	r3, r3
 8008952:	401a      	ands	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	689a      	ldr	r2, [r3, #8]
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	005b      	lsls	r3, r3, #1
 8008960:	2103      	movs	r1, #3
 8008962:	fa01 f303 	lsl.w	r3, r1, r3
 8008966:	43db      	mvns	r3, r3
 8008968:	401a      	ands	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	3301      	adds	r3, #1
 8008972:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8008974:	683a      	ldr	r2, [r7, #0]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	fa22 f303 	lsr.w	r3, r2, r3
 800897c:	2b00      	cmp	r3, #0
 800897e:	f47f af25 	bne.w	80087cc <HAL_GPIO_DeInit+0x14>
  }
}
 8008982:	bf00      	nop
 8008984:	bf00      	nop
 8008986:	371c      	adds	r7, #28
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr
 8008990:	58000080 	.word	0x58000080
 8008994:	58000400 	.word	0x58000400
 8008998:	58020000 	.word	0x58020000
 800899c:	58020400 	.word	0x58020400
 80089a0:	58020800 	.word	0x58020800
 80089a4:	58020c00 	.word	0x58020c00
 80089a8:	58021000 	.word	0x58021000
 80089ac:	58021400 	.word	0x58021400
 80089b0:	58021800 	.word	0x58021800
 80089b4:	58021c00 	.word	0x58021c00
 80089b8:	58022400 	.word	0x58022400

080089bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	460b      	mov	r3, r1
 80089c6:	807b      	strh	r3, [r7, #2]
 80089c8:	4613      	mov	r3, r2
 80089ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80089cc:	787b      	ldrb	r3, [r7, #1]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d003      	beq.n	80089da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80089d2:	887a      	ldrh	r2, [r7, #2]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80089d8:	e003      	b.n	80089e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80089da:	887b      	ldrh	r3, [r7, #2]
 80089dc:	041a      	lsls	r2, r3, #16
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	619a      	str	r2, [r3, #24]
}
 80089e2:	bf00      	nop
 80089e4:	370c      	adds	r7, #12
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr

080089ee <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b082      	sub	sp, #8
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	4603      	mov	r3, r0
 80089f6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80089f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80089fc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008a00:	88fb      	ldrh	r3, [r7, #6]
 8008a02:	4013      	ands	r3, r2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d008      	beq.n	8008a1a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008a08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008a0c:	88fb      	ldrh	r3, [r7, #6]
 8008a0e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008a12:	88fb      	ldrh	r3, [r7, #6]
 8008a14:	4618      	mov	r0, r3
 8008a16:	f000 f804 	bl	8008a22 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8008a1a:	bf00      	nop
 8008a1c:	3708      	adds	r7, #8
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008a22:	b480      	push	{r7}
 8008a24:	b083      	sub	sp, #12
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	4603      	mov	r3, r0
 8008a2a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008a40:	4b19      	ldr	r3, [pc, #100]	; (8008aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	f003 0304 	and.w	r3, r3, #4
 8008a48:	2b04      	cmp	r3, #4
 8008a4a:	d00a      	beq.n	8008a62 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008a4c:	4b16      	ldr	r3, [pc, #88]	; (8008aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8008a4e:	68db      	ldr	r3, [r3, #12]
 8008a50:	f003 0307 	and.w	r3, r3, #7
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d001      	beq.n	8008a5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e01f      	b.n	8008a9e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	e01d      	b.n	8008a9e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008a62:	4b11      	ldr	r3, [pc, #68]	; (8008aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	f023 0207 	bic.w	r2, r3, #7
 8008a6a:	490f      	ldr	r1, [pc, #60]	; (8008aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008a72:	f7fc fbbb 	bl	80051ec <HAL_GetTick>
 8008a76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008a78:	e009      	b.n	8008a8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008a7a:	f7fc fbb7 	bl	80051ec <HAL_GetTick>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	1ad3      	subs	r3, r2, r3
 8008a84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a88:	d901      	bls.n	8008a8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e007      	b.n	8008a9e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008a8e:	4b06      	ldr	r3, [pc, #24]	; (8008aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008a96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a9a:	d1ee      	bne.n	8008a7a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3710      	adds	r7, #16
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	58024800 	.word	0x58024800

08008aac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b08c      	sub	sp, #48	; 0x30
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d101      	bne.n	8008abe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e39d      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0301 	and.w	r3, r3, #1
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 8087 	beq.w	8008bda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008acc:	4b88      	ldr	r3, [pc, #544]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008ad6:	4b86      	ldr	r3, [pc, #536]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ada:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ade:	2b10      	cmp	r3, #16
 8008ae0:	d007      	beq.n	8008af2 <HAL_RCC_OscConfig+0x46>
 8008ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ae4:	2b18      	cmp	r3, #24
 8008ae6:	d110      	bne.n	8008b0a <HAL_RCC_OscConfig+0x5e>
 8008ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aea:	f003 0303 	and.w	r3, r3, #3
 8008aee:	2b02      	cmp	r3, #2
 8008af0:	d10b      	bne.n	8008b0a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008af2:	4b7f      	ldr	r3, [pc, #508]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d06c      	beq.n	8008bd8 <HAL_RCC_OscConfig+0x12c>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d168      	bne.n	8008bd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	e377      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b12:	d106      	bne.n	8008b22 <HAL_RCC_OscConfig+0x76>
 8008b14:	4b76      	ldr	r3, [pc, #472]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a75      	ldr	r2, [pc, #468]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b1e:	6013      	str	r3, [r2, #0]
 8008b20:	e02e      	b.n	8008b80 <HAL_RCC_OscConfig+0xd4>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d10c      	bne.n	8008b44 <HAL_RCC_OscConfig+0x98>
 8008b2a:	4b71      	ldr	r3, [pc, #452]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a70      	ldr	r2, [pc, #448]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b34:	6013      	str	r3, [r2, #0]
 8008b36:	4b6e      	ldr	r3, [pc, #440]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a6d      	ldr	r2, [pc, #436]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008b40:	6013      	str	r3, [r2, #0]
 8008b42:	e01d      	b.n	8008b80 <HAL_RCC_OscConfig+0xd4>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008b4c:	d10c      	bne.n	8008b68 <HAL_RCC_OscConfig+0xbc>
 8008b4e:	4b68      	ldr	r3, [pc, #416]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a67      	ldr	r2, [pc, #412]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008b58:	6013      	str	r3, [r2, #0]
 8008b5a:	4b65      	ldr	r3, [pc, #404]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a64      	ldr	r2, [pc, #400]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b64:	6013      	str	r3, [r2, #0]
 8008b66:	e00b      	b.n	8008b80 <HAL_RCC_OscConfig+0xd4>
 8008b68:	4b61      	ldr	r3, [pc, #388]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a60      	ldr	r2, [pc, #384]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	4b5e      	ldr	r3, [pc, #376]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a5d      	ldr	r2, [pc, #372]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d013      	beq.n	8008bb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b88:	f7fc fb30 	bl	80051ec <HAL_GetTick>
 8008b8c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008b8e:	e008      	b.n	8008ba2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008b90:	f7fc fb2c 	bl	80051ec <HAL_GetTick>
 8008b94:	4602      	mov	r2, r0
 8008b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	2b64      	cmp	r3, #100	; 0x64
 8008b9c:	d901      	bls.n	8008ba2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	e32b      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008ba2:	4b53      	ldr	r3, [pc, #332]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d0f0      	beq.n	8008b90 <HAL_RCC_OscConfig+0xe4>
 8008bae:	e014      	b.n	8008bda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bb0:	f7fc fb1c 	bl	80051ec <HAL_GetTick>
 8008bb4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008bb6:	e008      	b.n	8008bca <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008bb8:	f7fc fb18 	bl	80051ec <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	2b64      	cmp	r3, #100	; 0x64
 8008bc4:	d901      	bls.n	8008bca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e317      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008bca:	4b49      	ldr	r3, [pc, #292]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1f0      	bne.n	8008bb8 <HAL_RCC_OscConfig+0x10c>
 8008bd6:	e000      	b.n	8008bda <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 0302 	and.w	r3, r3, #2
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 808c 	beq.w	8008d00 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008be8:	4b41      	ldr	r3, [pc, #260]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008bf0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008bf2:	4b3f      	ldr	r3, [pc, #252]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bf6:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008bf8:	6a3b      	ldr	r3, [r7, #32]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d007      	beq.n	8008c0e <HAL_RCC_OscConfig+0x162>
 8008bfe:	6a3b      	ldr	r3, [r7, #32]
 8008c00:	2b18      	cmp	r3, #24
 8008c02:	d137      	bne.n	8008c74 <HAL_RCC_OscConfig+0x1c8>
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	f003 0303 	and.w	r3, r3, #3
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d132      	bne.n	8008c74 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c0e:	4b38      	ldr	r3, [pc, #224]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f003 0304 	and.w	r3, r3, #4
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d005      	beq.n	8008c26 <HAL_RCC_OscConfig+0x17a>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	68db      	ldr	r3, [r3, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e2e9      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c26:	4b32      	ldr	r3, [pc, #200]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f023 0219 	bic.w	r2, r3, #25
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	68db      	ldr	r3, [r3, #12]
 8008c32:	492f      	ldr	r1, [pc, #188]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c34:	4313      	orrs	r3, r2
 8008c36:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008c38:	f7fc fad8 	bl	80051ec <HAL_GetTick>
 8008c3c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c3e:	e008      	b.n	8008c52 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008c40:	f7fc fad4 	bl	80051ec <HAL_GetTick>
 8008c44:	4602      	mov	r2, r0
 8008c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	2b02      	cmp	r3, #2
 8008c4c:	d901      	bls.n	8008c52 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	e2d3      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c52:	4b27      	ldr	r3, [pc, #156]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f003 0304 	and.w	r3, r3, #4
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d0f0      	beq.n	8008c40 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c5e:	4b24      	ldr	r3, [pc, #144]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	061b      	lsls	r3, r3, #24
 8008c6c:	4920      	ldr	r1, [pc, #128]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c72:	e045      	b.n	8008d00 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d026      	beq.n	8008cca <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c7c:	4b1c      	ldr	r3, [pc, #112]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f023 0219 	bic.w	r2, r3, #25
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	4919      	ldr	r1, [pc, #100]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c8e:	f7fc faad 	bl	80051ec <HAL_GetTick>
 8008c92:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c94:	e008      	b.n	8008ca8 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008c96:	f7fc faa9 	bl	80051ec <HAL_GetTick>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9e:	1ad3      	subs	r3, r2, r3
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d901      	bls.n	8008ca8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	e2a8      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ca8:	4b11      	ldr	r3, [pc, #68]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f003 0304 	and.w	r3, r3, #4
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d0f0      	beq.n	8008c96 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cb4:	4b0e      	ldr	r3, [pc, #56]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	061b      	lsls	r3, r3, #24
 8008cc2:	490b      	ldr	r1, [pc, #44]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	604b      	str	r3, [r1, #4]
 8008cc8:	e01a      	b.n	8008d00 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008cca:	4b09      	ldr	r3, [pc, #36]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a08      	ldr	r2, [pc, #32]	; (8008cf0 <HAL_RCC_OscConfig+0x244>)
 8008cd0:	f023 0301 	bic.w	r3, r3, #1
 8008cd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cd6:	f7fc fa89 	bl	80051ec <HAL_GetTick>
 8008cda:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008cdc:	e00a      	b.n	8008cf4 <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008cde:	f7fc fa85 	bl	80051ec <HAL_GetTick>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce6:	1ad3      	subs	r3, r2, r3
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d903      	bls.n	8008cf4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008cec:	2303      	movs	r3, #3
 8008cee:	e284      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
 8008cf0:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008cf4:	4b96      	ldr	r3, [pc, #600]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0304 	and.w	r3, r3, #4
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d1ee      	bne.n	8008cde <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 0310 	and.w	r3, r3, #16
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d06a      	beq.n	8008de2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d0c:	4b90      	ldr	r3, [pc, #576]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d0e:	691b      	ldr	r3, [r3, #16]
 8008d10:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008d14:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008d16:	4b8e      	ldr	r3, [pc, #568]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d1a:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	2b08      	cmp	r3, #8
 8008d20:	d007      	beq.n	8008d32 <HAL_RCC_OscConfig+0x286>
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	2b18      	cmp	r3, #24
 8008d26:	d11b      	bne.n	8008d60 <HAL_RCC_OscConfig+0x2b4>
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f003 0303 	and.w	r3, r3, #3
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d116      	bne.n	8008d60 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008d32:	4b87      	ldr	r3, [pc, #540]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d005      	beq.n	8008d4a <HAL_RCC_OscConfig+0x29e>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	69db      	ldr	r3, [r3, #28]
 8008d42:	2b80      	cmp	r3, #128	; 0x80
 8008d44:	d001      	beq.n	8008d4a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e257      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008d4a:	4b81      	ldr	r3, [pc, #516]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	061b      	lsls	r3, r3, #24
 8008d58:	497d      	ldr	r1, [pc, #500]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008d5e:	e040      	b.n	8008de2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	69db      	ldr	r3, [r3, #28]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d023      	beq.n	8008db0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008d68:	4b79      	ldr	r3, [pc, #484]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a78      	ldr	r2, [pc, #480]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d74:	f7fc fa3a 	bl	80051ec <HAL_GetTick>
 8008d78:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008d7a:	e008      	b.n	8008d8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008d7c:	f7fc fa36 	bl	80051ec <HAL_GetTick>
 8008d80:	4602      	mov	r2, r0
 8008d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	2b02      	cmp	r3, #2
 8008d88:	d901      	bls.n	8008d8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e235      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008d8e:	4b70      	ldr	r3, [pc, #448]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d0f0      	beq.n	8008d7c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008d9a:	4b6d      	ldr	r3, [pc, #436]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008d9c:	68db      	ldr	r3, [r3, #12]
 8008d9e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a1b      	ldr	r3, [r3, #32]
 8008da6:	061b      	lsls	r3, r3, #24
 8008da8:	4969      	ldr	r1, [pc, #420]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008daa:	4313      	orrs	r3, r2
 8008dac:	60cb      	str	r3, [r1, #12]
 8008dae:	e018      	b.n	8008de2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008db0:	4b67      	ldr	r3, [pc, #412]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a66      	ldr	r2, [pc, #408]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008db6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dbc:	f7fc fa16 	bl	80051ec <HAL_GetTick>
 8008dc0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008dc2:	e008      	b.n	8008dd6 <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008dc4:	f7fc fa12 	bl	80051ec <HAL_GetTick>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d901      	bls.n	8008dd6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8008dd2:	2303      	movs	r3, #3
 8008dd4:	e211      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008dd6:	4b5e      	ldr	r3, [pc, #376]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1f0      	bne.n	8008dc4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 0308 	and.w	r3, r3, #8
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d036      	beq.n	8008e5c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	695b      	ldr	r3, [r3, #20]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d019      	beq.n	8008e2a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008df6:	4b56      	ldr	r3, [pc, #344]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008dfa:	4a55      	ldr	r2, [pc, #340]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008dfc:	f043 0301 	orr.w	r3, r3, #1
 8008e00:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e02:	f7fc f9f3 	bl	80051ec <HAL_GetTick>
 8008e06:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008e08:	e008      	b.n	8008e1c <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008e0a:	f7fc f9ef 	bl	80051ec <HAL_GetTick>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d901      	bls.n	8008e1c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e1ee      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008e1c:	4b4c      	ldr	r3, [pc, #304]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e20:	f003 0302 	and.w	r3, r3, #2
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d0f0      	beq.n	8008e0a <HAL_RCC_OscConfig+0x35e>
 8008e28:	e018      	b.n	8008e5c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e2a:	4b49      	ldr	r3, [pc, #292]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e2e:	4a48      	ldr	r2, [pc, #288]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e30:	f023 0301 	bic.w	r3, r3, #1
 8008e34:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e36:	f7fc f9d9 	bl	80051ec <HAL_GetTick>
 8008e3a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008e3c:	e008      	b.n	8008e50 <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008e3e:	f7fc f9d5 	bl	80051ec <HAL_GetTick>
 8008e42:	4602      	mov	r2, r0
 8008e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e46:	1ad3      	subs	r3, r2, r3
 8008e48:	2b02      	cmp	r3, #2
 8008e4a:	d901      	bls.n	8008e50 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008e4c:	2303      	movs	r3, #3
 8008e4e:	e1d4      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008e50:	4b3f      	ldr	r3, [pc, #252]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e54:	f003 0302 	and.w	r3, r3, #2
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1f0      	bne.n	8008e3e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f003 0320 	and.w	r3, r3, #32
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d036      	beq.n	8008ed6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	699b      	ldr	r3, [r3, #24]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d019      	beq.n	8008ea4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008e70:	4b37      	ldr	r3, [pc, #220]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a36      	ldr	r2, [pc, #216]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e76:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008e7a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008e7c:	f7fc f9b6 	bl	80051ec <HAL_GetTick>
 8008e80:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008e82:	e008      	b.n	8008e96 <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008e84:	f7fc f9b2 	bl	80051ec <HAL_GetTick>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8c:	1ad3      	subs	r3, r2, r3
 8008e8e:	2b02      	cmp	r3, #2
 8008e90:	d901      	bls.n	8008e96 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008e92:	2303      	movs	r3, #3
 8008e94:	e1b1      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008e96:	4b2e      	ldr	r3, [pc, #184]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d0f0      	beq.n	8008e84 <HAL_RCC_OscConfig+0x3d8>
 8008ea2:	e018      	b.n	8008ed6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008ea4:	4b2a      	ldr	r3, [pc, #168]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a29      	ldr	r2, [pc, #164]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008eaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008eae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008eb0:	f7fc f99c 	bl	80051ec <HAL_GetTick>
 8008eb4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008eb6:	e008      	b.n	8008eca <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008eb8:	f7fc f998 	bl	80051ec <HAL_GetTick>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec0:	1ad3      	subs	r3, r2, r3
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d901      	bls.n	8008eca <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e197      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008eca:	4b21      	ldr	r3, [pc, #132]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1f0      	bne.n	8008eb8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f003 0304 	and.w	r3, r3, #4
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f000 8086 	beq.w	8008ff0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008ee4:	4b1b      	ldr	r3, [pc, #108]	; (8008f54 <HAL_RCC_OscConfig+0x4a8>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a1a      	ldr	r2, [pc, #104]	; (8008f54 <HAL_RCC_OscConfig+0x4a8>)
 8008eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008eee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ef0:	f7fc f97c 	bl	80051ec <HAL_GetTick>
 8008ef4:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ef6:	e008      	b.n	8008f0a <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008ef8:	f7fc f978 	bl	80051ec <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	2b64      	cmp	r3, #100	; 0x64
 8008f04:	d901      	bls.n	8008f0a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e177      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f0a:	4b12      	ldr	r3, [pc, #72]	; (8008f54 <HAL_RCC_OscConfig+0x4a8>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d0f0      	beq.n	8008ef8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d106      	bne.n	8008f2c <HAL_RCC_OscConfig+0x480>
 8008f1e:	4b0c      	ldr	r3, [pc, #48]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f22:	4a0b      	ldr	r2, [pc, #44]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008f24:	f043 0301 	orr.w	r3, r3, #1
 8008f28:	6713      	str	r3, [r2, #112]	; 0x70
 8008f2a:	e032      	b.n	8008f92 <HAL_RCC_OscConfig+0x4e6>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	689b      	ldr	r3, [r3, #8]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d111      	bne.n	8008f58 <HAL_RCC_OscConfig+0x4ac>
 8008f34:	4b06      	ldr	r3, [pc, #24]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f38:	4a05      	ldr	r2, [pc, #20]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008f3a:	f023 0301 	bic.w	r3, r3, #1
 8008f3e:	6713      	str	r3, [r2, #112]	; 0x70
 8008f40:	4b03      	ldr	r3, [pc, #12]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f44:	4a02      	ldr	r2, [pc, #8]	; (8008f50 <HAL_RCC_OscConfig+0x4a4>)
 8008f46:	f023 0304 	bic.w	r3, r3, #4
 8008f4a:	6713      	str	r3, [r2, #112]	; 0x70
 8008f4c:	e021      	b.n	8008f92 <HAL_RCC_OscConfig+0x4e6>
 8008f4e:	bf00      	nop
 8008f50:	58024400 	.word	0x58024400
 8008f54:	58024800 	.word	0x58024800
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	689b      	ldr	r3, [r3, #8]
 8008f5c:	2b05      	cmp	r3, #5
 8008f5e:	d10c      	bne.n	8008f7a <HAL_RCC_OscConfig+0x4ce>
 8008f60:	4b83      	ldr	r3, [pc, #524]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f64:	4a82      	ldr	r2, [pc, #520]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f66:	f043 0304 	orr.w	r3, r3, #4
 8008f6a:	6713      	str	r3, [r2, #112]	; 0x70
 8008f6c:	4b80      	ldr	r3, [pc, #512]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f70:	4a7f      	ldr	r2, [pc, #508]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f72:	f043 0301 	orr.w	r3, r3, #1
 8008f76:	6713      	str	r3, [r2, #112]	; 0x70
 8008f78:	e00b      	b.n	8008f92 <HAL_RCC_OscConfig+0x4e6>
 8008f7a:	4b7d      	ldr	r3, [pc, #500]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f7e:	4a7c      	ldr	r2, [pc, #496]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f80:	f023 0301 	bic.w	r3, r3, #1
 8008f84:	6713      	str	r3, [r2, #112]	; 0x70
 8008f86:	4b7a      	ldr	r3, [pc, #488]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f8a:	4a79      	ldr	r2, [pc, #484]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008f8c:	f023 0304 	bic.w	r3, r3, #4
 8008f90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d015      	beq.n	8008fc6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f9a:	f7fc f927 	bl	80051ec <HAL_GetTick>
 8008f9e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008fa0:	e00a      	b.n	8008fb8 <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008fa2:	f7fc f923 	bl	80051ec <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d901      	bls.n	8008fb8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e120      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008fb8:	4b6d      	ldr	r3, [pc, #436]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fbc:	f003 0302 	and.w	r3, r3, #2
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d0ee      	beq.n	8008fa2 <HAL_RCC_OscConfig+0x4f6>
 8008fc4:	e014      	b.n	8008ff0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fc6:	f7fc f911 	bl	80051ec <HAL_GetTick>
 8008fca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008fcc:	e00a      	b.n	8008fe4 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008fce:	f7fc f90d 	bl	80051ec <HAL_GetTick>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	1ad3      	subs	r3, r2, r3
 8008fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d901      	bls.n	8008fe4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	e10a      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008fe4:	4b62      	ldr	r3, [pc, #392]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fe8:	f003 0302 	and.w	r3, r3, #2
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d1ee      	bne.n	8008fce <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 80ff 	beq.w	80091f8 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008ffa:	4b5d      	ldr	r3, [pc, #372]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8008ffc:	691b      	ldr	r3, [r3, #16]
 8008ffe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009002:	2b18      	cmp	r3, #24
 8009004:	f000 80ba 	beq.w	800917c <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900c:	2b02      	cmp	r3, #2
 800900e:	f040 8095 	bne.w	800913c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009012:	4b57      	ldr	r3, [pc, #348]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4a56      	ldr	r2, [pc, #344]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009018:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800901c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800901e:	f7fc f8e5 	bl	80051ec <HAL_GetTick>
 8009022:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009024:	e008      	b.n	8009038 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009026:	f7fc f8e1 	bl	80051ec <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	2b02      	cmp	r3, #2
 8009032:	d901      	bls.n	8009038 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009034:	2303      	movs	r3, #3
 8009036:	e0e0      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009038:	4b4d      	ldr	r3, [pc, #308]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1f0      	bne.n	8009026 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009044:	4b4a      	ldr	r3, [pc, #296]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009046:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009048:	4b4a      	ldr	r3, [pc, #296]	; (8009174 <HAL_RCC_OscConfig+0x6c8>)
 800904a:	4013      	ands	r3, r2
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009054:	0112      	lsls	r2, r2, #4
 8009056:	430a      	orrs	r2, r1
 8009058:	4945      	ldr	r1, [pc, #276]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 800905a:	4313      	orrs	r3, r2
 800905c:	628b      	str	r3, [r1, #40]	; 0x28
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009062:	3b01      	subs	r3, #1
 8009064:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800906c:	3b01      	subs	r3, #1
 800906e:	025b      	lsls	r3, r3, #9
 8009070:	b29b      	uxth	r3, r3
 8009072:	431a      	orrs	r2, r3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009078:	3b01      	subs	r3, #1
 800907a:	041b      	lsls	r3, r3, #16
 800907c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009080:	431a      	orrs	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009086:	3b01      	subs	r3, #1
 8009088:	061b      	lsls	r3, r3, #24
 800908a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800908e:	4938      	ldr	r1, [pc, #224]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009090:	4313      	orrs	r3, r2
 8009092:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8009094:	4b36      	ldr	r3, [pc, #216]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009098:	4a35      	ldr	r2, [pc, #212]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 800909a:	f023 0301 	bic.w	r3, r3, #1
 800909e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80090a0:	4b33      	ldr	r3, [pc, #204]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090a4:	4b34      	ldr	r3, [pc, #208]	; (8009178 <HAL_RCC_OscConfig+0x6cc>)
 80090a6:	4013      	ands	r3, r2
 80090a8:	687a      	ldr	r2, [r7, #4]
 80090aa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80090ac:	00d2      	lsls	r2, r2, #3
 80090ae:	4930      	ldr	r1, [pc, #192]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090b0:	4313      	orrs	r3, r2
 80090b2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80090b4:	4b2e      	ldr	r3, [pc, #184]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b8:	f023 020c 	bic.w	r2, r3, #12
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090c0:	492b      	ldr	r1, [pc, #172]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090c2:	4313      	orrs	r3, r2
 80090c4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80090c6:	4b2a      	ldr	r3, [pc, #168]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ca:	f023 0202 	bic.w	r2, r3, #2
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090d2:	4927      	ldr	r1, [pc, #156]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090d4:	4313      	orrs	r3, r2
 80090d6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80090d8:	4b25      	ldr	r3, [pc, #148]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090dc:	4a24      	ldr	r2, [pc, #144]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090e4:	4b22      	ldr	r3, [pc, #136]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090e8:	4a21      	ldr	r2, [pc, #132]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80090ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80090f0:	4b1f      	ldr	r3, [pc, #124]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090f4:	4a1e      	ldr	r2, [pc, #120]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80090fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80090fc:	4b1c      	ldr	r3, [pc, #112]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 80090fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009100:	4a1b      	ldr	r2, [pc, #108]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009102:	f043 0301 	orr.w	r3, r3, #1
 8009106:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009108:	4b19      	ldr	r3, [pc, #100]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a18      	ldr	r2, [pc, #96]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 800910e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009112:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009114:	f7fc f86a 	bl	80051ec <HAL_GetTick>
 8009118:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800911a:	e008      	b.n	800912e <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800911c:	f7fc f866 	bl	80051ec <HAL_GetTick>
 8009120:	4602      	mov	r2, r0
 8009122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009124:	1ad3      	subs	r3, r2, r3
 8009126:	2b02      	cmp	r3, #2
 8009128:	d901      	bls.n	800912e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800912a:	2303      	movs	r3, #3
 800912c:	e065      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800912e:	4b10      	ldr	r3, [pc, #64]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009136:	2b00      	cmp	r3, #0
 8009138:	d0f0      	beq.n	800911c <HAL_RCC_OscConfig+0x670>
 800913a:	e05d      	b.n	80091f8 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800913c:	4b0c      	ldr	r3, [pc, #48]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a0b      	ldr	r2, [pc, #44]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009142:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009148:	f7fc f850 	bl	80051ec <HAL_GetTick>
 800914c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800914e:	e008      	b.n	8009162 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009150:	f7fc f84c 	bl	80051ec <HAL_GetTick>
 8009154:	4602      	mov	r2, r0
 8009156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009158:	1ad3      	subs	r3, r2, r3
 800915a:	2b02      	cmp	r3, #2
 800915c:	d901      	bls.n	8009162 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800915e:	2303      	movs	r3, #3
 8009160:	e04b      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009162:	4b03      	ldr	r3, [pc, #12]	; (8009170 <HAL_RCC_OscConfig+0x6c4>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1f0      	bne.n	8009150 <HAL_RCC_OscConfig+0x6a4>
 800916e:	e043      	b.n	80091f8 <HAL_RCC_OscConfig+0x74c>
 8009170:	58024400 	.word	0x58024400
 8009174:	fffffc0c 	.word	0xfffffc0c
 8009178:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800917c:	4b21      	ldr	r3, [pc, #132]	; (8009204 <HAL_RCC_OscConfig+0x758>)
 800917e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009180:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009182:	4b20      	ldr	r3, [pc, #128]	; (8009204 <HAL_RCC_OscConfig+0x758>)
 8009184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009186:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800918c:	2b01      	cmp	r3, #1
 800918e:	d031      	beq.n	80091f4 <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	f003 0203 	and.w	r2, r3, #3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800919a:	429a      	cmp	r2, r3
 800919c:	d12a      	bne.n	80091f4 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	091b      	lsrs	r3, r3, #4
 80091a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d122      	bne.n	80091f4 <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d11a      	bne.n	80091f4 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	0a5b      	lsrs	r3, r3, #9
 80091c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091ca:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d111      	bne.n	80091f4 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	0c1b      	lsrs	r3, r3, #16
 80091d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091dc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80091de:	429a      	cmp	r2, r3
 80091e0:	d108      	bne.n	80091f4 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	0e1b      	lsrs	r3, r3, #24
 80091e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ee:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d001      	beq.n	80091f8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e000      	b.n	80091fa <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3730      	adds	r7, #48	; 0x30
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	58024400 	.word	0x58024400

08009208 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b086      	sub	sp, #24
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d101      	bne.n	800921c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e19c      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800921c:	4b8a      	ldr	r3, [pc, #552]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f003 030f 	and.w	r3, r3, #15
 8009224:	683a      	ldr	r2, [r7, #0]
 8009226:	429a      	cmp	r2, r3
 8009228:	d910      	bls.n	800924c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800922a:	4b87      	ldr	r3, [pc, #540]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f023 020f 	bic.w	r2, r3, #15
 8009232:	4985      	ldr	r1, [pc, #532]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	4313      	orrs	r3, r2
 8009238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800923a:	4b83      	ldr	r3, [pc, #524]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 030f 	and.w	r3, r3, #15
 8009242:	683a      	ldr	r2, [r7, #0]
 8009244:	429a      	cmp	r2, r3
 8009246:	d001      	beq.n	800924c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	e184      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f003 0304 	and.w	r3, r3, #4
 8009254:	2b00      	cmp	r3, #0
 8009256:	d010      	beq.n	800927a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	691a      	ldr	r2, [r3, #16]
 800925c:	4b7b      	ldr	r3, [pc, #492]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800925e:	699b      	ldr	r3, [r3, #24]
 8009260:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009264:	429a      	cmp	r2, r3
 8009266:	d908      	bls.n	800927a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009268:	4b78      	ldr	r3, [pc, #480]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800926a:	699b      	ldr	r3, [r3, #24]
 800926c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	691b      	ldr	r3, [r3, #16]
 8009274:	4975      	ldr	r1, [pc, #468]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009276:	4313      	orrs	r3, r2
 8009278:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f003 0308 	and.w	r3, r3, #8
 8009282:	2b00      	cmp	r3, #0
 8009284:	d010      	beq.n	80092a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	695a      	ldr	r2, [r3, #20]
 800928a:	4b70      	ldr	r3, [pc, #448]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800928c:	69db      	ldr	r3, [r3, #28]
 800928e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009292:	429a      	cmp	r2, r3
 8009294:	d908      	bls.n	80092a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009296:	4b6d      	ldr	r3, [pc, #436]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009298:	69db      	ldr	r3, [r3, #28]
 800929a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	695b      	ldr	r3, [r3, #20]
 80092a2:	496a      	ldr	r1, [pc, #424]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80092a4:	4313      	orrs	r3, r2
 80092a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f003 0310 	and.w	r3, r3, #16
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d010      	beq.n	80092d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	699a      	ldr	r2, [r3, #24]
 80092b8:	4b64      	ldr	r3, [pc, #400]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80092ba:	69db      	ldr	r3, [r3, #28]
 80092bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d908      	bls.n	80092d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80092c4:	4b61      	ldr	r3, [pc, #388]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80092c6:	69db      	ldr	r3, [r3, #28]
 80092c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	699b      	ldr	r3, [r3, #24]
 80092d0:	495e      	ldr	r1, [pc, #376]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80092d2:	4313      	orrs	r3, r2
 80092d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f003 0320 	and.w	r3, r3, #32
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d010      	beq.n	8009304 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	69da      	ldr	r2, [r3, #28]
 80092e6:	4b59      	ldr	r3, [pc, #356]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80092e8:	6a1b      	ldr	r3, [r3, #32]
 80092ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d908      	bls.n	8009304 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80092f2:	4b56      	ldr	r3, [pc, #344]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80092f4:	6a1b      	ldr	r3, [r3, #32]
 80092f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	69db      	ldr	r3, [r3, #28]
 80092fe:	4953      	ldr	r1, [pc, #332]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009300:	4313      	orrs	r3, r2
 8009302:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f003 0302 	and.w	r3, r3, #2
 800930c:	2b00      	cmp	r3, #0
 800930e:	d010      	beq.n	8009332 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68da      	ldr	r2, [r3, #12]
 8009314:	4b4d      	ldr	r3, [pc, #308]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	f003 030f 	and.w	r3, r3, #15
 800931c:	429a      	cmp	r2, r3
 800931e:	d908      	bls.n	8009332 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009320:	4b4a      	ldr	r3, [pc, #296]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009322:	699b      	ldr	r3, [r3, #24]
 8009324:	f023 020f 	bic.w	r2, r3, #15
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	4947      	ldr	r1, [pc, #284]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800932e:	4313      	orrs	r3, r2
 8009330:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0301 	and.w	r3, r3, #1
 800933a:	2b00      	cmp	r3, #0
 800933c:	d055      	beq.n	80093ea <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800933e:	4b43      	ldr	r3, [pc, #268]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009340:	699b      	ldr	r3, [r3, #24]
 8009342:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	4940      	ldr	r1, [pc, #256]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800934c:	4313      	orrs	r3, r2
 800934e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	2b02      	cmp	r3, #2
 8009356:	d107      	bne.n	8009368 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009358:	4b3c      	ldr	r3, [pc, #240]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009360:	2b00      	cmp	r3, #0
 8009362:	d121      	bne.n	80093a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	e0f6      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	2b03      	cmp	r3, #3
 800936e:	d107      	bne.n	8009380 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009370:	4b36      	ldr	r3, [pc, #216]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d115      	bne.n	80093a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	e0ea      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	2b01      	cmp	r3, #1
 8009386:	d107      	bne.n	8009398 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009388:	4b30      	ldr	r3, [pc, #192]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009390:	2b00      	cmp	r3, #0
 8009392:	d109      	bne.n	80093a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	e0de      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009398:	4b2c      	ldr	r3, [pc, #176]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f003 0304 	and.w	r3, r3, #4
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d101      	bne.n	80093a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
 80093a6:	e0d6      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80093a8:	4b28      	ldr	r3, [pc, #160]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	f023 0207 	bic.w	r2, r3, #7
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	4925      	ldr	r1, [pc, #148]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80093b6:	4313      	orrs	r3, r2
 80093b8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093ba:	f7fb ff17 	bl	80051ec <HAL_GetTick>
 80093be:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093c0:	e00a      	b.n	80093d8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093c2:	f7fb ff13 	bl	80051ec <HAL_GetTick>
 80093c6:	4602      	mov	r2, r0
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	1ad3      	subs	r3, r2, r3
 80093cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d901      	bls.n	80093d8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80093d4:	2303      	movs	r3, #3
 80093d6:	e0be      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093d8:	4b1c      	ldr	r3, [pc, #112]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	00db      	lsls	r3, r3, #3
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d1eb      	bne.n	80093c2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 0302 	and.w	r3, r3, #2
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d010      	beq.n	8009418 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	68da      	ldr	r2, [r3, #12]
 80093fa:	4b14      	ldr	r3, [pc, #80]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 80093fc:	699b      	ldr	r3, [r3, #24]
 80093fe:	f003 030f 	and.w	r3, r3, #15
 8009402:	429a      	cmp	r2, r3
 8009404:	d208      	bcs.n	8009418 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009406:	4b11      	ldr	r3, [pc, #68]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	f023 020f 	bic.w	r2, r3, #15
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	68db      	ldr	r3, [r3, #12]
 8009412:	490e      	ldr	r1, [pc, #56]	; (800944c <HAL_RCC_ClockConfig+0x244>)
 8009414:	4313      	orrs	r3, r2
 8009416:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009418:	4b0b      	ldr	r3, [pc, #44]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 030f 	and.w	r3, r3, #15
 8009420:	683a      	ldr	r2, [r7, #0]
 8009422:	429a      	cmp	r2, r3
 8009424:	d214      	bcs.n	8009450 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009426:	4b08      	ldr	r3, [pc, #32]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f023 020f 	bic.w	r2, r3, #15
 800942e:	4906      	ldr	r1, [pc, #24]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	4313      	orrs	r3, r2
 8009434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009436:	4b04      	ldr	r3, [pc, #16]	; (8009448 <HAL_RCC_ClockConfig+0x240>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 030f 	and.w	r3, r3, #15
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	429a      	cmp	r2, r3
 8009442:	d005      	beq.n	8009450 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009444:	2301      	movs	r3, #1
 8009446:	e086      	b.n	8009556 <HAL_RCC_ClockConfig+0x34e>
 8009448:	52002000 	.word	0x52002000
 800944c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f003 0304 	and.w	r3, r3, #4
 8009458:	2b00      	cmp	r3, #0
 800945a:	d010      	beq.n	800947e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	691a      	ldr	r2, [r3, #16]
 8009460:	4b3f      	ldr	r3, [pc, #252]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009468:	429a      	cmp	r2, r3
 800946a:	d208      	bcs.n	800947e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800946c:	4b3c      	ldr	r3, [pc, #240]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 800946e:	699b      	ldr	r3, [r3, #24]
 8009470:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	691b      	ldr	r3, [r3, #16]
 8009478:	4939      	ldr	r1, [pc, #228]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 800947a:	4313      	orrs	r3, r2
 800947c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 0308 	and.w	r3, r3, #8
 8009486:	2b00      	cmp	r3, #0
 8009488:	d010      	beq.n	80094ac <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	695a      	ldr	r2, [r3, #20]
 800948e:	4b34      	ldr	r3, [pc, #208]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 8009490:	69db      	ldr	r3, [r3, #28]
 8009492:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009496:	429a      	cmp	r2, r3
 8009498:	d208      	bcs.n	80094ac <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800949a:	4b31      	ldr	r3, [pc, #196]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 800949c:	69db      	ldr	r3, [r3, #28]
 800949e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	695b      	ldr	r3, [r3, #20]
 80094a6:	492e      	ldr	r1, [pc, #184]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 80094a8:	4313      	orrs	r3, r2
 80094aa:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f003 0310 	and.w	r3, r3, #16
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d010      	beq.n	80094da <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	699a      	ldr	r2, [r3, #24]
 80094bc:	4b28      	ldr	r3, [pc, #160]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 80094be:	69db      	ldr	r3, [r3, #28]
 80094c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d208      	bcs.n	80094da <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80094c8:	4b25      	ldr	r3, [pc, #148]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 80094ca:	69db      	ldr	r3, [r3, #28]
 80094cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	4922      	ldr	r1, [pc, #136]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 80094d6:	4313      	orrs	r3, r2
 80094d8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f003 0320 	and.w	r3, r3, #32
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d010      	beq.n	8009508 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	69da      	ldr	r2, [r3, #28]
 80094ea:	4b1d      	ldr	r3, [pc, #116]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 80094ec:	6a1b      	ldr	r3, [r3, #32]
 80094ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d208      	bcs.n	8009508 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80094f6:	4b1a      	ldr	r3, [pc, #104]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 80094f8:	6a1b      	ldr	r3, [r3, #32]
 80094fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	69db      	ldr	r3, [r3, #28]
 8009502:	4917      	ldr	r1, [pc, #92]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 8009504:	4313      	orrs	r3, r2
 8009506:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009508:	f000 f834 	bl	8009574 <HAL_RCC_GetSysClockFreq>
 800950c:	4602      	mov	r2, r0
 800950e:	4b14      	ldr	r3, [pc, #80]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	0a1b      	lsrs	r3, r3, #8
 8009514:	f003 030f 	and.w	r3, r3, #15
 8009518:	4912      	ldr	r1, [pc, #72]	; (8009564 <HAL_RCC_ClockConfig+0x35c>)
 800951a:	5ccb      	ldrb	r3, [r1, r3]
 800951c:	f003 031f 	and.w	r3, r3, #31
 8009520:	fa22 f303 	lsr.w	r3, r2, r3
 8009524:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009526:	4b0e      	ldr	r3, [pc, #56]	; (8009560 <HAL_RCC_ClockConfig+0x358>)
 8009528:	699b      	ldr	r3, [r3, #24]
 800952a:	f003 030f 	and.w	r3, r3, #15
 800952e:	4a0d      	ldr	r2, [pc, #52]	; (8009564 <HAL_RCC_ClockConfig+0x35c>)
 8009530:	5cd3      	ldrb	r3, [r2, r3]
 8009532:	f003 031f 	and.w	r3, r3, #31
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	fa22 f303 	lsr.w	r3, r2, r3
 800953c:	4a0a      	ldr	r2, [pc, #40]	; (8009568 <HAL_RCC_ClockConfig+0x360>)
 800953e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009540:	4a0a      	ldr	r2, [pc, #40]	; (800956c <HAL_RCC_ClockConfig+0x364>)
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8009546:	4b0a      	ldr	r3, [pc, #40]	; (8009570 <HAL_RCC_ClockConfig+0x368>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4618      	mov	r0, r3
 800954c:	f7fb fe04 	bl	8005158 <HAL_InitTick>
 8009550:	4603      	mov	r3, r0
 8009552:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009554:	7bfb      	ldrb	r3, [r7, #15]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	58024400 	.word	0x58024400
 8009564:	0800fdf0 	.word	0x0800fdf0
 8009568:	240001c4 	.word	0x240001c4
 800956c:	240001c0 	.word	0x240001c0
 8009570:	240001d0 	.word	0x240001d0

08009574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009574:	b480      	push	{r7}
 8009576:	b089      	sub	sp, #36	; 0x24
 8009578:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800957a:	4bb3      	ldr	r3, [pc, #716]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800957c:	691b      	ldr	r3, [r3, #16]
 800957e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009582:	2b18      	cmp	r3, #24
 8009584:	f200 8155 	bhi.w	8009832 <HAL_RCC_GetSysClockFreq+0x2be>
 8009588:	a201      	add	r2, pc, #4	; (adr r2, 8009590 <HAL_RCC_GetSysClockFreq+0x1c>)
 800958a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800958e:	bf00      	nop
 8009590:	080095f5 	.word	0x080095f5
 8009594:	08009833 	.word	0x08009833
 8009598:	08009833 	.word	0x08009833
 800959c:	08009833 	.word	0x08009833
 80095a0:	08009833 	.word	0x08009833
 80095a4:	08009833 	.word	0x08009833
 80095a8:	08009833 	.word	0x08009833
 80095ac:	08009833 	.word	0x08009833
 80095b0:	0800961b 	.word	0x0800961b
 80095b4:	08009833 	.word	0x08009833
 80095b8:	08009833 	.word	0x08009833
 80095bc:	08009833 	.word	0x08009833
 80095c0:	08009833 	.word	0x08009833
 80095c4:	08009833 	.word	0x08009833
 80095c8:	08009833 	.word	0x08009833
 80095cc:	08009833 	.word	0x08009833
 80095d0:	08009621 	.word	0x08009621
 80095d4:	08009833 	.word	0x08009833
 80095d8:	08009833 	.word	0x08009833
 80095dc:	08009833 	.word	0x08009833
 80095e0:	08009833 	.word	0x08009833
 80095e4:	08009833 	.word	0x08009833
 80095e8:	08009833 	.word	0x08009833
 80095ec:	08009833 	.word	0x08009833
 80095f0:	08009627 	.word	0x08009627
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095f4:	4b94      	ldr	r3, [pc, #592]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f003 0320 	and.w	r3, r3, #32
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d009      	beq.n	8009614 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009600:	4b91      	ldr	r3, [pc, #580]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	08db      	lsrs	r3, r3, #3
 8009606:	f003 0303 	and.w	r3, r3, #3
 800960a:	4a90      	ldr	r2, [pc, #576]	; (800984c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800960c:	fa22 f303 	lsr.w	r3, r2, r3
 8009610:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8009612:	e111      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009614:	4b8d      	ldr	r3, [pc, #564]	; (800984c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009616:	61bb      	str	r3, [r7, #24]
    break;
 8009618:	e10e      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800961a:	4b8d      	ldr	r3, [pc, #564]	; (8009850 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800961c:	61bb      	str	r3, [r7, #24]
    break;
 800961e:	e10b      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8009620:	4b8c      	ldr	r3, [pc, #560]	; (8009854 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009622:	61bb      	str	r3, [r7, #24]
    break;
 8009624:	e108      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009626:	4b88      	ldr	r3, [pc, #544]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800962a:	f003 0303 	and.w	r3, r3, #3
 800962e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8009630:	4b85      	ldr	r3, [pc, #532]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009634:	091b      	lsrs	r3, r3, #4
 8009636:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800963a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800963c:	4b82      	ldr	r3, [pc, #520]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800963e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009640:	f003 0301 	and.w	r3, r3, #1
 8009644:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009646:	4b80      	ldr	r3, [pc, #512]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800964a:	08db      	lsrs	r3, r3, #3
 800964c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009650:	68fa      	ldr	r2, [r7, #12]
 8009652:	fb02 f303 	mul.w	r3, r2, r3
 8009656:	ee07 3a90 	vmov	s15, r3
 800965a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800965e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	2b00      	cmp	r3, #0
 8009666:	f000 80e1 	beq.w	800982c <HAL_RCC_GetSysClockFreq+0x2b8>
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	2b02      	cmp	r3, #2
 800966e:	f000 8083 	beq.w	8009778 <HAL_RCC_GetSysClockFreq+0x204>
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	2b02      	cmp	r3, #2
 8009676:	f200 80a1 	bhi.w	80097bc <HAL_RCC_GetSysClockFreq+0x248>
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d003      	beq.n	8009688 <HAL_RCC_GetSysClockFreq+0x114>
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	2b01      	cmp	r3, #1
 8009684:	d056      	beq.n	8009734 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009686:	e099      	b.n	80097bc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009688:	4b6f      	ldr	r3, [pc, #444]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f003 0320 	and.w	r3, r3, #32
 8009690:	2b00      	cmp	r3, #0
 8009692:	d02d      	beq.n	80096f0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009694:	4b6c      	ldr	r3, [pc, #432]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	08db      	lsrs	r3, r3, #3
 800969a:	f003 0303 	and.w	r3, r3, #3
 800969e:	4a6b      	ldr	r2, [pc, #428]	; (800984c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80096a0:	fa22 f303 	lsr.w	r3, r2, r3
 80096a4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	ee07 3a90 	vmov	s15, r3
 80096ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	ee07 3a90 	vmov	s15, r3
 80096b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096be:	4b62      	ldr	r3, [pc, #392]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80096c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096c6:	ee07 3a90 	vmov	s15, r3
 80096ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80096d2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8009858 <HAL_RCC_GetSysClockFreq+0x2e4>
 80096d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80096e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80096ee:	e087      	b.n	8009800 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	ee07 3a90 	vmov	s15, r3
 80096f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096fa:	eddf 6a58 	vldr	s13, [pc, #352]	; 800985c <HAL_RCC_GetSysClockFreq+0x2e8>
 80096fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009702:	4b51      	ldr	r3, [pc, #324]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800970a:	ee07 3a90 	vmov	s15, r3
 800970e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009712:	ed97 6a02 	vldr	s12, [r7, #8]
 8009716:	eddf 5a50 	vldr	s11, [pc, #320]	; 8009858 <HAL_RCC_GetSysClockFreq+0x2e4>
 800971a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800971e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009722:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800972a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800972e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009732:	e065      	b.n	8009800 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	ee07 3a90 	vmov	s15, r3
 800973a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800973e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009860 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009746:	4b40      	ldr	r3, [pc, #256]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800974a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800974e:	ee07 3a90 	vmov	s15, r3
 8009752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009756:	ed97 6a02 	vldr	s12, [r7, #8]
 800975a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8009858 <HAL_RCC_GetSysClockFreq+0x2e4>
 800975e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009766:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800976a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800976e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009772:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009776:	e043      	b.n	8009800 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	ee07 3a90 	vmov	s15, r3
 800977e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009782:	eddf 6a38 	vldr	s13, [pc, #224]	; 8009864 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800978a:	4b2f      	ldr	r3, [pc, #188]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800978c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800978e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009792:	ee07 3a90 	vmov	s15, r3
 8009796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800979a:	ed97 6a02 	vldr	s12, [r7, #8]
 800979e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009858 <HAL_RCC_GetSysClockFreq+0x2e4>
 80097a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80097ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80097ba:	e021      	b.n	8009800 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	ee07 3a90 	vmov	s15, r3
 80097c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097c6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009860 <HAL_RCC_GetSysClockFreq+0x2ec>
 80097ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097ce:	4b1e      	ldr	r3, [pc, #120]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097d6:	ee07 3a90 	vmov	s15, r3
 80097da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097de:	ed97 6a02 	vldr	s12, [r7, #8]
 80097e2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8009858 <HAL_RCC_GetSysClockFreq+0x2e4>
 80097e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80097f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80097fe:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8009800:	4b11      	ldr	r3, [pc, #68]	; (8009848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009804:	0a5b      	lsrs	r3, r3, #9
 8009806:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800980a:	3301      	adds	r3, #1
 800980c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	ee07 3a90 	vmov	s15, r3
 8009814:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009818:	edd7 6a07 	vldr	s13, [r7, #28]
 800981c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009824:	ee17 3a90 	vmov	r3, s15
 8009828:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800982a:	e005      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800982c:	2300      	movs	r3, #0
 800982e:	61bb      	str	r3, [r7, #24]
    break;
 8009830:	e002      	b.n	8009838 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8009832:	4b07      	ldr	r3, [pc, #28]	; (8009850 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009834:	61bb      	str	r3, [r7, #24]
    break;
 8009836:	bf00      	nop
  }

  return sysclockfreq;
 8009838:	69bb      	ldr	r3, [r7, #24]
}
 800983a:	4618      	mov	r0, r3
 800983c:	3724      	adds	r7, #36	; 0x24
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr
 8009846:	bf00      	nop
 8009848:	58024400 	.word	0x58024400
 800984c:	03d09000 	.word	0x03d09000
 8009850:	003d0900 	.word	0x003d0900
 8009854:	007a1200 	.word	0x007a1200
 8009858:	46000000 	.word	0x46000000
 800985c:	4c742400 	.word	0x4c742400
 8009860:	4a742400 	.word	0x4a742400
 8009864:	4af42400 	.word	0x4af42400

08009868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800986e:	f7ff fe81 	bl	8009574 <HAL_RCC_GetSysClockFreq>
 8009872:	4602      	mov	r2, r0
 8009874:	4b10      	ldr	r3, [pc, #64]	; (80098b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8009876:	699b      	ldr	r3, [r3, #24]
 8009878:	0a1b      	lsrs	r3, r3, #8
 800987a:	f003 030f 	and.w	r3, r3, #15
 800987e:	490f      	ldr	r1, [pc, #60]	; (80098bc <HAL_RCC_GetHCLKFreq+0x54>)
 8009880:	5ccb      	ldrb	r3, [r1, r3]
 8009882:	f003 031f 	and.w	r3, r3, #31
 8009886:	fa22 f303 	lsr.w	r3, r2, r3
 800988a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800988c:	4b0a      	ldr	r3, [pc, #40]	; (80098b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	f003 030f 	and.w	r3, r3, #15
 8009894:	4a09      	ldr	r2, [pc, #36]	; (80098bc <HAL_RCC_GetHCLKFreq+0x54>)
 8009896:	5cd3      	ldrb	r3, [r2, r3]
 8009898:	f003 031f 	and.w	r3, r3, #31
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	fa22 f303 	lsr.w	r3, r2, r3
 80098a2:	4a07      	ldr	r2, [pc, #28]	; (80098c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80098a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80098a6:	4a07      	ldr	r2, [pc, #28]	; (80098c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80098ac:	4b04      	ldr	r3, [pc, #16]	; (80098c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80098ae:	681b      	ldr	r3, [r3, #0]
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3708      	adds	r7, #8
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	58024400 	.word	0x58024400
 80098bc:	0800fdf0 	.word	0x0800fdf0
 80098c0:	240001c4 	.word	0x240001c4
 80098c4:	240001c0 	.word	0x240001c0

080098c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80098cc:	f7ff ffcc 	bl	8009868 <HAL_RCC_GetHCLKFreq>
 80098d0:	4602      	mov	r2, r0
 80098d2:	4b06      	ldr	r3, [pc, #24]	; (80098ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80098d4:	69db      	ldr	r3, [r3, #28]
 80098d6:	091b      	lsrs	r3, r3, #4
 80098d8:	f003 0307 	and.w	r3, r3, #7
 80098dc:	4904      	ldr	r1, [pc, #16]	; (80098f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80098de:	5ccb      	ldrb	r3, [r1, r3]
 80098e0:	f003 031f 	and.w	r3, r3, #31
 80098e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	58024400 	.word	0x58024400
 80098f0:	0800fdf0 	.word	0x0800fdf0

080098f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80098f8:	f7ff ffb6 	bl	8009868 <HAL_RCC_GetHCLKFreq>
 80098fc:	4602      	mov	r2, r0
 80098fe:	4b06      	ldr	r3, [pc, #24]	; (8009918 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009900:	69db      	ldr	r3, [r3, #28]
 8009902:	0a1b      	lsrs	r3, r3, #8
 8009904:	f003 0307 	and.w	r3, r3, #7
 8009908:	4904      	ldr	r1, [pc, #16]	; (800991c <HAL_RCC_GetPCLK2Freq+0x28>)
 800990a:	5ccb      	ldrb	r3, [r1, r3]
 800990c:	f003 031f 	and.w	r3, r3, #31
 8009910:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009914:	4618      	mov	r0, r3
 8009916:	bd80      	pop	{r7, pc}
 8009918:	58024400 	.word	0x58024400
 800991c:	0800fdf0 	.word	0x0800fdf0

08009920 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b086      	sub	sp, #24
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009928:	2300      	movs	r3, #0
 800992a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800992c:	2300      	movs	r3, #0
 800992e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d03f      	beq.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009940:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009944:	d02a      	beq.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8009946:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800994a:	d824      	bhi.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800994c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009950:	d018      	beq.n	8009984 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009952:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009956:	d81e      	bhi.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009958:	2b00      	cmp	r3, #0
 800995a:	d003      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800995c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009960:	d007      	beq.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009962:	e018      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009964:	4ba4      	ldr	r3, [pc, #656]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009968:	4aa3      	ldr	r2, [pc, #652]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800996a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800996e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009970:	e015      	b.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	3304      	adds	r3, #4
 8009976:	2102      	movs	r1, #2
 8009978:	4618      	mov	r0, r3
 800997a:	f001 f989 	bl	800ac90 <RCCEx_PLL2_Config>
 800997e:	4603      	mov	r3, r0
 8009980:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009982:	e00c      	b.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	3324      	adds	r3, #36	; 0x24
 8009988:	2102      	movs	r1, #2
 800998a:	4618      	mov	r0, r3
 800998c:	f001 fa32 	bl	800adf4 <RCCEx_PLL3_Config>
 8009990:	4603      	mov	r3, r0
 8009992:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009994:	e003      	b.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	75fb      	strb	r3, [r7, #23]
      break;
 800999a:	e000      	b.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800999c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800999e:	7dfb      	ldrb	r3, [r7, #23]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d109      	bne.n	80099b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80099a4:	4b94      	ldr	r3, [pc, #592]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80099a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80099b0:	4991      	ldr	r1, [pc, #580]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80099b2:	4313      	orrs	r3, r2
 80099b4:	650b      	str	r3, [r1, #80]	; 0x50
 80099b6:	e001      	b.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099b8:	7dfb      	ldrb	r3, [r7, #23]
 80099ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d03d      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099cc:	2b04      	cmp	r3, #4
 80099ce:	d826      	bhi.n	8009a1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80099d0:	a201      	add	r2, pc, #4	; (adr r2, 80099d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80099d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d6:	bf00      	nop
 80099d8:	080099ed 	.word	0x080099ed
 80099dc:	080099fb 	.word	0x080099fb
 80099e0:	08009a0d 	.word	0x08009a0d
 80099e4:	08009a25 	.word	0x08009a25
 80099e8:	08009a25 	.word	0x08009a25
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099ec:	4b82      	ldr	r3, [pc, #520]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80099ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099f0:	4a81      	ldr	r2, [pc, #516]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80099f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80099f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80099f8:	e015      	b.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	3304      	adds	r3, #4
 80099fe:	2100      	movs	r1, #0
 8009a00:	4618      	mov	r0, r3
 8009a02:	f001 f945 	bl	800ac90 <RCCEx_PLL2_Config>
 8009a06:	4603      	mov	r3, r0
 8009a08:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009a0a:	e00c      	b.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	3324      	adds	r3, #36	; 0x24
 8009a10:	2100      	movs	r1, #0
 8009a12:	4618      	mov	r0, r3
 8009a14:	f001 f9ee 	bl	800adf4 <RCCEx_PLL3_Config>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009a1c:	e003      	b.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	75fb      	strb	r3, [r7, #23]
      break;
 8009a22:	e000      	b.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009a24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d109      	bne.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009a2c:	4b72      	ldr	r3, [pc, #456]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a30:	f023 0207 	bic.w	r2, r3, #7
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a38:	496f      	ldr	r1, [pc, #444]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	650b      	str	r3, [r1, #80]	; 0x50
 8009a3e:	e001      	b.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a40:	7dfb      	ldrb	r3, [r7, #23]
 8009a42:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d051      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009a56:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8009a5a:	d036      	beq.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8009a5c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8009a60:	d830      	bhi.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009a62:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009a66:	d032      	beq.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8009a68:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009a6c:	d82a      	bhi.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009a6e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009a72:	d02e      	beq.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8009a74:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009a78:	d824      	bhi.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009a7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a7e:	d018      	beq.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8009a80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a84:	d81e      	bhi.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d003      	beq.n	8009a92 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8009a8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009a8e:	d007      	beq.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8009a90:	e018      	b.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a92:	4b59      	ldr	r3, [pc, #356]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a96:	4a58      	ldr	r2, [pc, #352]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a9c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009a9e:	e019      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	3304      	adds	r3, #4
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f001 f8f2 	bl	800ac90 <RCCEx_PLL2_Config>
 8009aac:	4603      	mov	r3, r0
 8009aae:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009ab0:	e010      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	3324      	adds	r3, #36	; 0x24
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f001 f99b 	bl	800adf4 <RCCEx_PLL3_Config>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009ac2:	e007      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ac8:	e004      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8009aca:	bf00      	nop
 8009acc:	e002      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8009ace:	bf00      	nop
 8009ad0:	e000      	b.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8009ad2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ad4:	7dfb      	ldrb	r3, [r7, #23]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d10a      	bne.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009ada:	4b47      	ldr	r3, [pc, #284]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ade:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009ae8:	4943      	ldr	r1, [pc, #268]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009aea:	4313      	orrs	r3, r2
 8009aec:	658b      	str	r3, [r1, #88]	; 0x58
 8009aee:	e001      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009af0:	7dfb      	ldrb	r3, [r7, #23]
 8009af2:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d051      	beq.n	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009b06:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8009b0a:	d036      	beq.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8009b0c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8009b10:	d830      	bhi.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009b12:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009b16:	d032      	beq.n	8009b7e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8009b18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009b1c:	d82a      	bhi.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009b1e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009b22:	d02e      	beq.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8009b24:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009b28:	d824      	bhi.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009b2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009b2e:	d018      	beq.n	8009b62 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8009b30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009b34:	d81e      	bhi.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d003      	beq.n	8009b42 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009b3a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b3e:	d007      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8009b40:	e018      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b42:	4b2d      	ldr	r3, [pc, #180]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b46:	4a2c      	ldr	r2, [pc, #176]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b4c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009b4e:	e019      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	3304      	adds	r3, #4
 8009b54:	2100      	movs	r1, #0
 8009b56:	4618      	mov	r0, r3
 8009b58:	f001 f89a 	bl	800ac90 <RCCEx_PLL2_Config>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009b60:	e010      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	3324      	adds	r3, #36	; 0x24
 8009b66:	2100      	movs	r1, #0
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f001 f943 	bl	800adf4 <RCCEx_PLL3_Config>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009b72:	e007      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009b74:	2301      	movs	r3, #1
 8009b76:	75fb      	strb	r3, [r7, #23]
      break;
 8009b78:	e004      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8009b7a:	bf00      	nop
 8009b7c:	e002      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8009b7e:	bf00      	nop
 8009b80:	e000      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8009b82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009b84:	7dfb      	ldrb	r3, [r7, #23]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d10a      	bne.n	8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009b8a:	4b1b      	ldr	r3, [pc, #108]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b8e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009b98:	4917      	ldr	r1, [pc, #92]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	658b      	str	r3, [r1, #88]	; 0x58
 8009b9e:	e001      	b.n	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ba0:	7dfb      	ldrb	r3, [r7, #23]
 8009ba2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d035      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009bb4:	2b30      	cmp	r3, #48	; 0x30
 8009bb6:	d01c      	beq.n	8009bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009bb8:	2b30      	cmp	r3, #48	; 0x30
 8009bba:	d817      	bhi.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8009bbc:	2b20      	cmp	r3, #32
 8009bbe:	d00c      	beq.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8009bc0:	2b20      	cmp	r3, #32
 8009bc2:	d813      	bhi.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d019      	beq.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8009bc8:	2b10      	cmp	r3, #16
 8009bca:	d10f      	bne.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bcc:	4b0a      	ldr	r3, [pc, #40]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bd0:	4a09      	ldr	r2, [pc, #36]	; (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8009bd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009bd6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8009bd8:	e011      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	3304      	adds	r3, #4
 8009bde:	2102      	movs	r1, #2
 8009be0:	4618      	mov	r0, r3
 8009be2:	f001 f855 	bl	800ac90 <RCCEx_PLL2_Config>
 8009be6:	4603      	mov	r3, r0
 8009be8:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8009bea:	e008      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	75fb      	strb	r3, [r7, #23]
      break;
 8009bf0:	e005      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 8009bf2:	bf00      	nop
 8009bf4:	e003      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8009bf6:	bf00      	nop
 8009bf8:	58024400 	.word	0x58024400
      break;
 8009bfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009bfe:	7dfb      	ldrb	r3, [r7, #23]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d109      	bne.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009c04:	4ba3      	ldr	r3, [pc, #652]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c08:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c10:	49a0      	ldr	r1, [pc, #640]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009c12:	4313      	orrs	r3, r2
 8009c14:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009c16:	e001      	b.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c18:	7dfb      	ldrb	r3, [r7, #23]
 8009c1a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d047      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c30:	d030      	beq.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009c32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c36:	d82a      	bhi.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009c38:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009c3c:	d02c      	beq.n	8009c98 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8009c3e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009c42:	d824      	bhi.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009c44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c48:	d018      	beq.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8009c4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c4e:	d81e      	bhi.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d003      	beq.n	8009c5c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c58:	d007      	beq.n	8009c6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009c5a:	e018      	b.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c5c:	4b8d      	ldr	r3, [pc, #564]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c60:	4a8c      	ldr	r2, [pc, #560]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009c62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c66:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009c68:	e017      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	3304      	adds	r3, #4
 8009c6e:	2100      	movs	r1, #0
 8009c70:	4618      	mov	r0, r3
 8009c72:	f001 f80d 	bl	800ac90 <RCCEx_PLL2_Config>
 8009c76:	4603      	mov	r3, r0
 8009c78:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009c7a:	e00e      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	3324      	adds	r3, #36	; 0x24
 8009c80:	2100      	movs	r1, #0
 8009c82:	4618      	mov	r0, r3
 8009c84:	f001 f8b6 	bl	800adf4 <RCCEx_PLL3_Config>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009c8c:	e005      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	75fb      	strb	r3, [r7, #23]
      break;
 8009c92:	e002      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8009c94:	bf00      	nop
 8009c96:	e000      	b.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8009c98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009c9a:	7dfb      	ldrb	r3, [r7, #23]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d109      	bne.n	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009ca0:	4b7c      	ldr	r3, [pc, #496]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ca4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cac:	4979      	ldr	r1, [pc, #484]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	650b      	str	r3, [r1, #80]	; 0x50
 8009cb2:	e001      	b.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cb4:	7dfb      	ldrb	r3, [r7, #23]
 8009cb6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d049      	beq.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009cc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ccc:	d02e      	beq.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009cce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cd2:	d828      	bhi.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8009cd4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009cd8:	d02a      	beq.n	8009d30 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8009cda:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009cde:	d822      	bhi.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8009ce0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009ce4:	d026      	beq.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8009ce6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009cea:	d81c      	bhi.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8009cec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009cf0:	d010      	beq.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8009cf2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009cf6:	d816      	bhi.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d01d      	beq.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8009cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d00:	d111      	bne.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	3304      	adds	r3, #4
 8009d06:	2101      	movs	r1, #1
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f000 ffc1 	bl	800ac90 <RCCEx_PLL2_Config>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8009d12:	e012      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	3324      	adds	r3, #36	; 0x24
 8009d18:	2101      	movs	r1, #1
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f001 f86a 	bl	800adf4 <RCCEx_PLL3_Config>
 8009d20:	4603      	mov	r3, r0
 8009d22:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8009d24:	e009      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	75fb      	strb	r3, [r7, #23]
      break;
 8009d2a:	e006      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8009d2c:	bf00      	nop
 8009d2e:	e004      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8009d30:	bf00      	nop
 8009d32:	e002      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8009d34:	bf00      	nop
 8009d36:	e000      	b.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8009d38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d3a:	7dfb      	ldrb	r3, [r7, #23]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d109      	bne.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009d40:	4b54      	ldr	r3, [pc, #336]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009d42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d44:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d4c:	4951      	ldr	r1, [pc, #324]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	650b      	str	r3, [r1, #80]	; 0x50
 8009d52:	e001      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d54:	7dfb      	ldrb	r3, [r7, #23]
 8009d56:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d04b      	beq.n	8009dfc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d6e:	d02e      	beq.n	8009dce <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8009d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d74:	d828      	bhi.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8009d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d7a:	d02a      	beq.n	8009dd2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8009d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d80:	d822      	bhi.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8009d82:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009d86:	d026      	beq.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8009d88:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009d8c:	d81c      	bhi.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8009d8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d92:	d010      	beq.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8009d94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d98:	d816      	bhi.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d01d      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8009d9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009da2:	d111      	bne.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	3304      	adds	r3, #4
 8009da8:	2101      	movs	r1, #1
 8009daa:	4618      	mov	r0, r3
 8009dac:	f000 ff70 	bl	800ac90 <RCCEx_PLL2_Config>
 8009db0:	4603      	mov	r3, r0
 8009db2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009db4:	e012      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	3324      	adds	r3, #36	; 0x24
 8009dba:	2101      	movs	r1, #1
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f001 f819 	bl	800adf4 <RCCEx_PLL3_Config>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009dc6:	e009      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8009dc8:	2301      	movs	r3, #1
 8009dca:	75fb      	strb	r3, [r7, #23]
      break;
 8009dcc:	e006      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8009dce:	bf00      	nop
 8009dd0:	e004      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8009dd2:	bf00      	nop
 8009dd4:	e002      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8009dd6:	bf00      	nop
 8009dd8:	e000      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8009dda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ddc:	7dfb      	ldrb	r3, [r7, #23]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10a      	bne.n	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009de2:	4b2c      	ldr	r3, [pc, #176]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009de6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009df0:	4928      	ldr	r1, [pc, #160]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009df2:	4313      	orrs	r3, r2
 8009df4:	658b      	str	r3, [r1, #88]	; 0x58
 8009df6:	e001      	b.n	8009dfc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009df8:	7dfb      	ldrb	r3, [r7, #23]
 8009dfa:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d02f      	beq.n	8009e68 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009e0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e10:	d00e      	beq.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8009e12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e16:	d814      	bhi.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d015      	beq.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8009e1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e20:	d10f      	bne.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e22:	4b1c      	ldr	r3, [pc, #112]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e26:	4a1b      	ldr	r2, [pc, #108]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e2c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009e2e:	e00c      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	3304      	adds	r3, #4
 8009e34:	2101      	movs	r1, #1
 8009e36:	4618      	mov	r0, r3
 8009e38:	f000 ff2a 	bl	800ac90 <RCCEx_PLL2_Config>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009e40:	e003      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	75fb      	strb	r3, [r7, #23]
      break;
 8009e46:	e000      	b.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8009e48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e4a:	7dfb      	ldrb	r3, [r7, #23]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d109      	bne.n	8009e64 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009e50:	4b10      	ldr	r3, [pc, #64]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009e52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e54:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009e5c:	490d      	ldr	r1, [pc, #52]	; (8009e94 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	650b      	str	r3, [r1, #80]	; 0x50
 8009e62:	e001      	b.n	8009e68 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e64:	7dfb      	ldrb	r3, [r7, #23]
 8009e66:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d034      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e78:	2b03      	cmp	r3, #3
 8009e7a:	d81d      	bhi.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8009e7c:	a201      	add	r2, pc, #4	; (adr r2, 8009e84 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8009e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e82:	bf00      	nop
 8009e84:	08009ebf 	.word	0x08009ebf
 8009e88:	08009e99 	.word	0x08009e99
 8009e8c:	08009ea7 	.word	0x08009ea7
 8009e90:	08009ebf 	.word	0x08009ebf
 8009e94:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e98:	4bb1      	ldr	r3, [pc, #708]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e9c:	4ab0      	ldr	r2, [pc, #704]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009e9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ea2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009ea4:	e00c      	b.n	8009ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	3304      	adds	r3, #4
 8009eaa:	2102      	movs	r1, #2
 8009eac:	4618      	mov	r0, r3
 8009eae:	f000 feef 	bl	800ac90 <RCCEx_PLL2_Config>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009eb6:	e003      	b.n	8009ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	75fb      	strb	r3, [r7, #23]
      break;
 8009ebc:	e000      	b.n	8009ec0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 8009ebe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ec0:	7dfb      	ldrb	r3, [r7, #23]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d109      	bne.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009ec6:	4ba6      	ldr	r3, [pc, #664]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009eca:	f023 0203 	bic.w	r2, r3, #3
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ed2:	49a3      	ldr	r1, [pc, #652]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009ed8:	e001      	b.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009eda:	7dfb      	ldrb	r3, [r7, #23]
 8009edc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	f000 8086 	beq.w	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009eec:	4b9d      	ldr	r3, [pc, #628]	; (800a164 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a9c      	ldr	r2, [pc, #624]	; (800a164 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8009ef2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ef6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009ef8:	f7fb f978 	bl	80051ec <HAL_GetTick>
 8009efc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009efe:	e009      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f00:	f7fb f974 	bl	80051ec <HAL_GetTick>
 8009f04:	4602      	mov	r2, r0
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	2b64      	cmp	r3, #100	; 0x64
 8009f0c:	d902      	bls.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8009f0e:	2303      	movs	r3, #3
 8009f10:	75fb      	strb	r3, [r7, #23]
        break;
 8009f12:	e005      	b.n	8009f20 <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f14:	4b93      	ldr	r3, [pc, #588]	; (800a164 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d0ef      	beq.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 8009f20:	7dfb      	ldrb	r3, [r7, #23]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d166      	bne.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009f26:	4b8e      	ldr	r3, [pc, #568]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009f30:	4053      	eors	r3, r2
 8009f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d013      	beq.n	8009f62 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f3a:	4b89      	ldr	r3, [pc, #548]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f42:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f44:	4b86      	ldr	r3, [pc, #536]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f48:	4a85      	ldr	r2, [pc, #532]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f4e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009f50:	4b83      	ldr	r3, [pc, #524]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f54:	4a82      	ldr	r2, [pc, #520]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f5a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009f5c:	4a80      	ldr	r2, [pc, #512]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009f68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f6c:	d115      	bne.n	8009f9a <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f6e:	f7fb f93d 	bl	80051ec <HAL_GetTick>
 8009f72:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f74:	e00b      	b.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f76:	f7fb f939 	bl	80051ec <HAL_GetTick>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	1ad3      	subs	r3, r2, r3
 8009f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d902      	bls.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	75fb      	strb	r3, [r7, #23]
            break;
 8009f8c:	e005      	b.n	8009f9a <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f8e:	4b74      	ldr	r3, [pc, #464]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f92:	f003 0302 	and.w	r3, r3, #2
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d0ed      	beq.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8009f9a:	7dfb      	ldrb	r3, [r7, #23]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d126      	bne.n	8009fee <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009fa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009faa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009fae:	d10d      	bne.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8009fb0:	4b6b      	ldr	r3, [pc, #428]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009fbe:	0919      	lsrs	r1, r3, #4
 8009fc0:	4b69      	ldr	r3, [pc, #420]	; (800a168 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8009fc2:	400b      	ands	r3, r1
 8009fc4:	4966      	ldr	r1, [pc, #408]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	610b      	str	r3, [r1, #16]
 8009fca:	e005      	b.n	8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8009fcc:	4b64      	ldr	r3, [pc, #400]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009fce:	691b      	ldr	r3, [r3, #16]
 8009fd0:	4a63      	ldr	r2, [pc, #396]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009fd2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009fd6:	6113      	str	r3, [r2, #16]
 8009fd8:	4b61      	ldr	r3, [pc, #388]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009fda:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009fe6:	495e      	ldr	r1, [pc, #376]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	670b      	str	r3, [r1, #112]	; 0x70
 8009fec:	e004      	b.n	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
 8009ff0:	75bb      	strb	r3, [r7, #22]
 8009ff2:	e001      	b.n	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
 8009ff6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f003 0301 	and.w	r3, r3, #1
 800a000:	2b00      	cmp	r3, #0
 800a002:	d07e      	beq.n	800a102 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a008:	2b28      	cmp	r3, #40	; 0x28
 800a00a:	d867      	bhi.n	800a0dc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 800a00c:	a201      	add	r2, pc, #4	; (adr r2, 800a014 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 800a00e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a012:	bf00      	nop
 800a014:	0800a0e3 	.word	0x0800a0e3
 800a018:	0800a0dd 	.word	0x0800a0dd
 800a01c:	0800a0dd 	.word	0x0800a0dd
 800a020:	0800a0dd 	.word	0x0800a0dd
 800a024:	0800a0dd 	.word	0x0800a0dd
 800a028:	0800a0dd 	.word	0x0800a0dd
 800a02c:	0800a0dd 	.word	0x0800a0dd
 800a030:	0800a0dd 	.word	0x0800a0dd
 800a034:	0800a0b9 	.word	0x0800a0b9
 800a038:	0800a0dd 	.word	0x0800a0dd
 800a03c:	0800a0dd 	.word	0x0800a0dd
 800a040:	0800a0dd 	.word	0x0800a0dd
 800a044:	0800a0dd 	.word	0x0800a0dd
 800a048:	0800a0dd 	.word	0x0800a0dd
 800a04c:	0800a0dd 	.word	0x0800a0dd
 800a050:	0800a0dd 	.word	0x0800a0dd
 800a054:	0800a0cb 	.word	0x0800a0cb
 800a058:	0800a0dd 	.word	0x0800a0dd
 800a05c:	0800a0dd 	.word	0x0800a0dd
 800a060:	0800a0dd 	.word	0x0800a0dd
 800a064:	0800a0dd 	.word	0x0800a0dd
 800a068:	0800a0dd 	.word	0x0800a0dd
 800a06c:	0800a0dd 	.word	0x0800a0dd
 800a070:	0800a0dd 	.word	0x0800a0dd
 800a074:	0800a0e3 	.word	0x0800a0e3
 800a078:	0800a0dd 	.word	0x0800a0dd
 800a07c:	0800a0dd 	.word	0x0800a0dd
 800a080:	0800a0dd 	.word	0x0800a0dd
 800a084:	0800a0dd 	.word	0x0800a0dd
 800a088:	0800a0dd 	.word	0x0800a0dd
 800a08c:	0800a0dd 	.word	0x0800a0dd
 800a090:	0800a0dd 	.word	0x0800a0dd
 800a094:	0800a0e3 	.word	0x0800a0e3
 800a098:	0800a0dd 	.word	0x0800a0dd
 800a09c:	0800a0dd 	.word	0x0800a0dd
 800a0a0:	0800a0dd 	.word	0x0800a0dd
 800a0a4:	0800a0dd 	.word	0x0800a0dd
 800a0a8:	0800a0dd 	.word	0x0800a0dd
 800a0ac:	0800a0dd 	.word	0x0800a0dd
 800a0b0:	0800a0dd 	.word	0x0800a0dd
 800a0b4:	0800a0e3 	.word	0x0800a0e3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	3304      	adds	r3, #4
 800a0bc:	2101      	movs	r1, #1
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 fde6 	bl	800ac90 <RCCEx_PLL2_Config>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800a0c8:	e00c      	b.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	3324      	adds	r3, #36	; 0x24
 800a0ce:	2101      	movs	r1, #1
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f000 fe8f 	bl	800adf4 <RCCEx_PLL3_Config>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800a0da:	e003      	b.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	75fb      	strb	r3, [r7, #23]
      break;
 800a0e0:	e000      	b.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 800a0e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a0e4:	7dfb      	ldrb	r3, [r7, #23]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d109      	bne.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a0ea:	4b1d      	ldr	r3, [pc, #116]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a0ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0ee:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0f6:	491a      	ldr	r1, [pc, #104]	; (800a160 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	654b      	str	r3, [r1, #84]	; 0x54
 800a0fc:	e001      	b.n	800a102 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0fe:	7dfb      	ldrb	r3, [r7, #23]
 800a100:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f003 0302 	and.w	r3, r3, #2
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d03e      	beq.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a112:	2b05      	cmp	r3, #5
 800a114:	d820      	bhi.n	800a158 <HAL_RCCEx_PeriphCLKConfig+0x838>
 800a116:	a201      	add	r2, pc, #4	; (adr r2, 800a11c <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 800a118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11c:	0800a16d 	.word	0x0800a16d
 800a120:	0800a135 	.word	0x0800a135
 800a124:	0800a147 	.word	0x0800a147
 800a128:	0800a16d 	.word	0x0800a16d
 800a12c:	0800a16d 	.word	0x0800a16d
 800a130:	0800a16d 	.word	0x0800a16d
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	3304      	adds	r3, #4
 800a138:	2101      	movs	r1, #1
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 fda8 	bl	800ac90 <RCCEx_PLL2_Config>
 800a140:	4603      	mov	r3, r0
 800a142:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800a144:	e013      	b.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	3324      	adds	r3, #36	; 0x24
 800a14a:	2101      	movs	r1, #1
 800a14c:	4618      	mov	r0, r3
 800a14e:	f000 fe51 	bl	800adf4 <RCCEx_PLL3_Config>
 800a152:	4603      	mov	r3, r0
 800a154:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800a156:	e00a      	b.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	75fb      	strb	r3, [r7, #23]
      break;
 800a15c:	e007      	b.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x84e>
 800a15e:	bf00      	nop
 800a160:	58024400 	.word	0x58024400
 800a164:	58024800 	.word	0x58024800
 800a168:	00ffffcf 	.word	0x00ffffcf
      break;
 800a16c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a16e:	7dfb      	ldrb	r3, [r7, #23]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d109      	bne.n	800a188 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a174:	4b9f      	ldr	r3, [pc, #636]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a178:	f023 0207 	bic.w	r2, r3, #7
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a180:	499c      	ldr	r1, [pc, #624]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a182:	4313      	orrs	r3, r2
 800a184:	654b      	str	r3, [r1, #84]	; 0x54
 800a186:	e001      	b.n	800a18c <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a188:	7dfb      	ldrb	r3, [r7, #23]
 800a18a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f003 0304 	and.w	r3, r3, #4
 800a194:	2b00      	cmp	r3, #0
 800a196:	d039      	beq.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a19e:	2b05      	cmp	r3, #5
 800a1a0:	d820      	bhi.n	800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 800a1a2:	a201      	add	r2, pc, #4	; (adr r2, 800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 800a1a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1a8:	0800a1eb 	.word	0x0800a1eb
 800a1ac:	0800a1c1 	.word	0x0800a1c1
 800a1b0:	0800a1d3 	.word	0x0800a1d3
 800a1b4:	0800a1eb 	.word	0x0800a1eb
 800a1b8:	0800a1eb 	.word	0x0800a1eb
 800a1bc:	0800a1eb 	.word	0x0800a1eb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	3304      	adds	r3, #4
 800a1c4:	2101      	movs	r1, #1
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f000 fd62 	bl	800ac90 <RCCEx_PLL2_Config>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800a1d0:	e00c      	b.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	3324      	adds	r3, #36	; 0x24
 800a1d6:	2101      	movs	r1, #1
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f000 fe0b 	bl	800adf4 <RCCEx_PLL3_Config>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800a1e2:	e003      	b.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	75fb      	strb	r3, [r7, #23]
      break;
 800a1e8:	e000      	b.n	800a1ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 800a1ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a1ec:	7dfb      	ldrb	r3, [r7, #23]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d10a      	bne.n	800a208 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a1f2:	4b80      	ldr	r3, [pc, #512]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a1f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1f6:	f023 0207 	bic.w	r2, r3, #7
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a200:	497c      	ldr	r1, [pc, #496]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a202:	4313      	orrs	r3, r2
 800a204:	658b      	str	r3, [r1, #88]	; 0x58
 800a206:	e001      	b.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a208:	7dfb      	ldrb	r3, [r7, #23]
 800a20a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f003 0320 	and.w	r3, r3, #32
 800a214:	2b00      	cmp	r3, #0
 800a216:	d04b      	beq.n	800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a21e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a222:	d02e      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0x962>
 800a224:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a228:	d828      	bhi.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a22a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a22e:	d02a      	beq.n	800a286 <HAL_RCCEx_PeriphCLKConfig+0x966>
 800a230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a234:	d822      	bhi.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a236:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a23a:	d026      	beq.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800a23c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a240:	d81c      	bhi.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a242:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a246:	d010      	beq.n	800a26a <HAL_RCCEx_PeriphCLKConfig+0x94a>
 800a248:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a24c:	d816      	bhi.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d01d      	beq.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800a252:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a256:	d111      	bne.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	3304      	adds	r3, #4
 800a25c:	2100      	movs	r1, #0
 800a25e:	4618      	mov	r0, r3
 800a260:	f000 fd16 	bl	800ac90 <RCCEx_PLL2_Config>
 800a264:	4603      	mov	r3, r0
 800a266:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800a268:	e012      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	3324      	adds	r3, #36	; 0x24
 800a26e:	2102      	movs	r1, #2
 800a270:	4618      	mov	r0, r3
 800a272:	f000 fdbf 	bl	800adf4 <RCCEx_PLL3_Config>
 800a276:	4603      	mov	r3, r0
 800a278:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800a27a:	e009      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	75fb      	strb	r3, [r7, #23]
      break;
 800a280:	e006      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a282:	bf00      	nop
 800a284:	e004      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a286:	bf00      	nop
 800a288:	e002      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a28a:	bf00      	nop
 800a28c:	e000      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800a28e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a290:	7dfb      	ldrb	r3, [r7, #23]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d10a      	bne.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a296:	4b57      	ldr	r3, [pc, #348]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a29a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2a4:	4953      	ldr	r1, [pc, #332]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	654b      	str	r3, [r1, #84]	; 0x54
 800a2aa:	e001      	b.n	800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2ac:	7dfb      	ldrb	r3, [r7, #23]
 800a2ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d04b      	beq.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a2c2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a2c6:	d02e      	beq.n	800a326 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 800a2c8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a2cc:	d828      	bhi.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a2ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2d2:	d02a      	beq.n	800a32a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800a2d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2d8:	d822      	bhi.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a2da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a2de:	d026      	beq.n	800a32e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800a2e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a2e4:	d81c      	bhi.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a2e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2ea:	d010      	beq.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800a2ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2f0:	d816      	bhi.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d01d      	beq.n	800a332 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800a2f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2fa:	d111      	bne.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	3304      	adds	r3, #4
 800a300:	2100      	movs	r1, #0
 800a302:	4618      	mov	r0, r3
 800a304:	f000 fcc4 	bl	800ac90 <RCCEx_PLL2_Config>
 800a308:	4603      	mov	r3, r0
 800a30a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800a30c:	e012      	b.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	3324      	adds	r3, #36	; 0x24
 800a312:	2102      	movs	r1, #2
 800a314:	4618      	mov	r0, r3
 800a316:	f000 fd6d 	bl	800adf4 <RCCEx_PLL3_Config>
 800a31a:	4603      	mov	r3, r0
 800a31c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800a31e:	e009      	b.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a320:	2301      	movs	r3, #1
 800a322:	75fb      	strb	r3, [r7, #23]
      break;
 800a324:	e006      	b.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a326:	bf00      	nop
 800a328:	e004      	b.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a32a:	bf00      	nop
 800a32c:	e002      	b.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a32e:	bf00      	nop
 800a330:	e000      	b.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800a332:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a334:	7dfb      	ldrb	r3, [r7, #23]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10a      	bne.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a33a:	4b2e      	ldr	r3, [pc, #184]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a33c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a33e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a348:	492a      	ldr	r1, [pc, #168]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a34a:	4313      	orrs	r3, r2
 800a34c:	658b      	str	r3, [r1, #88]	; 0x58
 800a34e:	e001      	b.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a350:	7dfb      	ldrb	r3, [r7, #23]
 800a352:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d04d      	beq.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a366:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a36a:	d02e      	beq.n	800a3ca <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800a36c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a370:	d828      	bhi.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a376:	d02a      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800a378:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a37c:	d822      	bhi.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a37e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a382:	d026      	beq.n	800a3d2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800a384:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a388:	d81c      	bhi.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a38a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a38e:	d010      	beq.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 800a390:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a394:	d816      	bhi.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a396:	2b00      	cmp	r3, #0
 800a398:	d01d      	beq.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800a39a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a39e:	d111      	bne.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	3304      	adds	r3, #4
 800a3a4:	2100      	movs	r1, #0
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f000 fc72 	bl	800ac90 <RCCEx_PLL2_Config>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800a3b0:	e012      	b.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	3324      	adds	r3, #36	; 0x24
 800a3b6:	2102      	movs	r1, #2
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f000 fd1b 	bl	800adf4 <RCCEx_PLL3_Config>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800a3c2:	e009      	b.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	75fb      	strb	r3, [r7, #23]
      break;
 800a3c8:	e006      	b.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a3ca:	bf00      	nop
 800a3cc:	e004      	b.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a3ce:	bf00      	nop
 800a3d0:	e002      	b.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a3d2:	bf00      	nop
 800a3d4:	e000      	b.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800a3d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a3d8:	7dfb      	ldrb	r3, [r7, #23]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d10c      	bne.n	800a3f8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a3de:	4b05      	ldr	r3, [pc, #20]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a3e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a3ec:	4901      	ldr	r1, [pc, #4]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	658b      	str	r3, [r1, #88]	; 0x58
 800a3f2:	e003      	b.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800a3f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3f8:	7dfb      	ldrb	r3, [r7, #23]
 800a3fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0308 	and.w	r3, r3, #8
 800a404:	2b00      	cmp	r3, #0
 800a406:	d018      	beq.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a40c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a410:	d10a      	bne.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	3324      	adds	r3, #36	; 0x24
 800a416:	2102      	movs	r1, #2
 800a418:	4618      	mov	r0, r3
 800a41a:	f000 fceb 	bl	800adf4 <RCCEx_PLL3_Config>
 800a41e:	4603      	mov	r3, r0
 800a420:	2b00      	cmp	r3, #0
 800a422:	d001      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 800a424:	2301      	movs	r3, #1
 800a426:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a428:	4b8a      	ldr	r3, [pc, #552]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a42a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a42c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a434:	4987      	ldr	r1, [pc, #540]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a436:	4313      	orrs	r3, r2
 800a438:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f003 0310 	and.w	r3, r3, #16
 800a442:	2b00      	cmp	r3, #0
 800a444:	d01a      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a44c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a450:	d10a      	bne.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	3324      	adds	r3, #36	; 0x24
 800a456:	2102      	movs	r1, #2
 800a458:	4618      	mov	r0, r3
 800a45a:	f000 fccb 	bl	800adf4 <RCCEx_PLL3_Config>
 800a45e:	4603      	mov	r3, r0
 800a460:	2b00      	cmp	r3, #0
 800a462:	d001      	beq.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 800a464:	2301      	movs	r3, #1
 800a466:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a468:	4b7a      	ldr	r3, [pc, #488]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a46a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a46c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a476:	4977      	ldr	r1, [pc, #476]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a478:	4313      	orrs	r3, r2
 800a47a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a484:	2b00      	cmp	r3, #0
 800a486:	d034      	beq.n	800a4f2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a48e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a492:	d01d      	beq.n	800a4d0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800a494:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a498:	d817      	bhi.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d003      	beq.n	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800a49e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4a2:	d009      	beq.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a4a4:	e011      	b.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	2100      	movs	r1, #0
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f000 fbef 	bl	800ac90 <RCCEx_PLL2_Config>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a4b6:	e00c      	b.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	3324      	adds	r3, #36	; 0x24
 800a4bc:	2102      	movs	r1, #2
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f000 fc98 	bl	800adf4 <RCCEx_PLL3_Config>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800a4c8:	e003      	b.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	75fb      	strb	r3, [r7, #23]
      break;
 800a4ce:	e000      	b.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 800a4d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a4d2:	7dfb      	ldrb	r3, [r7, #23]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d10a      	bne.n	800a4ee <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a4d8:	4b5e      	ldr	r3, [pc, #376]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a4da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a4e6:	495b      	ldr	r1, [pc, #364]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	658b      	str	r3, [r1, #88]	; 0x58
 800a4ec:	e001      	b.n	800a4f2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4ee:	7dfb      	ldrb	r3, [r7, #23]
 800a4f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d033      	beq.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a504:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a508:	d01c      	beq.n	800a544 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800a50a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a50e:	d816      	bhi.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a510:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a514:	d003      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800a516:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a51a:	d007      	beq.n	800a52c <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 800a51c:	e00f      	b.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a51e:	4b4d      	ldr	r3, [pc, #308]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a522:	4a4c      	ldr	r2, [pc, #304]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a528:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800a52a:	e00c      	b.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	3324      	adds	r3, #36	; 0x24
 800a530:	2101      	movs	r1, #1
 800a532:	4618      	mov	r0, r3
 800a534:	f000 fc5e 	bl	800adf4 <RCCEx_PLL3_Config>
 800a538:	4603      	mov	r3, r0
 800a53a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800a53c:	e003      	b.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	75fb      	strb	r3, [r7, #23]
      break;
 800a542:	e000      	b.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 800a544:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a546:	7dfb      	ldrb	r3, [r7, #23]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d10a      	bne.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a54c:	4b41      	ldr	r3, [pc, #260]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a54e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a550:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a55a:	493e      	ldr	r1, [pc, #248]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a55c:	4313      	orrs	r3, r2
 800a55e:	654b      	str	r3, [r1, #84]	; 0x54
 800a560:	e001      	b.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a562:	7dfb      	ldrb	r3, [r7, #23]
 800a564:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d029      	beq.n	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a576:	2b00      	cmp	r3, #0
 800a578:	d003      	beq.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 800a57a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a57e:	d007      	beq.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a580:	e00f      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a582:	4b34      	ldr	r3, [pc, #208]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a586:	4a33      	ldr	r2, [pc, #204]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a58c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a58e:	e00b      	b.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	3304      	adds	r3, #4
 800a594:	2102      	movs	r1, #2
 800a596:	4618      	mov	r0, r3
 800a598:	f000 fb7a 	bl	800ac90 <RCCEx_PLL2_Config>
 800a59c:	4603      	mov	r3, r0
 800a59e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a5a0:	e002      	b.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	75fb      	strb	r3, [r7, #23]
      break;
 800a5a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a5a8:	7dfb      	ldrb	r3, [r7, #23]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d109      	bne.n	800a5c2 <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a5ae:	4b29      	ldr	r3, [pc, #164]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a5b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5ba:	4926      	ldr	r1, [pc, #152]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a5c0:	e001      	b.n	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5c2:	7dfb      	ldrb	r3, [r7, #23]
 800a5c4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00a      	beq.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	3324      	adds	r3, #36	; 0x24
 800a5d6:	2102      	movs	r1, #2
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f000 fc0b 	bl	800adf4 <RCCEx_PLL3_Config>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d001      	beq.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d033      	beq.n	800a65c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a5f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5fc:	d017      	beq.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800a5fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a602:	d811      	bhi.n	800a628 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a608:	d013      	beq.n	800a632 <HAL_RCCEx_PeriphCLKConfig+0xd12>
 800a60a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a60e:	d80b      	bhi.n	800a628 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a610:	2b00      	cmp	r3, #0
 800a612:	d010      	beq.n	800a636 <HAL_RCCEx_PeriphCLKConfig+0xd16>
 800a614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a618:	d106      	bne.n	800a628 <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a61a:	4b0e      	ldr	r3, [pc, #56]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a61c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a61e:	4a0d      	ldr	r2, [pc, #52]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a624:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800a626:	e007      	b.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a628:	2301      	movs	r3, #1
 800a62a:	75fb      	strb	r3, [r7, #23]
      break;
 800a62c:	e004      	b.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800a62e:	bf00      	nop
 800a630:	e002      	b.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800a632:	bf00      	nop
 800a634:	e000      	b.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800a636:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a638:	7dfb      	ldrb	r3, [r7, #23]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d10c      	bne.n	800a658 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a63e:	4b05      	ldr	r3, [pc, #20]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a642:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a64a:	4902      	ldr	r1, [pc, #8]	; (800a654 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800a64c:	4313      	orrs	r3, r2
 800a64e:	654b      	str	r3, [r1, #84]	; 0x54
 800a650:	e004      	b.n	800a65c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 800a652:	bf00      	nop
 800a654:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a658:	7dfb      	ldrb	r3, [r7, #23]
 800a65a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a664:	2b00      	cmp	r3, #0
 800a666:	d008      	beq.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a668:	4b29      	ldr	r3, [pc, #164]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a66a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a66c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a674:	4926      	ldr	r1, [pc, #152]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a676:	4313      	orrs	r3, r2
 800a678:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a682:	2b00      	cmp	r3, #0
 800a684:	d008      	beq.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a686:	4b22      	ldr	r3, [pc, #136]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a688:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a68a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a692:	491f      	ldr	r1, [pc, #124]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a694:	4313      	orrs	r3, r2
 800a696:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d00d      	beq.n	800a6c0 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a6a4:	4b1a      	ldr	r3, [pc, #104]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	4a19      	ldr	r2, [pc, #100]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a6ae:	6113      	str	r3, [r2, #16]
 800a6b0:	4b17      	ldr	r3, [pc, #92]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6b2:	691a      	ldr	r2, [r3, #16]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a6ba:	4915      	ldr	r1, [pc, #84]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	da08      	bge.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a6c8:	4b11      	ldr	r3, [pc, #68]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6cc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6d4:	490e      	ldr	r1, [pc, #56]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d009      	beq.n	800a6fa <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a6e6:	4b0a      	ldr	r3, [pc, #40]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a6f4:	4906      	ldr	r1, [pc, #24]	; (800a710 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800a6fa:	7dbb      	ldrb	r3, [r7, #22]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d101      	bne.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 800a700:	2300      	movs	r3, #0
 800a702:	e000      	b.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 800a704:	2301      	movs	r3, #1
}
 800a706:	4618      	mov	r0, r3
 800a708:	3718      	adds	r7, #24
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop
 800a710:	58024400 	.word	0x58024400

0800a714 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a718:	f7ff f8a6 	bl	8009868 <HAL_RCC_GetHCLKFreq>
 800a71c:	4602      	mov	r2, r0
 800a71e:	4b06      	ldr	r3, [pc, #24]	; (800a738 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a720:	6a1b      	ldr	r3, [r3, #32]
 800a722:	091b      	lsrs	r3, r3, #4
 800a724:	f003 0307 	and.w	r3, r3, #7
 800a728:	4904      	ldr	r1, [pc, #16]	; (800a73c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a72a:	5ccb      	ldrb	r3, [r1, r3]
 800a72c:	f003 031f 	and.w	r3, r3, #31
 800a730:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a734:	4618      	mov	r0, r3
 800a736:	bd80      	pop	{r7, pc}
 800a738:	58024400 	.word	0x58024400
 800a73c:	0800fdf0 	.word	0x0800fdf0

0800a740 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800a740:	b480      	push	{r7}
 800a742:	b089      	sub	sp, #36	; 0x24
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a748:	4ba1      	ldr	r3, [pc, #644]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a74a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a74c:	f003 0303 	and.w	r3, r3, #3
 800a750:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800a752:	4b9f      	ldr	r3, [pc, #636]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a756:	0b1b      	lsrs	r3, r3, #12
 800a758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a75c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a75e:	4b9c      	ldr	r3, [pc, #624]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a762:	091b      	lsrs	r3, r3, #4
 800a764:	f003 0301 	and.w	r3, r3, #1
 800a768:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800a76a:	4b99      	ldr	r3, [pc, #612]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a76c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a76e:	08db      	lsrs	r3, r3, #3
 800a770:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a774:	693a      	ldr	r2, [r7, #16]
 800a776:	fb02 f303 	mul.w	r3, r2, r3
 800a77a:	ee07 3a90 	vmov	s15, r3
 800a77e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a782:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	f000 8111 	beq.w	800a9b0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a78e:	69bb      	ldr	r3, [r7, #24]
 800a790:	2b02      	cmp	r3, #2
 800a792:	f000 8083 	beq.w	800a89c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a796:	69bb      	ldr	r3, [r7, #24]
 800a798:	2b02      	cmp	r3, #2
 800a79a:	f200 80a1 	bhi.w	800a8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a79e:	69bb      	ldr	r3, [r7, #24]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d003      	beq.n	800a7ac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a7a4:	69bb      	ldr	r3, [r7, #24]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d056      	beq.n	800a858 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a7aa:	e099      	b.n	800a8e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7ac:	4b88      	ldr	r3, [pc, #544]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f003 0320 	and.w	r3, r3, #32
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d02d      	beq.n	800a814 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a7b8:	4b85      	ldr	r3, [pc, #532]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	08db      	lsrs	r3, r3, #3
 800a7be:	f003 0303 	and.w	r3, r3, #3
 800a7c2:	4a84      	ldr	r2, [pc, #528]	; (800a9d4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a7c4:	fa22 f303 	lsr.w	r3, r2, r3
 800a7c8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	ee07 3a90 	vmov	s15, r3
 800a7d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	ee07 3a90 	vmov	s15, r3
 800a7da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7e2:	4b7b      	ldr	r3, [pc, #492]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7ea:	ee07 3a90 	vmov	s15, r3
 800a7ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a7f6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800a9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a7fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a802:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a80a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a80e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800a812:	e087      	b.n	800a924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	ee07 3a90 	vmov	s15, r3
 800a81a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a81e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800a9dc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a826:	4b6a      	ldr	r3, [pc, #424]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a82a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a82e:	ee07 3a90 	vmov	s15, r3
 800a832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a836:	ed97 6a03 	vldr	s12, [r7, #12]
 800a83a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800a9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a83e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a84a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a84e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a852:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a856:	e065      	b.n	800a924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	ee07 3a90 	vmov	s15, r3
 800a85e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a862:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a9e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a86a:	4b59      	ldr	r3, [pc, #356]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a86c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a86e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a872:	ee07 3a90 	vmov	s15, r3
 800a876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a87a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a87e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800a9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a88a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a88e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a892:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a896:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a89a:	e043      	b.n	800a924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	ee07 3a90 	vmov	s15, r3
 800a8a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8a6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800a9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a8aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8ae:	4b48      	ldr	r3, [pc, #288]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a8b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8b6:	ee07 3a90 	vmov	s15, r3
 800a8ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8be:	ed97 6a03 	vldr	s12, [r7, #12]
 800a8c2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800a9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a8c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a8d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a8de:	e021      	b.n	800a924 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	ee07 3a90 	vmov	s15, r3
 800a8e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a9e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a8ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8f2:	4b37      	ldr	r3, [pc, #220]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a8f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8fa:	ee07 3a90 	vmov	s15, r3
 800a8fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a902:	ed97 6a03 	vldr	s12, [r7, #12]
 800a906:	eddf 5a34 	vldr	s11, [pc, #208]	; 800a9d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a90a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a90e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a912:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a91a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a91e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a922:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800a924:	4b2a      	ldr	r3, [pc, #168]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a928:	0a5b      	lsrs	r3, r3, #9
 800a92a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a92e:	ee07 3a90 	vmov	s15, r3
 800a932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a93a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a93e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a94a:	ee17 2a90 	vmov	r2, s15
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800a952:	4b1f      	ldr	r3, [pc, #124]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a956:	0c1b      	lsrs	r3, r3, #16
 800a958:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a95c:	ee07 3a90 	vmov	s15, r3
 800a960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a964:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a968:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a96c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a978:	ee17 2a90 	vmov	r2, s15
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800a980:	4b13      	ldr	r3, [pc, #76]	; (800a9d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a984:	0e1b      	lsrs	r3, r3, #24
 800a986:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a98a:	ee07 3a90 	vmov	s15, r3
 800a98e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a992:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a996:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a99a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a99e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a9a6:	ee17 2a90 	vmov	r2, s15
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a9ae:	e008      	b.n	800a9c2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2200      	movs	r2, #0
 800a9c0:	609a      	str	r2, [r3, #8]
}
 800a9c2:	bf00      	nop
 800a9c4:	3724      	adds	r7, #36	; 0x24
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	58024400 	.word	0x58024400
 800a9d4:	03d09000 	.word	0x03d09000
 800a9d8:	46000000 	.word	0x46000000
 800a9dc:	4c742400 	.word	0x4c742400
 800a9e0:	4a742400 	.word	0x4a742400
 800a9e4:	4af42400 	.word	0x4af42400

0800a9e8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b089      	sub	sp, #36	; 0x24
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a9f0:	4ba1      	ldr	r3, [pc, #644]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a9f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9f4:	f003 0303 	and.w	r3, r3, #3
 800a9f8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800a9fa:	4b9f      	ldr	r3, [pc, #636]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a9fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9fe:	0d1b      	lsrs	r3, r3, #20
 800aa00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa04:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800aa06:	4b9c      	ldr	r3, [pc, #624]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa0a:	0a1b      	lsrs	r3, r3, #8
 800aa0c:	f003 0301 	and.w	r3, r3, #1
 800aa10:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800aa12:	4b99      	ldr	r3, [pc, #612]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa16:	08db      	lsrs	r3, r3, #3
 800aa18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	fb02 f303 	mul.w	r3, r2, r3
 800aa22:	ee07 3a90 	vmov	s15, r3
 800aa26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa2a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	f000 8111 	beq.w	800ac58 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	2b02      	cmp	r3, #2
 800aa3a:	f000 8083 	beq.w	800ab44 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800aa3e:	69bb      	ldr	r3, [r7, #24]
 800aa40:	2b02      	cmp	r3, #2
 800aa42:	f200 80a1 	bhi.w	800ab88 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800aa46:	69bb      	ldr	r3, [r7, #24]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d003      	beq.n	800aa54 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800aa4c:	69bb      	ldr	r3, [r7, #24]
 800aa4e:	2b01      	cmp	r3, #1
 800aa50:	d056      	beq.n	800ab00 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800aa52:	e099      	b.n	800ab88 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa54:	4b88      	ldr	r3, [pc, #544]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f003 0320 	and.w	r3, r3, #32
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d02d      	beq.n	800aabc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa60:	4b85      	ldr	r3, [pc, #532]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	08db      	lsrs	r3, r3, #3
 800aa66:	f003 0303 	and.w	r3, r3, #3
 800aa6a:	4a84      	ldr	r2, [pc, #528]	; (800ac7c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800aa6c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa70:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	ee07 3a90 	vmov	s15, r3
 800aa78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	ee07 3a90 	vmov	s15, r3
 800aa82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa8a:	4b7b      	ldr	r3, [pc, #492]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aa8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa92:	ee07 3a90 	vmov	s15, r3
 800aa96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa9e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ac80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aaa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aaa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aaaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aaae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aab6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800aaba:	e087      	b.n	800abcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	ee07 3a90 	vmov	s15, r3
 800aac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aac6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ac84 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800aaca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aace:	4b6a      	ldr	r3, [pc, #424]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aad6:	ee07 3a90 	vmov	s15, r3
 800aada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aade:	ed97 6a03 	vldr	s12, [r7, #12]
 800aae2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ac80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aaea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aaee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aaf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aafa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aafe:	e065      	b.n	800abcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	ee07 3a90 	vmov	s15, r3
 800ab06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab0a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ac88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ab0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab12:	4b59      	ldr	r3, [pc, #356]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab1a:	ee07 3a90 	vmov	s15, r3
 800ab1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab22:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab26:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ac80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ab2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ab42:	e043      	b.n	800abcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	ee07 3a90 	vmov	s15, r3
 800ab4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab4e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ac8c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ab52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab56:	4b48      	ldr	r3, [pc, #288]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab5e:	ee07 3a90 	vmov	s15, r3
 800ab62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab66:	ed97 6a03 	vldr	s12, [r7, #12]
 800ab6a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ac80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ab6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ab86:	e021      	b.n	800abcc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	ee07 3a90 	vmov	s15, r3
 800ab8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab92:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ac88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ab96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab9a:	4b37      	ldr	r3, [pc, #220]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ab9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aba2:	ee07 3a90 	vmov	s15, r3
 800aba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abaa:	ed97 6a03 	vldr	s12, [r7, #12]
 800abae:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ac80 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800abb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abc6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800abca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800abcc:	4b2a      	ldr	r3, [pc, #168]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800abce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abd0:	0a5b      	lsrs	r3, r3, #9
 800abd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abd6:	ee07 3a90 	vmov	s15, r3
 800abda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800abe2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800abe6:	edd7 6a07 	vldr	s13, [r7, #28]
 800abea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800abf2:	ee17 2a90 	vmov	r2, s15
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800abfa:	4b1f      	ldr	r3, [pc, #124]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800abfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abfe:	0c1b      	lsrs	r3, r3, #16
 800ac00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac04:	ee07 3a90 	vmov	s15, r3
 800ac08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac10:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac14:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac20:	ee17 2a90 	vmov	r2, s15
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800ac28:	4b13      	ldr	r3, [pc, #76]	; (800ac78 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ac2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac2c:	0e1b      	lsrs	r3, r3, #24
 800ac2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac32:	ee07 3a90 	vmov	s15, r3
 800ac36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ac42:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac4e:	ee17 2a90 	vmov	r2, s15
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ac56:	e008      	b.n	800ac6a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2200      	movs	r2, #0
 800ac68:	609a      	str	r2, [r3, #8]
}
 800ac6a:	bf00      	nop
 800ac6c:	3724      	adds	r7, #36	; 0x24
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	58024400 	.word	0x58024400
 800ac7c:	03d09000 	.word	0x03d09000
 800ac80:	46000000 	.word	0x46000000
 800ac84:	4c742400 	.word	0x4c742400
 800ac88:	4a742400 	.word	0x4a742400
 800ac8c:	4af42400 	.word	0x4af42400

0800ac90 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ac9e:	4b53      	ldr	r3, [pc, #332]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800aca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aca2:	f003 0303 	and.w	r3, r3, #3
 800aca6:	2b03      	cmp	r3, #3
 800aca8:	d101      	bne.n	800acae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	e099      	b.n	800ade2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800acae:	4b4f      	ldr	r3, [pc, #316]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a4e      	ldr	r2, [pc, #312]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800acb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800acb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acba:	f7fa fa97 	bl	80051ec <HAL_GetTick>
 800acbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800acc0:	e008      	b.n	800acd4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800acc2:	f7fa fa93 	bl	80051ec <HAL_GetTick>
 800acc6:	4602      	mov	r2, r0
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	1ad3      	subs	r3, r2, r3
 800accc:	2b02      	cmp	r3, #2
 800acce:	d901      	bls.n	800acd4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800acd0:	2303      	movs	r3, #3
 800acd2:	e086      	b.n	800ade2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800acd4:	4b45      	ldr	r3, [pc, #276]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d1f0      	bne.n	800acc2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ace0:	4b42      	ldr	r3, [pc, #264]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ace2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	031b      	lsls	r3, r3, #12
 800acee:	493f      	ldr	r1, [pc, #252]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800acf0:	4313      	orrs	r3, r2
 800acf2:	628b      	str	r3, [r1, #40]	; 0x28
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	685b      	ldr	r3, [r3, #4]
 800acf8:	3b01      	subs	r3, #1
 800acfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	3b01      	subs	r3, #1
 800ad04:	025b      	lsls	r3, r3, #9
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	431a      	orrs	r2, r3
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	68db      	ldr	r3, [r3, #12]
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	041b      	lsls	r3, r3, #16
 800ad12:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ad16:	431a      	orrs	r2, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	691b      	ldr	r3, [r3, #16]
 800ad1c:	3b01      	subs	r3, #1
 800ad1e:	061b      	lsls	r3, r3, #24
 800ad20:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ad24:	4931      	ldr	r1, [pc, #196]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad26:	4313      	orrs	r3, r2
 800ad28:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ad2a:	4b30      	ldr	r3, [pc, #192]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	695b      	ldr	r3, [r3, #20]
 800ad36:	492d      	ldr	r1, [pc, #180]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ad3c:	4b2b      	ldr	r3, [pc, #172]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad40:	f023 0220 	bic.w	r2, r3, #32
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	699b      	ldr	r3, [r3, #24]
 800ad48:	4928      	ldr	r1, [pc, #160]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ad4e:	4b27      	ldr	r3, [pc, #156]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad52:	4a26      	ldr	r2, [pc, #152]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad54:	f023 0310 	bic.w	r3, r3, #16
 800ad58:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ad5a:	4b24      	ldr	r3, [pc, #144]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad5e:	4b24      	ldr	r3, [pc, #144]	; (800adf0 <RCCEx_PLL2_Config+0x160>)
 800ad60:	4013      	ands	r3, r2
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	69d2      	ldr	r2, [r2, #28]
 800ad66:	00d2      	lsls	r2, r2, #3
 800ad68:	4920      	ldr	r1, [pc, #128]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ad6e:	4b1f      	ldr	r3, [pc, #124]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad72:	4a1e      	ldr	r2, [pc, #120]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad74:	f043 0310 	orr.w	r3, r3, #16
 800ad78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d106      	bne.n	800ad8e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ad80:	4b1a      	ldr	r3, [pc, #104]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad84:	4a19      	ldr	r2, [pc, #100]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ad8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ad8c:	e00f      	b.n	800adae <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	d106      	bne.n	800ada2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ad94:	4b15      	ldr	r3, [pc, #84]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad98:	4a14      	ldr	r2, [pc, #80]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ad9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad9e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ada0:	e005      	b.n	800adae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ada2:	4b12      	ldr	r3, [pc, #72]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ada4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ada6:	4a11      	ldr	r2, [pc, #68]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800ada8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800adac:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800adae:	4b0f      	ldr	r3, [pc, #60]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4a0e      	ldr	r2, [pc, #56]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800adb4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800adb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800adba:	f7fa fa17 	bl	80051ec <HAL_GetTick>
 800adbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800adc0:	e008      	b.n	800add4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800adc2:	f7fa fa13 	bl	80051ec <HAL_GetTick>
 800adc6:	4602      	mov	r2, r0
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	1ad3      	subs	r3, r2, r3
 800adcc:	2b02      	cmp	r3, #2
 800adce:	d901      	bls.n	800add4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800add0:	2303      	movs	r3, #3
 800add2:	e006      	b.n	800ade2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800add4:	4b05      	ldr	r3, [pc, #20]	; (800adec <RCCEx_PLL2_Config+0x15c>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800addc:	2b00      	cmp	r3, #0
 800adde:	d0f0      	beq.n	800adc2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ade0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	bf00      	nop
 800adec:	58024400 	.word	0x58024400
 800adf0:	ffff0007 	.word	0xffff0007

0800adf4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800adfe:	2300      	movs	r3, #0
 800ae00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ae02:	4b53      	ldr	r3, [pc, #332]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae06:	f003 0303 	and.w	r3, r3, #3
 800ae0a:	2b03      	cmp	r3, #3
 800ae0c:	d101      	bne.n	800ae12 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e099      	b.n	800af46 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ae12:	4b4f      	ldr	r3, [pc, #316]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a4e      	ldr	r2, [pc, #312]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ae1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae1e:	f7fa f9e5 	bl	80051ec <HAL_GetTick>
 800ae22:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae24:	e008      	b.n	800ae38 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800ae26:	f7fa f9e1 	bl	80051ec <HAL_GetTick>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	1ad3      	subs	r3, r2, r3
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	d901      	bls.n	800ae38 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ae34:	2303      	movs	r3, #3
 800ae36:	e086      	b.n	800af46 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae38:	4b45      	ldr	r3, [pc, #276]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1f0      	bne.n	800ae26 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ae44:	4b42      	ldr	r3, [pc, #264]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae48:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	051b      	lsls	r3, r3, #20
 800ae52:	493f      	ldr	r1, [pc, #252]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae54:	4313      	orrs	r3, r2
 800ae56:	628b      	str	r3, [r1, #40]	; 0x28
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	3b01      	subs	r3, #1
 800ae5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	3b01      	subs	r3, #1
 800ae68:	025b      	lsls	r3, r3, #9
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	431a      	orrs	r2, r3
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	3b01      	subs	r3, #1
 800ae74:	041b      	lsls	r3, r3, #16
 800ae76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ae7a:	431a      	orrs	r2, r3
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	691b      	ldr	r3, [r3, #16]
 800ae80:	3b01      	subs	r3, #1
 800ae82:	061b      	lsls	r3, r3, #24
 800ae84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ae88:	4931      	ldr	r1, [pc, #196]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ae8e:	4b30      	ldr	r3, [pc, #192]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	695b      	ldr	r3, [r3, #20]
 800ae9a:	492d      	ldr	r1, [pc, #180]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aea0:	4b2b      	ldr	r3, [pc, #172]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aea4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	699b      	ldr	r3, [r3, #24]
 800aeac:	4928      	ldr	r1, [pc, #160]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800aeb2:	4b27      	ldr	r3, [pc, #156]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aeb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb6:	4a26      	ldr	r2, [pc, #152]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aeb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aebc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aebe:	4b24      	ldr	r3, [pc, #144]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aec2:	4b24      	ldr	r3, [pc, #144]	; (800af54 <RCCEx_PLL3_Config+0x160>)
 800aec4:	4013      	ands	r3, r2
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	69d2      	ldr	r2, [r2, #28]
 800aeca:	00d2      	lsls	r2, r2, #3
 800aecc:	4920      	ldr	r1, [pc, #128]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aece:	4313      	orrs	r3, r2
 800aed0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800aed2:	4b1f      	ldr	r3, [pc, #124]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed6:	4a1e      	ldr	r2, [pc, #120]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aedc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d106      	bne.n	800aef2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800aee4:	4b1a      	ldr	r3, [pc, #104]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee8:	4a19      	ldr	r2, [pc, #100]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aeea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800aeee:	62d3      	str	r3, [r2, #44]	; 0x2c
 800aef0:	e00f      	b.n	800af12 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	2b01      	cmp	r3, #1
 800aef6:	d106      	bne.n	800af06 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800aef8:	4b15      	ldr	r3, [pc, #84]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aefa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aefc:	4a14      	ldr	r2, [pc, #80]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800aefe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800af02:	62d3      	str	r3, [r2, #44]	; 0x2c
 800af04:	e005      	b.n	800af12 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800af06:	4b12      	ldr	r3, [pc, #72]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800af08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af0a:	4a11      	ldr	r2, [pc, #68]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800af0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af10:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800af12:	4b0f      	ldr	r3, [pc, #60]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	4a0e      	ldr	r2, [pc, #56]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800af18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af1e:	f7fa f965 	bl	80051ec <HAL_GetTick>
 800af22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af24:	e008      	b.n	800af38 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800af26:	f7fa f961 	bl	80051ec <HAL_GetTick>
 800af2a:	4602      	mov	r2, r0
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	1ad3      	subs	r3, r2, r3
 800af30:	2b02      	cmp	r3, #2
 800af32:	d901      	bls.n	800af38 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800af34:	2303      	movs	r3, #3
 800af36:	e006      	b.n	800af46 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af38:	4b05      	ldr	r3, [pc, #20]	; (800af50 <RCCEx_PLL3_Config+0x15c>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800af40:	2b00      	cmp	r3, #0
 800af42:	d0f0      	beq.n	800af26 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800af44:	7bfb      	ldrb	r3, [r7, #15]
}
 800af46:	4618      	mov	r0, r3
 800af48:	3710      	adds	r7, #16
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
 800af4e:	bf00      	nop
 800af50:	58024400 	.word	0x58024400
 800af54:	ffff0007 	.word	0xffff0007

0800af58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d101      	bne.n	800af6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af66:	2301      	movs	r3, #1
 800af68:	e049      	b.n	800affe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af70:	b2db      	uxtb	r3, r3
 800af72:	2b00      	cmp	r3, #0
 800af74:	d106      	bne.n	800af84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2200      	movs	r2, #0
 800af7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f7f9 fa1a 	bl	80043b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2202      	movs	r2, #2
 800af88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681a      	ldr	r2, [r3, #0]
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	3304      	adds	r3, #4
 800af94:	4619      	mov	r1, r3
 800af96:	4610      	mov	r0, r2
 800af98:	f000 feb8 	bl	800bd0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2201      	movs	r2, #1
 800afa0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2201      	movs	r2, #1
 800afa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2201      	movs	r2, #1
 800afb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2201      	movs	r2, #1
 800afb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2201      	movs	r2, #1
 800afc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2201      	movs	r2, #1
 800afc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2201      	movs	r2, #1
 800afd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2201      	movs	r2, #1
 800afe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2201      	movs	r2, #1
 800afe8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2201      	movs	r2, #1
 800aff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	4618      	mov	r0, r3
 800b000:	3708      	adds	r7, #8
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
	...

0800b008 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b008:	b480      	push	{r7}
 800b00a:	b085      	sub	sp, #20
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b016:	b2db      	uxtb	r3, r3
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d001      	beq.n	800b020 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b01c:	2301      	movs	r3, #1
 800b01e:	e05e      	b.n	800b0de <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2202      	movs	r2, #2
 800b024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	68da      	ldr	r2, [r3, #12]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f042 0201 	orr.w	r2, r2, #1
 800b036:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a2b      	ldr	r2, [pc, #172]	; (800b0ec <HAL_TIM_Base_Start_IT+0xe4>)
 800b03e:	4293      	cmp	r3, r2
 800b040:	d02c      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b04a:	d027      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4a27      	ldr	r2, [pc, #156]	; (800b0f0 <HAL_TIM_Base_Start_IT+0xe8>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d022      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4a26      	ldr	r2, [pc, #152]	; (800b0f4 <HAL_TIM_Base_Start_IT+0xec>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d01d      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4a24      	ldr	r2, [pc, #144]	; (800b0f8 <HAL_TIM_Base_Start_IT+0xf0>)
 800b066:	4293      	cmp	r3, r2
 800b068:	d018      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a23      	ldr	r2, [pc, #140]	; (800b0fc <HAL_TIM_Base_Start_IT+0xf4>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d013      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a21      	ldr	r2, [pc, #132]	; (800b100 <HAL_TIM_Base_Start_IT+0xf8>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d00e      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	4a20      	ldr	r2, [pc, #128]	; (800b104 <HAL_TIM_Base_Start_IT+0xfc>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d009      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4a1e      	ldr	r2, [pc, #120]	; (800b108 <HAL_TIM_Base_Start_IT+0x100>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d004      	beq.n	800b09c <HAL_TIM_Base_Start_IT+0x94>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4a1d      	ldr	r2, [pc, #116]	; (800b10c <HAL_TIM_Base_Start_IT+0x104>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d115      	bne.n	800b0c8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	689a      	ldr	r2, [r3, #8]
 800b0a2:	4b1b      	ldr	r3, [pc, #108]	; (800b110 <HAL_TIM_Base_Start_IT+0x108>)
 800b0a4:	4013      	ands	r3, r2
 800b0a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	2b06      	cmp	r3, #6
 800b0ac:	d015      	beq.n	800b0da <HAL_TIM_Base_Start_IT+0xd2>
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b0b4:	d011      	beq.n	800b0da <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	681a      	ldr	r2, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f042 0201 	orr.w	r2, r2, #1
 800b0c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0c6:	e008      	b.n	800b0da <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f042 0201 	orr.w	r2, r2, #1
 800b0d6:	601a      	str	r2, [r3, #0]
 800b0d8:	e000      	b.n	800b0dc <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3714      	adds	r7, #20
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	40010000 	.word	0x40010000
 800b0f0:	40000400 	.word	0x40000400
 800b0f4:	40000800 	.word	0x40000800
 800b0f8:	40000c00 	.word	0x40000c00
 800b0fc:	40010400 	.word	0x40010400
 800b100:	40001800 	.word	0x40001800
 800b104:	40014000 	.word	0x40014000
 800b108:	4000e000 	.word	0x4000e000
 800b10c:	4000e400 	.word	0x4000e400
 800b110:	00010007 	.word	0x00010007

0800b114 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b082      	sub	sp, #8
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d101      	bne.n	800b126 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b122:	2301      	movs	r3, #1
 800b124:	e049      	b.n	800b1ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b12c:	b2db      	uxtb	r3, r3
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d106      	bne.n	800b140 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2200      	movs	r2, #0
 800b136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f7f9 fa74 	bl	8004628 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2202      	movs	r2, #2
 800b144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681a      	ldr	r2, [r3, #0]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	3304      	adds	r3, #4
 800b150:	4619      	mov	r1, r3
 800b152:	4610      	mov	r0, r2
 800b154:	f000 fdda 	bl	800bd0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2201      	movs	r2, #1
 800b15c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2201      	movs	r2, #1
 800b164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2201      	movs	r2, #1
 800b16c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2201      	movs	r2, #1
 800b174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2201      	movs	r2, #1
 800b184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2201      	movs	r2, #1
 800b18c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2201      	movs	r2, #1
 800b194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2201      	movs	r2, #1
 800b19c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b1b8:	2300      	movs	r3, #0
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3708      	adds	r7, #8
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
	...

0800b1c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b084      	sub	sp, #16
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d109      	bne.n	800b1e8 <HAL_TIM_PWM_Start+0x24>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b1da:	b2db      	uxtb	r3, r3
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	bf14      	ite	ne
 800b1e0:	2301      	movne	r3, #1
 800b1e2:	2300      	moveq	r3, #0
 800b1e4:	b2db      	uxtb	r3, r3
 800b1e6:	e03c      	b.n	800b262 <HAL_TIM_PWM_Start+0x9e>
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	2b04      	cmp	r3, #4
 800b1ec:	d109      	bne.n	800b202 <HAL_TIM_PWM_Start+0x3e>
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b1f4:	b2db      	uxtb	r3, r3
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	bf14      	ite	ne
 800b1fa:	2301      	movne	r3, #1
 800b1fc:	2300      	moveq	r3, #0
 800b1fe:	b2db      	uxtb	r3, r3
 800b200:	e02f      	b.n	800b262 <HAL_TIM_PWM_Start+0x9e>
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	2b08      	cmp	r3, #8
 800b206:	d109      	bne.n	800b21c <HAL_TIM_PWM_Start+0x58>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	2b01      	cmp	r3, #1
 800b212:	bf14      	ite	ne
 800b214:	2301      	movne	r3, #1
 800b216:	2300      	moveq	r3, #0
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	e022      	b.n	800b262 <HAL_TIM_PWM_Start+0x9e>
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	2b0c      	cmp	r3, #12
 800b220:	d109      	bne.n	800b236 <HAL_TIM_PWM_Start+0x72>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	bf14      	ite	ne
 800b22e:	2301      	movne	r3, #1
 800b230:	2300      	moveq	r3, #0
 800b232:	b2db      	uxtb	r3, r3
 800b234:	e015      	b.n	800b262 <HAL_TIM_PWM_Start+0x9e>
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	2b10      	cmp	r3, #16
 800b23a:	d109      	bne.n	800b250 <HAL_TIM_PWM_Start+0x8c>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b242:	b2db      	uxtb	r3, r3
 800b244:	2b01      	cmp	r3, #1
 800b246:	bf14      	ite	ne
 800b248:	2301      	movne	r3, #1
 800b24a:	2300      	moveq	r3, #0
 800b24c:	b2db      	uxtb	r3, r3
 800b24e:	e008      	b.n	800b262 <HAL_TIM_PWM_Start+0x9e>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b256:	b2db      	uxtb	r3, r3
 800b258:	2b01      	cmp	r3, #1
 800b25a:	bf14      	ite	ne
 800b25c:	2301      	movne	r3, #1
 800b25e:	2300      	moveq	r3, #0
 800b260:	b2db      	uxtb	r3, r3
 800b262:	2b00      	cmp	r3, #0
 800b264:	d001      	beq.n	800b26a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b266:	2301      	movs	r3, #1
 800b268:	e0ab      	b.n	800b3c2 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d104      	bne.n	800b27a <HAL_TIM_PWM_Start+0xb6>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2202      	movs	r2, #2
 800b274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b278:	e023      	b.n	800b2c2 <HAL_TIM_PWM_Start+0xfe>
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	2b04      	cmp	r3, #4
 800b27e:	d104      	bne.n	800b28a <HAL_TIM_PWM_Start+0xc6>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2202      	movs	r2, #2
 800b284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b288:	e01b      	b.n	800b2c2 <HAL_TIM_PWM_Start+0xfe>
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	2b08      	cmp	r3, #8
 800b28e:	d104      	bne.n	800b29a <HAL_TIM_PWM_Start+0xd6>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2202      	movs	r2, #2
 800b294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b298:	e013      	b.n	800b2c2 <HAL_TIM_PWM_Start+0xfe>
 800b29a:	683b      	ldr	r3, [r7, #0]
 800b29c:	2b0c      	cmp	r3, #12
 800b29e:	d104      	bne.n	800b2aa <HAL_TIM_PWM_Start+0xe6>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2202      	movs	r2, #2
 800b2a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b2a8:	e00b      	b.n	800b2c2 <HAL_TIM_PWM_Start+0xfe>
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	2b10      	cmp	r3, #16
 800b2ae:	d104      	bne.n	800b2ba <HAL_TIM_PWM_Start+0xf6>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2202      	movs	r2, #2
 800b2b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b2b8:	e003      	b.n	800b2c2 <HAL_TIM_PWM_Start+0xfe>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2202      	movs	r2, #2
 800b2be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	6839      	ldr	r1, [r7, #0]
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f001 f938 	bl	800c540 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4a3d      	ldr	r2, [pc, #244]	; (800b3cc <HAL_TIM_PWM_Start+0x208>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d013      	beq.n	800b302 <HAL_TIM_PWM_Start+0x13e>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	4a3c      	ldr	r2, [pc, #240]	; (800b3d0 <HAL_TIM_PWM_Start+0x20c>)
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	d00e      	beq.n	800b302 <HAL_TIM_PWM_Start+0x13e>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	4a3a      	ldr	r2, [pc, #232]	; (800b3d4 <HAL_TIM_PWM_Start+0x210>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d009      	beq.n	800b302 <HAL_TIM_PWM_Start+0x13e>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	4a39      	ldr	r2, [pc, #228]	; (800b3d8 <HAL_TIM_PWM_Start+0x214>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d004      	beq.n	800b302 <HAL_TIM_PWM_Start+0x13e>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4a37      	ldr	r2, [pc, #220]	; (800b3dc <HAL_TIM_PWM_Start+0x218>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d101      	bne.n	800b306 <HAL_TIM_PWM_Start+0x142>
 800b302:	2301      	movs	r3, #1
 800b304:	e000      	b.n	800b308 <HAL_TIM_PWM_Start+0x144>
 800b306:	2300      	movs	r3, #0
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d007      	beq.n	800b31c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b31a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	4a2a      	ldr	r2, [pc, #168]	; (800b3cc <HAL_TIM_PWM_Start+0x208>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d02c      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b32e:	d027      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	4a2a      	ldr	r2, [pc, #168]	; (800b3e0 <HAL_TIM_PWM_Start+0x21c>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d022      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	4a29      	ldr	r2, [pc, #164]	; (800b3e4 <HAL_TIM_PWM_Start+0x220>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d01d      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	4a27      	ldr	r2, [pc, #156]	; (800b3e8 <HAL_TIM_PWM_Start+0x224>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d018      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4a1f      	ldr	r2, [pc, #124]	; (800b3d0 <HAL_TIM_PWM_Start+0x20c>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d013      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	4a23      	ldr	r2, [pc, #140]	; (800b3ec <HAL_TIM_PWM_Start+0x228>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d00e      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4a1b      	ldr	r2, [pc, #108]	; (800b3d4 <HAL_TIM_PWM_Start+0x210>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d009      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a1f      	ldr	r2, [pc, #124]	; (800b3f0 <HAL_TIM_PWM_Start+0x22c>)
 800b372:	4293      	cmp	r3, r2
 800b374:	d004      	beq.n	800b380 <HAL_TIM_PWM_Start+0x1bc>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a1e      	ldr	r2, [pc, #120]	; (800b3f4 <HAL_TIM_PWM_Start+0x230>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d115      	bne.n	800b3ac <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	689a      	ldr	r2, [r3, #8]
 800b386:	4b1c      	ldr	r3, [pc, #112]	; (800b3f8 <HAL_TIM_PWM_Start+0x234>)
 800b388:	4013      	ands	r3, r2
 800b38a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2b06      	cmp	r3, #6
 800b390:	d015      	beq.n	800b3be <HAL_TIM_PWM_Start+0x1fa>
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b398:	d011      	beq.n	800b3be <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	681a      	ldr	r2, [r3, #0]
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f042 0201 	orr.w	r2, r2, #1
 800b3a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3aa:	e008      	b.n	800b3be <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f042 0201 	orr.w	r2, r2, #1
 800b3ba:	601a      	str	r2, [r3, #0]
 800b3bc:	e000      	b.n	800b3c0 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b3c0:	2300      	movs	r3, #0
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3710      	adds	r7, #16
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}
 800b3ca:	bf00      	nop
 800b3cc:	40010000 	.word	0x40010000
 800b3d0:	40010400 	.word	0x40010400
 800b3d4:	40014000 	.word	0x40014000
 800b3d8:	40014400 	.word	0x40014400
 800b3dc:	40014800 	.word	0x40014800
 800b3e0:	40000400 	.word	0x40000400
 800b3e4:	40000800 	.word	0x40000800
 800b3e8:	40000c00 	.word	0x40000c00
 800b3ec:	40001800 	.word	0x40001800
 800b3f0:	4000e000 	.word	0x4000e000
 800b3f4:	4000e400 	.word	0x4000e400
 800b3f8:	00010007 	.word	0x00010007

0800b3fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d101      	bne.n	800b410 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b40c:	2301      	movs	r3, #1
 800b40e:	e08f      	b.n	800b530 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b416:	b2db      	uxtb	r3, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d106      	bne.n	800b42a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f7f9 f80d 	bl	8004444 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2202      	movs	r2, #2
 800b42e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	6899      	ldr	r1, [r3, #8]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681a      	ldr	r2, [r3, #0]
 800b43c:	4b3e      	ldr	r3, [pc, #248]	; (800b538 <HAL_TIM_Encoder_Init+0x13c>)
 800b43e:	400b      	ands	r3, r1
 800b440:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	3304      	adds	r3, #4
 800b44a:	4619      	mov	r1, r3
 800b44c:	4610      	mov	r0, r2
 800b44e:	f000 fc5d 	bl	800bd0c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	699b      	ldr	r3, [r3, #24]
 800b460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	6a1b      	ldr	r3, [r3, #32]
 800b468:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	697a      	ldr	r2, [r7, #20]
 800b470:	4313      	orrs	r3, r2
 800b472:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b474:	693a      	ldr	r2, [r7, #16]
 800b476:	4b31      	ldr	r3, [pc, #196]	; (800b53c <HAL_TIM_Encoder_Init+0x140>)
 800b478:	4013      	ands	r3, r2
 800b47a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	689a      	ldr	r2, [r3, #8]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	699b      	ldr	r3, [r3, #24]
 800b484:	021b      	lsls	r3, r3, #8
 800b486:	4313      	orrs	r3, r2
 800b488:	693a      	ldr	r2, [r7, #16]
 800b48a:	4313      	orrs	r3, r2
 800b48c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b48e:	693a      	ldr	r2, [r7, #16]
 800b490:	4b2b      	ldr	r3, [pc, #172]	; (800b540 <HAL_TIM_Encoder_Init+0x144>)
 800b492:	4013      	ands	r3, r2
 800b494:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b496:	693a      	ldr	r2, [r7, #16]
 800b498:	4b2a      	ldr	r3, [pc, #168]	; (800b544 <HAL_TIM_Encoder_Init+0x148>)
 800b49a:	4013      	ands	r3, r2
 800b49c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	68da      	ldr	r2, [r3, #12]
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	69db      	ldr	r3, [r3, #28]
 800b4a6:	021b      	lsls	r3, r3, #8
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	693a      	ldr	r2, [r7, #16]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	691b      	ldr	r3, [r3, #16]
 800b4b4:	011a      	lsls	r2, r3, #4
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	6a1b      	ldr	r3, [r3, #32]
 800b4ba:	031b      	lsls	r3, r3, #12
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	693a      	ldr	r2, [r7, #16]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b4ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b4d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	685a      	ldr	r2, [r3, #4]
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	695b      	ldr	r3, [r3, #20]
 800b4dc:	011b      	lsls	r3, r3, #4
 800b4de:	4313      	orrs	r3, r2
 800b4e0:	68fa      	ldr	r2, [r7, #12]
 800b4e2:	4313      	orrs	r3, r2
 800b4e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	697a      	ldr	r2, [r7, #20]
 800b4ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	693a      	ldr	r2, [r7, #16]
 800b4f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	68fa      	ldr	r2, [r7, #12]
 800b4fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	2201      	movs	r2, #1
 800b502:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2201      	movs	r2, #1
 800b50a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2201      	movs	r2, #1
 800b512:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2201      	movs	r2, #1
 800b51a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2201      	movs	r2, #1
 800b522:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2201      	movs	r2, #1
 800b52a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b52e:	2300      	movs	r3, #0
}
 800b530:	4618      	mov	r0, r3
 800b532:	3718      	adds	r7, #24
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	fffebff8 	.word	0xfffebff8
 800b53c:	fffffcfc 	.word	0xfffffcfc
 800b540:	fffff3f3 	.word	0xfffff3f3
 800b544:	ffff0f0f 	.word	0xffff0f0f

0800b548 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b558:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b560:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b568:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b570:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d110      	bne.n	800b59a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b578:	7bfb      	ldrb	r3, [r7, #15]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d102      	bne.n	800b584 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b57e:	7b7b      	ldrb	r3, [r7, #13]
 800b580:	2b01      	cmp	r3, #1
 800b582:	d001      	beq.n	800b588 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800b584:	2301      	movs	r3, #1
 800b586:	e069      	b.n	800b65c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2202      	movs	r2, #2
 800b58c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2202      	movs	r2, #2
 800b594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b598:	e031      	b.n	800b5fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	2b04      	cmp	r3, #4
 800b59e:	d110      	bne.n	800b5c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b5a0:	7bbb      	ldrb	r3, [r7, #14]
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d102      	bne.n	800b5ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b5a6:	7b3b      	ldrb	r3, [r7, #12]
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d001      	beq.n	800b5b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e055      	b.n	800b65c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2202      	movs	r2, #2
 800b5b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2202      	movs	r2, #2
 800b5bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5c0:	e01d      	b.n	800b5fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b5c2:	7bfb      	ldrb	r3, [r7, #15]
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d108      	bne.n	800b5da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b5c8:	7bbb      	ldrb	r3, [r7, #14]
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d105      	bne.n	800b5da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b5ce:	7b7b      	ldrb	r3, [r7, #13]
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d102      	bne.n	800b5da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b5d4:	7b3b      	ldrb	r3, [r7, #12]
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d001      	beq.n	800b5de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b5da:	2301      	movs	r3, #1
 800b5dc:	e03e      	b.n	800b65c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2202      	movs	r2, #2
 800b5e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2202      	movs	r2, #2
 800b5ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2202      	movs	r2, #2
 800b5f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2202      	movs	r2, #2
 800b5fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d003      	beq.n	800b60c <HAL_TIM_Encoder_Start+0xc4>
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	2b04      	cmp	r3, #4
 800b608:	d008      	beq.n	800b61c <HAL_TIM_Encoder_Start+0xd4>
 800b60a:	e00f      	b.n	800b62c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2201      	movs	r2, #1
 800b612:	2100      	movs	r1, #0
 800b614:	4618      	mov	r0, r3
 800b616:	f000 ff93 	bl	800c540 <TIM_CCxChannelCmd>
      break;
 800b61a:	e016      	b.n	800b64a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	2201      	movs	r2, #1
 800b622:	2104      	movs	r1, #4
 800b624:	4618      	mov	r0, r3
 800b626:	f000 ff8b 	bl	800c540 <TIM_CCxChannelCmd>
      break;
 800b62a:	e00e      	b.n	800b64a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	2201      	movs	r2, #1
 800b632:	2100      	movs	r1, #0
 800b634:	4618      	mov	r0, r3
 800b636:	f000 ff83 	bl	800c540 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	2201      	movs	r2, #1
 800b640:	2104      	movs	r1, #4
 800b642:	4618      	mov	r0, r3
 800b644:	f000 ff7c 	bl	800c540 <TIM_CCxChannelCmd>
      break;
 800b648:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	681a      	ldr	r2, [r3, #0]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f042 0201 	orr.w	r2, r2, #1
 800b658:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b65a:	2300      	movs	r3, #0
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3710      	adds	r7, #16
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b082      	sub	sp, #8
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	691b      	ldr	r3, [r3, #16]
 800b672:	f003 0302 	and.w	r3, r3, #2
 800b676:	2b02      	cmp	r3, #2
 800b678:	d122      	bne.n	800b6c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	68db      	ldr	r3, [r3, #12]
 800b680:	f003 0302 	and.w	r3, r3, #2
 800b684:	2b02      	cmp	r3, #2
 800b686:	d11b      	bne.n	800b6c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f06f 0202 	mvn.w	r2, #2
 800b690:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2201      	movs	r2, #1
 800b696:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	699b      	ldr	r3, [r3, #24]
 800b69e:	f003 0303 	and.w	r3, r3, #3
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d003      	beq.n	800b6ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f000 fb12 	bl	800bcd0 <HAL_TIM_IC_CaptureCallback>
 800b6ac:	e005      	b.n	800b6ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f000 fb04 	bl	800bcbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fb15 	bl	800bce4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	f003 0304 	and.w	r3, r3, #4
 800b6ca:	2b04      	cmp	r3, #4
 800b6cc:	d122      	bne.n	800b714 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	68db      	ldr	r3, [r3, #12]
 800b6d4:	f003 0304 	and.w	r3, r3, #4
 800b6d8:	2b04      	cmp	r3, #4
 800b6da:	d11b      	bne.n	800b714 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f06f 0204 	mvn.w	r2, #4
 800b6e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2202      	movs	r2, #2
 800b6ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	699b      	ldr	r3, [r3, #24]
 800b6f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d003      	beq.n	800b702 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 fae8 	bl	800bcd0 <HAL_TIM_IC_CaptureCallback>
 800b700:	e005      	b.n	800b70e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f000 fada 	bl	800bcbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 faeb 	bl	800bce4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2200      	movs	r2, #0
 800b712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	691b      	ldr	r3, [r3, #16]
 800b71a:	f003 0308 	and.w	r3, r3, #8
 800b71e:	2b08      	cmp	r3, #8
 800b720:	d122      	bne.n	800b768 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	68db      	ldr	r3, [r3, #12]
 800b728:	f003 0308 	and.w	r3, r3, #8
 800b72c:	2b08      	cmp	r3, #8
 800b72e:	d11b      	bne.n	800b768 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f06f 0208 	mvn.w	r2, #8
 800b738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2204      	movs	r2, #4
 800b73e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	69db      	ldr	r3, [r3, #28]
 800b746:	f003 0303 	and.w	r3, r3, #3
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d003      	beq.n	800b756 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 fabe 	bl	800bcd0 <HAL_TIM_IC_CaptureCallback>
 800b754:	e005      	b.n	800b762 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f000 fab0 	bl	800bcbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 fac1 	bl	800bce4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2200      	movs	r2, #0
 800b766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	691b      	ldr	r3, [r3, #16]
 800b76e:	f003 0310 	and.w	r3, r3, #16
 800b772:	2b10      	cmp	r3, #16
 800b774:	d122      	bne.n	800b7bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	f003 0310 	and.w	r3, r3, #16
 800b780:	2b10      	cmp	r3, #16
 800b782:	d11b      	bne.n	800b7bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f06f 0210 	mvn.w	r2, #16
 800b78c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2208      	movs	r2, #8
 800b792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	69db      	ldr	r3, [r3, #28]
 800b79a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d003      	beq.n	800b7aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 fa94 	bl	800bcd0 <HAL_TIM_IC_CaptureCallback>
 800b7a8:	e005      	b.n	800b7b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f000 fa86 	bl	800bcbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f000 fa97 	bl	800bce4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	691b      	ldr	r3, [r3, #16]
 800b7c2:	f003 0301 	and.w	r3, r3, #1
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d10e      	bne.n	800b7e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	68db      	ldr	r3, [r3, #12]
 800b7d0:	f003 0301 	and.w	r3, r3, #1
 800b7d4:	2b01      	cmp	r3, #1
 800b7d6:	d107      	bne.n	800b7e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f06f 0201 	mvn.w	r2, #1
 800b7e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f7f9 fa30 	bl	8004c48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	691b      	ldr	r3, [r3, #16]
 800b7ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7f2:	2b80      	cmp	r3, #128	; 0x80
 800b7f4:	d10e      	bne.n	800b814 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	68db      	ldr	r3, [r3, #12]
 800b7fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b800:	2b80      	cmp	r3, #128	; 0x80
 800b802:	d107      	bne.n	800b814 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b80c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f001 f802 	bl	800c818 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	691b      	ldr	r3, [r3, #16]
 800b81a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b81e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b822:	d10e      	bne.n	800b842 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b82e:	2b80      	cmp	r3, #128	; 0x80
 800b830:	d107      	bne.n	800b842 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b83a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 fff5 	bl	800c82c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	691b      	ldr	r3, [r3, #16]
 800b848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b84c:	2b40      	cmp	r3, #64	; 0x40
 800b84e:	d10e      	bne.n	800b86e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	68db      	ldr	r3, [r3, #12]
 800b856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b85a:	2b40      	cmp	r3, #64	; 0x40
 800b85c:	d107      	bne.n	800b86e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 fa45 	bl	800bcf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	691b      	ldr	r3, [r3, #16]
 800b874:	f003 0320 	and.w	r3, r3, #32
 800b878:	2b20      	cmp	r3, #32
 800b87a:	d10e      	bne.n	800b89a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	68db      	ldr	r3, [r3, #12]
 800b882:	f003 0320 	and.w	r3, r3, #32
 800b886:	2b20      	cmp	r3, #32
 800b888:	d107      	bne.n	800b89a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f06f 0220 	mvn.w	r2, #32
 800b892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f000 ffb5 	bl	800c804 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b89a:	bf00      	nop
 800b89c:	3708      	adds	r7, #8
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
	...

0800b8a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b086      	sub	sp, #24
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	60b9      	str	r1, [r7, #8]
 800b8ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	d101      	bne.n	800b8c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b8be:	2302      	movs	r3, #2
 800b8c0:	e0ff      	b.n	800bac2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2b14      	cmp	r3, #20
 800b8ce:	f200 80f0 	bhi.w	800bab2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b8d2:	a201      	add	r2, pc, #4	; (adr r2, 800b8d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b8d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8d8:	0800b92d 	.word	0x0800b92d
 800b8dc:	0800bab3 	.word	0x0800bab3
 800b8e0:	0800bab3 	.word	0x0800bab3
 800b8e4:	0800bab3 	.word	0x0800bab3
 800b8e8:	0800b96d 	.word	0x0800b96d
 800b8ec:	0800bab3 	.word	0x0800bab3
 800b8f0:	0800bab3 	.word	0x0800bab3
 800b8f4:	0800bab3 	.word	0x0800bab3
 800b8f8:	0800b9af 	.word	0x0800b9af
 800b8fc:	0800bab3 	.word	0x0800bab3
 800b900:	0800bab3 	.word	0x0800bab3
 800b904:	0800bab3 	.word	0x0800bab3
 800b908:	0800b9ef 	.word	0x0800b9ef
 800b90c:	0800bab3 	.word	0x0800bab3
 800b910:	0800bab3 	.word	0x0800bab3
 800b914:	0800bab3 	.word	0x0800bab3
 800b918:	0800ba31 	.word	0x0800ba31
 800b91c:	0800bab3 	.word	0x0800bab3
 800b920:	0800bab3 	.word	0x0800bab3
 800b924:	0800bab3 	.word	0x0800bab3
 800b928:	0800ba71 	.word	0x0800ba71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	68b9      	ldr	r1, [r7, #8]
 800b932:	4618      	mov	r0, r3
 800b934:	f000 fa90 	bl	800be58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	699a      	ldr	r2, [r3, #24]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	f042 0208 	orr.w	r2, r2, #8
 800b946:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	699a      	ldr	r2, [r3, #24]
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f022 0204 	bic.w	r2, r2, #4
 800b956:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	6999      	ldr	r1, [r3, #24]
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	691a      	ldr	r2, [r3, #16]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	430a      	orrs	r2, r1
 800b968:	619a      	str	r2, [r3, #24]
      break;
 800b96a:	e0a5      	b.n	800bab8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68b9      	ldr	r1, [r7, #8]
 800b972:	4618      	mov	r0, r3
 800b974:	f000 fb00 	bl	800bf78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	699a      	ldr	r2, [r3, #24]
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b986:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	699a      	ldr	r2, [r3, #24]
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b996:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	6999      	ldr	r1, [r3, #24]
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	691b      	ldr	r3, [r3, #16]
 800b9a2:	021a      	lsls	r2, r3, #8
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	430a      	orrs	r2, r1
 800b9aa:	619a      	str	r2, [r3, #24]
      break;
 800b9ac:	e084      	b.n	800bab8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	68b9      	ldr	r1, [r7, #8]
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f000 fb69 	bl	800c08c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	69da      	ldr	r2, [r3, #28]
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f042 0208 	orr.w	r2, r2, #8
 800b9c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	69da      	ldr	r2, [r3, #28]
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f022 0204 	bic.w	r2, r2, #4
 800b9d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	69d9      	ldr	r1, [r3, #28]
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	691a      	ldr	r2, [r3, #16]
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	430a      	orrs	r2, r1
 800b9ea:	61da      	str	r2, [r3, #28]
      break;
 800b9ec:	e064      	b.n	800bab8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	68b9      	ldr	r1, [r7, #8]
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f000 fbd1 	bl	800c19c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	69da      	ldr	r2, [r3, #28]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ba08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	69da      	ldr	r2, [r3, #28]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ba18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	69d9      	ldr	r1, [r3, #28]
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	691b      	ldr	r3, [r3, #16]
 800ba24:	021a      	lsls	r2, r3, #8
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	430a      	orrs	r2, r1
 800ba2c:	61da      	str	r2, [r3, #28]
      break;
 800ba2e:	e043      	b.n	800bab8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	68b9      	ldr	r1, [r7, #8]
 800ba36:	4618      	mov	r0, r3
 800ba38:	f000 fc1a 	bl	800c270 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f042 0208 	orr.w	r2, r2, #8
 800ba4a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f022 0204 	bic.w	r2, r2, #4
 800ba5a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	691a      	ldr	r2, [r3, #16]
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	430a      	orrs	r2, r1
 800ba6c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ba6e:	e023      	b.n	800bab8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	68b9      	ldr	r1, [r7, #8]
 800ba76:	4618      	mov	r0, r3
 800ba78:	f000 fc5e 	bl	800c338 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ba8a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ba9a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	691b      	ldr	r3, [r3, #16]
 800baa6:	021a      	lsls	r2, r3, #8
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	430a      	orrs	r2, r1
 800baae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bab0:	e002      	b.n	800bab8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bab2:	2301      	movs	r3, #1
 800bab4:	75fb      	strb	r3, [r7, #23]
      break;
 800bab6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2200      	movs	r2, #0
 800babc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bac0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3718      	adds	r7, #24
 800bac6:	46bd      	mov	sp, r7
 800bac8:	bd80      	pop	{r7, pc}
 800baca:	bf00      	nop

0800bacc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
 800bad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bad6:	2300      	movs	r3, #0
 800bad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	d101      	bne.n	800bae8 <HAL_TIM_ConfigClockSource+0x1c>
 800bae4:	2302      	movs	r3, #2
 800bae6:	e0dc      	b.n	800bca2 <HAL_TIM_ConfigClockSource+0x1d6>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2201      	movs	r2, #1
 800baec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2202      	movs	r2, #2
 800baf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	689b      	ldr	r3, [r3, #8]
 800bafe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bb00:	68ba      	ldr	r2, [r7, #8]
 800bb02:	4b6a      	ldr	r3, [pc, #424]	; (800bcac <HAL_TIM_ConfigClockSource+0x1e0>)
 800bb04:	4013      	ands	r3, r2
 800bb06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	68ba      	ldr	r2, [r7, #8]
 800bb16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4a64      	ldr	r2, [pc, #400]	; (800bcb0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	f000 80a9 	beq.w	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bb24:	4a62      	ldr	r2, [pc, #392]	; (800bcb0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bb26:	4293      	cmp	r3, r2
 800bb28:	f200 80ae 	bhi.w	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb2c:	4a61      	ldr	r2, [pc, #388]	; (800bcb4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	f000 80a1 	beq.w	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bb34:	4a5f      	ldr	r2, [pc, #380]	; (800bcb4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bb36:	4293      	cmp	r3, r2
 800bb38:	f200 80a6 	bhi.w	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb3c:	4a5e      	ldr	r2, [pc, #376]	; (800bcb8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	f000 8099 	beq.w	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bb44:	4a5c      	ldr	r2, [pc, #368]	; (800bcb8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	f200 809e 	bhi.w	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb4c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bb50:	f000 8091 	beq.w	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bb54:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bb58:	f200 8096 	bhi.w	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb60:	f000 8089 	beq.w	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bb64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb68:	f200 808e 	bhi.w	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb70:	d03e      	beq.n	800bbf0 <HAL_TIM_ConfigClockSource+0x124>
 800bb72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb76:	f200 8087 	bhi.w	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb7e:	f000 8086 	beq.w	800bc8e <HAL_TIM_ConfigClockSource+0x1c2>
 800bb82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb86:	d87f      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb88:	2b70      	cmp	r3, #112	; 0x70
 800bb8a:	d01a      	beq.n	800bbc2 <HAL_TIM_ConfigClockSource+0xf6>
 800bb8c:	2b70      	cmp	r3, #112	; 0x70
 800bb8e:	d87b      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb90:	2b60      	cmp	r3, #96	; 0x60
 800bb92:	d050      	beq.n	800bc36 <HAL_TIM_ConfigClockSource+0x16a>
 800bb94:	2b60      	cmp	r3, #96	; 0x60
 800bb96:	d877      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bb98:	2b50      	cmp	r3, #80	; 0x50
 800bb9a:	d03c      	beq.n	800bc16 <HAL_TIM_ConfigClockSource+0x14a>
 800bb9c:	2b50      	cmp	r3, #80	; 0x50
 800bb9e:	d873      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bba0:	2b40      	cmp	r3, #64	; 0x40
 800bba2:	d058      	beq.n	800bc56 <HAL_TIM_ConfigClockSource+0x18a>
 800bba4:	2b40      	cmp	r3, #64	; 0x40
 800bba6:	d86f      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bba8:	2b30      	cmp	r3, #48	; 0x30
 800bbaa:	d064      	beq.n	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bbac:	2b30      	cmp	r3, #48	; 0x30
 800bbae:	d86b      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bbb0:	2b20      	cmp	r3, #32
 800bbb2:	d060      	beq.n	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bbb4:	2b20      	cmp	r3, #32
 800bbb6:	d867      	bhi.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d05c      	beq.n	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bbbc:	2b10      	cmp	r3, #16
 800bbbe:	d05a      	beq.n	800bc76 <HAL_TIM_ConfigClockSource+0x1aa>
 800bbc0:	e062      	b.n	800bc88 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6818      	ldr	r0, [r3, #0]
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	6899      	ldr	r1, [r3, #8]
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	685a      	ldr	r2, [r3, #4]
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	f000 fc95 	bl	800c500 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	689b      	ldr	r3, [r3, #8]
 800bbdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bbe4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	609a      	str	r2, [r3, #8]
      break;
 800bbee:	e04f      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6818      	ldr	r0, [r3, #0]
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	6899      	ldr	r1, [r3, #8]
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	685a      	ldr	r2, [r3, #4]
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	68db      	ldr	r3, [r3, #12]
 800bc00:	f000 fc7e 	bl	800c500 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	689a      	ldr	r2, [r3, #8]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bc12:	609a      	str	r2, [r3, #8]
      break;
 800bc14:	e03c      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6818      	ldr	r0, [r3, #0]
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	6859      	ldr	r1, [r3, #4]
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	68db      	ldr	r3, [r3, #12]
 800bc22:	461a      	mov	r2, r3
 800bc24:	f000 fbee 	bl	800c404 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	2150      	movs	r1, #80	; 0x50
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f000 fc48 	bl	800c4c4 <TIM_ITRx_SetConfig>
      break;
 800bc34:	e02c      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6818      	ldr	r0, [r3, #0]
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	6859      	ldr	r1, [r3, #4]
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	68db      	ldr	r3, [r3, #12]
 800bc42:	461a      	mov	r2, r3
 800bc44:	f000 fc0d 	bl	800c462 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	2160      	movs	r1, #96	; 0x60
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f000 fc38 	bl	800c4c4 <TIM_ITRx_SetConfig>
      break;
 800bc54:	e01c      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6818      	ldr	r0, [r3, #0]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	6859      	ldr	r1, [r3, #4]
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	68db      	ldr	r3, [r3, #12]
 800bc62:	461a      	mov	r2, r3
 800bc64:	f000 fbce 	bl	800c404 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	2140      	movs	r1, #64	; 0x40
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f000 fc28 	bl	800c4c4 <TIM_ITRx_SetConfig>
      break;
 800bc74:	e00c      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681a      	ldr	r2, [r3, #0]
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	4619      	mov	r1, r3
 800bc80:	4610      	mov	r0, r2
 800bc82:	f000 fc1f 	bl	800c4c4 <TIM_ITRx_SetConfig>
      break;
 800bc86:	e003      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	73fb      	strb	r3, [r7, #15]
      break;
 800bc8c:	e000      	b.n	800bc90 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800bc8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2201      	movs	r2, #1
 800bc94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
 800bcaa:	bf00      	nop
 800bcac:	ffceff88 	.word	0xffceff88
 800bcb0:	00100040 	.word	0x00100040
 800bcb4:	00100030 	.word	0x00100030
 800bcb8:	00100020 	.word	0x00100020

0800bcbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b083      	sub	sp, #12
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bcc4:	bf00      	nop
 800bcc6:	370c      	adds	r7, #12
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcce:	4770      	bx	lr

0800bcd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b083      	sub	sp, #12
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bcd8:	bf00      	nop
 800bcda:	370c      	adds	r7, #12
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b083      	sub	sp, #12
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bcec:	bf00      	nop
 800bcee:	370c      	adds	r7, #12
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf6:	4770      	bx	lr

0800bcf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b083      	sub	sp, #12
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bd00:	bf00      	nop
 800bd02:	370c      	adds	r7, #12
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr

0800bd0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b085      	sub	sp, #20
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	4a44      	ldr	r2, [pc, #272]	; (800be30 <TIM_Base_SetConfig+0x124>)
 800bd20:	4293      	cmp	r3, r2
 800bd22:	d013      	beq.n	800bd4c <TIM_Base_SetConfig+0x40>
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd2a:	d00f      	beq.n	800bd4c <TIM_Base_SetConfig+0x40>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4a41      	ldr	r2, [pc, #260]	; (800be34 <TIM_Base_SetConfig+0x128>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d00b      	beq.n	800bd4c <TIM_Base_SetConfig+0x40>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	4a40      	ldr	r2, [pc, #256]	; (800be38 <TIM_Base_SetConfig+0x12c>)
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	d007      	beq.n	800bd4c <TIM_Base_SetConfig+0x40>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	4a3f      	ldr	r2, [pc, #252]	; (800be3c <TIM_Base_SetConfig+0x130>)
 800bd40:	4293      	cmp	r3, r2
 800bd42:	d003      	beq.n	800bd4c <TIM_Base_SetConfig+0x40>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	4a3e      	ldr	r2, [pc, #248]	; (800be40 <TIM_Base_SetConfig+0x134>)
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d108      	bne.n	800bd5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	68fa      	ldr	r2, [r7, #12]
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	4a33      	ldr	r2, [pc, #204]	; (800be30 <TIM_Base_SetConfig+0x124>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d027      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd6c:	d023      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	4a30      	ldr	r2, [pc, #192]	; (800be34 <TIM_Base_SetConfig+0x128>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d01f      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a2f      	ldr	r2, [pc, #188]	; (800be38 <TIM_Base_SetConfig+0x12c>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d01b      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a2e      	ldr	r2, [pc, #184]	; (800be3c <TIM_Base_SetConfig+0x130>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d017      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a2d      	ldr	r2, [pc, #180]	; (800be40 <TIM_Base_SetConfig+0x134>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d013      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	4a2c      	ldr	r2, [pc, #176]	; (800be44 <TIM_Base_SetConfig+0x138>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d00f      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	4a2b      	ldr	r2, [pc, #172]	; (800be48 <TIM_Base_SetConfig+0x13c>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d00b      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	4a2a      	ldr	r2, [pc, #168]	; (800be4c <TIM_Base_SetConfig+0x140>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d007      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a29      	ldr	r2, [pc, #164]	; (800be50 <TIM_Base_SetConfig+0x144>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d003      	beq.n	800bdb6 <TIM_Base_SetConfig+0xaa>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a28      	ldr	r2, [pc, #160]	; (800be54 <TIM_Base_SetConfig+0x148>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d108      	bne.n	800bdc8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bdbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	68fa      	ldr	r2, [r7, #12]
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	695b      	ldr	r3, [r3, #20]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	68fa      	ldr	r2, [r7, #12]
 800bdda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	689a      	ldr	r2, [r3, #8]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	681a      	ldr	r2, [r3, #0]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	4a10      	ldr	r2, [pc, #64]	; (800be30 <TIM_Base_SetConfig+0x124>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d00f      	beq.n	800be14 <TIM_Base_SetConfig+0x108>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	4a12      	ldr	r2, [pc, #72]	; (800be40 <TIM_Base_SetConfig+0x134>)
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d00b      	beq.n	800be14 <TIM_Base_SetConfig+0x108>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	4a11      	ldr	r2, [pc, #68]	; (800be44 <TIM_Base_SetConfig+0x138>)
 800be00:	4293      	cmp	r3, r2
 800be02:	d007      	beq.n	800be14 <TIM_Base_SetConfig+0x108>
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	4a10      	ldr	r2, [pc, #64]	; (800be48 <TIM_Base_SetConfig+0x13c>)
 800be08:	4293      	cmp	r3, r2
 800be0a:	d003      	beq.n	800be14 <TIM_Base_SetConfig+0x108>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	4a0f      	ldr	r2, [pc, #60]	; (800be4c <TIM_Base_SetConfig+0x140>)
 800be10:	4293      	cmp	r3, r2
 800be12:	d103      	bne.n	800be1c <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	691a      	ldr	r2, [r3, #16]
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2201      	movs	r2, #1
 800be20:	615a      	str	r2, [r3, #20]
}
 800be22:	bf00      	nop
 800be24:	3714      	adds	r7, #20
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop
 800be30:	40010000 	.word	0x40010000
 800be34:	40000400 	.word	0x40000400
 800be38:	40000800 	.word	0x40000800
 800be3c:	40000c00 	.word	0x40000c00
 800be40:	40010400 	.word	0x40010400
 800be44:	40014000 	.word	0x40014000
 800be48:	40014400 	.word	0x40014400
 800be4c:	40014800 	.word	0x40014800
 800be50:	4000e000 	.word	0x4000e000
 800be54:	4000e400 	.word	0x4000e400

0800be58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800be58:	b480      	push	{r7}
 800be5a:	b087      	sub	sp, #28
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
 800be60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6a1b      	ldr	r3, [r3, #32]
 800be66:	f023 0201 	bic.w	r2, r3, #1
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6a1b      	ldr	r3, [r3, #32]
 800be72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	699b      	ldr	r3, [r3, #24]
 800be7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800be80:	68fa      	ldr	r2, [r7, #12]
 800be82:	4b37      	ldr	r3, [pc, #220]	; (800bf60 <TIM_OC1_SetConfig+0x108>)
 800be84:	4013      	ands	r3, r2
 800be86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	f023 0303 	bic.w	r3, r3, #3
 800be8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	68fa      	ldr	r2, [r7, #12]
 800be96:	4313      	orrs	r3, r2
 800be98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	f023 0302 	bic.w	r3, r3, #2
 800bea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	689b      	ldr	r3, [r3, #8]
 800bea6:	697a      	ldr	r2, [r7, #20]
 800bea8:	4313      	orrs	r3, r2
 800beaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	4a2d      	ldr	r2, [pc, #180]	; (800bf64 <TIM_OC1_SetConfig+0x10c>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d00f      	beq.n	800bed4 <TIM_OC1_SetConfig+0x7c>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	4a2c      	ldr	r2, [pc, #176]	; (800bf68 <TIM_OC1_SetConfig+0x110>)
 800beb8:	4293      	cmp	r3, r2
 800beba:	d00b      	beq.n	800bed4 <TIM_OC1_SetConfig+0x7c>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	4a2b      	ldr	r2, [pc, #172]	; (800bf6c <TIM_OC1_SetConfig+0x114>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d007      	beq.n	800bed4 <TIM_OC1_SetConfig+0x7c>
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	4a2a      	ldr	r2, [pc, #168]	; (800bf70 <TIM_OC1_SetConfig+0x118>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	d003      	beq.n	800bed4 <TIM_OC1_SetConfig+0x7c>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	4a29      	ldr	r2, [pc, #164]	; (800bf74 <TIM_OC1_SetConfig+0x11c>)
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d10c      	bne.n	800beee <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	f023 0308 	bic.w	r3, r3, #8
 800beda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	697a      	ldr	r2, [r7, #20]
 800bee2:	4313      	orrs	r3, r2
 800bee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	f023 0304 	bic.w	r3, r3, #4
 800beec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	4a1c      	ldr	r2, [pc, #112]	; (800bf64 <TIM_OC1_SetConfig+0x10c>)
 800bef2:	4293      	cmp	r3, r2
 800bef4:	d00f      	beq.n	800bf16 <TIM_OC1_SetConfig+0xbe>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	4a1b      	ldr	r2, [pc, #108]	; (800bf68 <TIM_OC1_SetConfig+0x110>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d00b      	beq.n	800bf16 <TIM_OC1_SetConfig+0xbe>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	4a1a      	ldr	r2, [pc, #104]	; (800bf6c <TIM_OC1_SetConfig+0x114>)
 800bf02:	4293      	cmp	r3, r2
 800bf04:	d007      	beq.n	800bf16 <TIM_OC1_SetConfig+0xbe>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	4a19      	ldr	r2, [pc, #100]	; (800bf70 <TIM_OC1_SetConfig+0x118>)
 800bf0a:	4293      	cmp	r3, r2
 800bf0c:	d003      	beq.n	800bf16 <TIM_OC1_SetConfig+0xbe>
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	4a18      	ldr	r2, [pc, #96]	; (800bf74 <TIM_OC1_SetConfig+0x11c>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d111      	bne.n	800bf3a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bf1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bf24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	695b      	ldr	r3, [r3, #20]
 800bf2a:	693a      	ldr	r2, [r7, #16]
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	699b      	ldr	r3, [r3, #24]
 800bf34:	693a      	ldr	r2, [r7, #16]
 800bf36:	4313      	orrs	r3, r2
 800bf38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	693a      	ldr	r2, [r7, #16]
 800bf3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	68fa      	ldr	r2, [r7, #12]
 800bf44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	685a      	ldr	r2, [r3, #4]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	697a      	ldr	r2, [r7, #20]
 800bf52:	621a      	str	r2, [r3, #32]
}
 800bf54:	bf00      	nop
 800bf56:	371c      	adds	r7, #28
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr
 800bf60:	fffeff8f 	.word	0xfffeff8f
 800bf64:	40010000 	.word	0x40010000
 800bf68:	40010400 	.word	0x40010400
 800bf6c:	40014000 	.word	0x40014000
 800bf70:	40014400 	.word	0x40014400
 800bf74:	40014800 	.word	0x40014800

0800bf78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b087      	sub	sp, #28
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6a1b      	ldr	r3, [r3, #32]
 800bf86:	f023 0210 	bic.w	r2, r3, #16
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6a1b      	ldr	r3, [r3, #32]
 800bf92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	699b      	ldr	r3, [r3, #24]
 800bf9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bfa0:	68fa      	ldr	r2, [r7, #12]
 800bfa2:	4b34      	ldr	r3, [pc, #208]	; (800c074 <TIM_OC2_SetConfig+0xfc>)
 800bfa4:	4013      	ands	r3, r2
 800bfa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bfae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	021b      	lsls	r3, r3, #8
 800bfb6:	68fa      	ldr	r2, [r7, #12]
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	f023 0320 	bic.w	r3, r3, #32
 800bfc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	011b      	lsls	r3, r3, #4
 800bfca:	697a      	ldr	r2, [r7, #20]
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	4a29      	ldr	r2, [pc, #164]	; (800c078 <TIM_OC2_SetConfig+0x100>)
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d003      	beq.n	800bfe0 <TIM_OC2_SetConfig+0x68>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4a28      	ldr	r2, [pc, #160]	; (800c07c <TIM_OC2_SetConfig+0x104>)
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d10d      	bne.n	800bffc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bfe6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	68db      	ldr	r3, [r3, #12]
 800bfec:	011b      	lsls	r3, r3, #4
 800bfee:	697a      	ldr	r2, [r7, #20]
 800bff0:	4313      	orrs	r3, r2
 800bff2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bffa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	4a1e      	ldr	r2, [pc, #120]	; (800c078 <TIM_OC2_SetConfig+0x100>)
 800c000:	4293      	cmp	r3, r2
 800c002:	d00f      	beq.n	800c024 <TIM_OC2_SetConfig+0xac>
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	4a1d      	ldr	r2, [pc, #116]	; (800c07c <TIM_OC2_SetConfig+0x104>)
 800c008:	4293      	cmp	r3, r2
 800c00a:	d00b      	beq.n	800c024 <TIM_OC2_SetConfig+0xac>
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	4a1c      	ldr	r2, [pc, #112]	; (800c080 <TIM_OC2_SetConfig+0x108>)
 800c010:	4293      	cmp	r3, r2
 800c012:	d007      	beq.n	800c024 <TIM_OC2_SetConfig+0xac>
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	4a1b      	ldr	r2, [pc, #108]	; (800c084 <TIM_OC2_SetConfig+0x10c>)
 800c018:	4293      	cmp	r3, r2
 800c01a:	d003      	beq.n	800c024 <TIM_OC2_SetConfig+0xac>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	4a1a      	ldr	r2, [pc, #104]	; (800c088 <TIM_OC2_SetConfig+0x110>)
 800c020:	4293      	cmp	r3, r2
 800c022:	d113      	bne.n	800c04c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c02a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c032:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	695b      	ldr	r3, [r3, #20]
 800c038:	009b      	lsls	r3, r3, #2
 800c03a:	693a      	ldr	r2, [r7, #16]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	699b      	ldr	r3, [r3, #24]
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	693a      	ldr	r2, [r7, #16]
 800c048:	4313      	orrs	r3, r2
 800c04a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	693a      	ldr	r2, [r7, #16]
 800c050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	68fa      	ldr	r2, [r7, #12]
 800c056:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	685a      	ldr	r2, [r3, #4]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	697a      	ldr	r2, [r7, #20]
 800c064:	621a      	str	r2, [r3, #32]
}
 800c066:	bf00      	nop
 800c068:	371c      	adds	r7, #28
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	feff8fff 	.word	0xfeff8fff
 800c078:	40010000 	.word	0x40010000
 800c07c:	40010400 	.word	0x40010400
 800c080:	40014000 	.word	0x40014000
 800c084:	40014400 	.word	0x40014400
 800c088:	40014800 	.word	0x40014800

0800c08c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b087      	sub	sp, #28
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6a1b      	ldr	r3, [r3, #32]
 800c09a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6a1b      	ldr	r3, [r3, #32]
 800c0a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	69db      	ldr	r3, [r3, #28]
 800c0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	4b33      	ldr	r3, [pc, #204]	; (800c184 <TIM_OC3_SetConfig+0xf8>)
 800c0b8:	4013      	ands	r3, r2
 800c0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f023 0303 	bic.w	r3, r3, #3
 800c0c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	4313      	orrs	r3, r2
 800c0cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c0d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	689b      	ldr	r3, [r3, #8]
 800c0da:	021b      	lsls	r3, r3, #8
 800c0dc:	697a      	ldr	r2, [r7, #20]
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	4a28      	ldr	r2, [pc, #160]	; (800c188 <TIM_OC3_SetConfig+0xfc>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d003      	beq.n	800c0f2 <TIM_OC3_SetConfig+0x66>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	4a27      	ldr	r2, [pc, #156]	; (800c18c <TIM_OC3_SetConfig+0x100>)
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d10d      	bne.n	800c10e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c0f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	68db      	ldr	r3, [r3, #12]
 800c0fe:	021b      	lsls	r3, r3, #8
 800c100:	697a      	ldr	r2, [r7, #20]
 800c102:	4313      	orrs	r3, r2
 800c104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	4a1d      	ldr	r2, [pc, #116]	; (800c188 <TIM_OC3_SetConfig+0xfc>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d00f      	beq.n	800c136 <TIM_OC3_SetConfig+0xaa>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	4a1c      	ldr	r2, [pc, #112]	; (800c18c <TIM_OC3_SetConfig+0x100>)
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d00b      	beq.n	800c136 <TIM_OC3_SetConfig+0xaa>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	4a1b      	ldr	r2, [pc, #108]	; (800c190 <TIM_OC3_SetConfig+0x104>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d007      	beq.n	800c136 <TIM_OC3_SetConfig+0xaa>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	4a1a      	ldr	r2, [pc, #104]	; (800c194 <TIM_OC3_SetConfig+0x108>)
 800c12a:	4293      	cmp	r3, r2
 800c12c:	d003      	beq.n	800c136 <TIM_OC3_SetConfig+0xaa>
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	4a19      	ldr	r2, [pc, #100]	; (800c198 <TIM_OC3_SetConfig+0x10c>)
 800c132:	4293      	cmp	r3, r2
 800c134:	d113      	bne.n	800c15e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c13c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c144:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	695b      	ldr	r3, [r3, #20]
 800c14a:	011b      	lsls	r3, r3, #4
 800c14c:	693a      	ldr	r2, [r7, #16]
 800c14e:	4313      	orrs	r3, r2
 800c150:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	699b      	ldr	r3, [r3, #24]
 800c156:	011b      	lsls	r3, r3, #4
 800c158:	693a      	ldr	r2, [r7, #16]
 800c15a:	4313      	orrs	r3, r2
 800c15c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	693a      	ldr	r2, [r7, #16]
 800c162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	68fa      	ldr	r2, [r7, #12]
 800c168:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	685a      	ldr	r2, [r3, #4]
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	697a      	ldr	r2, [r7, #20]
 800c176:	621a      	str	r2, [r3, #32]
}
 800c178:	bf00      	nop
 800c17a:	371c      	adds	r7, #28
 800c17c:	46bd      	mov	sp, r7
 800c17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c182:	4770      	bx	lr
 800c184:	fffeff8f 	.word	0xfffeff8f
 800c188:	40010000 	.word	0x40010000
 800c18c:	40010400 	.word	0x40010400
 800c190:	40014000 	.word	0x40014000
 800c194:	40014400 	.word	0x40014400
 800c198:	40014800 	.word	0x40014800

0800c19c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b087      	sub	sp, #28
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	6a1b      	ldr	r3, [r3, #32]
 800c1aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	6a1b      	ldr	r3, [r3, #32]
 800c1b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	69db      	ldr	r3, [r3, #28]
 800c1c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c1c4:	68fa      	ldr	r2, [r7, #12]
 800c1c6:	4b24      	ldr	r3, [pc, #144]	; (800c258 <TIM_OC4_SetConfig+0xbc>)
 800c1c8:	4013      	ands	r3, r2
 800c1ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c1d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	021b      	lsls	r3, r3, #8
 800c1da:	68fa      	ldr	r2, [r7, #12]
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c1e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	689b      	ldr	r3, [r3, #8]
 800c1ec:	031b      	lsls	r3, r3, #12
 800c1ee:	693a      	ldr	r2, [r7, #16]
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	4a19      	ldr	r2, [pc, #100]	; (800c25c <TIM_OC4_SetConfig+0xc0>)
 800c1f8:	4293      	cmp	r3, r2
 800c1fa:	d00f      	beq.n	800c21c <TIM_OC4_SetConfig+0x80>
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	4a18      	ldr	r2, [pc, #96]	; (800c260 <TIM_OC4_SetConfig+0xc4>)
 800c200:	4293      	cmp	r3, r2
 800c202:	d00b      	beq.n	800c21c <TIM_OC4_SetConfig+0x80>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	4a17      	ldr	r2, [pc, #92]	; (800c264 <TIM_OC4_SetConfig+0xc8>)
 800c208:	4293      	cmp	r3, r2
 800c20a:	d007      	beq.n	800c21c <TIM_OC4_SetConfig+0x80>
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	4a16      	ldr	r2, [pc, #88]	; (800c268 <TIM_OC4_SetConfig+0xcc>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d003      	beq.n	800c21c <TIM_OC4_SetConfig+0x80>
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	4a15      	ldr	r2, [pc, #84]	; (800c26c <TIM_OC4_SetConfig+0xd0>)
 800c218:	4293      	cmp	r3, r2
 800c21a:	d109      	bne.n	800c230 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c222:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	695b      	ldr	r3, [r3, #20]
 800c228:	019b      	lsls	r3, r3, #6
 800c22a:	697a      	ldr	r2, [r7, #20]
 800c22c:	4313      	orrs	r3, r2
 800c22e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	697a      	ldr	r2, [r7, #20]
 800c234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	68fa      	ldr	r2, [r7, #12]
 800c23a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	685a      	ldr	r2, [r3, #4]
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	693a      	ldr	r2, [r7, #16]
 800c248:	621a      	str	r2, [r3, #32]
}
 800c24a:	bf00      	nop
 800c24c:	371c      	adds	r7, #28
 800c24e:	46bd      	mov	sp, r7
 800c250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c254:	4770      	bx	lr
 800c256:	bf00      	nop
 800c258:	feff8fff 	.word	0xfeff8fff
 800c25c:	40010000 	.word	0x40010000
 800c260:	40010400 	.word	0x40010400
 800c264:	40014000 	.word	0x40014000
 800c268:	40014400 	.word	0x40014400
 800c26c:	40014800 	.word	0x40014800

0800c270 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c270:	b480      	push	{r7}
 800c272:	b087      	sub	sp, #28
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6a1b      	ldr	r3, [r3, #32]
 800c27e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6a1b      	ldr	r3, [r3, #32]
 800c28a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	685b      	ldr	r3, [r3, #4]
 800c290:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c298:	68fa      	ldr	r2, [r7, #12]
 800c29a:	4b21      	ldr	r3, [pc, #132]	; (800c320 <TIM_OC5_SetConfig+0xb0>)
 800c29c:	4013      	ands	r3, r2
 800c29e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	68fa      	ldr	r2, [r7, #12]
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c2aa:	693b      	ldr	r3, [r7, #16]
 800c2ac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c2b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	041b      	lsls	r3, r3, #16
 800c2b8:	693a      	ldr	r2, [r7, #16]
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a18      	ldr	r2, [pc, #96]	; (800c324 <TIM_OC5_SetConfig+0xb4>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d00f      	beq.n	800c2e6 <TIM_OC5_SetConfig+0x76>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	4a17      	ldr	r2, [pc, #92]	; (800c328 <TIM_OC5_SetConfig+0xb8>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d00b      	beq.n	800c2e6 <TIM_OC5_SetConfig+0x76>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	4a16      	ldr	r2, [pc, #88]	; (800c32c <TIM_OC5_SetConfig+0xbc>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d007      	beq.n	800c2e6 <TIM_OC5_SetConfig+0x76>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	4a15      	ldr	r2, [pc, #84]	; (800c330 <TIM_OC5_SetConfig+0xc0>)
 800c2da:	4293      	cmp	r3, r2
 800c2dc:	d003      	beq.n	800c2e6 <TIM_OC5_SetConfig+0x76>
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	4a14      	ldr	r2, [pc, #80]	; (800c334 <TIM_OC5_SetConfig+0xc4>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d109      	bne.n	800c2fa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c2ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	695b      	ldr	r3, [r3, #20]
 800c2f2:	021b      	lsls	r3, r3, #8
 800c2f4:	697a      	ldr	r2, [r7, #20]
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	697a      	ldr	r2, [r7, #20]
 800c2fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	68fa      	ldr	r2, [r7, #12]
 800c304:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	685a      	ldr	r2, [r3, #4]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	693a      	ldr	r2, [r7, #16]
 800c312:	621a      	str	r2, [r3, #32]
}
 800c314:	bf00      	nop
 800c316:	371c      	adds	r7, #28
 800c318:	46bd      	mov	sp, r7
 800c31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31e:	4770      	bx	lr
 800c320:	fffeff8f 	.word	0xfffeff8f
 800c324:	40010000 	.word	0x40010000
 800c328:	40010400 	.word	0x40010400
 800c32c:	40014000 	.word	0x40014000
 800c330:	40014400 	.word	0x40014400
 800c334:	40014800 	.word	0x40014800

0800c338 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c338:	b480      	push	{r7}
 800c33a:	b087      	sub	sp, #28
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
 800c340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	6a1b      	ldr	r3, [r3, #32]
 800c346:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6a1b      	ldr	r3, [r3, #32]
 800c352:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	685b      	ldr	r3, [r3, #4]
 800c358:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c35e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c360:	68fa      	ldr	r2, [r7, #12]
 800c362:	4b22      	ldr	r3, [pc, #136]	; (800c3ec <TIM_OC6_SetConfig+0xb4>)
 800c364:	4013      	ands	r3, r2
 800c366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	021b      	lsls	r3, r3, #8
 800c36e:	68fa      	ldr	r2, [r7, #12]
 800c370:	4313      	orrs	r3, r2
 800c372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c37a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	051b      	lsls	r3, r3, #20
 800c382:	693a      	ldr	r2, [r7, #16]
 800c384:	4313      	orrs	r3, r2
 800c386:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	4a19      	ldr	r2, [pc, #100]	; (800c3f0 <TIM_OC6_SetConfig+0xb8>)
 800c38c:	4293      	cmp	r3, r2
 800c38e:	d00f      	beq.n	800c3b0 <TIM_OC6_SetConfig+0x78>
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	4a18      	ldr	r2, [pc, #96]	; (800c3f4 <TIM_OC6_SetConfig+0xbc>)
 800c394:	4293      	cmp	r3, r2
 800c396:	d00b      	beq.n	800c3b0 <TIM_OC6_SetConfig+0x78>
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	4a17      	ldr	r2, [pc, #92]	; (800c3f8 <TIM_OC6_SetConfig+0xc0>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d007      	beq.n	800c3b0 <TIM_OC6_SetConfig+0x78>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	4a16      	ldr	r2, [pc, #88]	; (800c3fc <TIM_OC6_SetConfig+0xc4>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d003      	beq.n	800c3b0 <TIM_OC6_SetConfig+0x78>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a15      	ldr	r2, [pc, #84]	; (800c400 <TIM_OC6_SetConfig+0xc8>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d109      	bne.n	800c3c4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c3b0:	697b      	ldr	r3, [r7, #20]
 800c3b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c3b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	695b      	ldr	r3, [r3, #20]
 800c3bc:	029b      	lsls	r3, r3, #10
 800c3be:	697a      	ldr	r2, [r7, #20]
 800c3c0:	4313      	orrs	r3, r2
 800c3c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	697a      	ldr	r2, [r7, #20]
 800c3c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	68fa      	ldr	r2, [r7, #12]
 800c3ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	685a      	ldr	r2, [r3, #4]
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	693a      	ldr	r2, [r7, #16]
 800c3dc:	621a      	str	r2, [r3, #32]
}
 800c3de:	bf00      	nop
 800c3e0:	371c      	adds	r7, #28
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr
 800c3ea:	bf00      	nop
 800c3ec:	feff8fff 	.word	0xfeff8fff
 800c3f0:	40010000 	.word	0x40010000
 800c3f4:	40010400 	.word	0x40010400
 800c3f8:	40014000 	.word	0x40014000
 800c3fc:	40014400 	.word	0x40014400
 800c400:	40014800 	.word	0x40014800

0800c404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c404:	b480      	push	{r7}
 800c406:	b087      	sub	sp, #28
 800c408:	af00      	add	r7, sp, #0
 800c40a:	60f8      	str	r0, [r7, #12]
 800c40c:	60b9      	str	r1, [r7, #8]
 800c40e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	6a1b      	ldr	r3, [r3, #32]
 800c414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	6a1b      	ldr	r3, [r3, #32]
 800c41a:	f023 0201 	bic.w	r2, r3, #1
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	699b      	ldr	r3, [r3, #24]
 800c426:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c42e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	011b      	lsls	r3, r3, #4
 800c434:	693a      	ldr	r2, [r7, #16]
 800c436:	4313      	orrs	r3, r2
 800c438:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	f023 030a 	bic.w	r3, r3, #10
 800c440:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c442:	697a      	ldr	r2, [r7, #20]
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	4313      	orrs	r3, r2
 800c448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	693a      	ldr	r2, [r7, #16]
 800c44e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	697a      	ldr	r2, [r7, #20]
 800c454:	621a      	str	r2, [r3, #32]
}
 800c456:	bf00      	nop
 800c458:	371c      	adds	r7, #28
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr

0800c462 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c462:	b480      	push	{r7}
 800c464:	b087      	sub	sp, #28
 800c466:	af00      	add	r7, sp, #0
 800c468:	60f8      	str	r0, [r7, #12]
 800c46a:	60b9      	str	r1, [r7, #8]
 800c46c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	6a1b      	ldr	r3, [r3, #32]
 800c472:	f023 0210 	bic.w	r2, r3, #16
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	699b      	ldr	r3, [r3, #24]
 800c47e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	6a1b      	ldr	r3, [r3, #32]
 800c484:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c48c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	031b      	lsls	r3, r3, #12
 800c492:	697a      	ldr	r2, [r7, #20]
 800c494:	4313      	orrs	r3, r2
 800c496:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c498:	693b      	ldr	r3, [r7, #16]
 800c49a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c49e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	011b      	lsls	r3, r3, #4
 800c4a4:	693a      	ldr	r2, [r7, #16]
 800c4a6:	4313      	orrs	r3, r2
 800c4a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	697a      	ldr	r2, [r7, #20]
 800c4ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	693a      	ldr	r2, [r7, #16]
 800c4b4:	621a      	str	r2, [r3, #32]
}
 800c4b6:	bf00      	nop
 800c4b8:	371c      	adds	r7, #28
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c0:	4770      	bx	lr
	...

0800c4c4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b085      	sub	sp, #20
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
 800c4cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	689b      	ldr	r3, [r3, #8]
 800c4d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c4d4:	68fa      	ldr	r2, [r7, #12]
 800c4d6:	4b09      	ldr	r3, [pc, #36]	; (800c4fc <TIM_ITRx_SetConfig+0x38>)
 800c4d8:	4013      	ands	r3, r2
 800c4da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c4dc:	683a      	ldr	r2, [r7, #0]
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	4313      	orrs	r3, r2
 800c4e2:	f043 0307 	orr.w	r3, r3, #7
 800c4e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	68fa      	ldr	r2, [r7, #12]
 800c4ec:	609a      	str	r2, [r3, #8]
}
 800c4ee:	bf00      	nop
 800c4f0:	3714      	adds	r7, #20
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f8:	4770      	bx	lr
 800c4fa:	bf00      	nop
 800c4fc:	ffcfff8f 	.word	0xffcfff8f

0800c500 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c500:	b480      	push	{r7}
 800c502:	b087      	sub	sp, #28
 800c504:	af00      	add	r7, sp, #0
 800c506:	60f8      	str	r0, [r7, #12]
 800c508:	60b9      	str	r1, [r7, #8]
 800c50a:	607a      	str	r2, [r7, #4]
 800c50c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	689b      	ldr	r3, [r3, #8]
 800c512:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c51a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	021a      	lsls	r2, r3, #8
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	431a      	orrs	r2, r3
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	4313      	orrs	r3, r2
 800c528:	697a      	ldr	r2, [r7, #20]
 800c52a:	4313      	orrs	r3, r2
 800c52c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	697a      	ldr	r2, [r7, #20]
 800c532:	609a      	str	r2, [r3, #8]
}
 800c534:	bf00      	nop
 800c536:	371c      	adds	r7, #28
 800c538:	46bd      	mov	sp, r7
 800c53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53e:	4770      	bx	lr

0800c540 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c540:	b480      	push	{r7}
 800c542:	b087      	sub	sp, #28
 800c544:	af00      	add	r7, sp, #0
 800c546:	60f8      	str	r0, [r7, #12]
 800c548:	60b9      	str	r1, [r7, #8]
 800c54a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	f003 031f 	and.w	r3, r3, #31
 800c552:	2201      	movs	r2, #1
 800c554:	fa02 f303 	lsl.w	r3, r2, r3
 800c558:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	6a1a      	ldr	r2, [r3, #32]
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	43db      	mvns	r3, r3
 800c562:	401a      	ands	r2, r3
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	6a1a      	ldr	r2, [r3, #32]
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	f003 031f 	and.w	r3, r3, #31
 800c572:	6879      	ldr	r1, [r7, #4]
 800c574:	fa01 f303 	lsl.w	r3, r1, r3
 800c578:	431a      	orrs	r2, r3
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	621a      	str	r2, [r3, #32]
}
 800c57e:	bf00      	nop
 800c580:	371c      	adds	r7, #28
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
	...

0800c58c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b085      	sub	sp, #20
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
 800c594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	d101      	bne.n	800c5a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c5a0:	2302      	movs	r3, #2
 800c5a2:	e077      	b.n	800c694 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2202      	movs	r2, #2
 800c5b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	685b      	ldr	r3, [r3, #4]
 800c5ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	689b      	ldr	r3, [r3, #8]
 800c5c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	4a35      	ldr	r2, [pc, #212]	; (800c6a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d004      	beq.n	800c5d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	4a34      	ldr	r2, [pc, #208]	; (800c6a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d108      	bne.n	800c5ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c5de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	685b      	ldr	r3, [r3, #4]
 800c5e4:	68fa      	ldr	r2, [r7, #12]
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c5f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	68fa      	ldr	r2, [r7, #12]
 800c5f8:	4313      	orrs	r3, r2
 800c5fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	68fa      	ldr	r2, [r7, #12]
 800c602:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	4a25      	ldr	r2, [pc, #148]	; (800c6a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d02c      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c616:	d027      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	4a22      	ldr	r2, [pc, #136]	; (800c6a8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c61e:	4293      	cmp	r3, r2
 800c620:	d022      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	4a21      	ldr	r2, [pc, #132]	; (800c6ac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c628:	4293      	cmp	r3, r2
 800c62a:	d01d      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	4a1f      	ldr	r2, [pc, #124]	; (800c6b0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d018      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a1a      	ldr	r2, [pc, #104]	; (800c6a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d013      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4a1b      	ldr	r2, [pc, #108]	; (800c6b4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d00e      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4a1a      	ldr	r2, [pc, #104]	; (800c6b8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800c650:	4293      	cmp	r3, r2
 800c652:	d009      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4a18      	ldr	r2, [pc, #96]	; (800c6bc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d004      	beq.n	800c668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a17      	ldr	r2, [pc, #92]	; (800c6c0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d10c      	bne.n	800c682 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c66e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	689b      	ldr	r3, [r3, #8]
 800c674:	68ba      	ldr	r2, [r7, #8]
 800c676:	4313      	orrs	r3, r2
 800c678:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	68ba      	ldr	r2, [r7, #8]
 800c680:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	2201      	movs	r2, #1
 800c686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2200      	movs	r2, #0
 800c68e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c692:	2300      	movs	r3, #0
}
 800c694:	4618      	mov	r0, r3
 800c696:	3714      	adds	r7, #20
 800c698:	46bd      	mov	sp, r7
 800c69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69e:	4770      	bx	lr
 800c6a0:	40010000 	.word	0x40010000
 800c6a4:	40010400 	.word	0x40010400
 800c6a8:	40000400 	.word	0x40000400
 800c6ac:	40000800 	.word	0x40000800
 800c6b0:	40000c00 	.word	0x40000c00
 800c6b4:	40001800 	.word	0x40001800
 800c6b8:	40014000 	.word	0x40014000
 800c6bc:	4000e000 	.word	0x4000e000
 800c6c0:	4000e400 	.word	0x4000e400

0800c6c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c6c4:	b480      	push	{r7}
 800c6c6:	b085      	sub	sp, #20
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
 800c6cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	d101      	bne.n	800c6e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c6dc:	2302      	movs	r3, #2
 800c6de:	e087      	b.n	800c7f0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	68db      	ldr	r3, [r3, #12]
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	689b      	ldr	r3, [r3, #8]
 800c700:	4313      	orrs	r3, r2
 800c702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	685b      	ldr	r3, [r3, #4]
 800c70e:	4313      	orrs	r3, r2
 800c710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4313      	orrs	r3, r2
 800c71e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	4313      	orrs	r3, r2
 800c72c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	695b      	ldr	r3, [r3, #20]
 800c738:	4313      	orrs	r3, r2
 800c73a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c746:	4313      	orrs	r3, r2
 800c748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	699b      	ldr	r3, [r3, #24]
 800c754:	041b      	lsls	r3, r3, #16
 800c756:	4313      	orrs	r3, r2
 800c758:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4a27      	ldr	r2, [pc, #156]	; (800c7fc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800c760:	4293      	cmp	r3, r2
 800c762:	d004      	beq.n	800c76e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4a25      	ldr	r2, [pc, #148]	; (800c800 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d106      	bne.n	800c77c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	69db      	ldr	r3, [r3, #28]
 800c778:	4313      	orrs	r3, r2
 800c77a:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	4a1e      	ldr	r2, [pc, #120]	; (800c7fc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800c782:	4293      	cmp	r3, r2
 800c784:	d004      	beq.n	800c790 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	4a1d      	ldr	r2, [pc, #116]	; (800c800 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d126      	bne.n	800c7de <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c79a:	051b      	lsls	r3, r3, #20
 800c79c:	4313      	orrs	r3, r2
 800c79e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	6a1b      	ldr	r3, [r3, #32]
 800c7aa:	4313      	orrs	r3, r2
 800c7ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	4a0e      	ldr	r2, [pc, #56]	; (800c7fc <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	d004      	beq.n	800c7d0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4a0d      	ldr	r2, [pc, #52]	; (800c800 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d106      	bne.n	800c7de <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7da:	4313      	orrs	r3, r2
 800c7dc:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	68fa      	ldr	r2, [r7, #12]
 800c7e4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c7ee:	2300      	movs	r3, #0
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3714      	adds	r7, #20
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr
 800c7fc:	40010000 	.word	0x40010000
 800c800:	40010400 	.word	0x40010400

0800c804 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c804:	b480      	push	{r7}
 800c806:	b083      	sub	sp, #12
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c80c:	bf00      	nop
 800c80e:	370c      	adds	r7, #12
 800c810:	46bd      	mov	sp, r7
 800c812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c816:	4770      	bx	lr

0800c818 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c818:	b480      	push	{r7}
 800c81a:	b083      	sub	sp, #12
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c820:	bf00      	nop
 800c822:	370c      	adds	r7, #12
 800c824:	46bd      	mov	sp, r7
 800c826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82a:	4770      	bx	lr

0800c82c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b083      	sub	sp, #12
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c834:	bf00      	nop
 800c836:	370c      	adds	r7, #12
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr

0800c840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d101      	bne.n	800c852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c84e:	2301      	movs	r3, #1
 800c850:	e042      	b.n	800c8d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d106      	bne.n	800c86a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2200      	movs	r2, #0
 800c860:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f7f7 ff9f 	bl	80047a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2224      	movs	r2, #36	; 0x24
 800c86e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f022 0201 	bic.w	r2, r2, #1
 800c880:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 fd0e 	bl	800d2a4 <UART_SetConfig>
 800c888:	4603      	mov	r3, r0
 800c88a:	2b01      	cmp	r3, #1
 800c88c:	d101      	bne.n	800c892 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800c88e:	2301      	movs	r3, #1
 800c890:	e022      	b.n	800c8d8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c896:	2b00      	cmp	r3, #0
 800c898:	d002      	beq.n	800c8a0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f001 fb6e 	bl	800df7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	685a      	ldr	r2, [r3, #4]
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c8ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	689a      	ldr	r2, [r3, #8]
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c8be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	681a      	ldr	r2, [r3, #0]
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	f042 0201 	orr.w	r2, r2, #1
 800c8ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f001 fbf5 	bl	800e0c0 <UART_CheckIdleState>
 800c8d6:	4603      	mov	r3, r0
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	3708      	adds	r7, #8
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}

0800c8e0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d101      	bne.n	800c8f2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800c8ee:	2301      	movs	r3, #1
 800c8f0:	e02e      	b.n	800c950 <HAL_UART_DeInit+0x70>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2224      	movs	r2, #36	; 0x24
 800c8f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	f022 0201 	bic.w	r2, r2, #1
 800c908:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	2200      	movs	r2, #0
 800c910:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2200      	movs	r2, #0
 800c918:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2200      	movs	r2, #0
 800c920:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	f7f8 f828 	bl	8004978 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2200      	movs	r2, #0
 800c92c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->gState = HAL_UART_STATE_RESET;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2200      	movs	r2, #0
 800c934:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_RESET;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2200      	movs	r2, #0
 800c93c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2200      	movs	r2, #0
 800c944:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2200      	movs	r2, #0
 800c94a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c94e:	2300      	movs	r3, #0
}
 800c950:	4618      	mov	r0, r3
 800c952:	3708      	adds	r7, #8
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}

0800c958 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b08a      	sub	sp, #40	; 0x28
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	60b9      	str	r1, [r7, #8]
 800c962:	4613      	mov	r3, r2
 800c964:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c96c:	2b20      	cmp	r3, #32
 800c96e:	d17a      	bne.n	800ca66 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d002      	beq.n	800c97c <HAL_UART_Transmit_DMA+0x24>
 800c976:	88fb      	ldrh	r3, [r7, #6]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d101      	bne.n	800c980 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c97c:	2301      	movs	r3, #1
 800c97e:	e073      	b.n	800ca68 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c986:	2b01      	cmp	r3, #1
 800c988:	d101      	bne.n	800c98e <HAL_UART_Transmit_DMA+0x36>
 800c98a:	2302      	movs	r3, #2
 800c98c:	e06c      	b.n	800ca68 <HAL_UART_Transmit_DMA+0x110>
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	2201      	movs	r2, #1
 800c992:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	68ba      	ldr	r2, [r7, #8]
 800c99a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	88fa      	ldrh	r2, [r7, #6]
 800c9a0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	88fa      	ldrh	r2, [r7, #6]
 800c9a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	2221      	movs	r2, #33	; 0x21
 800c9b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d02c      	beq.n	800ca1e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9c8:	4a29      	ldr	r2, [pc, #164]	; (800ca70 <HAL_UART_Transmit_DMA+0x118>)
 800c9ca:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9d0:	4a28      	ldr	r2, [pc, #160]	; (800ca74 <HAL_UART_Transmit_DMA+0x11c>)
 800c9d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9d8:	4a27      	ldr	r2, [pc, #156]	; (800ca78 <HAL_UART_Transmit_DMA+0x120>)
 800c9da:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	3328      	adds	r3, #40	; 0x28
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	88fb      	ldrh	r3, [r7, #6]
 800c9f8:	f7f9 fa56 	bl	8005ea8 <HAL_DMA_Start_IT>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00d      	beq.n	800ca1e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2210      	movs	r2, #16
 800ca06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	2220      	movs	r2, #32
 800ca16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e024      	b.n	800ca68 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	2240      	movs	r2, #64	; 0x40
 800ca24:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	3308      	adds	r3, #8
 800ca34:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	e853 3f00 	ldrex	r3, [r3]
 800ca3c:	613b      	str	r3, [r7, #16]
   return(result);
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca44:	627b      	str	r3, [r7, #36]	; 0x24
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	3308      	adds	r3, #8
 800ca4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca4e:	623a      	str	r2, [r7, #32]
 800ca50:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca52:	69f9      	ldr	r1, [r7, #28]
 800ca54:	6a3a      	ldr	r2, [r7, #32]
 800ca56:	e841 2300 	strex	r3, r2, [r1]
 800ca5a:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca5c:	69bb      	ldr	r3, [r7, #24]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d1e5      	bne.n	800ca2e <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800ca62:	2300      	movs	r3, #0
 800ca64:	e000      	b.n	800ca68 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800ca66:	2302      	movs	r3, #2
  }
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3728      	adds	r7, #40	; 0x28
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	0800e589 	.word	0x0800e589
 800ca74:	0800e61f 	.word	0x0800e61f
 800ca78:	0800e795 	.word	0x0800e795

0800ca7c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b08a      	sub	sp, #40	; 0x28
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	60f8      	str	r0, [r7, #12]
 800ca84:	60b9      	str	r1, [r7, #8]
 800ca86:	4613      	mov	r3, r2
 800ca88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca90:	2b20      	cmp	r3, #32
 800ca92:	d142      	bne.n	800cb1a <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d002      	beq.n	800caa0 <HAL_UART_Receive_DMA+0x24>
 800ca9a:	88fb      	ldrh	r3, [r7, #6]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d101      	bne.n	800caa4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800caa0:	2301      	movs	r3, #1
 800caa2:	e03b      	b.n	800cb1c <HAL_UART_Receive_DMA+0xa0>
    }

    __HAL_LOCK(huart);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800caaa:	2b01      	cmp	r3, #1
 800caac:	d101      	bne.n	800cab2 <HAL_UART_Receive_DMA+0x36>
 800caae:	2302      	movs	r3, #2
 800cab0:	e034      	b.n	800cb1c <HAL_UART_Receive_DMA+0xa0>
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2201      	movs	r2, #1
 800cab6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2200      	movs	r2, #0
 800cabe:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	4a17      	ldr	r2, [pc, #92]	; (800cb24 <HAL_UART_Receive_DMA+0xa8>)
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d01f      	beq.n	800cb0a <HAL_UART_Receive_DMA+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	685b      	ldr	r3, [r3, #4]
 800cad0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d018      	beq.n	800cb0a <HAL_UART_Receive_DMA+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	e853 3f00 	ldrex	r3, [r3]
 800cae4:	613b      	str	r3, [r7, #16]
   return(result);
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800caec:	627b      	str	r3, [r7, #36]	; 0x24
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	461a      	mov	r2, r3
 800caf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf6:	623b      	str	r3, [r7, #32]
 800caf8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cafa:	69f9      	ldr	r1, [r7, #28]
 800cafc:	6a3a      	ldr	r2, [r7, #32]
 800cafe:	e841 2300 	strex	r3, r2, [r1]
 800cb02:	61bb      	str	r3, [r7, #24]
   return(result);
 800cb04:	69bb      	ldr	r3, [r7, #24]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d1e6      	bne.n	800cad8 <HAL_UART_Receive_DMA+0x5c>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800cb0a:	88fb      	ldrh	r3, [r7, #6]
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	68b9      	ldr	r1, [r7, #8]
 800cb10:	68f8      	ldr	r0, [r7, #12]
 800cb12:	f001 fbe9 	bl	800e2e8 <UART_Start_Receive_DMA>
 800cb16:	4603      	mov	r3, r0
 800cb18:	e000      	b.n	800cb1c <HAL_UART_Receive_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cb1a:	2302      	movs	r3, #2
  }
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3728      	adds	r7, #40	; 0x28
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}
 800cb24:	58000c00 	.word	0x58000c00

0800cb28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b0ba      	sub	sp, #232	; 0xe8
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	69db      	ldr	r3, [r3, #28]
 800cb36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	689b      	ldr	r3, [r3, #8]
 800cb4a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cb4e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800cb52:	f640 030f 	movw	r3, #2063	; 0x80f
 800cb56:	4013      	ands	r3, r2
 800cb58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800cb5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d11b      	bne.n	800cb9c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cb64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cb68:	f003 0320 	and.w	r3, r3, #32
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d015      	beq.n	800cb9c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cb70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cb74:	f003 0320 	and.w	r3, r3, #32
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d105      	bne.n	800cb88 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cb7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cb80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d009      	beq.n	800cb9c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	f000 835a 	beq.w	800d246 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb96:	6878      	ldr	r0, [r7, #4]
 800cb98:	4798      	blx	r3
      }
      return;
 800cb9a:	e354      	b.n	800d246 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cb9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 811f 	beq.w	800cde4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cba6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800cbaa:	4b8b      	ldr	r3, [pc, #556]	; (800cdd8 <HAL_UART_IRQHandler+0x2b0>)
 800cbac:	4013      	ands	r3, r2
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d106      	bne.n	800cbc0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cbb2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800cbb6:	4b89      	ldr	r3, [pc, #548]	; (800cddc <HAL_UART_IRQHandler+0x2b4>)
 800cbb8:	4013      	ands	r3, r2
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	f000 8112 	beq.w	800cde4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cbc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cbc4:	f003 0301 	and.w	r3, r3, #1
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d011      	beq.n	800cbf0 <HAL_UART_IRQHandler+0xc8>
 800cbcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cbd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d00b      	beq.n	800cbf0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cbe6:	f043 0201 	orr.w	r2, r3, #1
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cbf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cbf4:	f003 0302 	and.w	r3, r3, #2
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d011      	beq.n	800cc20 <HAL_UART_IRQHandler+0xf8>
 800cbfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cc00:	f003 0301 	and.w	r3, r3, #1
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d00b      	beq.n	800cc20 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2202      	movs	r2, #2
 800cc0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc16:	f043 0204 	orr.w	r2, r3, #4
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc24:	f003 0304 	and.w	r3, r3, #4
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d011      	beq.n	800cc50 <HAL_UART_IRQHandler+0x128>
 800cc2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cc30:	f003 0301 	and.w	r3, r3, #1
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d00b      	beq.n	800cc50 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2204      	movs	r2, #4
 800cc3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc46:	f043 0202 	orr.w	r2, r3, #2
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cc50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc54:	f003 0308 	and.w	r3, r3, #8
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d017      	beq.n	800cc8c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cc5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cc60:	f003 0320 	and.w	r3, r3, #32
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d105      	bne.n	800cc74 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cc68:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800cc6c:	4b5a      	ldr	r3, [pc, #360]	; (800cdd8 <HAL_UART_IRQHandler+0x2b0>)
 800cc6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00b      	beq.n	800cc8c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	2208      	movs	r2, #8
 800cc7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc82:	f043 0208 	orr.w	r2, r3, #8
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cc8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d012      	beq.n	800ccbe <HAL_UART_IRQHandler+0x196>
 800cc98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cc9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d00c      	beq.n	800ccbe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ccac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ccb4:	f043 0220 	orr.w	r2, r3, #32
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	f000 82c0 	beq.w	800d24a <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ccca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ccce:	f003 0320 	and.w	r3, r3, #32
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d013      	beq.n	800ccfe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ccd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ccda:	f003 0320 	and.w	r3, r3, #32
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d105      	bne.n	800ccee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d007      	beq.n	800ccfe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d003      	beq.n	800ccfe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cd04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd12:	2b40      	cmp	r3, #64	; 0x40
 800cd14:	d005      	beq.n	800cd22 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cd16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d04f      	beq.n	800cdc2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f001 fbca 	bl	800e4bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	689b      	ldr	r3, [r3, #8]
 800cd2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd32:	2b40      	cmp	r3, #64	; 0x40
 800cd34:	d141      	bne.n	800cdba <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	3308      	adds	r3, #8
 800cd3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800cd44:	e853 3f00 	ldrex	r3, [r3]
 800cd48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800cd4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cd50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	3308      	adds	r3, #8
 800cd5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800cd62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800cd66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800cd6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800cd72:	e841 2300 	strex	r3, r2, [r1]
 800cd76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800cd7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d1d9      	bne.n	800cd36 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d013      	beq.n	800cdb2 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd8e:	4a14      	ldr	r2, [pc, #80]	; (800cde0 <HAL_UART_IRQHandler+0x2b8>)
 800cd90:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd96:	4618      	mov	r0, r3
 800cd98:	f7f9 fe0e 	bl	80069b8 <HAL_DMA_Abort_IT>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d017      	beq.n	800cdd2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cda6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cda8:	687a      	ldr	r2, [r7, #4]
 800cdaa:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800cdac:	4610      	mov	r0, r2
 800cdae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdb0:	e00f      	b.n	800cdd2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cdb2:	6878      	ldr	r0, [r7, #4]
 800cdb4:	f7f6 f9f4 	bl	80031a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdb8:	e00b      	b.n	800cdd2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f7f6 f9f0 	bl	80031a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdc0:	e007      	b.n	800cdd2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f7f6 f9ec 	bl	80031a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800cdd0:	e23b      	b.n	800d24a <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdd2:	bf00      	nop
    return;
 800cdd4:	e239      	b.n	800d24a <HAL_UART_IRQHandler+0x722>
 800cdd6:	bf00      	nop
 800cdd8:	10000001 	.word	0x10000001
 800cddc:	04000120 	.word	0x04000120
 800cde0:	0800e815 	.word	0x0800e815

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cde8:	2b01      	cmp	r3, #1
 800cdea:	f040 81ce 	bne.w	800d18a <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cdee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cdf2:	f003 0310 	and.w	r3, r3, #16
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	f000 81c7 	beq.w	800d18a <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cdfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ce00:	f003 0310 	and.w	r3, r3, #16
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	f000 81c0 	beq.w	800d18a <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2210      	movs	r2, #16
 800ce10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	689b      	ldr	r3, [r3, #8]
 800ce18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce1c:	2b40      	cmp	r3, #64	; 0x40
 800ce1e:	f040 813b 	bne.w	800d098 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	4a8b      	ldr	r2, [pc, #556]	; (800d058 <HAL_UART_IRQHandler+0x530>)
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	d059      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a89      	ldr	r2, [pc, #548]	; (800d05c <HAL_UART_IRQHandler+0x534>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d053      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	4a87      	ldr	r2, [pc, #540]	; (800d060 <HAL_UART_IRQHandler+0x538>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d04d      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	4a85      	ldr	r2, [pc, #532]	; (800d064 <HAL_UART_IRQHandler+0x53c>)
 800ce4e:	4293      	cmp	r3, r2
 800ce50:	d047      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	4a83      	ldr	r2, [pc, #524]	; (800d068 <HAL_UART_IRQHandler+0x540>)
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	d041      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a81      	ldr	r2, [pc, #516]	; (800d06c <HAL_UART_IRQHandler+0x544>)
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d03b      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4a7f      	ldr	r2, [pc, #508]	; (800d070 <HAL_UART_IRQHandler+0x548>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d035      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4a7d      	ldr	r2, [pc, #500]	; (800d074 <HAL_UART_IRQHandler+0x54c>)
 800ce7e:	4293      	cmp	r3, r2
 800ce80:	d02f      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4a7b      	ldr	r2, [pc, #492]	; (800d078 <HAL_UART_IRQHandler+0x550>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d029      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4a79      	ldr	r2, [pc, #484]	; (800d07c <HAL_UART_IRQHandler+0x554>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	d023      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	4a77      	ldr	r2, [pc, #476]	; (800d080 <HAL_UART_IRQHandler+0x558>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d01d      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a75      	ldr	r2, [pc, #468]	; (800d084 <HAL_UART_IRQHandler+0x55c>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d017      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	4a73      	ldr	r2, [pc, #460]	; (800d088 <HAL_UART_IRQHandler+0x560>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d011      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a71      	ldr	r2, [pc, #452]	; (800d08c <HAL_UART_IRQHandler+0x564>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d00b      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	4a6f      	ldr	r2, [pc, #444]	; (800d090 <HAL_UART_IRQHandler+0x568>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d005      	beq.n	800cee2 <HAL_UART_IRQHandler+0x3ba>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4a6d      	ldr	r2, [pc, #436]	; (800d094 <HAL_UART_IRQHandler+0x56c>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	d105      	bne.n	800ceee <HAL_UART_IRQHandler+0x3c6>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	685b      	ldr	r3, [r3, #4]
 800ceea:	b29b      	uxth	r3, r3
 800ceec:	e004      	b.n	800cef8 <HAL_UART_IRQHandler+0x3d0>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	685b      	ldr	r3, [r3, #4]
 800cef6:	b29b      	uxth	r3, r3
 800cef8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cefc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	f000 81a4 	beq.w	800d24e <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cf0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cf10:	429a      	cmp	r2, r3
 800cf12:	f080 819c 	bcs.w	800d24e <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cf1c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cf24:	69db      	ldr	r3, [r3, #28]
 800cf26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf2a:	f000 8086 	beq.w	800d03a <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf36:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800cf3a:	e853 3f00 	ldrex	r3, [r3]
 800cf3e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800cf42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cf46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	461a      	mov	r2, r3
 800cf54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cf58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800cf5c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf60:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800cf64:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800cf68:	e841 2300 	strex	r3, r2, [r1]
 800cf6c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800cf70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d1da      	bne.n	800cf2e <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	3308      	adds	r3, #8
 800cf7e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf82:	e853 3f00 	ldrex	r3, [r3]
 800cf86:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800cf88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cf8a:	f023 0301 	bic.w	r3, r3, #1
 800cf8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	3308      	adds	r3, #8
 800cf98:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800cf9c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800cfa0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800cfa4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800cfa8:	e841 2300 	strex	r3, r2, [r1]
 800cfac:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800cfae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d1e1      	bne.n	800cf78 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	3308      	adds	r3, #8
 800cfba:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cfbe:	e853 3f00 	ldrex	r3, [r3]
 800cfc2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800cfc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cfc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cfca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	3308      	adds	r3, #8
 800cfd4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800cfd8:	66fa      	str	r2, [r7, #108]	; 0x6c
 800cfda:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfdc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cfde:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800cfe0:	e841 2300 	strex	r3, r2, [r1]
 800cfe4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800cfe6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d1e3      	bne.n	800cfb4 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2220      	movs	r2, #32
 800cff0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2200      	movs	r2, #0
 800cff8:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d000:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d002:	e853 3f00 	ldrex	r3, [r3]
 800d006:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d00a:	f023 0310 	bic.w	r3, r3, #16
 800d00e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	461a      	mov	r2, r3
 800d018:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d01c:	65bb      	str	r3, [r7, #88]	; 0x58
 800d01e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d020:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d022:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d024:	e841 2300 	strex	r3, r2, [r1]
 800d028:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d02a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d1e4      	bne.n	800cffa <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d034:	4618      	mov	r0, r3
 800d036:	f7f9 f9a1 	bl	800637c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d046:	b29b      	uxth	r3, r3
 800d048:	1ad3      	subs	r3, r2, r3
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	4619      	mov	r1, r3
 800d04e:	6878      	ldr	r0, [r7, #4]
 800d050:	f000 f91c 	bl	800d28c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d054:	e0fb      	b.n	800d24e <HAL_UART_IRQHandler+0x726>
 800d056:	bf00      	nop
 800d058:	40020010 	.word	0x40020010
 800d05c:	40020028 	.word	0x40020028
 800d060:	40020040 	.word	0x40020040
 800d064:	40020058 	.word	0x40020058
 800d068:	40020070 	.word	0x40020070
 800d06c:	40020088 	.word	0x40020088
 800d070:	400200a0 	.word	0x400200a0
 800d074:	400200b8 	.word	0x400200b8
 800d078:	40020410 	.word	0x40020410
 800d07c:	40020428 	.word	0x40020428
 800d080:	40020440 	.word	0x40020440
 800d084:	40020458 	.word	0x40020458
 800d088:	40020470 	.word	0x40020470
 800d08c:	40020488 	.word	0x40020488
 800d090:	400204a0 	.word	0x400204a0
 800d094:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d0a4:	b29b      	uxth	r3, r3
 800d0a6:	1ad3      	subs	r3, r2, r3
 800d0a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d0b2:	b29b      	uxth	r3, r3
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f000 80cc 	beq.w	800d252 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800d0ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	f000 80c7 	beq.w	800d252 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0cc:	e853 3f00 	ldrex	r3, [r3]
 800d0d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d0d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d0d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d0e6:	647b      	str	r3, [r7, #68]	; 0x44
 800d0e8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d0ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d0ee:	e841 2300 	strex	r3, r2, [r1]
 800d0f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d0f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d1e4      	bne.n	800d0c4 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	3308      	adds	r3, #8
 800d100:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d104:	e853 3f00 	ldrex	r3, [r3]
 800d108:	623b      	str	r3, [r7, #32]
   return(result);
 800d10a:	6a3a      	ldr	r2, [r7, #32]
 800d10c:	4b54      	ldr	r3, [pc, #336]	; (800d260 <HAL_UART_IRQHandler+0x738>)
 800d10e:	4013      	ands	r3, r2
 800d110:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	3308      	adds	r3, #8
 800d11a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d11e:	633a      	str	r2, [r7, #48]	; 0x30
 800d120:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d122:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d126:	e841 2300 	strex	r3, r2, [r1]
 800d12a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d1e3      	bne.n	800d0fa <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2220      	movs	r2, #32
 800d136:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2200      	movs	r2, #0
 800d13e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2200      	movs	r2, #0
 800d144:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	e853 3f00 	ldrex	r3, [r3]
 800d152:	60fb      	str	r3, [r7, #12]
   return(result);
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	f023 0310 	bic.w	r3, r3, #16
 800d15a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	461a      	mov	r2, r3
 800d164:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d168:	61fb      	str	r3, [r7, #28]
 800d16a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d16c:	69b9      	ldr	r1, [r7, #24]
 800d16e:	69fa      	ldr	r2, [r7, #28]
 800d170:	e841 2300 	strex	r3, r2, [r1]
 800d174:	617b      	str	r3, [r7, #20]
   return(result);
 800d176:	697b      	ldr	r3, [r7, #20]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d1e4      	bne.n	800d146 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d17c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d180:	4619      	mov	r1, r3
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f000 f882 	bl	800d28c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d188:	e063      	b.n	800d252 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d18a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d18e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d192:	2b00      	cmp	r3, #0
 800d194:	d00e      	beq.n	800d1b4 <HAL_UART_IRQHandler+0x68c>
 800d196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d19a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d008      	beq.n	800d1b4 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800d1aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	f001 fb72 	bl	800e896 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d1b2:	e051      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d1b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d1b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d014      	beq.n	800d1ea <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d1c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d105      	bne.n	800d1d8 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d1cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d1d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d008      	beq.n	800d1ea <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d03a      	beq.n	800d256 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d1e4:	6878      	ldr	r0, [r7, #4]
 800d1e6:	4798      	blx	r3
    }
    return;
 800d1e8:	e035      	b.n	800d256 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d1ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d1ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d009      	beq.n	800d20a <HAL_UART_IRQHandler+0x6e2>
 800d1f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d1fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d003      	beq.n	800d20a <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f001 fb1c 	bl	800e840 <UART_EndTransmit_IT>
    return;
 800d208:	e026      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d20a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d20e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d212:	2b00      	cmp	r3, #0
 800d214:	d009      	beq.n	800d22a <HAL_UART_IRQHandler+0x702>
 800d216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d21a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d003      	beq.n	800d22a <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f001 fb4b 	bl	800e8be <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d228:	e016      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d22a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d22e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d232:	2b00      	cmp	r3, #0
 800d234:	d010      	beq.n	800d258 <HAL_UART_IRQHandler+0x730>
 800d236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	da0c      	bge.n	800d258 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f001 fb33 	bl	800e8aa <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d244:	e008      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
      return;
 800d246:	bf00      	nop
 800d248:	e006      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
    return;
 800d24a:	bf00      	nop
 800d24c:	e004      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
      return;
 800d24e:	bf00      	nop
 800d250:	e002      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
      return;
 800d252:	bf00      	nop
 800d254:	e000      	b.n	800d258 <HAL_UART_IRQHandler+0x730>
    return;
 800d256:	bf00      	nop
  }
}
 800d258:	37e8      	adds	r7, #232	; 0xe8
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	effffffe 	.word	0xeffffffe

0800d264 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d264:	b480      	push	{r7}
 800d266:	b083      	sub	sp, #12
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d26c:	bf00      	nop
 800d26e:	370c      	adds	r7, #12
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr

0800d278 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d278:	b480      	push	{r7}
 800d27a:	b083      	sub	sp, #12
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d280:	bf00      	nop
 800d282:	370c      	adds	r7, #12
 800d284:	46bd      	mov	sp, r7
 800d286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28a:	4770      	bx	lr

0800d28c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d28c:	b480      	push	{r7}
 800d28e:	b083      	sub	sp, #12
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	460b      	mov	r3, r1
 800d296:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d298:	bf00      	nop
 800d29a:	370c      	adds	r7, #12
 800d29c:	46bd      	mov	sp, r7
 800d29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a2:	4770      	bx	lr

0800d2a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d2a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d2a8:	b092      	sub	sp, #72	; 0x48
 800d2aa:	af00      	add	r7, sp, #0
 800d2ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d2b4:	697b      	ldr	r3, [r7, #20]
 800d2b6:	689a      	ldr	r2, [r3, #8]
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	691b      	ldr	r3, [r3, #16]
 800d2bc:	431a      	orrs	r2, r3
 800d2be:	697b      	ldr	r3, [r7, #20]
 800d2c0:	695b      	ldr	r3, [r3, #20]
 800d2c2:	431a      	orrs	r2, r3
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	69db      	ldr	r3, [r3, #28]
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	681a      	ldr	r2, [r3, #0]
 800d2d2:	4bbe      	ldr	r3, [pc, #760]	; (800d5cc <UART_SetConfig+0x328>)
 800d2d4:	4013      	ands	r3, r2
 800d2d6:	697a      	ldr	r2, [r7, #20]
 800d2d8:	6812      	ldr	r2, [r2, #0]
 800d2da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d2dc:	430b      	orrs	r3, r1
 800d2de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d2e0:	697b      	ldr	r3, [r7, #20]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	685b      	ldr	r3, [r3, #4]
 800d2e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d2ea:	697b      	ldr	r3, [r7, #20]
 800d2ec:	68da      	ldr	r2, [r3, #12]
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	430a      	orrs	r2, r1
 800d2f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	699b      	ldr	r3, [r3, #24]
 800d2fa:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d2fc:	697b      	ldr	r3, [r7, #20]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4ab3      	ldr	r2, [pc, #716]	; (800d5d0 <UART_SetConfig+0x32c>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d004      	beq.n	800d310 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	6a1b      	ldr	r3, [r3, #32]
 800d30a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d30c:	4313      	orrs	r3, r2
 800d30e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	689a      	ldr	r2, [r3, #8]
 800d316:	4baf      	ldr	r3, [pc, #700]	; (800d5d4 <UART_SetConfig+0x330>)
 800d318:	4013      	ands	r3, r2
 800d31a:	697a      	ldr	r2, [r7, #20]
 800d31c:	6812      	ldr	r2, [r2, #0]
 800d31e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d320:	430b      	orrs	r3, r1
 800d322:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d324:	697b      	ldr	r3, [r7, #20]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d32a:	f023 010f 	bic.w	r1, r3, #15
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d332:	697b      	ldr	r3, [r7, #20]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	430a      	orrs	r2, r1
 800d338:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d33a:	697b      	ldr	r3, [r7, #20]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	4aa6      	ldr	r2, [pc, #664]	; (800d5d8 <UART_SetConfig+0x334>)
 800d340:	4293      	cmp	r3, r2
 800d342:	d177      	bne.n	800d434 <UART_SetConfig+0x190>
 800d344:	4ba5      	ldr	r3, [pc, #660]	; (800d5dc <UART_SetConfig+0x338>)
 800d346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d348:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d34c:	2b28      	cmp	r3, #40	; 0x28
 800d34e:	d86d      	bhi.n	800d42c <UART_SetConfig+0x188>
 800d350:	a201      	add	r2, pc, #4	; (adr r2, 800d358 <UART_SetConfig+0xb4>)
 800d352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d356:	bf00      	nop
 800d358:	0800d3fd 	.word	0x0800d3fd
 800d35c:	0800d42d 	.word	0x0800d42d
 800d360:	0800d42d 	.word	0x0800d42d
 800d364:	0800d42d 	.word	0x0800d42d
 800d368:	0800d42d 	.word	0x0800d42d
 800d36c:	0800d42d 	.word	0x0800d42d
 800d370:	0800d42d 	.word	0x0800d42d
 800d374:	0800d42d 	.word	0x0800d42d
 800d378:	0800d405 	.word	0x0800d405
 800d37c:	0800d42d 	.word	0x0800d42d
 800d380:	0800d42d 	.word	0x0800d42d
 800d384:	0800d42d 	.word	0x0800d42d
 800d388:	0800d42d 	.word	0x0800d42d
 800d38c:	0800d42d 	.word	0x0800d42d
 800d390:	0800d42d 	.word	0x0800d42d
 800d394:	0800d42d 	.word	0x0800d42d
 800d398:	0800d40d 	.word	0x0800d40d
 800d39c:	0800d42d 	.word	0x0800d42d
 800d3a0:	0800d42d 	.word	0x0800d42d
 800d3a4:	0800d42d 	.word	0x0800d42d
 800d3a8:	0800d42d 	.word	0x0800d42d
 800d3ac:	0800d42d 	.word	0x0800d42d
 800d3b0:	0800d42d 	.word	0x0800d42d
 800d3b4:	0800d42d 	.word	0x0800d42d
 800d3b8:	0800d415 	.word	0x0800d415
 800d3bc:	0800d42d 	.word	0x0800d42d
 800d3c0:	0800d42d 	.word	0x0800d42d
 800d3c4:	0800d42d 	.word	0x0800d42d
 800d3c8:	0800d42d 	.word	0x0800d42d
 800d3cc:	0800d42d 	.word	0x0800d42d
 800d3d0:	0800d42d 	.word	0x0800d42d
 800d3d4:	0800d42d 	.word	0x0800d42d
 800d3d8:	0800d41d 	.word	0x0800d41d
 800d3dc:	0800d42d 	.word	0x0800d42d
 800d3e0:	0800d42d 	.word	0x0800d42d
 800d3e4:	0800d42d 	.word	0x0800d42d
 800d3e8:	0800d42d 	.word	0x0800d42d
 800d3ec:	0800d42d 	.word	0x0800d42d
 800d3f0:	0800d42d 	.word	0x0800d42d
 800d3f4:	0800d42d 	.word	0x0800d42d
 800d3f8:	0800d425 	.word	0x0800d425
 800d3fc:	2301      	movs	r3, #1
 800d3fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d402:	e326      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d404:	2304      	movs	r3, #4
 800d406:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d40a:	e322      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d40c:	2308      	movs	r3, #8
 800d40e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d412:	e31e      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d414:	2310      	movs	r3, #16
 800d416:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d41a:	e31a      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d41c:	2320      	movs	r3, #32
 800d41e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d422:	e316      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d424:	2340      	movs	r3, #64	; 0x40
 800d426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d42a:	e312      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d42c:	2380      	movs	r3, #128	; 0x80
 800d42e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d432:	e30e      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a69      	ldr	r2, [pc, #420]	; (800d5e0 <UART_SetConfig+0x33c>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d130      	bne.n	800d4a0 <UART_SetConfig+0x1fc>
 800d43e:	4b67      	ldr	r3, [pc, #412]	; (800d5dc <UART_SetConfig+0x338>)
 800d440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d442:	f003 0307 	and.w	r3, r3, #7
 800d446:	2b05      	cmp	r3, #5
 800d448:	d826      	bhi.n	800d498 <UART_SetConfig+0x1f4>
 800d44a:	a201      	add	r2, pc, #4	; (adr r2, 800d450 <UART_SetConfig+0x1ac>)
 800d44c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d450:	0800d469 	.word	0x0800d469
 800d454:	0800d471 	.word	0x0800d471
 800d458:	0800d479 	.word	0x0800d479
 800d45c:	0800d481 	.word	0x0800d481
 800d460:	0800d489 	.word	0x0800d489
 800d464:	0800d491 	.word	0x0800d491
 800d468:	2300      	movs	r3, #0
 800d46a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d46e:	e2f0      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d470:	2304      	movs	r3, #4
 800d472:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d476:	e2ec      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d478:	2308      	movs	r3, #8
 800d47a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d47e:	e2e8      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d480:	2310      	movs	r3, #16
 800d482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d486:	e2e4      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d488:	2320      	movs	r3, #32
 800d48a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d48e:	e2e0      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d490:	2340      	movs	r3, #64	; 0x40
 800d492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d496:	e2dc      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d498:	2380      	movs	r3, #128	; 0x80
 800d49a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d49e:	e2d8      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4a4f      	ldr	r2, [pc, #316]	; (800d5e4 <UART_SetConfig+0x340>)
 800d4a6:	4293      	cmp	r3, r2
 800d4a8:	d130      	bne.n	800d50c <UART_SetConfig+0x268>
 800d4aa:	4b4c      	ldr	r3, [pc, #304]	; (800d5dc <UART_SetConfig+0x338>)
 800d4ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d4ae:	f003 0307 	and.w	r3, r3, #7
 800d4b2:	2b05      	cmp	r3, #5
 800d4b4:	d826      	bhi.n	800d504 <UART_SetConfig+0x260>
 800d4b6:	a201      	add	r2, pc, #4	; (adr r2, 800d4bc <UART_SetConfig+0x218>)
 800d4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4bc:	0800d4d5 	.word	0x0800d4d5
 800d4c0:	0800d4dd 	.word	0x0800d4dd
 800d4c4:	0800d4e5 	.word	0x0800d4e5
 800d4c8:	0800d4ed 	.word	0x0800d4ed
 800d4cc:	0800d4f5 	.word	0x0800d4f5
 800d4d0:	0800d4fd 	.word	0x0800d4fd
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d4da:	e2ba      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d4dc:	2304      	movs	r3, #4
 800d4de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d4e2:	e2b6      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d4e4:	2308      	movs	r3, #8
 800d4e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d4ea:	e2b2      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d4ec:	2310      	movs	r3, #16
 800d4ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d4f2:	e2ae      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d4f4:	2320      	movs	r3, #32
 800d4f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d4fa:	e2aa      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d4fc:	2340      	movs	r3, #64	; 0x40
 800d4fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d502:	e2a6      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d504:	2380      	movs	r3, #128	; 0x80
 800d506:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d50a:	e2a2      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a35      	ldr	r2, [pc, #212]	; (800d5e8 <UART_SetConfig+0x344>)
 800d512:	4293      	cmp	r3, r2
 800d514:	d130      	bne.n	800d578 <UART_SetConfig+0x2d4>
 800d516:	4b31      	ldr	r3, [pc, #196]	; (800d5dc <UART_SetConfig+0x338>)
 800d518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d51a:	f003 0307 	and.w	r3, r3, #7
 800d51e:	2b05      	cmp	r3, #5
 800d520:	d826      	bhi.n	800d570 <UART_SetConfig+0x2cc>
 800d522:	a201      	add	r2, pc, #4	; (adr r2, 800d528 <UART_SetConfig+0x284>)
 800d524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d528:	0800d541 	.word	0x0800d541
 800d52c:	0800d549 	.word	0x0800d549
 800d530:	0800d551 	.word	0x0800d551
 800d534:	0800d559 	.word	0x0800d559
 800d538:	0800d561 	.word	0x0800d561
 800d53c:	0800d569 	.word	0x0800d569
 800d540:	2300      	movs	r3, #0
 800d542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d546:	e284      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d548:	2304      	movs	r3, #4
 800d54a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d54e:	e280      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d550:	2308      	movs	r3, #8
 800d552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d556:	e27c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d558:	2310      	movs	r3, #16
 800d55a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d55e:	e278      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d560:	2320      	movs	r3, #32
 800d562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d566:	e274      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d568:	2340      	movs	r3, #64	; 0x40
 800d56a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d56e:	e270      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d570:	2380      	movs	r3, #128	; 0x80
 800d572:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d576:	e26c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	4a1b      	ldr	r2, [pc, #108]	; (800d5ec <UART_SetConfig+0x348>)
 800d57e:	4293      	cmp	r3, r2
 800d580:	d142      	bne.n	800d608 <UART_SetConfig+0x364>
 800d582:	4b16      	ldr	r3, [pc, #88]	; (800d5dc <UART_SetConfig+0x338>)
 800d584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d586:	f003 0307 	and.w	r3, r3, #7
 800d58a:	2b05      	cmp	r3, #5
 800d58c:	d838      	bhi.n	800d600 <UART_SetConfig+0x35c>
 800d58e:	a201      	add	r2, pc, #4	; (adr r2, 800d594 <UART_SetConfig+0x2f0>)
 800d590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d594:	0800d5ad 	.word	0x0800d5ad
 800d598:	0800d5b5 	.word	0x0800d5b5
 800d59c:	0800d5bd 	.word	0x0800d5bd
 800d5a0:	0800d5c5 	.word	0x0800d5c5
 800d5a4:	0800d5f1 	.word	0x0800d5f1
 800d5a8:	0800d5f9 	.word	0x0800d5f9
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d5b2:	e24e      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d5b4:	2304      	movs	r3, #4
 800d5b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d5ba:	e24a      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d5bc:	2308      	movs	r3, #8
 800d5be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d5c2:	e246      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d5c4:	2310      	movs	r3, #16
 800d5c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d5ca:	e242      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d5cc:	cfff69f3 	.word	0xcfff69f3
 800d5d0:	58000c00 	.word	0x58000c00
 800d5d4:	11fff4ff 	.word	0x11fff4ff
 800d5d8:	40011000 	.word	0x40011000
 800d5dc:	58024400 	.word	0x58024400
 800d5e0:	40004400 	.word	0x40004400
 800d5e4:	40004800 	.word	0x40004800
 800d5e8:	40004c00 	.word	0x40004c00
 800d5ec:	40005000 	.word	0x40005000
 800d5f0:	2320      	movs	r3, #32
 800d5f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d5f6:	e22c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d5f8:	2340      	movs	r3, #64	; 0x40
 800d5fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d5fe:	e228      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d600:	2380      	movs	r3, #128	; 0x80
 800d602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d606:	e224      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d608:	697b      	ldr	r3, [r7, #20]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	4ab1      	ldr	r2, [pc, #708]	; (800d8d4 <UART_SetConfig+0x630>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d176      	bne.n	800d700 <UART_SetConfig+0x45c>
 800d612:	4bb1      	ldr	r3, [pc, #708]	; (800d8d8 <UART_SetConfig+0x634>)
 800d614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d616:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d61a:	2b28      	cmp	r3, #40	; 0x28
 800d61c:	d86c      	bhi.n	800d6f8 <UART_SetConfig+0x454>
 800d61e:	a201      	add	r2, pc, #4	; (adr r2, 800d624 <UART_SetConfig+0x380>)
 800d620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d624:	0800d6c9 	.word	0x0800d6c9
 800d628:	0800d6f9 	.word	0x0800d6f9
 800d62c:	0800d6f9 	.word	0x0800d6f9
 800d630:	0800d6f9 	.word	0x0800d6f9
 800d634:	0800d6f9 	.word	0x0800d6f9
 800d638:	0800d6f9 	.word	0x0800d6f9
 800d63c:	0800d6f9 	.word	0x0800d6f9
 800d640:	0800d6f9 	.word	0x0800d6f9
 800d644:	0800d6d1 	.word	0x0800d6d1
 800d648:	0800d6f9 	.word	0x0800d6f9
 800d64c:	0800d6f9 	.word	0x0800d6f9
 800d650:	0800d6f9 	.word	0x0800d6f9
 800d654:	0800d6f9 	.word	0x0800d6f9
 800d658:	0800d6f9 	.word	0x0800d6f9
 800d65c:	0800d6f9 	.word	0x0800d6f9
 800d660:	0800d6f9 	.word	0x0800d6f9
 800d664:	0800d6d9 	.word	0x0800d6d9
 800d668:	0800d6f9 	.word	0x0800d6f9
 800d66c:	0800d6f9 	.word	0x0800d6f9
 800d670:	0800d6f9 	.word	0x0800d6f9
 800d674:	0800d6f9 	.word	0x0800d6f9
 800d678:	0800d6f9 	.word	0x0800d6f9
 800d67c:	0800d6f9 	.word	0x0800d6f9
 800d680:	0800d6f9 	.word	0x0800d6f9
 800d684:	0800d6e1 	.word	0x0800d6e1
 800d688:	0800d6f9 	.word	0x0800d6f9
 800d68c:	0800d6f9 	.word	0x0800d6f9
 800d690:	0800d6f9 	.word	0x0800d6f9
 800d694:	0800d6f9 	.word	0x0800d6f9
 800d698:	0800d6f9 	.word	0x0800d6f9
 800d69c:	0800d6f9 	.word	0x0800d6f9
 800d6a0:	0800d6f9 	.word	0x0800d6f9
 800d6a4:	0800d6e9 	.word	0x0800d6e9
 800d6a8:	0800d6f9 	.word	0x0800d6f9
 800d6ac:	0800d6f9 	.word	0x0800d6f9
 800d6b0:	0800d6f9 	.word	0x0800d6f9
 800d6b4:	0800d6f9 	.word	0x0800d6f9
 800d6b8:	0800d6f9 	.word	0x0800d6f9
 800d6bc:	0800d6f9 	.word	0x0800d6f9
 800d6c0:	0800d6f9 	.word	0x0800d6f9
 800d6c4:	0800d6f1 	.word	0x0800d6f1
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6ce:	e1c0      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d6d0:	2304      	movs	r3, #4
 800d6d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6d6:	e1bc      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d6d8:	2308      	movs	r3, #8
 800d6da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6de:	e1b8      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d6e0:	2310      	movs	r3, #16
 800d6e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6e6:	e1b4      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d6e8:	2320      	movs	r3, #32
 800d6ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6ee:	e1b0      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d6f0:	2340      	movs	r3, #64	; 0x40
 800d6f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6f6:	e1ac      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d6f8:	2380      	movs	r3, #128	; 0x80
 800d6fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d6fe:	e1a8      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d700:	697b      	ldr	r3, [r7, #20]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	4a75      	ldr	r2, [pc, #468]	; (800d8dc <UART_SetConfig+0x638>)
 800d706:	4293      	cmp	r3, r2
 800d708:	d130      	bne.n	800d76c <UART_SetConfig+0x4c8>
 800d70a:	4b73      	ldr	r3, [pc, #460]	; (800d8d8 <UART_SetConfig+0x634>)
 800d70c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d70e:	f003 0307 	and.w	r3, r3, #7
 800d712:	2b05      	cmp	r3, #5
 800d714:	d826      	bhi.n	800d764 <UART_SetConfig+0x4c0>
 800d716:	a201      	add	r2, pc, #4	; (adr r2, 800d71c <UART_SetConfig+0x478>)
 800d718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d71c:	0800d735 	.word	0x0800d735
 800d720:	0800d73d 	.word	0x0800d73d
 800d724:	0800d745 	.word	0x0800d745
 800d728:	0800d74d 	.word	0x0800d74d
 800d72c:	0800d755 	.word	0x0800d755
 800d730:	0800d75d 	.word	0x0800d75d
 800d734:	2300      	movs	r3, #0
 800d736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d73a:	e18a      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d73c:	2304      	movs	r3, #4
 800d73e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d742:	e186      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d744:	2308      	movs	r3, #8
 800d746:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d74a:	e182      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d74c:	2310      	movs	r3, #16
 800d74e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d752:	e17e      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d754:	2320      	movs	r3, #32
 800d756:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d75a:	e17a      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d75c:	2340      	movs	r3, #64	; 0x40
 800d75e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d762:	e176      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d764:	2380      	movs	r3, #128	; 0x80
 800d766:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d76a:	e172      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a5b      	ldr	r2, [pc, #364]	; (800d8e0 <UART_SetConfig+0x63c>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d130      	bne.n	800d7d8 <UART_SetConfig+0x534>
 800d776:	4b58      	ldr	r3, [pc, #352]	; (800d8d8 <UART_SetConfig+0x634>)
 800d778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d77a:	f003 0307 	and.w	r3, r3, #7
 800d77e:	2b05      	cmp	r3, #5
 800d780:	d826      	bhi.n	800d7d0 <UART_SetConfig+0x52c>
 800d782:	a201      	add	r2, pc, #4	; (adr r2, 800d788 <UART_SetConfig+0x4e4>)
 800d784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d788:	0800d7a1 	.word	0x0800d7a1
 800d78c:	0800d7a9 	.word	0x0800d7a9
 800d790:	0800d7b1 	.word	0x0800d7b1
 800d794:	0800d7b9 	.word	0x0800d7b9
 800d798:	0800d7c1 	.word	0x0800d7c1
 800d79c:	0800d7c9 	.word	0x0800d7c9
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7a6:	e154      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7a8:	2304      	movs	r3, #4
 800d7aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ae:	e150      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7b0:	2308      	movs	r3, #8
 800d7b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7b6:	e14c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7b8:	2310      	movs	r3, #16
 800d7ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7be:	e148      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7c0:	2320      	movs	r3, #32
 800d7c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7c6:	e144      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7c8:	2340      	movs	r3, #64	; 0x40
 800d7ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7ce:	e140      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7d0:	2380      	movs	r3, #128	; 0x80
 800d7d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7d6:	e13c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d7d8:	697b      	ldr	r3, [r7, #20]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4a41      	ldr	r2, [pc, #260]	; (800d8e4 <UART_SetConfig+0x640>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	f040 8082 	bne.w	800d8e8 <UART_SetConfig+0x644>
 800d7e4:	4b3c      	ldr	r3, [pc, #240]	; (800d8d8 <UART_SetConfig+0x634>)
 800d7e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d7ec:	2b28      	cmp	r3, #40	; 0x28
 800d7ee:	d86d      	bhi.n	800d8cc <UART_SetConfig+0x628>
 800d7f0:	a201      	add	r2, pc, #4	; (adr r2, 800d7f8 <UART_SetConfig+0x554>)
 800d7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7f6:	bf00      	nop
 800d7f8:	0800d89d 	.word	0x0800d89d
 800d7fc:	0800d8cd 	.word	0x0800d8cd
 800d800:	0800d8cd 	.word	0x0800d8cd
 800d804:	0800d8cd 	.word	0x0800d8cd
 800d808:	0800d8cd 	.word	0x0800d8cd
 800d80c:	0800d8cd 	.word	0x0800d8cd
 800d810:	0800d8cd 	.word	0x0800d8cd
 800d814:	0800d8cd 	.word	0x0800d8cd
 800d818:	0800d8a5 	.word	0x0800d8a5
 800d81c:	0800d8cd 	.word	0x0800d8cd
 800d820:	0800d8cd 	.word	0x0800d8cd
 800d824:	0800d8cd 	.word	0x0800d8cd
 800d828:	0800d8cd 	.word	0x0800d8cd
 800d82c:	0800d8cd 	.word	0x0800d8cd
 800d830:	0800d8cd 	.word	0x0800d8cd
 800d834:	0800d8cd 	.word	0x0800d8cd
 800d838:	0800d8ad 	.word	0x0800d8ad
 800d83c:	0800d8cd 	.word	0x0800d8cd
 800d840:	0800d8cd 	.word	0x0800d8cd
 800d844:	0800d8cd 	.word	0x0800d8cd
 800d848:	0800d8cd 	.word	0x0800d8cd
 800d84c:	0800d8cd 	.word	0x0800d8cd
 800d850:	0800d8cd 	.word	0x0800d8cd
 800d854:	0800d8cd 	.word	0x0800d8cd
 800d858:	0800d8b5 	.word	0x0800d8b5
 800d85c:	0800d8cd 	.word	0x0800d8cd
 800d860:	0800d8cd 	.word	0x0800d8cd
 800d864:	0800d8cd 	.word	0x0800d8cd
 800d868:	0800d8cd 	.word	0x0800d8cd
 800d86c:	0800d8cd 	.word	0x0800d8cd
 800d870:	0800d8cd 	.word	0x0800d8cd
 800d874:	0800d8cd 	.word	0x0800d8cd
 800d878:	0800d8bd 	.word	0x0800d8bd
 800d87c:	0800d8cd 	.word	0x0800d8cd
 800d880:	0800d8cd 	.word	0x0800d8cd
 800d884:	0800d8cd 	.word	0x0800d8cd
 800d888:	0800d8cd 	.word	0x0800d8cd
 800d88c:	0800d8cd 	.word	0x0800d8cd
 800d890:	0800d8cd 	.word	0x0800d8cd
 800d894:	0800d8cd 	.word	0x0800d8cd
 800d898:	0800d8c5 	.word	0x0800d8c5
 800d89c:	2301      	movs	r3, #1
 800d89e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8a2:	e0d6      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8a4:	2304      	movs	r3, #4
 800d8a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8aa:	e0d2      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8ac:	2308      	movs	r3, #8
 800d8ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8b2:	e0ce      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8b4:	2310      	movs	r3, #16
 800d8b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8ba:	e0ca      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8bc:	2320      	movs	r3, #32
 800d8be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8c2:	e0c6      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8c4:	2340      	movs	r3, #64	; 0x40
 800d8c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8ca:	e0c2      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8cc:	2380      	movs	r3, #128	; 0x80
 800d8ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d8d2:	e0be      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d8d4:	40011400 	.word	0x40011400
 800d8d8:	58024400 	.word	0x58024400
 800d8dc:	40007800 	.word	0x40007800
 800d8e0:	40007c00 	.word	0x40007c00
 800d8e4:	40011800 	.word	0x40011800
 800d8e8:	697b      	ldr	r3, [r7, #20]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	4aad      	ldr	r2, [pc, #692]	; (800dba4 <UART_SetConfig+0x900>)
 800d8ee:	4293      	cmp	r3, r2
 800d8f0:	d176      	bne.n	800d9e0 <UART_SetConfig+0x73c>
 800d8f2:	4bad      	ldr	r3, [pc, #692]	; (800dba8 <UART_SetConfig+0x904>)
 800d8f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d8f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d8fa:	2b28      	cmp	r3, #40	; 0x28
 800d8fc:	d86c      	bhi.n	800d9d8 <UART_SetConfig+0x734>
 800d8fe:	a201      	add	r2, pc, #4	; (adr r2, 800d904 <UART_SetConfig+0x660>)
 800d900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d904:	0800d9a9 	.word	0x0800d9a9
 800d908:	0800d9d9 	.word	0x0800d9d9
 800d90c:	0800d9d9 	.word	0x0800d9d9
 800d910:	0800d9d9 	.word	0x0800d9d9
 800d914:	0800d9d9 	.word	0x0800d9d9
 800d918:	0800d9d9 	.word	0x0800d9d9
 800d91c:	0800d9d9 	.word	0x0800d9d9
 800d920:	0800d9d9 	.word	0x0800d9d9
 800d924:	0800d9b1 	.word	0x0800d9b1
 800d928:	0800d9d9 	.word	0x0800d9d9
 800d92c:	0800d9d9 	.word	0x0800d9d9
 800d930:	0800d9d9 	.word	0x0800d9d9
 800d934:	0800d9d9 	.word	0x0800d9d9
 800d938:	0800d9d9 	.word	0x0800d9d9
 800d93c:	0800d9d9 	.word	0x0800d9d9
 800d940:	0800d9d9 	.word	0x0800d9d9
 800d944:	0800d9b9 	.word	0x0800d9b9
 800d948:	0800d9d9 	.word	0x0800d9d9
 800d94c:	0800d9d9 	.word	0x0800d9d9
 800d950:	0800d9d9 	.word	0x0800d9d9
 800d954:	0800d9d9 	.word	0x0800d9d9
 800d958:	0800d9d9 	.word	0x0800d9d9
 800d95c:	0800d9d9 	.word	0x0800d9d9
 800d960:	0800d9d9 	.word	0x0800d9d9
 800d964:	0800d9c1 	.word	0x0800d9c1
 800d968:	0800d9d9 	.word	0x0800d9d9
 800d96c:	0800d9d9 	.word	0x0800d9d9
 800d970:	0800d9d9 	.word	0x0800d9d9
 800d974:	0800d9d9 	.word	0x0800d9d9
 800d978:	0800d9d9 	.word	0x0800d9d9
 800d97c:	0800d9d9 	.word	0x0800d9d9
 800d980:	0800d9d9 	.word	0x0800d9d9
 800d984:	0800d9c9 	.word	0x0800d9c9
 800d988:	0800d9d9 	.word	0x0800d9d9
 800d98c:	0800d9d9 	.word	0x0800d9d9
 800d990:	0800d9d9 	.word	0x0800d9d9
 800d994:	0800d9d9 	.word	0x0800d9d9
 800d998:	0800d9d9 	.word	0x0800d9d9
 800d99c:	0800d9d9 	.word	0x0800d9d9
 800d9a0:	0800d9d9 	.word	0x0800d9d9
 800d9a4:	0800d9d1 	.word	0x0800d9d1
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9ae:	e050      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9b0:	2304      	movs	r3, #4
 800d9b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9b6:	e04c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9b8:	2308      	movs	r3, #8
 800d9ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9be:	e048      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9c0:	2310      	movs	r3, #16
 800d9c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9c6:	e044      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9c8:	2320      	movs	r3, #32
 800d9ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9ce:	e040      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9d0:	2340      	movs	r3, #64	; 0x40
 800d9d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9d6:	e03c      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9d8:	2380      	movs	r3, #128	; 0x80
 800d9da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d9de:	e038      	b.n	800da52 <UART_SetConfig+0x7ae>
 800d9e0:	697b      	ldr	r3, [r7, #20]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4a71      	ldr	r2, [pc, #452]	; (800dbac <UART_SetConfig+0x908>)
 800d9e6:	4293      	cmp	r3, r2
 800d9e8:	d130      	bne.n	800da4c <UART_SetConfig+0x7a8>
 800d9ea:	4b6f      	ldr	r3, [pc, #444]	; (800dba8 <UART_SetConfig+0x904>)
 800d9ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9ee:	f003 0307 	and.w	r3, r3, #7
 800d9f2:	2b05      	cmp	r3, #5
 800d9f4:	d826      	bhi.n	800da44 <UART_SetConfig+0x7a0>
 800d9f6:	a201      	add	r2, pc, #4	; (adr r2, 800d9fc <UART_SetConfig+0x758>)
 800d9f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9fc:	0800da15 	.word	0x0800da15
 800da00:	0800da1d 	.word	0x0800da1d
 800da04:	0800da25 	.word	0x0800da25
 800da08:	0800da2d 	.word	0x0800da2d
 800da0c:	0800da35 	.word	0x0800da35
 800da10:	0800da3d 	.word	0x0800da3d
 800da14:	2302      	movs	r3, #2
 800da16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da1a:	e01a      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da1c:	2304      	movs	r3, #4
 800da1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da22:	e016      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da24:	2308      	movs	r3, #8
 800da26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da2a:	e012      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da2c:	2310      	movs	r3, #16
 800da2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da32:	e00e      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da34:	2320      	movs	r3, #32
 800da36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da3a:	e00a      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da3c:	2340      	movs	r3, #64	; 0x40
 800da3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da42:	e006      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da44:	2380      	movs	r3, #128	; 0x80
 800da46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800da4a:	e002      	b.n	800da52 <UART_SetConfig+0x7ae>
 800da4c:	2380      	movs	r3, #128	; 0x80
 800da4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	4a55      	ldr	r2, [pc, #340]	; (800dbac <UART_SetConfig+0x908>)
 800da58:	4293      	cmp	r3, r2
 800da5a:	f040 80f8 	bne.w	800dc4e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800da5e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800da62:	2b20      	cmp	r3, #32
 800da64:	dc46      	bgt.n	800daf4 <UART_SetConfig+0x850>
 800da66:	2b02      	cmp	r3, #2
 800da68:	db75      	blt.n	800db56 <UART_SetConfig+0x8b2>
 800da6a:	3b02      	subs	r3, #2
 800da6c:	2b1e      	cmp	r3, #30
 800da6e:	d872      	bhi.n	800db56 <UART_SetConfig+0x8b2>
 800da70:	a201      	add	r2, pc, #4	; (adr r2, 800da78 <UART_SetConfig+0x7d4>)
 800da72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da76:	bf00      	nop
 800da78:	0800dafb 	.word	0x0800dafb
 800da7c:	0800db57 	.word	0x0800db57
 800da80:	0800db03 	.word	0x0800db03
 800da84:	0800db57 	.word	0x0800db57
 800da88:	0800db57 	.word	0x0800db57
 800da8c:	0800db57 	.word	0x0800db57
 800da90:	0800db13 	.word	0x0800db13
 800da94:	0800db57 	.word	0x0800db57
 800da98:	0800db57 	.word	0x0800db57
 800da9c:	0800db57 	.word	0x0800db57
 800daa0:	0800db57 	.word	0x0800db57
 800daa4:	0800db57 	.word	0x0800db57
 800daa8:	0800db57 	.word	0x0800db57
 800daac:	0800db57 	.word	0x0800db57
 800dab0:	0800db23 	.word	0x0800db23
 800dab4:	0800db57 	.word	0x0800db57
 800dab8:	0800db57 	.word	0x0800db57
 800dabc:	0800db57 	.word	0x0800db57
 800dac0:	0800db57 	.word	0x0800db57
 800dac4:	0800db57 	.word	0x0800db57
 800dac8:	0800db57 	.word	0x0800db57
 800dacc:	0800db57 	.word	0x0800db57
 800dad0:	0800db57 	.word	0x0800db57
 800dad4:	0800db57 	.word	0x0800db57
 800dad8:	0800db57 	.word	0x0800db57
 800dadc:	0800db57 	.word	0x0800db57
 800dae0:	0800db57 	.word	0x0800db57
 800dae4:	0800db57 	.word	0x0800db57
 800dae8:	0800db57 	.word	0x0800db57
 800daec:	0800db57 	.word	0x0800db57
 800daf0:	0800db49 	.word	0x0800db49
 800daf4:	2b40      	cmp	r3, #64	; 0x40
 800daf6:	d02a      	beq.n	800db4e <UART_SetConfig+0x8aa>
 800daf8:	e02d      	b.n	800db56 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800dafa:	f7fc fe0b 	bl	800a714 <HAL_RCCEx_GetD3PCLK1Freq>
 800dafe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800db00:	e02f      	b.n	800db62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800db06:	4618      	mov	r0, r3
 800db08:	f7fc fe1a 	bl	800a740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800db0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db10:	e027      	b.n	800db62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db12:	f107 0318 	add.w	r3, r7, #24
 800db16:	4618      	mov	r0, r3
 800db18:	f7fc ff66 	bl	800a9e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800db1c:	69fb      	ldr	r3, [r7, #28]
 800db1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db20:	e01f      	b.n	800db62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db22:	4b21      	ldr	r3, [pc, #132]	; (800dba8 <UART_SetConfig+0x904>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	f003 0320 	and.w	r3, r3, #32
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d009      	beq.n	800db42 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800db2e:	4b1e      	ldr	r3, [pc, #120]	; (800dba8 <UART_SetConfig+0x904>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	08db      	lsrs	r3, r3, #3
 800db34:	f003 0303 	and.w	r3, r3, #3
 800db38:	4a1d      	ldr	r2, [pc, #116]	; (800dbb0 <UART_SetConfig+0x90c>)
 800db3a:	fa22 f303 	lsr.w	r3, r2, r3
 800db3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800db40:	e00f      	b.n	800db62 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800db42:	4b1b      	ldr	r3, [pc, #108]	; (800dbb0 <UART_SetConfig+0x90c>)
 800db44:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db46:	e00c      	b.n	800db62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800db48:	4b1a      	ldr	r3, [pc, #104]	; (800dbb4 <UART_SetConfig+0x910>)
 800db4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db4c:	e009      	b.n	800db62 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800db4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800db52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800db54:	e005      	b.n	800db62 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800db56:	2300      	movs	r3, #0
 800db58:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800db5a:	2301      	movs	r3, #1
 800db5c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800db60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800db62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db64:	2b00      	cmp	r3, #0
 800db66:	f000 81ee 	beq.w	800df46 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db6e:	4a12      	ldr	r2, [pc, #72]	; (800dbb8 <UART_SetConfig+0x914>)
 800db70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db74:	461a      	mov	r2, r3
 800db76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db78:	fbb3 f3f2 	udiv	r3, r3, r2
 800db7c:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800db7e:	697b      	ldr	r3, [r7, #20]
 800db80:	685a      	ldr	r2, [r3, #4]
 800db82:	4613      	mov	r3, r2
 800db84:	005b      	lsls	r3, r3, #1
 800db86:	4413      	add	r3, r2
 800db88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d305      	bcc.n	800db9a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800db94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db96:	429a      	cmp	r2, r3
 800db98:	d910      	bls.n	800dbbc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800db9a:	2301      	movs	r3, #1
 800db9c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800dba0:	e1d1      	b.n	800df46 <UART_SetConfig+0xca2>
 800dba2:	bf00      	nop
 800dba4:	40011c00 	.word	0x40011c00
 800dba8:	58024400 	.word	0x58024400
 800dbac:	58000c00 	.word	0x58000c00
 800dbb0:	03d09000 	.word	0x03d09000
 800dbb4:	003d0900 	.word	0x003d0900
 800dbb8:	0800fe08 	.word	0x0800fe08
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dbbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	60bb      	str	r3, [r7, #8]
 800dbc2:	60fa      	str	r2, [r7, #12]
 800dbc4:	697b      	ldr	r3, [r7, #20]
 800dbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbc8:	4ac0      	ldr	r2, [pc, #768]	; (800decc <UART_SetConfig+0xc28>)
 800dbca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dbce:	b29b      	uxth	r3, r3
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	603b      	str	r3, [r7, #0]
 800dbd4:	607a      	str	r2, [r7, #4]
 800dbd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dbde:	f7f2 fb9f 	bl	8000320 <__aeabi_uldivmod>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	4610      	mov	r0, r2
 800dbe8:	4619      	mov	r1, r3
 800dbea:	f04f 0200 	mov.w	r2, #0
 800dbee:	f04f 0300 	mov.w	r3, #0
 800dbf2:	020b      	lsls	r3, r1, #8
 800dbf4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dbf8:	0202      	lsls	r2, r0, #8
 800dbfa:	6979      	ldr	r1, [r7, #20]
 800dbfc:	6849      	ldr	r1, [r1, #4]
 800dbfe:	0849      	lsrs	r1, r1, #1
 800dc00:	2000      	movs	r0, #0
 800dc02:	460c      	mov	r4, r1
 800dc04:	4605      	mov	r5, r0
 800dc06:	eb12 0804 	adds.w	r8, r2, r4
 800dc0a:	eb43 0905 	adc.w	r9, r3, r5
 800dc0e:	697b      	ldr	r3, [r7, #20]
 800dc10:	685b      	ldr	r3, [r3, #4]
 800dc12:	2200      	movs	r2, #0
 800dc14:	469a      	mov	sl, r3
 800dc16:	4693      	mov	fp, r2
 800dc18:	4652      	mov	r2, sl
 800dc1a:	465b      	mov	r3, fp
 800dc1c:	4640      	mov	r0, r8
 800dc1e:	4649      	mov	r1, r9
 800dc20:	f7f2 fb7e 	bl	8000320 <__aeabi_uldivmod>
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4613      	mov	r3, r2
 800dc2a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dc2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dc32:	d308      	bcc.n	800dc46 <UART_SetConfig+0x9a2>
 800dc34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc3a:	d204      	bcs.n	800dc46 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800dc3c:	697b      	ldr	r3, [r7, #20]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc42:	60da      	str	r2, [r3, #12]
 800dc44:	e17f      	b.n	800df46 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800dc46:	2301      	movs	r3, #1
 800dc48:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800dc4c:	e17b      	b.n	800df46 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	69db      	ldr	r3, [r3, #28]
 800dc52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dc56:	f040 80bd 	bne.w	800ddd4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800dc5a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800dc5e:	2b20      	cmp	r3, #32
 800dc60:	dc48      	bgt.n	800dcf4 <UART_SetConfig+0xa50>
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	db7b      	blt.n	800dd5e <UART_SetConfig+0xaba>
 800dc66:	2b20      	cmp	r3, #32
 800dc68:	d879      	bhi.n	800dd5e <UART_SetConfig+0xaba>
 800dc6a:	a201      	add	r2, pc, #4	; (adr r2, 800dc70 <UART_SetConfig+0x9cc>)
 800dc6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc70:	0800dcfb 	.word	0x0800dcfb
 800dc74:	0800dd03 	.word	0x0800dd03
 800dc78:	0800dd5f 	.word	0x0800dd5f
 800dc7c:	0800dd5f 	.word	0x0800dd5f
 800dc80:	0800dd0b 	.word	0x0800dd0b
 800dc84:	0800dd5f 	.word	0x0800dd5f
 800dc88:	0800dd5f 	.word	0x0800dd5f
 800dc8c:	0800dd5f 	.word	0x0800dd5f
 800dc90:	0800dd1b 	.word	0x0800dd1b
 800dc94:	0800dd5f 	.word	0x0800dd5f
 800dc98:	0800dd5f 	.word	0x0800dd5f
 800dc9c:	0800dd5f 	.word	0x0800dd5f
 800dca0:	0800dd5f 	.word	0x0800dd5f
 800dca4:	0800dd5f 	.word	0x0800dd5f
 800dca8:	0800dd5f 	.word	0x0800dd5f
 800dcac:	0800dd5f 	.word	0x0800dd5f
 800dcb0:	0800dd2b 	.word	0x0800dd2b
 800dcb4:	0800dd5f 	.word	0x0800dd5f
 800dcb8:	0800dd5f 	.word	0x0800dd5f
 800dcbc:	0800dd5f 	.word	0x0800dd5f
 800dcc0:	0800dd5f 	.word	0x0800dd5f
 800dcc4:	0800dd5f 	.word	0x0800dd5f
 800dcc8:	0800dd5f 	.word	0x0800dd5f
 800dccc:	0800dd5f 	.word	0x0800dd5f
 800dcd0:	0800dd5f 	.word	0x0800dd5f
 800dcd4:	0800dd5f 	.word	0x0800dd5f
 800dcd8:	0800dd5f 	.word	0x0800dd5f
 800dcdc:	0800dd5f 	.word	0x0800dd5f
 800dce0:	0800dd5f 	.word	0x0800dd5f
 800dce4:	0800dd5f 	.word	0x0800dd5f
 800dce8:	0800dd5f 	.word	0x0800dd5f
 800dcec:	0800dd5f 	.word	0x0800dd5f
 800dcf0:	0800dd51 	.word	0x0800dd51
 800dcf4:	2b40      	cmp	r3, #64	; 0x40
 800dcf6:	d02e      	beq.n	800dd56 <UART_SetConfig+0xab2>
 800dcf8:	e031      	b.n	800dd5e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dcfa:	f7fb fde5 	bl	80098c8 <HAL_RCC_GetPCLK1Freq>
 800dcfe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dd00:	e033      	b.n	800dd6a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dd02:	f7fb fdf7 	bl	80098f4 <HAL_RCC_GetPCLK2Freq>
 800dd06:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800dd08:	e02f      	b.n	800dd6a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f7fc fd16 	bl	800a740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dd14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd18:	e027      	b.n	800dd6a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd1a:	f107 0318 	add.w	r3, r7, #24
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f7fc fe62 	bl	800a9e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dd24:	69fb      	ldr	r3, [r7, #28]
 800dd26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd28:	e01f      	b.n	800dd6a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd2a:	4b69      	ldr	r3, [pc, #420]	; (800ded0 <UART_SetConfig+0xc2c>)
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f003 0320 	and.w	r3, r3, #32
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d009      	beq.n	800dd4a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dd36:	4b66      	ldr	r3, [pc, #408]	; (800ded0 <UART_SetConfig+0xc2c>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	08db      	lsrs	r3, r3, #3
 800dd3c:	f003 0303 	and.w	r3, r3, #3
 800dd40:	4a64      	ldr	r2, [pc, #400]	; (800ded4 <UART_SetConfig+0xc30>)
 800dd42:	fa22 f303 	lsr.w	r3, r2, r3
 800dd46:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dd48:	e00f      	b.n	800dd6a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800dd4a:	4b62      	ldr	r3, [pc, #392]	; (800ded4 <UART_SetConfig+0xc30>)
 800dd4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd4e:	e00c      	b.n	800dd6a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dd50:	4b61      	ldr	r3, [pc, #388]	; (800ded8 <UART_SetConfig+0xc34>)
 800dd52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd54:	e009      	b.n	800dd6a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dd5c:	e005      	b.n	800dd6a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800dd62:	2301      	movs	r3, #1
 800dd64:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800dd68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dd6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	f000 80ea 	beq.w	800df46 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd72:	697b      	ldr	r3, [r7, #20]
 800dd74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd76:	4a55      	ldr	r2, [pc, #340]	; (800decc <UART_SetConfig+0xc28>)
 800dd78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd80:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd84:	005a      	lsls	r2, r3, #1
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	685b      	ldr	r3, [r3, #4]
 800dd8a:	085b      	lsrs	r3, r3, #1
 800dd8c:	441a      	add	r2, r3
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	685b      	ldr	r3, [r3, #4]
 800dd92:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd96:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dd98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd9a:	2b0f      	cmp	r3, #15
 800dd9c:	d916      	bls.n	800ddcc <UART_SetConfig+0xb28>
 800dd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dda4:	d212      	bcs.n	800ddcc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dda6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda8:	b29b      	uxth	r3, r3
 800ddaa:	f023 030f 	bic.w	r3, r3, #15
 800ddae:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ddb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb2:	085b      	lsrs	r3, r3, #1
 800ddb4:	b29b      	uxth	r3, r3
 800ddb6:	f003 0307 	and.w	r3, r3, #7
 800ddba:	b29a      	uxth	r2, r3
 800ddbc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ddbe:	4313      	orrs	r3, r2
 800ddc0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ddc8:	60da      	str	r2, [r3, #12]
 800ddca:	e0bc      	b.n	800df46 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ddd2:	e0b8      	b.n	800df46 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ddd4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ddd8:	2b20      	cmp	r3, #32
 800ddda:	dc4b      	bgt.n	800de74 <UART_SetConfig+0xbd0>
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	f2c0 8087 	blt.w	800def0 <UART_SetConfig+0xc4c>
 800dde2:	2b20      	cmp	r3, #32
 800dde4:	f200 8084 	bhi.w	800def0 <UART_SetConfig+0xc4c>
 800dde8:	a201      	add	r2, pc, #4	; (adr r2, 800ddf0 <UART_SetConfig+0xb4c>)
 800ddea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddee:	bf00      	nop
 800ddf0:	0800de7b 	.word	0x0800de7b
 800ddf4:	0800de83 	.word	0x0800de83
 800ddf8:	0800def1 	.word	0x0800def1
 800ddfc:	0800def1 	.word	0x0800def1
 800de00:	0800de8b 	.word	0x0800de8b
 800de04:	0800def1 	.word	0x0800def1
 800de08:	0800def1 	.word	0x0800def1
 800de0c:	0800def1 	.word	0x0800def1
 800de10:	0800de9b 	.word	0x0800de9b
 800de14:	0800def1 	.word	0x0800def1
 800de18:	0800def1 	.word	0x0800def1
 800de1c:	0800def1 	.word	0x0800def1
 800de20:	0800def1 	.word	0x0800def1
 800de24:	0800def1 	.word	0x0800def1
 800de28:	0800def1 	.word	0x0800def1
 800de2c:	0800def1 	.word	0x0800def1
 800de30:	0800deab 	.word	0x0800deab
 800de34:	0800def1 	.word	0x0800def1
 800de38:	0800def1 	.word	0x0800def1
 800de3c:	0800def1 	.word	0x0800def1
 800de40:	0800def1 	.word	0x0800def1
 800de44:	0800def1 	.word	0x0800def1
 800de48:	0800def1 	.word	0x0800def1
 800de4c:	0800def1 	.word	0x0800def1
 800de50:	0800def1 	.word	0x0800def1
 800de54:	0800def1 	.word	0x0800def1
 800de58:	0800def1 	.word	0x0800def1
 800de5c:	0800def1 	.word	0x0800def1
 800de60:	0800def1 	.word	0x0800def1
 800de64:	0800def1 	.word	0x0800def1
 800de68:	0800def1 	.word	0x0800def1
 800de6c:	0800def1 	.word	0x0800def1
 800de70:	0800dee3 	.word	0x0800dee3
 800de74:	2b40      	cmp	r3, #64	; 0x40
 800de76:	d037      	beq.n	800dee8 <UART_SetConfig+0xc44>
 800de78:	e03a      	b.n	800def0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800de7a:	f7fb fd25 	bl	80098c8 <HAL_RCC_GetPCLK1Freq>
 800de7e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800de80:	e03c      	b.n	800defc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800de82:	f7fb fd37 	bl	80098f4 <HAL_RCC_GetPCLK2Freq>
 800de86:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800de88:	e038      	b.n	800defc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800de8e:	4618      	mov	r0, r3
 800de90:	f7fc fc56 	bl	800a740 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800de94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800de98:	e030      	b.n	800defc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de9a:	f107 0318 	add.w	r3, r7, #24
 800de9e:	4618      	mov	r0, r3
 800dea0:	f7fc fda2 	bl	800a9e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dea4:	69fb      	ldr	r3, [r7, #28]
 800dea6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dea8:	e028      	b.n	800defc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800deaa:	4b09      	ldr	r3, [pc, #36]	; (800ded0 <UART_SetConfig+0xc2c>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	f003 0320 	and.w	r3, r3, #32
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d012      	beq.n	800dedc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800deb6:	4b06      	ldr	r3, [pc, #24]	; (800ded0 <UART_SetConfig+0xc2c>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	08db      	lsrs	r3, r3, #3
 800debc:	f003 0303 	and.w	r3, r3, #3
 800dec0:	4a04      	ldr	r2, [pc, #16]	; (800ded4 <UART_SetConfig+0xc30>)
 800dec2:	fa22 f303 	lsr.w	r3, r2, r3
 800dec6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dec8:	e018      	b.n	800defc <UART_SetConfig+0xc58>
 800deca:	bf00      	nop
 800decc:	0800fe08 	.word	0x0800fe08
 800ded0:	58024400 	.word	0x58024400
 800ded4:	03d09000 	.word	0x03d09000
 800ded8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800dedc:	4b24      	ldr	r3, [pc, #144]	; (800df70 <UART_SetConfig+0xccc>)
 800dede:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dee0:	e00c      	b.n	800defc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dee2:	4b24      	ldr	r3, [pc, #144]	; (800df74 <UART_SetConfig+0xcd0>)
 800dee4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800dee6:	e009      	b.n	800defc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dee8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800deec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800deee:	e005      	b.n	800defc <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800def0:	2300      	movs	r3, #0
 800def2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800def4:	2301      	movs	r3, #1
 800def6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800defa:	bf00      	nop
    }

    if (pclk != 0U)
 800defc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800defe:	2b00      	cmp	r3, #0
 800df00:	d021      	beq.n	800df46 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df06:	4a1c      	ldr	r2, [pc, #112]	; (800df78 <UART_SetConfig+0xcd4>)
 800df08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800df0c:	461a      	mov	r2, r3
 800df0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df10:	fbb3 f2f2 	udiv	r2, r3, r2
 800df14:	697b      	ldr	r3, [r7, #20]
 800df16:	685b      	ldr	r3, [r3, #4]
 800df18:	085b      	lsrs	r3, r3, #1
 800df1a:	441a      	add	r2, r3
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	685b      	ldr	r3, [r3, #4]
 800df20:	fbb2 f3f3 	udiv	r3, r2, r3
 800df24:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800df26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df28:	2b0f      	cmp	r3, #15
 800df2a:	d909      	bls.n	800df40 <UART_SetConfig+0xc9c>
 800df2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800df32:	d205      	bcs.n	800df40 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800df34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df36:	b29a      	uxth	r2, r3
 800df38:	697b      	ldr	r3, [r7, #20]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	60da      	str	r2, [r3, #12]
 800df3e:	e002      	b.n	800df46 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800df40:	2301      	movs	r3, #1
 800df42:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800df46:	697b      	ldr	r3, [r7, #20]
 800df48:	2201      	movs	r2, #1
 800df4a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	2201      	movs	r2, #1
 800df52:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800df56:	697b      	ldr	r3, [r7, #20]
 800df58:	2200      	movs	r2, #0
 800df5a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	2200      	movs	r2, #0
 800df60:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800df62:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800df66:	4618      	mov	r0, r3
 800df68:	3748      	adds	r7, #72	; 0x48
 800df6a:	46bd      	mov	sp, r7
 800df6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800df70:	03d09000 	.word	0x03d09000
 800df74:	003d0900 	.word	0x003d0900
 800df78:	0800fe08 	.word	0x0800fe08

0800df7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800df7c:	b480      	push	{r7}
 800df7e:	b083      	sub	sp, #12
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df88:	f003 0301 	and.w	r3, r3, #1
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d00a      	beq.n	800dfa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	685b      	ldr	r3, [r3, #4]
 800df96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	430a      	orrs	r2, r1
 800dfa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfaa:	f003 0302 	and.w	r3, r3, #2
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d00a      	beq.n	800dfc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	685b      	ldr	r3, [r3, #4]
 800dfb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	430a      	orrs	r2, r1
 800dfc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfcc:	f003 0304 	and.w	r3, r3, #4
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d00a      	beq.n	800dfea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	685b      	ldr	r3, [r3, #4]
 800dfda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	430a      	orrs	r2, r1
 800dfe8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfee:	f003 0308 	and.w	r3, r3, #8
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d00a      	beq.n	800e00c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	685b      	ldr	r3, [r3, #4]
 800dffc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	430a      	orrs	r2, r1
 800e00a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e010:	f003 0310 	and.w	r3, r3, #16
 800e014:	2b00      	cmp	r3, #0
 800e016:	d00a      	beq.n	800e02e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	689b      	ldr	r3, [r3, #8]
 800e01e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	430a      	orrs	r2, r1
 800e02c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e032:	f003 0320 	and.w	r3, r3, #32
 800e036:	2b00      	cmp	r3, #0
 800e038:	d00a      	beq.n	800e050 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	689b      	ldr	r3, [r3, #8]
 800e040:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	430a      	orrs	r2, r1
 800e04e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d01a      	beq.n	800e092 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	685b      	ldr	r3, [r3, #4]
 800e062:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	430a      	orrs	r2, r1
 800e070:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e076:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e07a:	d10a      	bne.n	800e092 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	430a      	orrs	r2, r1
 800e090:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d00a      	beq.n	800e0b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	430a      	orrs	r2, r1
 800e0b2:	605a      	str	r2, [r3, #4]
  }
}
 800e0b4:	bf00      	nop
 800e0b6:	370c      	adds	r7, #12
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0be:	4770      	bx	lr

0800e0c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b086      	sub	sp, #24
 800e0c4:	af02      	add	r7, sp, #8
 800e0c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e0d0:	f7f7 f88c 	bl	80051ec <HAL_GetTick>
 800e0d4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f003 0308 	and.w	r3, r3, #8
 800e0e0:	2b08      	cmp	r3, #8
 800e0e2:	d10e      	bne.n	800e102 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e0e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f000 f82f 	bl	800e156 <UART_WaitOnFlagUntilTimeout>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d001      	beq.n	800e102 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e0fe:	2303      	movs	r3, #3
 800e100:	e025      	b.n	800e14e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	f003 0304 	and.w	r3, r3, #4
 800e10c:	2b04      	cmp	r3, #4
 800e10e:	d10e      	bne.n	800e12e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e110:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e114:	9300      	str	r3, [sp, #0]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	2200      	movs	r2, #0
 800e11a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	f000 f819 	bl	800e156 <UART_WaitOnFlagUntilTimeout>
 800e124:	4603      	mov	r3, r0
 800e126:	2b00      	cmp	r3, #0
 800e128:	d001      	beq.n	800e12e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e12a:	2303      	movs	r3, #3
 800e12c:	e00f      	b.n	800e14e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	2220      	movs	r2, #32
 800e132:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	2220      	movs	r2, #32
 800e13a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	2200      	movs	r2, #0
 800e142:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2200      	movs	r2, #0
 800e148:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e14c:	2300      	movs	r3, #0
}
 800e14e:	4618      	mov	r0, r3
 800e150:	3710      	adds	r7, #16
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}

0800e156 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e156:	b580      	push	{r7, lr}
 800e158:	b09c      	sub	sp, #112	; 0x70
 800e15a:	af00      	add	r7, sp, #0
 800e15c:	60f8      	str	r0, [r7, #12]
 800e15e:	60b9      	str	r1, [r7, #8]
 800e160:	603b      	str	r3, [r7, #0]
 800e162:	4613      	mov	r3, r2
 800e164:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e166:	e0a9      	b.n	800e2bc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e168:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e16a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e16e:	f000 80a5 	beq.w	800e2bc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e172:	f7f7 f83b 	bl	80051ec <HAL_GetTick>
 800e176:	4602      	mov	r2, r0
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	1ad3      	subs	r3, r2, r3
 800e17c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e17e:	429a      	cmp	r2, r3
 800e180:	d302      	bcc.n	800e188 <UART_WaitOnFlagUntilTimeout+0x32>
 800e182:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e184:	2b00      	cmp	r3, #0
 800e186:	d140      	bne.n	800e20a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e18e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e190:	e853 3f00 	ldrex	r3, [r3]
 800e194:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e196:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e198:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e19c:	667b      	str	r3, [r7, #100]	; 0x64
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	461a      	mov	r2, r3
 800e1a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e1a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e1a8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e1ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e1ae:	e841 2300 	strex	r3, r2, [r1]
 800e1b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e1b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d1e6      	bne.n	800e188 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	3308      	adds	r3, #8
 800e1c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1c4:	e853 3f00 	ldrex	r3, [r3]
 800e1c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1cc:	f023 0301 	bic.w	r3, r3, #1
 800e1d0:	663b      	str	r3, [r7, #96]	; 0x60
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	3308      	adds	r3, #8
 800e1d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e1da:	64ba      	str	r2, [r7, #72]	; 0x48
 800e1dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e1e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e1e2:	e841 2300 	strex	r3, r2, [r1]
 800e1e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e1e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d1e5      	bne.n	800e1ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2220      	movs	r2, #32
 800e1f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	2220      	movs	r2, #32
 800e1fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	2200      	movs	r2, #0
 800e202:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e206:	2303      	movs	r3, #3
 800e208:	e069      	b.n	800e2de <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	f003 0304 	and.w	r3, r3, #4
 800e214:	2b00      	cmp	r3, #0
 800e216:	d051      	beq.n	800e2bc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	69db      	ldr	r3, [r3, #28]
 800e21e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e222:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e226:	d149      	bne.n	800e2bc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e230:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e23a:	e853 3f00 	ldrex	r3, [r3]
 800e23e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e242:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e246:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	461a      	mov	r2, r3
 800e24e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e250:	637b      	str	r3, [r7, #52]	; 0x34
 800e252:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e254:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e256:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e258:	e841 2300 	strex	r3, r2, [r1]
 800e25c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e260:	2b00      	cmp	r3, #0
 800e262:	d1e6      	bne.n	800e232 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	3308      	adds	r3, #8
 800e26a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	e853 3f00 	ldrex	r3, [r3]
 800e272:	613b      	str	r3, [r7, #16]
   return(result);
 800e274:	693b      	ldr	r3, [r7, #16]
 800e276:	f023 0301 	bic.w	r3, r3, #1
 800e27a:	66bb      	str	r3, [r7, #104]	; 0x68
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	3308      	adds	r3, #8
 800e282:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e284:	623a      	str	r2, [r7, #32]
 800e286:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e288:	69f9      	ldr	r1, [r7, #28]
 800e28a:	6a3a      	ldr	r2, [r7, #32]
 800e28c:	e841 2300 	strex	r3, r2, [r1]
 800e290:	61bb      	str	r3, [r7, #24]
   return(result);
 800e292:	69bb      	ldr	r3, [r7, #24]
 800e294:	2b00      	cmp	r3, #0
 800e296:	d1e5      	bne.n	800e264 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	2220      	movs	r2, #32
 800e29c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2220      	movs	r2, #32
 800e2a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2220      	movs	r2, #32
 800e2ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e2b8:	2303      	movs	r3, #3
 800e2ba:	e010      	b.n	800e2de <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	69da      	ldr	r2, [r3, #28]
 800e2c2:	68bb      	ldr	r3, [r7, #8]
 800e2c4:	4013      	ands	r3, r2
 800e2c6:	68ba      	ldr	r2, [r7, #8]
 800e2c8:	429a      	cmp	r2, r3
 800e2ca:	bf0c      	ite	eq
 800e2cc:	2301      	moveq	r3, #1
 800e2ce:	2300      	movne	r3, #0
 800e2d0:	b2db      	uxtb	r3, r3
 800e2d2:	461a      	mov	r2, r3
 800e2d4:	79fb      	ldrb	r3, [r7, #7]
 800e2d6:	429a      	cmp	r2, r3
 800e2d8:	f43f af46 	beq.w	800e168 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e2dc:	2300      	movs	r3, #0
}
 800e2de:	4618      	mov	r0, r3
 800e2e0:	3770      	adds	r7, #112	; 0x70
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	bd80      	pop	{r7, pc}
	...

0800e2e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b096      	sub	sp, #88	; 0x58
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	68ba      	ldr	r2, [r7, #8]
 800e2fa:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	88fa      	ldrh	r2, [r7, #6]
 800e300:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	2200      	movs	r2, #0
 800e308:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	2222      	movs	r2, #34	; 0x22
 800e310:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d02c      	beq.n	800e376 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e320:	4a42      	ldr	r2, [pc, #264]	; (800e42c <UART_Start_Receive_DMA+0x144>)
 800e322:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e328:	4a41      	ldr	r2, [pc, #260]	; (800e430 <UART_Start_Receive_DMA+0x148>)
 800e32a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e330:	4a40      	ldr	r2, [pc, #256]	; (800e434 <UART_Start_Receive_DMA+0x14c>)
 800e332:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e338:	2200      	movs	r2, #0
 800e33a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	3324      	adds	r3, #36	; 0x24
 800e346:	4619      	mov	r1, r3
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e34c:	461a      	mov	r2, r3
 800e34e:	88fb      	ldrh	r3, [r7, #6]
 800e350:	f7f7 fdaa 	bl	8005ea8 <HAL_DMA_Start_IT>
 800e354:	4603      	mov	r3, r0
 800e356:	2b00      	cmp	r3, #0
 800e358:	d00d      	beq.n	800e376 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	2210      	movs	r2, #16
 800e35e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2200      	movs	r2, #0
 800e366:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	2220      	movs	r2, #32
 800e36e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 800e372:	2301      	movs	r3, #1
 800e374:	e055      	b.n	800e422 <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	2200      	movs	r2, #0
 800e37a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	691b      	ldr	r3, [r3, #16]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d018      	beq.n	800e3b8 <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e38c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e38e:	e853 3f00 	ldrex	r3, [r3]
 800e392:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e39a:	657b      	str	r3, [r7, #84]	; 0x54
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3a4:	64bb      	str	r3, [r7, #72]	; 0x48
 800e3a6:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3a8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e3aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e3ac:	e841 2300 	strex	r3, r2, [r1]
 800e3b0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e3b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d1e6      	bne.n	800e386 <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	3308      	adds	r3, #8
 800e3be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3c2:	e853 3f00 	ldrex	r3, [r3]
 800e3c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e3c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3ca:	f043 0301 	orr.w	r3, r3, #1
 800e3ce:	653b      	str	r3, [r7, #80]	; 0x50
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	3308      	adds	r3, #8
 800e3d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e3d8:	637a      	str	r2, [r7, #52]	; 0x34
 800e3da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e3de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e3e0:	e841 2300 	strex	r3, r2, [r1]
 800e3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d1e5      	bne.n	800e3b8 <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	3308      	adds	r3, #8
 800e3f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3f4:	697b      	ldr	r3, [r7, #20]
 800e3f6:	e853 3f00 	ldrex	r3, [r3]
 800e3fa:	613b      	str	r3, [r7, #16]
   return(result);
 800e3fc:	693b      	ldr	r3, [r7, #16]
 800e3fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e402:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	3308      	adds	r3, #8
 800e40a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e40c:	623a      	str	r2, [r7, #32]
 800e40e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e410:	69f9      	ldr	r1, [r7, #28]
 800e412:	6a3a      	ldr	r2, [r7, #32]
 800e414:	e841 2300 	strex	r3, r2, [r1]
 800e418:	61bb      	str	r3, [r7, #24]
   return(result);
 800e41a:	69bb      	ldr	r3, [r7, #24]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d1e5      	bne.n	800e3ec <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 800e420:	2300      	movs	r3, #0
}
 800e422:	4618      	mov	r0, r3
 800e424:	3758      	adds	r7, #88	; 0x58
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}
 800e42a:	bf00      	nop
 800e42c:	0800e63b 	.word	0x0800e63b
 800e430:	0800e75d 	.word	0x0800e75d
 800e434:	0800e795 	.word	0x0800e795

0800e438 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e438:	b480      	push	{r7}
 800e43a:	b08f      	sub	sp, #60	; 0x3c
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e446:	6a3b      	ldr	r3, [r7, #32]
 800e448:	e853 3f00 	ldrex	r3, [r3]
 800e44c:	61fb      	str	r3, [r7, #28]
   return(result);
 800e44e:	69fb      	ldr	r3, [r7, #28]
 800e450:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e454:	637b      	str	r3, [r7, #52]	; 0x34
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	461a      	mov	r2, r3
 800e45c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e45e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e460:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e462:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e466:	e841 2300 	strex	r3, r2, [r1]
 800e46a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d1e6      	bne.n	800e440 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	3308      	adds	r3, #8
 800e478:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	e853 3f00 	ldrex	r3, [r3]
 800e480:	60bb      	str	r3, [r7, #8]
   return(result);
 800e482:	68bb      	ldr	r3, [r7, #8]
 800e484:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800e488:	633b      	str	r3, [r7, #48]	; 0x30
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	3308      	adds	r3, #8
 800e490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e492:	61ba      	str	r2, [r7, #24]
 800e494:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e496:	6979      	ldr	r1, [r7, #20]
 800e498:	69ba      	ldr	r2, [r7, #24]
 800e49a:	e841 2300 	strex	r3, r2, [r1]
 800e49e:	613b      	str	r3, [r7, #16]
   return(result);
 800e4a0:	693b      	ldr	r3, [r7, #16]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d1e5      	bne.n	800e472 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	2220      	movs	r2, #32
 800e4aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800e4ae:	bf00      	nop
 800e4b0:	373c      	adds	r7, #60	; 0x3c
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b8:	4770      	bx	lr
	...

0800e4bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e4bc:	b480      	push	{r7}
 800e4be:	b095      	sub	sp, #84	; 0x54
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4cc:	e853 3f00 	ldrex	r3, [r3]
 800e4d0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e4d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	461a      	mov	r2, r3
 800e4e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4e2:	643b      	str	r3, [r7, #64]	; 0x40
 800e4e4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e4e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e4ea:	e841 2300 	strex	r3, r2, [r1]
 800e4ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d1e6      	bne.n	800e4c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	3308      	adds	r3, #8
 800e4fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4fe:	6a3b      	ldr	r3, [r7, #32]
 800e500:	e853 3f00 	ldrex	r3, [r3]
 800e504:	61fb      	str	r3, [r7, #28]
   return(result);
 800e506:	69fa      	ldr	r2, [r7, #28]
 800e508:	4b1e      	ldr	r3, [pc, #120]	; (800e584 <UART_EndRxTransfer+0xc8>)
 800e50a:	4013      	ands	r3, r2
 800e50c:	64bb      	str	r3, [r7, #72]	; 0x48
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	3308      	adds	r3, #8
 800e514:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e516:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e518:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e51c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e51e:	e841 2300 	strex	r3, r2, [r1]
 800e522:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e526:	2b00      	cmp	r3, #0
 800e528:	d1e5      	bne.n	800e4f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e52e:	2b01      	cmp	r3, #1
 800e530:	d118      	bne.n	800e564 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	e853 3f00 	ldrex	r3, [r3]
 800e53e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	f023 0310 	bic.w	r3, r3, #16
 800e546:	647b      	str	r3, [r7, #68]	; 0x44
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	461a      	mov	r2, r3
 800e54e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e550:	61bb      	str	r3, [r7, #24]
 800e552:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e554:	6979      	ldr	r1, [r7, #20]
 800e556:	69ba      	ldr	r2, [r7, #24]
 800e558:	e841 2300 	strex	r3, r2, [r1]
 800e55c:	613b      	str	r3, [r7, #16]
   return(result);
 800e55e:	693b      	ldr	r3, [r7, #16]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d1e6      	bne.n	800e532 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2220      	movs	r2, #32
 800e568:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	2200      	movs	r2, #0
 800e570:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2200      	movs	r2, #0
 800e576:	671a      	str	r2, [r3, #112]	; 0x70
}
 800e578:	bf00      	nop
 800e57a:	3754      	adds	r7, #84	; 0x54
 800e57c:	46bd      	mov	sp, r7
 800e57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e582:	4770      	bx	lr
 800e584:	effffffe 	.word	0xeffffffe

0800e588 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b090      	sub	sp, #64	; 0x40
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e594:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	69db      	ldr	r3, [r3, #28]
 800e59a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e59e:	d037      	beq.n	800e610 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800e5a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e5a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	3308      	adds	r3, #8
 800e5ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5b2:	e853 3f00 	ldrex	r3, [r3]
 800e5b6:	623b      	str	r3, [r7, #32]
   return(result);
 800e5b8:	6a3b      	ldr	r3, [r7, #32]
 800e5ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e5be:	63bb      	str	r3, [r7, #56]	; 0x38
 800e5c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	3308      	adds	r3, #8
 800e5c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5c8:	633a      	str	r2, [r7, #48]	; 0x30
 800e5ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e5ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e5d0:	e841 2300 	strex	r3, r2, [r1]
 800e5d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d1e5      	bne.n	800e5a8 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e5dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5e2:	693b      	ldr	r3, [r7, #16]
 800e5e4:	e853 3f00 	ldrex	r3, [r3]
 800e5e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5f0:	637b      	str	r3, [r7, #52]	; 0x34
 800e5f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5fa:	61fb      	str	r3, [r7, #28]
 800e5fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5fe:	69b9      	ldr	r1, [r7, #24]
 800e600:	69fa      	ldr	r2, [r7, #28]
 800e602:	e841 2300 	strex	r3, r2, [r1]
 800e606:	617b      	str	r3, [r7, #20]
   return(result);
 800e608:	697b      	ldr	r3, [r7, #20]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d1e6      	bne.n	800e5dc <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e60e:	e002      	b.n	800e616 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800e610:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e612:	f7f4 fdfd 	bl	8003210 <HAL_UART_TxCpltCallback>
}
 800e616:	bf00      	nop
 800e618:	3740      	adds	r7, #64	; 0x40
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}

0800e61e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e61e:	b580      	push	{r7, lr}
 800e620:	b084      	sub	sp, #16
 800e622:	af00      	add	r7, sp, #0
 800e624:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e62a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e62c:	68f8      	ldr	r0, [r7, #12]
 800e62e:	f7fe fe19 	bl	800d264 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e632:	bf00      	nop
 800e634:	3710      	adds	r7, #16
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}

0800e63a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e63a:	b580      	push	{r7, lr}
 800e63c:	b09c      	sub	sp, #112	; 0x70
 800e63e:	af00      	add	r7, sp, #0
 800e640:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e646:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	69db      	ldr	r3, [r3, #28]
 800e64c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e650:	d071      	beq.n	800e736 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800e652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e654:	2200      	movs	r2, #0
 800e656:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e65a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e660:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e662:	e853 3f00 	ldrex	r3, [r3]
 800e666:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e66a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e66e:	66bb      	str	r3, [r7, #104]	; 0x68
 800e670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	461a      	mov	r2, r3
 800e676:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e678:	65bb      	str	r3, [r7, #88]	; 0x58
 800e67a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e67c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e67e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e680:	e841 2300 	strex	r3, r2, [r1]
 800e684:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e686:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d1e6      	bne.n	800e65a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e68c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	3308      	adds	r3, #8
 800e692:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e696:	e853 3f00 	ldrex	r3, [r3]
 800e69a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e69c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e69e:	f023 0301 	bic.w	r3, r3, #1
 800e6a2:	667b      	str	r3, [r7, #100]	; 0x64
 800e6a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	3308      	adds	r3, #8
 800e6aa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e6ac:	647a      	str	r2, [r7, #68]	; 0x44
 800e6ae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e6b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e6b4:	e841 2300 	strex	r3, r2, [r1]
 800e6b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e6ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d1e5      	bne.n	800e68c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e6c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	3308      	adds	r3, #8
 800e6c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ca:	e853 3f00 	ldrex	r3, [r3]
 800e6ce:	623b      	str	r3, [r7, #32]
   return(result);
 800e6d0:	6a3b      	ldr	r3, [r7, #32]
 800e6d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e6d6:	663b      	str	r3, [r7, #96]	; 0x60
 800e6d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	3308      	adds	r3, #8
 800e6de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e6e0:	633a      	str	r2, [r7, #48]	; 0x30
 800e6e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e6e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e6e8:	e841 2300 	strex	r3, r2, [r1]
 800e6ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e6ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d1e5      	bne.n	800e6c0 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e6f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6f6:	2220      	movs	r2, #32
 800e6f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e6fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e700:	2b01      	cmp	r3, #1
 800e702:	d118      	bne.n	800e736 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e70a:	693b      	ldr	r3, [r7, #16]
 800e70c:	e853 3f00 	ldrex	r3, [r3]
 800e710:	60fb      	str	r3, [r7, #12]
   return(result);
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	f023 0310 	bic.w	r3, r3, #16
 800e718:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e71a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	461a      	mov	r2, r3
 800e720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e722:	61fb      	str	r3, [r7, #28]
 800e724:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e726:	69b9      	ldr	r1, [r7, #24]
 800e728:	69fa      	ldr	r2, [r7, #28]
 800e72a:	e841 2300 	strex	r3, r2, [r1]
 800e72e:	617b      	str	r3, [r7, #20]
   return(result);
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d1e6      	bne.n	800e704 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e736:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e738:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e73a:	2b01      	cmp	r3, #1
 800e73c:	d107      	bne.n	800e74e <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e73e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e740:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e744:	4619      	mov	r1, r3
 800e746:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e748:	f7fe fda0 	bl	800d28c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e74c:	e002      	b.n	800e754 <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 800e74e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e750:	f7f4 fd70 	bl	8003234 <HAL_UART_RxCpltCallback>
}
 800e754:	bf00      	nop
 800e756:	3770      	adds	r7, #112	; 0x70
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}

0800e75c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b084      	sub	sp, #16
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e768:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e76e:	2b01      	cmp	r3, #1
 800e770:	d109      	bne.n	800e786 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e778:	085b      	lsrs	r3, r3, #1
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	4619      	mov	r1, r3
 800e77e:	68f8      	ldr	r0, [r7, #12]
 800e780:	f7fe fd84 	bl	800d28c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e784:	e002      	b.n	800e78c <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800e786:	68f8      	ldr	r0, [r7, #12]
 800e788:	f7fe fd76 	bl	800d278 <HAL_UART_RxHalfCpltCallback>
}
 800e78c:	bf00      	nop
 800e78e:	3710      	adds	r7, #16
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}

0800e794 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b086      	sub	sp, #24
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7a0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e7a2:	697b      	ldr	r3, [r7, #20]
 800e7a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e7a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e7aa:	697b      	ldr	r3, [r7, #20]
 800e7ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e7b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e7b2:	697b      	ldr	r3, [r7, #20]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	689b      	ldr	r3, [r3, #8]
 800e7b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7bc:	2b80      	cmp	r3, #128	; 0x80
 800e7be:	d109      	bne.n	800e7d4 <UART_DMAError+0x40>
 800e7c0:	693b      	ldr	r3, [r7, #16]
 800e7c2:	2b21      	cmp	r3, #33	; 0x21
 800e7c4:	d106      	bne.n	800e7d4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800e7ce:	6978      	ldr	r0, [r7, #20]
 800e7d0:	f7ff fe32 	bl	800e438 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e7d4:	697b      	ldr	r3, [r7, #20]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	689b      	ldr	r3, [r3, #8]
 800e7da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7de:	2b40      	cmp	r3, #64	; 0x40
 800e7e0:	d109      	bne.n	800e7f6 <UART_DMAError+0x62>
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	2b22      	cmp	r3, #34	; 0x22
 800e7e6:	d106      	bne.n	800e7f6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e7e8:	697b      	ldr	r3, [r7, #20]
 800e7ea:	2200      	movs	r2, #0
 800e7ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800e7f0:	6978      	ldr	r0, [r7, #20]
 800e7f2:	f7ff fe63 	bl	800e4bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e7f6:	697b      	ldr	r3, [r7, #20]
 800e7f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e7fc:	f043 0210 	orr.w	r2, r3, #16
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e806:	6978      	ldr	r0, [r7, #20]
 800e808:	f7f4 fcca 	bl	80031a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e80c:	bf00      	nop
 800e80e:	3718      	adds	r7, #24
 800e810:	46bd      	mov	sp, r7
 800e812:	bd80      	pop	{r7, pc}

0800e814 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b084      	sub	sp, #16
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e820:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	2200      	movs	r2, #0
 800e826:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2200      	movs	r2, #0
 800e82e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e832:	68f8      	ldr	r0, [r7, #12]
 800e834:	f7f4 fcb4 	bl	80031a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e838:	bf00      	nop
 800e83a:	3710      	adds	r7, #16
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}

0800e840 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b088      	sub	sp, #32
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	e853 3f00 	ldrex	r3, [r3]
 800e854:	60bb      	str	r3, [r7, #8]
   return(result);
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e85c:	61fb      	str	r3, [r7, #28]
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	461a      	mov	r2, r3
 800e864:	69fb      	ldr	r3, [r7, #28]
 800e866:	61bb      	str	r3, [r7, #24]
 800e868:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e86a:	6979      	ldr	r1, [r7, #20]
 800e86c:	69ba      	ldr	r2, [r7, #24]
 800e86e:	e841 2300 	strex	r3, r2, [r1]
 800e872:	613b      	str	r3, [r7, #16]
   return(result);
 800e874:	693b      	ldr	r3, [r7, #16]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d1e6      	bne.n	800e848 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	2220      	movs	r2, #32
 800e87e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	2200      	movs	r2, #0
 800e886:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f7f4 fcc1 	bl	8003210 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e88e:	bf00      	nop
 800e890:	3720      	adds	r7, #32
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}

0800e896 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e896:	b480      	push	{r7}
 800e898:	b083      	sub	sp, #12
 800e89a:	af00      	add	r7, sp, #0
 800e89c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e89e:	bf00      	nop
 800e8a0:	370c      	adds	r7, #12
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr

0800e8aa <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e8aa:	b480      	push	{r7}
 800e8ac:	b083      	sub	sp, #12
 800e8ae:	af00      	add	r7, sp, #0
 800e8b0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e8b2:	bf00      	nop
 800e8b4:	370c      	adds	r7, #12
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr

0800e8be <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e8be:	b480      	push	{r7}
 800e8c0:	b083      	sub	sp, #12
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e8c6:	bf00      	nop
 800e8c8:	370c      	adds	r7, #12
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d0:	4770      	bx	lr

0800e8d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e8d2:	b480      	push	{r7}
 800e8d4:	b085      	sub	sp, #20
 800e8d6:	af00      	add	r7, sp, #0
 800e8d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e8e0:	2b01      	cmp	r3, #1
 800e8e2:	d101      	bne.n	800e8e8 <HAL_UARTEx_DisableFifoMode+0x16>
 800e8e4:	2302      	movs	r3, #2
 800e8e6:	e027      	b.n	800e938 <HAL_UARTEx_DisableFifoMode+0x66>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2224      	movs	r2, #36	; 0x24
 800e8f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	681a      	ldr	r2, [r3, #0]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	f022 0201 	bic.w	r2, r2, #1
 800e90e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e916:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2200      	movs	r2, #0
 800e91c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	68fa      	ldr	r2, [r7, #12]
 800e924:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	2220      	movs	r2, #32
 800e92a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	2200      	movs	r2, #0
 800e932:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e936:	2300      	movs	r3, #0
}
 800e938:	4618      	mov	r0, r3
 800e93a:	3714      	adds	r7, #20
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr

0800e944 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b084      	sub	sp, #16
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
 800e94c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e954:	2b01      	cmp	r3, #1
 800e956:	d101      	bne.n	800e95c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e958:	2302      	movs	r3, #2
 800e95a:	e02d      	b.n	800e9b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2201      	movs	r2, #1
 800e960:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	2224      	movs	r2, #36	; 0x24
 800e968:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	681a      	ldr	r2, [r3, #0]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f022 0201 	bic.w	r2, r2, #1
 800e982:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	689b      	ldr	r3, [r3, #8]
 800e98a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	683a      	ldr	r2, [r7, #0]
 800e994:	430a      	orrs	r2, r1
 800e996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f000 f84f 	bl	800ea3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	68fa      	ldr	r2, [r7, #12]
 800e9a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	2220      	movs	r2, #32
 800e9aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e9b6:	2300      	movs	r3, #0
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3710      	adds	r7, #16
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}

0800e9c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b084      	sub	sp, #16
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
 800e9c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e9d0:	2b01      	cmp	r3, #1
 800e9d2:	d101      	bne.n	800e9d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e9d4:	2302      	movs	r3, #2
 800e9d6:	e02d      	b.n	800ea34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2201      	movs	r2, #1
 800e9dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	2224      	movs	r2, #36	; 0x24
 800e9e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	681a      	ldr	r2, [r3, #0]
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	f022 0201 	bic.w	r2, r2, #1
 800e9fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	689b      	ldr	r3, [r3, #8]
 800ea06:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	683a      	ldr	r2, [r7, #0]
 800ea10:	430a      	orrs	r2, r1
 800ea12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f000 f811 	bl	800ea3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	68fa      	ldr	r2, [r7, #12]
 800ea20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	2220      	movs	r2, #32
 800ea26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ea32:	2300      	movs	r3, #0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3710      	adds	r7, #16
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}

0800ea3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	b085      	sub	sp, #20
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d108      	bne.n	800ea5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	2201      	movs	r2, #1
 800ea50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2201      	movs	r2, #1
 800ea58:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ea5c:	e031      	b.n	800eac2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ea5e:	2310      	movs	r3, #16
 800ea60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ea62:	2310      	movs	r3, #16
 800ea64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	689b      	ldr	r3, [r3, #8]
 800ea6c:	0e5b      	lsrs	r3, r3, #25
 800ea6e:	b2db      	uxtb	r3, r3
 800ea70:	f003 0307 	and.w	r3, r3, #7
 800ea74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	689b      	ldr	r3, [r3, #8]
 800ea7c:	0f5b      	lsrs	r3, r3, #29
 800ea7e:	b2db      	uxtb	r3, r3
 800ea80:	f003 0307 	and.w	r3, r3, #7
 800ea84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea86:	7bbb      	ldrb	r3, [r7, #14]
 800ea88:	7b3a      	ldrb	r2, [r7, #12]
 800ea8a:	4911      	ldr	r1, [pc, #68]	; (800ead0 <UARTEx_SetNbDataToProcess+0x94>)
 800ea8c:	5c8a      	ldrb	r2, [r1, r2]
 800ea8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ea92:	7b3a      	ldrb	r2, [r7, #12]
 800ea94:	490f      	ldr	r1, [pc, #60]	; (800ead4 <UARTEx_SetNbDataToProcess+0x98>)
 800ea96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ea98:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea9c:	b29a      	uxth	r2, r3
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eaa4:	7bfb      	ldrb	r3, [r7, #15]
 800eaa6:	7b7a      	ldrb	r2, [r7, #13]
 800eaa8:	4909      	ldr	r1, [pc, #36]	; (800ead0 <UARTEx_SetNbDataToProcess+0x94>)
 800eaaa:	5c8a      	ldrb	r2, [r1, r2]
 800eaac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800eab0:	7b7a      	ldrb	r2, [r7, #13]
 800eab2:	4908      	ldr	r1, [pc, #32]	; (800ead4 <UARTEx_SetNbDataToProcess+0x98>)
 800eab4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eab6:	fb93 f3f2 	sdiv	r3, r3, r2
 800eaba:	b29a      	uxth	r2, r3
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800eac2:	bf00      	nop
 800eac4:	3714      	adds	r7, #20
 800eac6:	46bd      	mov	sp, r7
 800eac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eacc:	4770      	bx	lr
 800eace:	bf00      	nop
 800ead0:	0800fe20 	.word	0x0800fe20
 800ead4:	0800fe28 	.word	0x0800fe28

0800ead8 <__cxa_pure_virtual>:
 800ead8:	b508      	push	{r3, lr}
 800eada:	f000 f80d 	bl	800eaf8 <_ZSt9terminatev>

0800eade <_ZN10__cxxabiv111__terminateEPFvvE>:
 800eade:	b508      	push	{r3, lr}
 800eae0:	4780      	blx	r0
 800eae2:	f000 fe53 	bl	800f78c <abort>
	...

0800eae8 <_ZSt13get_terminatev>:
 800eae8:	4b02      	ldr	r3, [pc, #8]	; (800eaf4 <_ZSt13get_terminatev+0xc>)
 800eaea:	6818      	ldr	r0, [r3, #0]
 800eaec:	f3bf 8f5b 	dmb	ish
 800eaf0:	4770      	bx	lr
 800eaf2:	bf00      	nop
 800eaf4:	240001d8 	.word	0x240001d8

0800eaf8 <_ZSt9terminatev>:
 800eaf8:	b508      	push	{r3, lr}
 800eafa:	f7ff fff5 	bl	800eae8 <_ZSt13get_terminatev>
 800eafe:	f7ff ffee 	bl	800eade <_ZN10__cxxabiv111__terminateEPFvvE>
 800eb02:	0000      	movs	r0, r0
 800eb04:	0000      	movs	r0, r0
	...

0800eb08 <cos>:
 800eb08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb0a:	eeb0 7b40 	vmov.f64	d7, d0
 800eb0e:	ee17 3a90 	vmov	r3, s15
 800eb12:	4a21      	ldr	r2, [pc, #132]	; (800eb98 <cos+0x90>)
 800eb14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eb18:	4293      	cmp	r3, r2
 800eb1a:	dc06      	bgt.n	800eb2a <cos+0x22>
 800eb1c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800eb90 <cos+0x88>
 800eb20:	b005      	add	sp, #20
 800eb22:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb26:	f000 b9cb 	b.w	800eec0 <__kernel_cos>
 800eb2a:	4a1c      	ldr	r2, [pc, #112]	; (800eb9c <cos+0x94>)
 800eb2c:	4293      	cmp	r3, r2
 800eb2e:	dd04      	ble.n	800eb3a <cos+0x32>
 800eb30:	ee30 0b40 	vsub.f64	d0, d0, d0
 800eb34:	b005      	add	sp, #20
 800eb36:	f85d fb04 	ldr.w	pc, [sp], #4
 800eb3a:	4668      	mov	r0, sp
 800eb3c:	f000 f87c 	bl	800ec38 <__ieee754_rem_pio2>
 800eb40:	f000 0003 	and.w	r0, r0, #3
 800eb44:	2801      	cmp	r0, #1
 800eb46:	d009      	beq.n	800eb5c <cos+0x54>
 800eb48:	2802      	cmp	r0, #2
 800eb4a:	d010      	beq.n	800eb6e <cos+0x66>
 800eb4c:	b9b0      	cbnz	r0, 800eb7c <cos+0x74>
 800eb4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eb52:	ed9d 0b00 	vldr	d0, [sp]
 800eb56:	f000 f9b3 	bl	800eec0 <__kernel_cos>
 800eb5a:	e7eb      	b.n	800eb34 <cos+0x2c>
 800eb5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eb60:	ed9d 0b00 	vldr	d0, [sp]
 800eb64:	f000 fcb0 	bl	800f4c8 <__kernel_sin>
 800eb68:	eeb1 0b40 	vneg.f64	d0, d0
 800eb6c:	e7e2      	b.n	800eb34 <cos+0x2c>
 800eb6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eb72:	ed9d 0b00 	vldr	d0, [sp]
 800eb76:	f000 f9a3 	bl	800eec0 <__kernel_cos>
 800eb7a:	e7f5      	b.n	800eb68 <cos+0x60>
 800eb7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eb80:	ed9d 0b00 	vldr	d0, [sp]
 800eb84:	2001      	movs	r0, #1
 800eb86:	f000 fc9f 	bl	800f4c8 <__kernel_sin>
 800eb8a:	e7d3      	b.n	800eb34 <cos+0x2c>
 800eb8c:	f3af 8000 	nop.w
	...
 800eb98:	3fe921fb 	.word	0x3fe921fb
 800eb9c:	7fefffff 	.word	0x7fefffff

0800eba0 <sin>:
 800eba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eba2:	eeb0 7b40 	vmov.f64	d7, d0
 800eba6:	ee17 3a90 	vmov	r3, s15
 800ebaa:	4a21      	ldr	r2, [pc, #132]	; (800ec30 <sin+0x90>)
 800ebac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ebb0:	4293      	cmp	r3, r2
 800ebb2:	dc07      	bgt.n	800ebc4 <sin+0x24>
 800ebb4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800ec28 <sin+0x88>
 800ebb8:	2000      	movs	r0, #0
 800ebba:	b005      	add	sp, #20
 800ebbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebc0:	f000 bc82 	b.w	800f4c8 <__kernel_sin>
 800ebc4:	4a1b      	ldr	r2, [pc, #108]	; (800ec34 <sin+0x94>)
 800ebc6:	4293      	cmp	r3, r2
 800ebc8:	dd04      	ble.n	800ebd4 <sin+0x34>
 800ebca:	ee30 0b40 	vsub.f64	d0, d0, d0
 800ebce:	b005      	add	sp, #20
 800ebd0:	f85d fb04 	ldr.w	pc, [sp], #4
 800ebd4:	4668      	mov	r0, sp
 800ebd6:	f000 f82f 	bl	800ec38 <__ieee754_rem_pio2>
 800ebda:	f000 0003 	and.w	r0, r0, #3
 800ebde:	2801      	cmp	r0, #1
 800ebe0:	d00a      	beq.n	800ebf8 <sin+0x58>
 800ebe2:	2802      	cmp	r0, #2
 800ebe4:	d00f      	beq.n	800ec06 <sin+0x66>
 800ebe6:	b9c0      	cbnz	r0, 800ec1a <sin+0x7a>
 800ebe8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ebec:	ed9d 0b00 	vldr	d0, [sp]
 800ebf0:	2001      	movs	r0, #1
 800ebf2:	f000 fc69 	bl	800f4c8 <__kernel_sin>
 800ebf6:	e7ea      	b.n	800ebce <sin+0x2e>
 800ebf8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ebfc:	ed9d 0b00 	vldr	d0, [sp]
 800ec00:	f000 f95e 	bl	800eec0 <__kernel_cos>
 800ec04:	e7e3      	b.n	800ebce <sin+0x2e>
 800ec06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ec0a:	ed9d 0b00 	vldr	d0, [sp]
 800ec0e:	2001      	movs	r0, #1
 800ec10:	f000 fc5a 	bl	800f4c8 <__kernel_sin>
 800ec14:	eeb1 0b40 	vneg.f64	d0, d0
 800ec18:	e7d9      	b.n	800ebce <sin+0x2e>
 800ec1a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ec1e:	ed9d 0b00 	vldr	d0, [sp]
 800ec22:	f000 f94d 	bl	800eec0 <__kernel_cos>
 800ec26:	e7f5      	b.n	800ec14 <sin+0x74>
	...
 800ec30:	3fe921fb 	.word	0x3fe921fb
 800ec34:	7fefffff 	.word	0x7fefffff

0800ec38 <__ieee754_rem_pio2>:
 800ec38:	b570      	push	{r4, r5, r6, lr}
 800ec3a:	eeb0 7b40 	vmov.f64	d7, d0
 800ec3e:	ee17 5a90 	vmov	r5, s15
 800ec42:	4b99      	ldr	r3, [pc, #612]	; (800eea8 <__ieee754_rem_pio2+0x270>)
 800ec44:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ec48:	429e      	cmp	r6, r3
 800ec4a:	b088      	sub	sp, #32
 800ec4c:	4604      	mov	r4, r0
 800ec4e:	dc07      	bgt.n	800ec60 <__ieee754_rem_pio2+0x28>
 800ec50:	2200      	movs	r2, #0
 800ec52:	2300      	movs	r3, #0
 800ec54:	ed84 0b00 	vstr	d0, [r4]
 800ec58:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ec5c:	2000      	movs	r0, #0
 800ec5e:	e01b      	b.n	800ec98 <__ieee754_rem_pio2+0x60>
 800ec60:	4b92      	ldr	r3, [pc, #584]	; (800eeac <__ieee754_rem_pio2+0x274>)
 800ec62:	429e      	cmp	r6, r3
 800ec64:	dc3b      	bgt.n	800ecde <__ieee754_rem_pio2+0xa6>
 800ec66:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800ec6a:	2d00      	cmp	r5, #0
 800ec6c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 800ee68 <__ieee754_rem_pio2+0x230>
 800ec70:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800ec74:	dd19      	ble.n	800ecaa <__ieee754_rem_pio2+0x72>
 800ec76:	ee30 7b46 	vsub.f64	d7, d0, d6
 800ec7a:	429e      	cmp	r6, r3
 800ec7c:	d00e      	beq.n	800ec9c <__ieee754_rem_pio2+0x64>
 800ec7e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 800ee70 <__ieee754_rem_pio2+0x238>
 800ec82:	ee37 5b46 	vsub.f64	d5, d7, d6
 800ec86:	ee37 7b45 	vsub.f64	d7, d7, d5
 800ec8a:	ed84 5b00 	vstr	d5, [r4]
 800ec8e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ec92:	ed84 7b02 	vstr	d7, [r4, #8]
 800ec96:	2001      	movs	r0, #1
 800ec98:	b008      	add	sp, #32
 800ec9a:	bd70      	pop	{r4, r5, r6, pc}
 800ec9c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800ee78 <__ieee754_rem_pio2+0x240>
 800eca0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eca4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800ee80 <__ieee754_rem_pio2+0x248>
 800eca8:	e7eb      	b.n	800ec82 <__ieee754_rem_pio2+0x4a>
 800ecaa:	429e      	cmp	r6, r3
 800ecac:	ee30 7b06 	vadd.f64	d7, d0, d6
 800ecb0:	d00e      	beq.n	800ecd0 <__ieee754_rem_pio2+0x98>
 800ecb2:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 800ee70 <__ieee754_rem_pio2+0x238>
 800ecb6:	ee37 5b06 	vadd.f64	d5, d7, d6
 800ecba:	ee37 7b45 	vsub.f64	d7, d7, d5
 800ecbe:	ed84 5b00 	vstr	d5, [r4]
 800ecc2:	ee37 7b06 	vadd.f64	d7, d7, d6
 800ecc6:	f04f 30ff 	mov.w	r0, #4294967295
 800ecca:	ed84 7b02 	vstr	d7, [r4, #8]
 800ecce:	e7e3      	b.n	800ec98 <__ieee754_rem_pio2+0x60>
 800ecd0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800ee78 <__ieee754_rem_pio2+0x240>
 800ecd4:	ee37 7b06 	vadd.f64	d7, d7, d6
 800ecd8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800ee80 <__ieee754_rem_pio2+0x248>
 800ecdc:	e7eb      	b.n	800ecb6 <__ieee754_rem_pio2+0x7e>
 800ecde:	4b74      	ldr	r3, [pc, #464]	; (800eeb0 <__ieee754_rem_pio2+0x278>)
 800ece0:	429e      	cmp	r6, r3
 800ece2:	dc70      	bgt.n	800edc6 <__ieee754_rem_pio2+0x18e>
 800ece4:	f000 fc48 	bl	800f578 <fabs>
 800ece8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800ecec:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800ee88 <__ieee754_rem_pio2+0x250>
 800ecf0:	eea0 7b06 	vfma.f64	d7, d0, d6
 800ecf4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800ecf8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800ecfc:	ee17 0a90 	vmov	r0, s15
 800ed00:	eeb1 4b45 	vneg.f64	d4, d5
 800ed04:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800ee68 <__ieee754_rem_pio2+0x230>
 800ed08:	eea5 0b47 	vfms.f64	d0, d5, d7
 800ed0c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800ee70 <__ieee754_rem_pio2+0x238>
 800ed10:	281f      	cmp	r0, #31
 800ed12:	ee25 7b07 	vmul.f64	d7, d5, d7
 800ed16:	ee30 6b47 	vsub.f64	d6, d0, d7
 800ed1a:	dc08      	bgt.n	800ed2e <__ieee754_rem_pio2+0xf6>
 800ed1c:	4b65      	ldr	r3, [pc, #404]	; (800eeb4 <__ieee754_rem_pio2+0x27c>)
 800ed1e:	1e42      	subs	r2, r0, #1
 800ed20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed24:	42b3      	cmp	r3, r6
 800ed26:	d002      	beq.n	800ed2e <__ieee754_rem_pio2+0xf6>
 800ed28:	ed84 6b00 	vstr	d6, [r4]
 800ed2c:	e026      	b.n	800ed7c <__ieee754_rem_pio2+0x144>
 800ed2e:	ee16 3a90 	vmov	r3, s13
 800ed32:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800ed36:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800ed3a:	2b10      	cmp	r3, #16
 800ed3c:	ea4f 5226 	mov.w	r2, r6, asr #20
 800ed40:	ddf2      	ble.n	800ed28 <__ieee754_rem_pio2+0xf0>
 800ed42:	eeb0 6b40 	vmov.f64	d6, d0
 800ed46:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 800ee78 <__ieee754_rem_pio2+0x240>
 800ed4a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 800ee80 <__ieee754_rem_pio2+0x248>
 800ed4e:	eea4 6b07 	vfma.f64	d6, d4, d7
 800ed52:	ee30 0b46 	vsub.f64	d0, d0, d6
 800ed56:	eea4 0b07 	vfma.f64	d0, d4, d7
 800ed5a:	eeb0 7b40 	vmov.f64	d7, d0
 800ed5e:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800ed62:	ee36 3b47 	vsub.f64	d3, d6, d7
 800ed66:	ee13 3a90 	vmov	r3, s7
 800ed6a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800ed6e:	1ad3      	subs	r3, r2, r3
 800ed70:	2b31      	cmp	r3, #49	; 0x31
 800ed72:	dc17      	bgt.n	800eda4 <__ieee754_rem_pio2+0x16c>
 800ed74:	eeb0 0b46 	vmov.f64	d0, d6
 800ed78:	ed84 3b00 	vstr	d3, [r4]
 800ed7c:	ed94 6b00 	vldr	d6, [r4]
 800ed80:	2d00      	cmp	r5, #0
 800ed82:	ee30 0b46 	vsub.f64	d0, d0, d6
 800ed86:	ee30 0b47 	vsub.f64	d0, d0, d7
 800ed8a:	ed84 0b02 	vstr	d0, [r4, #8]
 800ed8e:	da83      	bge.n	800ec98 <__ieee754_rem_pio2+0x60>
 800ed90:	eeb1 6b46 	vneg.f64	d6, d6
 800ed94:	eeb1 0b40 	vneg.f64	d0, d0
 800ed98:	ed84 6b00 	vstr	d6, [r4]
 800ed9c:	ed84 0b02 	vstr	d0, [r4, #8]
 800eda0:	4240      	negs	r0, r0
 800eda2:	e779      	b.n	800ec98 <__ieee754_rem_pio2+0x60>
 800eda4:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 800ee90 <__ieee754_rem_pio2+0x258>
 800eda8:	eeb0 0b46 	vmov.f64	d0, d6
 800edac:	eea4 0b03 	vfma.f64	d0, d4, d3
 800edb0:	ee36 7b40 	vsub.f64	d7, d6, d0
 800edb4:	ed9f 6b38 	vldr	d6, [pc, #224]	; 800ee98 <__ieee754_rem_pio2+0x260>
 800edb8:	eea4 7b03 	vfma.f64	d7, d4, d3
 800edbc:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800edc0:	ee30 6b47 	vsub.f64	d6, d0, d7
 800edc4:	e7b0      	b.n	800ed28 <__ieee754_rem_pio2+0xf0>
 800edc6:	4b3c      	ldr	r3, [pc, #240]	; (800eeb8 <__ieee754_rem_pio2+0x280>)
 800edc8:	429e      	cmp	r6, r3
 800edca:	dd06      	ble.n	800edda <__ieee754_rem_pio2+0x1a2>
 800edcc:	ee30 7b40 	vsub.f64	d7, d0, d0
 800edd0:	ed80 7b02 	vstr	d7, [r0, #8]
 800edd4:	ed80 7b00 	vstr	d7, [r0]
 800edd8:	e740      	b.n	800ec5c <__ieee754_rem_pio2+0x24>
 800edda:	1532      	asrs	r2, r6, #20
 800eddc:	ee10 0a10 	vmov	r0, s0
 800ede0:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800ede4:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800ede8:	ec41 0b17 	vmov	d7, r0, r1
 800edec:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800edf0:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 800eea0 <__ieee754_rem_pio2+0x268>
 800edf4:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800edf8:	ee37 7b46 	vsub.f64	d7, d7, d6
 800edfc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ee00:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ee04:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ee08:	a902      	add	r1, sp, #8
 800ee0a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ee0e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ee12:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ee16:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ee1a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ee1e:	2603      	movs	r6, #3
 800ee20:	4608      	mov	r0, r1
 800ee22:	ed91 7b04 	vldr	d7, [r1, #16]
 800ee26:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ee2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee2e:	4633      	mov	r3, r6
 800ee30:	f1a1 0108 	sub.w	r1, r1, #8
 800ee34:	f106 36ff 	add.w	r6, r6, #4294967295
 800ee38:	d0f3      	beq.n	800ee22 <__ieee754_rem_pio2+0x1ea>
 800ee3a:	4920      	ldr	r1, [pc, #128]	; (800eebc <__ieee754_rem_pio2+0x284>)
 800ee3c:	9101      	str	r1, [sp, #4]
 800ee3e:	2102      	movs	r1, #2
 800ee40:	9100      	str	r1, [sp, #0]
 800ee42:	4621      	mov	r1, r4
 800ee44:	f000 f8a8 	bl	800ef98 <__kernel_rem_pio2>
 800ee48:	2d00      	cmp	r5, #0
 800ee4a:	f6bf af25 	bge.w	800ec98 <__ieee754_rem_pio2+0x60>
 800ee4e:	ed94 7b00 	vldr	d7, [r4]
 800ee52:	eeb1 7b47 	vneg.f64	d7, d7
 800ee56:	ed84 7b00 	vstr	d7, [r4]
 800ee5a:	ed94 7b02 	vldr	d7, [r4, #8]
 800ee5e:	eeb1 7b47 	vneg.f64	d7, d7
 800ee62:	ed84 7b02 	vstr	d7, [r4, #8]
 800ee66:	e79b      	b.n	800eda0 <__ieee754_rem_pio2+0x168>
 800ee68:	54400000 	.word	0x54400000
 800ee6c:	3ff921fb 	.word	0x3ff921fb
 800ee70:	1a626331 	.word	0x1a626331
 800ee74:	3dd0b461 	.word	0x3dd0b461
 800ee78:	1a600000 	.word	0x1a600000
 800ee7c:	3dd0b461 	.word	0x3dd0b461
 800ee80:	2e037073 	.word	0x2e037073
 800ee84:	3ba3198a 	.word	0x3ba3198a
 800ee88:	6dc9c883 	.word	0x6dc9c883
 800ee8c:	3fe45f30 	.word	0x3fe45f30
 800ee90:	2e000000 	.word	0x2e000000
 800ee94:	3ba3198a 	.word	0x3ba3198a
 800ee98:	252049c1 	.word	0x252049c1
 800ee9c:	397b839a 	.word	0x397b839a
 800eea0:	00000000 	.word	0x00000000
 800eea4:	41700000 	.word	0x41700000
 800eea8:	3fe921fb 	.word	0x3fe921fb
 800eeac:	4002d97b 	.word	0x4002d97b
 800eeb0:	413921fb 	.word	0x413921fb
 800eeb4:	0800fe30 	.word	0x0800fe30
 800eeb8:	7fefffff 	.word	0x7fefffff
 800eebc:	0800feb0 	.word	0x0800feb0

0800eec0 <__kernel_cos>:
 800eec0:	ee10 1a90 	vmov	r1, s1
 800eec4:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800eec8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800eecc:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800eed0:	da05      	bge.n	800eede <__kernel_cos+0x1e>
 800eed2:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800eed6:	ee17 3a90 	vmov	r3, s15
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d03d      	beq.n	800ef5a <__kernel_cos+0x9a>
 800eede:	ee20 3b00 	vmul.f64	d3, d0, d0
 800eee2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800ef60 <__kernel_cos+0xa0>
 800eee6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 800ef68 <__kernel_cos+0xa8>
 800eeea:	eea3 6b07 	vfma.f64	d6, d3, d7
 800eeee:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800ef70 <__kernel_cos+0xb0>
 800eef2:	eea6 7b03 	vfma.f64	d7, d6, d3
 800eef6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 800ef78 <__kernel_cos+0xb8>
 800eefa:	eea7 6b03 	vfma.f64	d6, d7, d3
 800eefe:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800ef80 <__kernel_cos+0xc0>
 800ef02:	4b23      	ldr	r3, [pc, #140]	; (800ef90 <__kernel_cos+0xd0>)
 800ef04:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ef08:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 800ef88 <__kernel_cos+0xc8>
 800ef0c:	4299      	cmp	r1, r3
 800ef0e:	eea7 6b03 	vfma.f64	d6, d7, d3
 800ef12:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800ef16:	ee26 5b03 	vmul.f64	d5, d6, d3
 800ef1a:	ee23 7b07 	vmul.f64	d7, d3, d7
 800ef1e:	ee21 6b40 	vnmul.f64	d6, d1, d0
 800ef22:	eea3 6b05 	vfma.f64	d6, d3, d5
 800ef26:	dc04      	bgt.n	800ef32 <__kernel_cos+0x72>
 800ef28:	ee37 6b46 	vsub.f64	d6, d7, d6
 800ef2c:	ee34 0b46 	vsub.f64	d0, d4, d6
 800ef30:	4770      	bx	lr
 800ef32:	4b18      	ldr	r3, [pc, #96]	; (800ef94 <__kernel_cos+0xd4>)
 800ef34:	4299      	cmp	r1, r3
 800ef36:	dc0d      	bgt.n	800ef54 <__kernel_cos+0x94>
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800ef3e:	ec43 2b15 	vmov	d5, r2, r3
 800ef42:	ee34 0b45 	vsub.f64	d0, d4, d5
 800ef46:	ee37 7b45 	vsub.f64	d7, d7, d5
 800ef4a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ef4e:	ee30 0b47 	vsub.f64	d0, d0, d7
 800ef52:	4770      	bx	lr
 800ef54:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800ef58:	e7f3      	b.n	800ef42 <__kernel_cos+0x82>
 800ef5a:	eeb0 0b44 	vmov.f64	d0, d4
 800ef5e:	4770      	bx	lr
 800ef60:	be8838d4 	.word	0xbe8838d4
 800ef64:	bda8fae9 	.word	0xbda8fae9
 800ef68:	bdb4b1c4 	.word	0xbdb4b1c4
 800ef6c:	3e21ee9e 	.word	0x3e21ee9e
 800ef70:	809c52ad 	.word	0x809c52ad
 800ef74:	be927e4f 	.word	0xbe927e4f
 800ef78:	19cb1590 	.word	0x19cb1590
 800ef7c:	3efa01a0 	.word	0x3efa01a0
 800ef80:	16c15177 	.word	0x16c15177
 800ef84:	bf56c16c 	.word	0xbf56c16c
 800ef88:	5555554c 	.word	0x5555554c
 800ef8c:	3fa55555 	.word	0x3fa55555
 800ef90:	3fd33332 	.word	0x3fd33332
 800ef94:	3fe90000 	.word	0x3fe90000

0800ef98 <__kernel_rem_pio2>:
 800ef98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef9c:	ed2d 8b06 	vpush	{d8-d10}
 800efa0:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800efa4:	460f      	mov	r7, r1
 800efa6:	9002      	str	r0, [sp, #8]
 800efa8:	49c5      	ldr	r1, [pc, #788]	; (800f2c0 <__kernel_rem_pio2+0x328>)
 800efaa:	98a2      	ldr	r0, [sp, #648]	; 0x288
 800efac:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 800efb0:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 800efb4:	9301      	str	r3, [sp, #4]
 800efb6:	f112 0f14 	cmn.w	r2, #20
 800efba:	bfa8      	it	ge
 800efbc:	2018      	movge	r0, #24
 800efbe:	f103 31ff 	add.w	r1, r3, #4294967295
 800efc2:	bfb8      	it	lt
 800efc4:	2000      	movlt	r0, #0
 800efc6:	f06f 0417 	mvn.w	r4, #23
 800efca:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 800f2a8 <__kernel_rem_pio2+0x310>
 800efce:	bfa4      	itt	ge
 800efd0:	f1a2 0a03 	subge.w	sl, r2, #3
 800efd4:	fb9a f0f0 	sdivge	r0, sl, r0
 800efd8:	fb00 4404 	mla	r4, r0, r4, r4
 800efdc:	1a46      	subs	r6, r0, r1
 800efde:	4414      	add	r4, r2
 800efe0:	eb09 0c01 	add.w	ip, r9, r1
 800efe4:	ad1a      	add	r5, sp, #104	; 0x68
 800efe6:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 800efea:	2200      	movs	r2, #0
 800efec:	4562      	cmp	r2, ip
 800efee:	dd10      	ble.n	800f012 <__kernel_rem_pio2+0x7a>
 800eff0:	9a01      	ldr	r2, [sp, #4]
 800eff2:	ab1a      	add	r3, sp, #104	; 0x68
 800eff4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800eff8:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 800effc:	f04f 0c00 	mov.w	ip, #0
 800f000:	45cc      	cmp	ip, r9
 800f002:	dc26      	bgt.n	800f052 <__kernel_rem_pio2+0xba>
 800f004:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 800f2a8 <__kernel_rem_pio2+0x310>
 800f008:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f00c:	4616      	mov	r6, r2
 800f00e:	2500      	movs	r5, #0
 800f010:	e015      	b.n	800f03e <__kernel_rem_pio2+0xa6>
 800f012:	42d6      	cmn	r6, r2
 800f014:	d409      	bmi.n	800f02a <__kernel_rem_pio2+0x92>
 800f016:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 800f01a:	ee07 3a90 	vmov	s15, r3
 800f01e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f022:	eca5 7b02 	vstmia	r5!, {d7}
 800f026:	3201      	adds	r2, #1
 800f028:	e7e0      	b.n	800efec <__kernel_rem_pio2+0x54>
 800f02a:	eeb0 7b46 	vmov.f64	d7, d6
 800f02e:	e7f8      	b.n	800f022 <__kernel_rem_pio2+0x8a>
 800f030:	ecb8 5b02 	vldmia	r8!, {d5}
 800f034:	ed96 6b00 	vldr	d6, [r6]
 800f038:	3501      	adds	r5, #1
 800f03a:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f03e:	428d      	cmp	r5, r1
 800f040:	f1a6 0608 	sub.w	r6, r6, #8
 800f044:	ddf4      	ble.n	800f030 <__kernel_rem_pio2+0x98>
 800f046:	ecaa 7b02 	vstmia	sl!, {d7}
 800f04a:	f10c 0c01 	add.w	ip, ip, #1
 800f04e:	3208      	adds	r2, #8
 800f050:	e7d6      	b.n	800f000 <__kernel_rem_pio2+0x68>
 800f052:	ab06      	add	r3, sp, #24
 800f054:	ed9f 9b96 	vldr	d9, [pc, #600]	; 800f2b0 <__kernel_rem_pio2+0x318>
 800f058:	ed9f ab97 	vldr	d10, [pc, #604]	; 800f2b8 <__kernel_rem_pio2+0x320>
 800f05c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800f060:	9303      	str	r3, [sp, #12]
 800f062:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 800f066:	464d      	mov	r5, r9
 800f068:	00eb      	lsls	r3, r5, #3
 800f06a:	9304      	str	r3, [sp, #16]
 800f06c:	ab92      	add	r3, sp, #584	; 0x248
 800f06e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800f072:	f10d 0b18 	add.w	fp, sp, #24
 800f076:	ab6a      	add	r3, sp, #424	; 0x1a8
 800f078:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 800f07c:	465e      	mov	r6, fp
 800f07e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800f082:	4628      	mov	r0, r5
 800f084:	2800      	cmp	r0, #0
 800f086:	f1a2 0208 	sub.w	r2, r2, #8
 800f08a:	dc4c      	bgt.n	800f126 <__kernel_rem_pio2+0x18e>
 800f08c:	4620      	mov	r0, r4
 800f08e:	9105      	str	r1, [sp, #20]
 800f090:	f000 faf2 	bl	800f678 <scalbn>
 800f094:	eeb0 8b40 	vmov.f64	d8, d0
 800f098:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800f09c:	ee28 0b00 	vmul.f64	d0, d8, d0
 800f0a0:	f000 fa76 	bl	800f590 <floor>
 800f0a4:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800f0a8:	eea0 8b47 	vfms.f64	d8, d0, d7
 800f0ac:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800f0b0:	2c00      	cmp	r4, #0
 800f0b2:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 800f0b6:	ee17 8a90 	vmov	r8, s15
 800f0ba:	ee38 8b40 	vsub.f64	d8, d8, d0
 800f0be:	9905      	ldr	r1, [sp, #20]
 800f0c0:	dd43      	ble.n	800f14a <__kernel_rem_pio2+0x1b2>
 800f0c2:	1e68      	subs	r0, r5, #1
 800f0c4:	ab06      	add	r3, sp, #24
 800f0c6:	f1c4 0c18 	rsb	ip, r4, #24
 800f0ca:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 800f0ce:	fa46 f20c 	asr.w	r2, r6, ip
 800f0d2:	4490      	add	r8, r2
 800f0d4:	fa02 f20c 	lsl.w	r2, r2, ip
 800f0d8:	1ab6      	subs	r6, r6, r2
 800f0da:	f1c4 0217 	rsb	r2, r4, #23
 800f0de:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800f0e2:	4116      	asrs	r6, r2
 800f0e4:	2e00      	cmp	r6, #0
 800f0e6:	dd3f      	ble.n	800f168 <__kernel_rem_pio2+0x1d0>
 800f0e8:	f04f 0c00 	mov.w	ip, #0
 800f0ec:	f108 0801 	add.w	r8, r8, #1
 800f0f0:	4660      	mov	r0, ip
 800f0f2:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 800f0f6:	4565      	cmp	r5, ip
 800f0f8:	dc6e      	bgt.n	800f1d8 <__kernel_rem_pio2+0x240>
 800f0fa:	2c00      	cmp	r4, #0
 800f0fc:	dd04      	ble.n	800f108 <__kernel_rem_pio2+0x170>
 800f0fe:	2c01      	cmp	r4, #1
 800f100:	d07f      	beq.n	800f202 <__kernel_rem_pio2+0x26a>
 800f102:	2c02      	cmp	r4, #2
 800f104:	f000 8087 	beq.w	800f216 <__kernel_rem_pio2+0x27e>
 800f108:	2e02      	cmp	r6, #2
 800f10a:	d12d      	bne.n	800f168 <__kernel_rem_pio2+0x1d0>
 800f10c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800f110:	ee30 8b48 	vsub.f64	d8, d0, d8
 800f114:	b340      	cbz	r0, 800f168 <__kernel_rem_pio2+0x1d0>
 800f116:	4620      	mov	r0, r4
 800f118:	9105      	str	r1, [sp, #20]
 800f11a:	f000 faad 	bl	800f678 <scalbn>
 800f11e:	9905      	ldr	r1, [sp, #20]
 800f120:	ee38 8b40 	vsub.f64	d8, d8, d0
 800f124:	e020      	b.n	800f168 <__kernel_rem_pio2+0x1d0>
 800f126:	ee20 7b09 	vmul.f64	d7, d0, d9
 800f12a:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800f12e:	3801      	subs	r0, #1
 800f130:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800f134:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800f138:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f13c:	eca6 0a01 	vstmia	r6!, {s0}
 800f140:	ed92 0b00 	vldr	d0, [r2]
 800f144:	ee37 0b00 	vadd.f64	d0, d7, d0
 800f148:	e79c      	b.n	800f084 <__kernel_rem_pio2+0xec>
 800f14a:	d105      	bne.n	800f158 <__kernel_rem_pio2+0x1c0>
 800f14c:	1e6a      	subs	r2, r5, #1
 800f14e:	ab06      	add	r3, sp, #24
 800f150:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800f154:	15f6      	asrs	r6, r6, #23
 800f156:	e7c5      	b.n	800f0e4 <__kernel_rem_pio2+0x14c>
 800f158:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800f15c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f164:	da36      	bge.n	800f1d4 <__kernel_rem_pio2+0x23c>
 800f166:	2600      	movs	r6, #0
 800f168:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f16c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f170:	f040 80aa 	bne.w	800f2c8 <__kernel_rem_pio2+0x330>
 800f174:	f105 3bff 	add.w	fp, r5, #4294967295
 800f178:	4658      	mov	r0, fp
 800f17a:	2200      	movs	r2, #0
 800f17c:	4548      	cmp	r0, r9
 800f17e:	da52      	bge.n	800f226 <__kernel_rem_pio2+0x28e>
 800f180:	2a00      	cmp	r2, #0
 800f182:	f000 8081 	beq.w	800f288 <__kernel_rem_pio2+0x2f0>
 800f186:	ab06      	add	r3, sp, #24
 800f188:	3c18      	subs	r4, #24
 800f18a:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	f000 8087 	beq.w	800f2a2 <__kernel_rem_pio2+0x30a>
 800f194:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800f198:	4620      	mov	r0, r4
 800f19a:	f000 fa6d 	bl	800f678 <scalbn>
 800f19e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800f1a2:	ed9f 6b43 	vldr	d6, [pc, #268]	; 800f2b0 <__kernel_rem_pio2+0x318>
 800f1a6:	a96a      	add	r1, sp, #424	; 0x1a8
 800f1a8:	f103 0208 	add.w	r2, r3, #8
 800f1ac:	1888      	adds	r0, r1, r2
 800f1ae:	4659      	mov	r1, fp
 800f1b0:	2900      	cmp	r1, #0
 800f1b2:	f280 80b7 	bge.w	800f324 <__kernel_rem_pio2+0x38c>
 800f1b6:	4659      	mov	r1, fp
 800f1b8:	2900      	cmp	r1, #0
 800f1ba:	f2c0 80d5 	blt.w	800f368 <__kernel_rem_pio2+0x3d0>
 800f1be:	a86a      	add	r0, sp, #424	; 0x1a8
 800f1c0:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 800f1c4:	ed9f 7b38 	vldr	d7, [pc, #224]	; 800f2a8 <__kernel_rem_pio2+0x310>
 800f1c8:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800f2c4 <__kernel_rem_pio2+0x32c>
 800f1cc:	2400      	movs	r4, #0
 800f1ce:	ebab 0001 	sub.w	r0, fp, r1
 800f1d2:	e0be      	b.n	800f352 <__kernel_rem_pio2+0x3ba>
 800f1d4:	2602      	movs	r6, #2
 800f1d6:	e787      	b.n	800f0e8 <__kernel_rem_pio2+0x150>
 800f1d8:	f8db 2000 	ldr.w	r2, [fp]
 800f1dc:	b958      	cbnz	r0, 800f1f6 <__kernel_rem_pio2+0x25e>
 800f1de:	b122      	cbz	r2, 800f1ea <__kernel_rem_pio2+0x252>
 800f1e0:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 800f1e4:	f8cb 2000 	str.w	r2, [fp]
 800f1e8:	2201      	movs	r2, #1
 800f1ea:	f10c 0c01 	add.w	ip, ip, #1
 800f1ee:	f10b 0b04 	add.w	fp, fp, #4
 800f1f2:	4610      	mov	r0, r2
 800f1f4:	e77f      	b.n	800f0f6 <__kernel_rem_pio2+0x15e>
 800f1f6:	ebae 0202 	sub.w	r2, lr, r2
 800f1fa:	f8cb 2000 	str.w	r2, [fp]
 800f1fe:	4602      	mov	r2, r0
 800f200:	e7f3      	b.n	800f1ea <__kernel_rem_pio2+0x252>
 800f202:	f105 3cff 	add.w	ip, r5, #4294967295
 800f206:	ab06      	add	r3, sp, #24
 800f208:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800f20c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f210:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 800f214:	e778      	b.n	800f108 <__kernel_rem_pio2+0x170>
 800f216:	f105 3cff 	add.w	ip, r5, #4294967295
 800f21a:	ab06      	add	r3, sp, #24
 800f21c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800f220:	f3c2 0215 	ubfx	r2, r2, #0, #22
 800f224:	e7f4      	b.n	800f210 <__kernel_rem_pio2+0x278>
 800f226:	ab06      	add	r3, sp, #24
 800f228:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800f22c:	3801      	subs	r0, #1
 800f22e:	431a      	orrs	r2, r3
 800f230:	e7a4      	b.n	800f17c <__kernel_rem_pio2+0x1e4>
 800f232:	f10c 0c01 	add.w	ip, ip, #1
 800f236:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 800f23a:	2800      	cmp	r0, #0
 800f23c:	d0f9      	beq.n	800f232 <__kernel_rem_pio2+0x29a>
 800f23e:	9b04      	ldr	r3, [sp, #16]
 800f240:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800f244:	eb0d 0203 	add.w	r2, sp, r3
 800f248:	9b01      	ldr	r3, [sp, #4]
 800f24a:	18e8      	adds	r0, r5, r3
 800f24c:	ab1a      	add	r3, sp, #104	; 0x68
 800f24e:	1c6e      	adds	r6, r5, #1
 800f250:	3a98      	subs	r2, #152	; 0x98
 800f252:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800f256:	4465      	add	r5, ip
 800f258:	42b5      	cmp	r5, r6
 800f25a:	f6ff af05 	blt.w	800f068 <__kernel_rem_pio2+0xd0>
 800f25e:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 800f262:	f8dd e008 	ldr.w	lr, [sp, #8]
 800f266:	ee07 3a90 	vmov	s15, r3
 800f26a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f26e:	f04f 0c00 	mov.w	ip, #0
 800f272:	eca0 7b02 	vstmia	r0!, {d7}
 800f276:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800f2a8 <__kernel_rem_pio2+0x310>
 800f27a:	4680      	mov	r8, r0
 800f27c:	458c      	cmp	ip, r1
 800f27e:	dd07      	ble.n	800f290 <__kernel_rem_pio2+0x2f8>
 800f280:	eca2 7b02 	vstmia	r2!, {d7}
 800f284:	3601      	adds	r6, #1
 800f286:	e7e7      	b.n	800f258 <__kernel_rem_pio2+0x2c0>
 800f288:	9a03      	ldr	r2, [sp, #12]
 800f28a:	f04f 0c01 	mov.w	ip, #1
 800f28e:	e7d2      	b.n	800f236 <__kernel_rem_pio2+0x29e>
 800f290:	ecbe 5b02 	vldmia	lr!, {d5}
 800f294:	ed38 6b02 	vldmdb	r8!, {d6}
 800f298:	f10c 0c01 	add.w	ip, ip, #1
 800f29c:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f2a0:	e7ec      	b.n	800f27c <__kernel_rem_pio2+0x2e4>
 800f2a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f2a6:	e76e      	b.n	800f186 <__kernel_rem_pio2+0x1ee>
	...
 800f2b4:	3e700000 	.word	0x3e700000
 800f2b8:	00000000 	.word	0x00000000
 800f2bc:	41700000 	.word	0x41700000
 800f2c0:	0800fff8 	.word	0x0800fff8
 800f2c4:	0800ffb8 	.word	0x0800ffb8
 800f2c8:	4260      	negs	r0, r4
 800f2ca:	eeb0 0b48 	vmov.f64	d0, d8
 800f2ce:	f000 f9d3 	bl	800f678 <scalbn>
 800f2d2:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800f4b0 <__kernel_rem_pio2+0x518>
 800f2d6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800f2da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2de:	db18      	blt.n	800f312 <__kernel_rem_pio2+0x37a>
 800f2e0:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800f4b8 <__kernel_rem_pio2+0x520>
 800f2e4:	ee20 7b07 	vmul.f64	d7, d0, d7
 800f2e8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800f2ec:	aa06      	add	r2, sp, #24
 800f2ee:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800f2f2:	eea5 0b46 	vfms.f64	d0, d5, d6
 800f2f6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f2fa:	f105 0b01 	add.w	fp, r5, #1
 800f2fe:	ee10 3a10 	vmov	r3, s0
 800f302:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800f306:	ee17 3a10 	vmov	r3, s14
 800f30a:	3418      	adds	r4, #24
 800f30c:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 800f310:	e740      	b.n	800f194 <__kernel_rem_pio2+0x1fc>
 800f312:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f316:	aa06      	add	r2, sp, #24
 800f318:	ee10 3a10 	vmov	r3, s0
 800f31c:	46ab      	mov	fp, r5
 800f31e:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800f322:	e737      	b.n	800f194 <__kernel_rem_pio2+0x1fc>
 800f324:	ac06      	add	r4, sp, #24
 800f326:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 800f32a:	9401      	str	r4, [sp, #4]
 800f32c:	ee07 4a90 	vmov	s15, r4
 800f330:	3901      	subs	r1, #1
 800f332:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f336:	ee27 7b00 	vmul.f64	d7, d7, d0
 800f33a:	ee20 0b06 	vmul.f64	d0, d0, d6
 800f33e:	ed20 7b02 	vstmdb	r0!, {d7}
 800f342:	e735      	b.n	800f1b0 <__kernel_rem_pio2+0x218>
 800f344:	ecbc 5b02 	vldmia	ip!, {d5}
 800f348:	ecb5 6b02 	vldmia	r5!, {d6}
 800f34c:	3401      	adds	r4, #1
 800f34e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f352:	454c      	cmp	r4, r9
 800f354:	dc01      	bgt.n	800f35a <__kernel_rem_pio2+0x3c2>
 800f356:	4284      	cmp	r4, r0
 800f358:	ddf4      	ble.n	800f344 <__kernel_rem_pio2+0x3ac>
 800f35a:	ac42      	add	r4, sp, #264	; 0x108
 800f35c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 800f360:	ed80 7b00 	vstr	d7, [r0]
 800f364:	3901      	subs	r1, #1
 800f366:	e727      	b.n	800f1b8 <__kernel_rem_pio2+0x220>
 800f368:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800f36a:	2902      	cmp	r1, #2
 800f36c:	dc0a      	bgt.n	800f384 <__kernel_rem_pio2+0x3ec>
 800f36e:	2900      	cmp	r1, #0
 800f370:	dc2c      	bgt.n	800f3cc <__kernel_rem_pio2+0x434>
 800f372:	d045      	beq.n	800f400 <__kernel_rem_pio2+0x468>
 800f374:	f008 0007 	and.w	r0, r8, #7
 800f378:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800f37c:	ecbd 8b06 	vpop	{d8-d10}
 800f380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f384:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800f386:	2a03      	cmp	r2, #3
 800f388:	d1f4      	bne.n	800f374 <__kernel_rem_pio2+0x3dc>
 800f38a:	aa42      	add	r2, sp, #264	; 0x108
 800f38c:	4413      	add	r3, r2
 800f38e:	461a      	mov	r2, r3
 800f390:	4619      	mov	r1, r3
 800f392:	4658      	mov	r0, fp
 800f394:	2800      	cmp	r0, #0
 800f396:	f1a1 0108 	sub.w	r1, r1, #8
 800f39a:	dc54      	bgt.n	800f446 <__kernel_rem_pio2+0x4ae>
 800f39c:	4659      	mov	r1, fp
 800f39e:	2901      	cmp	r1, #1
 800f3a0:	f1a2 0208 	sub.w	r2, r2, #8
 800f3a4:	dc5f      	bgt.n	800f466 <__kernel_rem_pio2+0x4ce>
 800f3a6:	ed9f 7b46 	vldr	d7, [pc, #280]	; 800f4c0 <__kernel_rem_pio2+0x528>
 800f3aa:	3308      	adds	r3, #8
 800f3ac:	f1bb 0f01 	cmp.w	fp, #1
 800f3b0:	dc69      	bgt.n	800f486 <__kernel_rem_pio2+0x4ee>
 800f3b2:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800f3b6:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800f3ba:	2e00      	cmp	r6, #0
 800f3bc:	d16a      	bne.n	800f494 <__kernel_rem_pio2+0x4fc>
 800f3be:	ed87 5b00 	vstr	d5, [r7]
 800f3c2:	ed87 6b02 	vstr	d6, [r7, #8]
 800f3c6:	ed87 7b04 	vstr	d7, [r7, #16]
 800f3ca:	e7d3      	b.n	800f374 <__kernel_rem_pio2+0x3dc>
 800f3cc:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800f4c0 <__kernel_rem_pio2+0x528>
 800f3d0:	ab42      	add	r3, sp, #264	; 0x108
 800f3d2:	441a      	add	r2, r3
 800f3d4:	465b      	mov	r3, fp
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	da26      	bge.n	800f428 <__kernel_rem_pio2+0x490>
 800f3da:	b35e      	cbz	r6, 800f434 <__kernel_rem_pio2+0x49c>
 800f3dc:	eeb1 7b46 	vneg.f64	d7, d6
 800f3e0:	ed87 7b00 	vstr	d7, [r7]
 800f3e4:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800f3e8:	aa44      	add	r2, sp, #272	; 0x110
 800f3ea:	2301      	movs	r3, #1
 800f3ec:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f3f0:	459b      	cmp	fp, r3
 800f3f2:	da22      	bge.n	800f43a <__kernel_rem_pio2+0x4a2>
 800f3f4:	b10e      	cbz	r6, 800f3fa <__kernel_rem_pio2+0x462>
 800f3f6:	eeb1 7b47 	vneg.f64	d7, d7
 800f3fa:	ed87 7b02 	vstr	d7, [r7, #8]
 800f3fe:	e7b9      	b.n	800f374 <__kernel_rem_pio2+0x3dc>
 800f400:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800f4c0 <__kernel_rem_pio2+0x528>
 800f404:	ab42      	add	r3, sp, #264	; 0x108
 800f406:	441a      	add	r2, r3
 800f408:	f1bb 0f00 	cmp.w	fp, #0
 800f40c:	da05      	bge.n	800f41a <__kernel_rem_pio2+0x482>
 800f40e:	b10e      	cbz	r6, 800f414 <__kernel_rem_pio2+0x47c>
 800f410:	eeb1 7b47 	vneg.f64	d7, d7
 800f414:	ed87 7b00 	vstr	d7, [r7]
 800f418:	e7ac      	b.n	800f374 <__kernel_rem_pio2+0x3dc>
 800f41a:	ed32 6b02 	vldmdb	r2!, {d6}
 800f41e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f422:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f426:	e7ef      	b.n	800f408 <__kernel_rem_pio2+0x470>
 800f428:	ed32 7b02 	vldmdb	r2!, {d7}
 800f42c:	3b01      	subs	r3, #1
 800f42e:	ee36 6b07 	vadd.f64	d6, d6, d7
 800f432:	e7d0      	b.n	800f3d6 <__kernel_rem_pio2+0x43e>
 800f434:	eeb0 7b46 	vmov.f64	d7, d6
 800f438:	e7d2      	b.n	800f3e0 <__kernel_rem_pio2+0x448>
 800f43a:	ecb2 6b02 	vldmia	r2!, {d6}
 800f43e:	3301      	adds	r3, #1
 800f440:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f444:	e7d4      	b.n	800f3f0 <__kernel_rem_pio2+0x458>
 800f446:	ed91 7b00 	vldr	d7, [r1]
 800f44a:	ed91 5b02 	vldr	d5, [r1, #8]
 800f44e:	3801      	subs	r0, #1
 800f450:	ee37 6b05 	vadd.f64	d6, d7, d5
 800f454:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f458:	ed81 6b00 	vstr	d6, [r1]
 800f45c:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f460:	ed81 7b02 	vstr	d7, [r1, #8]
 800f464:	e796      	b.n	800f394 <__kernel_rem_pio2+0x3fc>
 800f466:	ed92 7b00 	vldr	d7, [r2]
 800f46a:	ed92 5b02 	vldr	d5, [r2, #8]
 800f46e:	3901      	subs	r1, #1
 800f470:	ee37 6b05 	vadd.f64	d6, d7, d5
 800f474:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f478:	ed82 6b00 	vstr	d6, [r2]
 800f47c:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f480:	ed82 7b02 	vstr	d7, [r2, #8]
 800f484:	e78b      	b.n	800f39e <__kernel_rem_pio2+0x406>
 800f486:	ed33 6b02 	vldmdb	r3!, {d6}
 800f48a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f48e:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f492:	e78b      	b.n	800f3ac <__kernel_rem_pio2+0x414>
 800f494:	eeb1 5b45 	vneg.f64	d5, d5
 800f498:	eeb1 6b46 	vneg.f64	d6, d6
 800f49c:	ed87 5b00 	vstr	d5, [r7]
 800f4a0:	eeb1 7b47 	vneg.f64	d7, d7
 800f4a4:	ed87 6b02 	vstr	d6, [r7, #8]
 800f4a8:	e78d      	b.n	800f3c6 <__kernel_rem_pio2+0x42e>
 800f4aa:	bf00      	nop
 800f4ac:	f3af 8000 	nop.w
 800f4b0:	00000000 	.word	0x00000000
 800f4b4:	41700000 	.word	0x41700000
 800f4b8:	00000000 	.word	0x00000000
 800f4bc:	3e700000 	.word	0x3e700000
	...

0800f4c8 <__kernel_sin>:
 800f4c8:	ee10 3a90 	vmov	r3, s1
 800f4cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f4d0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f4d4:	da04      	bge.n	800f4e0 <__kernel_sin+0x18>
 800f4d6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800f4da:	ee17 3a90 	vmov	r3, s15
 800f4de:	b35b      	cbz	r3, 800f538 <__kernel_sin+0x70>
 800f4e0:	ee20 6b00 	vmul.f64	d6, d0, d0
 800f4e4:	ee20 5b06 	vmul.f64	d5, d0, d6
 800f4e8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800f540 <__kernel_sin+0x78>
 800f4ec:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800f548 <__kernel_sin+0x80>
 800f4f0:	eea6 4b07 	vfma.f64	d4, d6, d7
 800f4f4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800f550 <__kernel_sin+0x88>
 800f4f8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800f4fc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800f558 <__kernel_sin+0x90>
 800f500:	eea7 4b06 	vfma.f64	d4, d7, d6
 800f504:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800f560 <__kernel_sin+0x98>
 800f508:	eea4 7b06 	vfma.f64	d7, d4, d6
 800f50c:	b930      	cbnz	r0, 800f51c <__kernel_sin+0x54>
 800f50e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800f568 <__kernel_sin+0xa0>
 800f512:	eea6 4b07 	vfma.f64	d4, d6, d7
 800f516:	eea4 0b05 	vfma.f64	d0, d4, d5
 800f51a:	4770      	bx	lr
 800f51c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800f520:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800f524:	eea1 7b04 	vfma.f64	d7, d1, d4
 800f528:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800f52c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800f570 <__kernel_sin+0xa8>
 800f530:	eea5 1b07 	vfma.f64	d1, d5, d7
 800f534:	ee30 0b41 	vsub.f64	d0, d0, d1
 800f538:	4770      	bx	lr
 800f53a:	bf00      	nop
 800f53c:	f3af 8000 	nop.w
 800f540:	5acfd57c 	.word	0x5acfd57c
 800f544:	3de5d93a 	.word	0x3de5d93a
 800f548:	8a2b9ceb 	.word	0x8a2b9ceb
 800f54c:	be5ae5e6 	.word	0xbe5ae5e6
 800f550:	57b1fe7d 	.word	0x57b1fe7d
 800f554:	3ec71de3 	.word	0x3ec71de3
 800f558:	19c161d5 	.word	0x19c161d5
 800f55c:	bf2a01a0 	.word	0xbf2a01a0
 800f560:	1110f8a6 	.word	0x1110f8a6
 800f564:	3f811111 	.word	0x3f811111
 800f568:	55555549 	.word	0x55555549
 800f56c:	bfc55555 	.word	0xbfc55555
 800f570:	55555549 	.word	0x55555549
 800f574:	3fc55555 	.word	0x3fc55555

0800f578 <fabs>:
 800f578:	ec51 0b10 	vmov	r0, r1, d0
 800f57c:	ee10 2a10 	vmov	r2, s0
 800f580:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f584:	ec43 2b10 	vmov	d0, r2, r3
 800f588:	4770      	bx	lr
 800f58a:	0000      	movs	r0, r0
 800f58c:	0000      	movs	r0, r0
	...

0800f590 <floor>:
 800f590:	ee10 1a90 	vmov	r1, s1
 800f594:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f598:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800f59c:	2b13      	cmp	r3, #19
 800f59e:	b530      	push	{r4, r5, lr}
 800f5a0:	ee10 0a10 	vmov	r0, s0
 800f5a4:	ee10 5a10 	vmov	r5, s0
 800f5a8:	dc31      	bgt.n	800f60e <floor+0x7e>
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	da15      	bge.n	800f5da <floor+0x4a>
 800f5ae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800f668 <floor+0xd8>
 800f5b2:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f5b6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f5ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5be:	dd07      	ble.n	800f5d0 <floor+0x40>
 800f5c0:	2900      	cmp	r1, #0
 800f5c2:	da4e      	bge.n	800f662 <floor+0xd2>
 800f5c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f5c8:	4318      	orrs	r0, r3
 800f5ca:	d001      	beq.n	800f5d0 <floor+0x40>
 800f5cc:	4928      	ldr	r1, [pc, #160]	; (800f670 <floor+0xe0>)
 800f5ce:	2000      	movs	r0, #0
 800f5d0:	460b      	mov	r3, r1
 800f5d2:	4602      	mov	r2, r0
 800f5d4:	ec43 2b10 	vmov	d0, r2, r3
 800f5d8:	e020      	b.n	800f61c <floor+0x8c>
 800f5da:	4a26      	ldr	r2, [pc, #152]	; (800f674 <floor+0xe4>)
 800f5dc:	411a      	asrs	r2, r3
 800f5de:	ea01 0402 	and.w	r4, r1, r2
 800f5e2:	4304      	orrs	r4, r0
 800f5e4:	d01a      	beq.n	800f61c <floor+0x8c>
 800f5e6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800f668 <floor+0xd8>
 800f5ea:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f5ee:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5f6:	ddeb      	ble.n	800f5d0 <floor+0x40>
 800f5f8:	2900      	cmp	r1, #0
 800f5fa:	bfbe      	ittt	lt
 800f5fc:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800f600:	fa40 f303 	asrlt.w	r3, r0, r3
 800f604:	18c9      	addlt	r1, r1, r3
 800f606:	ea21 0102 	bic.w	r1, r1, r2
 800f60a:	2000      	movs	r0, #0
 800f60c:	e7e0      	b.n	800f5d0 <floor+0x40>
 800f60e:	2b33      	cmp	r3, #51	; 0x33
 800f610:	dd05      	ble.n	800f61e <floor+0x8e>
 800f612:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f616:	d101      	bne.n	800f61c <floor+0x8c>
 800f618:	ee30 0b00 	vadd.f64	d0, d0, d0
 800f61c:	bd30      	pop	{r4, r5, pc}
 800f61e:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800f622:	f04f 32ff 	mov.w	r2, #4294967295
 800f626:	40e2      	lsrs	r2, r4
 800f628:	4202      	tst	r2, r0
 800f62a:	d0f7      	beq.n	800f61c <floor+0x8c>
 800f62c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 800f668 <floor+0xd8>
 800f630:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f634:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f63c:	ddc8      	ble.n	800f5d0 <floor+0x40>
 800f63e:	2900      	cmp	r1, #0
 800f640:	da02      	bge.n	800f648 <floor+0xb8>
 800f642:	2b14      	cmp	r3, #20
 800f644:	d103      	bne.n	800f64e <floor+0xbe>
 800f646:	3101      	adds	r1, #1
 800f648:	ea20 0002 	bic.w	r0, r0, r2
 800f64c:	e7c0      	b.n	800f5d0 <floor+0x40>
 800f64e:	2401      	movs	r4, #1
 800f650:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f654:	fa04 f303 	lsl.w	r3, r4, r3
 800f658:	4418      	add	r0, r3
 800f65a:	42a8      	cmp	r0, r5
 800f65c:	bf38      	it	cc
 800f65e:	1909      	addcc	r1, r1, r4
 800f660:	e7f2      	b.n	800f648 <floor+0xb8>
 800f662:	2000      	movs	r0, #0
 800f664:	4601      	mov	r1, r0
 800f666:	e7b3      	b.n	800f5d0 <floor+0x40>
 800f668:	8800759c 	.word	0x8800759c
 800f66c:	7e37e43c 	.word	0x7e37e43c
 800f670:	bff00000 	.word	0xbff00000
 800f674:	000fffff 	.word	0x000fffff

0800f678 <scalbn>:
 800f678:	ee10 1a90 	vmov	r1, s1
 800f67c:	b510      	push	{r4, lr}
 800f67e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f682:	b98c      	cbnz	r4, 800f6a8 <scalbn+0x30>
 800f684:	ee10 3a10 	vmov	r3, s0
 800f688:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f68c:	430b      	orrs	r3, r1
 800f68e:	d011      	beq.n	800f6b4 <scalbn+0x3c>
 800f690:	ed9f 7b31 	vldr	d7, [pc, #196]	; 800f758 <scalbn+0xe0>
 800f694:	4b3c      	ldr	r3, [pc, #240]	; (800f788 <scalbn+0x110>)
 800f696:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f69a:	4298      	cmp	r0, r3
 800f69c:	da0b      	bge.n	800f6b6 <scalbn+0x3e>
 800f69e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800f760 <scalbn+0xe8>
 800f6a2:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f6a6:	e005      	b.n	800f6b4 <scalbn+0x3c>
 800f6a8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800f6ac:	429c      	cmp	r4, r3
 800f6ae:	d107      	bne.n	800f6c0 <scalbn+0x48>
 800f6b0:	ee30 0b00 	vadd.f64	d0, d0, d0
 800f6b4:	bd10      	pop	{r4, pc}
 800f6b6:	ee10 1a90 	vmov	r1, s1
 800f6ba:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f6be:	3c36      	subs	r4, #54	; 0x36
 800f6c0:	4404      	add	r4, r0
 800f6c2:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800f6c6:	429c      	cmp	r4, r3
 800f6c8:	dd0d      	ble.n	800f6e6 <scalbn+0x6e>
 800f6ca:	ed9f 7b27 	vldr	d7, [pc, #156]	; 800f768 <scalbn+0xf0>
 800f6ce:	ed9f 5b28 	vldr	d5, [pc, #160]	; 800f770 <scalbn+0xf8>
 800f6d2:	eeb0 6b47 	vmov.f64	d6, d7
 800f6d6:	ee10 3a90 	vmov	r3, s1
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	fe27 7b05 	vselge.f64	d7, d7, d5
 800f6e0:	ee27 0b06 	vmul.f64	d0, d7, d6
 800f6e4:	e7e6      	b.n	800f6b4 <scalbn+0x3c>
 800f6e6:	2c00      	cmp	r4, #0
 800f6e8:	dd0a      	ble.n	800f700 <scalbn+0x88>
 800f6ea:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800f6ee:	ec53 2b10 	vmov	r2, r3, d0
 800f6f2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800f6f6:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 800f6fa:	ec43 2b10 	vmov	d0, r2, r3
 800f6fe:	e7d9      	b.n	800f6b4 <scalbn+0x3c>
 800f700:	f114 0f35 	cmn.w	r4, #53	; 0x35
 800f704:	da19      	bge.n	800f73a <scalbn+0xc2>
 800f706:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f70a:	4298      	cmp	r0, r3
 800f70c:	ee10 3a90 	vmov	r3, s1
 800f710:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f714:	dd09      	ble.n	800f72a <scalbn+0xb2>
 800f716:	ed9f 0b14 	vldr	d0, [pc, #80]	; 800f768 <scalbn+0xf0>
 800f71a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 800f770 <scalbn+0xf8>
 800f71e:	eeb0 7b40 	vmov.f64	d7, d0
 800f722:	2b00      	cmp	r3, #0
 800f724:	fe00 0b06 	vseleq.f64	d0, d0, d6
 800f728:	e7bb      	b.n	800f6a2 <scalbn+0x2a>
 800f72a:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 800f760 <scalbn+0xe8>
 800f72e:	ed9f 6b12 	vldr	d6, [pc, #72]	; 800f778 <scalbn+0x100>
 800f732:	eeb0 7b40 	vmov.f64	d7, d0
 800f736:	2b00      	cmp	r3, #0
 800f738:	e7f4      	b.n	800f724 <scalbn+0xac>
 800f73a:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800f73e:	ec53 2b10 	vmov	r2, r3, d0
 800f742:	3436      	adds	r4, #54	; 0x36
 800f744:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800f748:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 800f74c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800f780 <scalbn+0x108>
 800f750:	ec43 2b10 	vmov	d0, r2, r3
 800f754:	e7a5      	b.n	800f6a2 <scalbn+0x2a>
 800f756:	bf00      	nop
 800f758:	00000000 	.word	0x00000000
 800f75c:	43500000 	.word	0x43500000
 800f760:	c2f8f359 	.word	0xc2f8f359
 800f764:	01a56e1f 	.word	0x01a56e1f
 800f768:	8800759c 	.word	0x8800759c
 800f76c:	7e37e43c 	.word	0x7e37e43c
 800f770:	8800759c 	.word	0x8800759c
 800f774:	fe37e43c 	.word	0xfe37e43c
 800f778:	c2f8f359 	.word	0xc2f8f359
 800f77c:	81a56e1f 	.word	0x81a56e1f
 800f780:	00000000 	.word	0x00000000
 800f784:	3c900000 	.word	0x3c900000
 800f788:	ffff3cb0 	.word	0xffff3cb0

0800f78c <abort>:
 800f78c:	b508      	push	{r3, lr}
 800f78e:	2006      	movs	r0, #6
 800f790:	f000 f874 	bl	800f87c <raise>
 800f794:	2001      	movs	r0, #1
 800f796:	f7f5 f99f 	bl	8004ad8 <_exit>
	...

0800f79c <__errno>:
 800f79c:	4b01      	ldr	r3, [pc, #4]	; (800f7a4 <__errno+0x8>)
 800f79e:	6818      	ldr	r0, [r3, #0]
 800f7a0:	4770      	bx	lr
 800f7a2:	bf00      	nop
 800f7a4:	240001dc 	.word	0x240001dc

0800f7a8 <__libc_init_array>:
 800f7a8:	b570      	push	{r4, r5, r6, lr}
 800f7aa:	4d0d      	ldr	r5, [pc, #52]	; (800f7e0 <__libc_init_array+0x38>)
 800f7ac:	4c0d      	ldr	r4, [pc, #52]	; (800f7e4 <__libc_init_array+0x3c>)
 800f7ae:	1b64      	subs	r4, r4, r5
 800f7b0:	10a4      	asrs	r4, r4, #2
 800f7b2:	2600      	movs	r6, #0
 800f7b4:	42a6      	cmp	r6, r4
 800f7b6:	d109      	bne.n	800f7cc <__libc_init_array+0x24>
 800f7b8:	4d0b      	ldr	r5, [pc, #44]	; (800f7e8 <__libc_init_array+0x40>)
 800f7ba:	4c0c      	ldr	r4, [pc, #48]	; (800f7ec <__libc_init_array+0x44>)
 800f7bc:	f000 f9b0 	bl	800fb20 <_init>
 800f7c0:	1b64      	subs	r4, r4, r5
 800f7c2:	10a4      	asrs	r4, r4, #2
 800f7c4:	2600      	movs	r6, #0
 800f7c6:	42a6      	cmp	r6, r4
 800f7c8:	d105      	bne.n	800f7d6 <__libc_init_array+0x2e>
 800f7ca:	bd70      	pop	{r4, r5, r6, pc}
 800f7cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800f7d0:	4798      	blx	r3
 800f7d2:	3601      	adds	r6, #1
 800f7d4:	e7ee      	b.n	800f7b4 <__libc_init_array+0xc>
 800f7d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f7da:	4798      	blx	r3
 800f7dc:	3601      	adds	r6, #1
 800f7de:	e7f2      	b.n	800f7c6 <__libc_init_array+0x1e>
 800f7e0:	08010010 	.word	0x08010010
 800f7e4:	08010010 	.word	0x08010010
 800f7e8:	08010010 	.word	0x08010010
 800f7ec:	08010018 	.word	0x08010018

0800f7f0 <memcpy>:
 800f7f0:	440a      	add	r2, r1
 800f7f2:	4291      	cmp	r1, r2
 800f7f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f7f8:	d100      	bne.n	800f7fc <memcpy+0xc>
 800f7fa:	4770      	bx	lr
 800f7fc:	b510      	push	{r4, lr}
 800f7fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f802:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f806:	4291      	cmp	r1, r2
 800f808:	d1f9      	bne.n	800f7fe <memcpy+0xe>
 800f80a:	bd10      	pop	{r4, pc}

0800f80c <memset>:
 800f80c:	4402      	add	r2, r0
 800f80e:	4603      	mov	r3, r0
 800f810:	4293      	cmp	r3, r2
 800f812:	d100      	bne.n	800f816 <memset+0xa>
 800f814:	4770      	bx	lr
 800f816:	f803 1b01 	strb.w	r1, [r3], #1
 800f81a:	e7f9      	b.n	800f810 <memset+0x4>

0800f81c <realloc>:
 800f81c:	4b02      	ldr	r3, [pc, #8]	; (800f828 <realloc+0xc>)
 800f81e:	460a      	mov	r2, r1
 800f820:	4601      	mov	r1, r0
 800f822:	6818      	ldr	r0, [r3, #0]
 800f824:	f000 b8da 	b.w	800f9dc <_realloc_r>
 800f828:	240001dc 	.word	0x240001dc

0800f82c <_raise_r>:
 800f82c:	291f      	cmp	r1, #31
 800f82e:	b538      	push	{r3, r4, r5, lr}
 800f830:	4604      	mov	r4, r0
 800f832:	460d      	mov	r5, r1
 800f834:	d904      	bls.n	800f840 <_raise_r+0x14>
 800f836:	2316      	movs	r3, #22
 800f838:	6003      	str	r3, [r0, #0]
 800f83a:	f04f 30ff 	mov.w	r0, #4294967295
 800f83e:	bd38      	pop	{r3, r4, r5, pc}
 800f840:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f842:	b112      	cbz	r2, 800f84a <_raise_r+0x1e>
 800f844:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f848:	b94b      	cbnz	r3, 800f85e <_raise_r+0x32>
 800f84a:	4620      	mov	r0, r4
 800f84c:	f000 f830 	bl	800f8b0 <_getpid_r>
 800f850:	462a      	mov	r2, r5
 800f852:	4601      	mov	r1, r0
 800f854:	4620      	mov	r0, r4
 800f856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f85a:	f000 b817 	b.w	800f88c <_kill_r>
 800f85e:	2b01      	cmp	r3, #1
 800f860:	d00a      	beq.n	800f878 <_raise_r+0x4c>
 800f862:	1c59      	adds	r1, r3, #1
 800f864:	d103      	bne.n	800f86e <_raise_r+0x42>
 800f866:	2316      	movs	r3, #22
 800f868:	6003      	str	r3, [r0, #0]
 800f86a:	2001      	movs	r0, #1
 800f86c:	e7e7      	b.n	800f83e <_raise_r+0x12>
 800f86e:	2400      	movs	r4, #0
 800f870:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f874:	4628      	mov	r0, r5
 800f876:	4798      	blx	r3
 800f878:	2000      	movs	r0, #0
 800f87a:	e7e0      	b.n	800f83e <_raise_r+0x12>

0800f87c <raise>:
 800f87c:	4b02      	ldr	r3, [pc, #8]	; (800f888 <raise+0xc>)
 800f87e:	4601      	mov	r1, r0
 800f880:	6818      	ldr	r0, [r3, #0]
 800f882:	f7ff bfd3 	b.w	800f82c <_raise_r>
 800f886:	bf00      	nop
 800f888:	240001dc 	.word	0x240001dc

0800f88c <_kill_r>:
 800f88c:	b538      	push	{r3, r4, r5, lr}
 800f88e:	4d07      	ldr	r5, [pc, #28]	; (800f8ac <_kill_r+0x20>)
 800f890:	2300      	movs	r3, #0
 800f892:	4604      	mov	r4, r0
 800f894:	4608      	mov	r0, r1
 800f896:	4611      	mov	r1, r2
 800f898:	602b      	str	r3, [r5, #0]
 800f89a:	f7f5 f90d 	bl	8004ab8 <_kill>
 800f89e:	1c43      	adds	r3, r0, #1
 800f8a0:	d102      	bne.n	800f8a8 <_kill_r+0x1c>
 800f8a2:	682b      	ldr	r3, [r5, #0]
 800f8a4:	b103      	cbz	r3, 800f8a8 <_kill_r+0x1c>
 800f8a6:	6023      	str	r3, [r4, #0]
 800f8a8:	bd38      	pop	{r3, r4, r5, pc}
 800f8aa:	bf00      	nop
 800f8ac:	24001ca4 	.word	0x24001ca4

0800f8b0 <_getpid_r>:
 800f8b0:	f7f5 b8fa 	b.w	8004aa8 <_getpid>

0800f8b4 <sbrk_aligned>:
 800f8b4:	b570      	push	{r4, r5, r6, lr}
 800f8b6:	4e0e      	ldr	r6, [pc, #56]	; (800f8f0 <sbrk_aligned+0x3c>)
 800f8b8:	460c      	mov	r4, r1
 800f8ba:	6831      	ldr	r1, [r6, #0]
 800f8bc:	4605      	mov	r5, r0
 800f8be:	b911      	cbnz	r1, 800f8c6 <sbrk_aligned+0x12>
 800f8c0:	f000 f8bc 	bl	800fa3c <_sbrk_r>
 800f8c4:	6030      	str	r0, [r6, #0]
 800f8c6:	4621      	mov	r1, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	f000 f8b7 	bl	800fa3c <_sbrk_r>
 800f8ce:	1c43      	adds	r3, r0, #1
 800f8d0:	d00a      	beq.n	800f8e8 <sbrk_aligned+0x34>
 800f8d2:	1cc4      	adds	r4, r0, #3
 800f8d4:	f024 0403 	bic.w	r4, r4, #3
 800f8d8:	42a0      	cmp	r0, r4
 800f8da:	d007      	beq.n	800f8ec <sbrk_aligned+0x38>
 800f8dc:	1a21      	subs	r1, r4, r0
 800f8de:	4628      	mov	r0, r5
 800f8e0:	f000 f8ac 	bl	800fa3c <_sbrk_r>
 800f8e4:	3001      	adds	r0, #1
 800f8e6:	d101      	bne.n	800f8ec <sbrk_aligned+0x38>
 800f8e8:	f04f 34ff 	mov.w	r4, #4294967295
 800f8ec:	4620      	mov	r0, r4
 800f8ee:	bd70      	pop	{r4, r5, r6, pc}
 800f8f0:	24001ca0 	.word	0x24001ca0

0800f8f4 <_malloc_r>:
 800f8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8f8:	1ccd      	adds	r5, r1, #3
 800f8fa:	f025 0503 	bic.w	r5, r5, #3
 800f8fe:	3508      	adds	r5, #8
 800f900:	2d0c      	cmp	r5, #12
 800f902:	bf38      	it	cc
 800f904:	250c      	movcc	r5, #12
 800f906:	2d00      	cmp	r5, #0
 800f908:	4607      	mov	r7, r0
 800f90a:	db01      	blt.n	800f910 <_malloc_r+0x1c>
 800f90c:	42a9      	cmp	r1, r5
 800f90e:	d905      	bls.n	800f91c <_malloc_r+0x28>
 800f910:	230c      	movs	r3, #12
 800f912:	603b      	str	r3, [r7, #0]
 800f914:	2600      	movs	r6, #0
 800f916:	4630      	mov	r0, r6
 800f918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f91c:	4e2e      	ldr	r6, [pc, #184]	; (800f9d8 <_malloc_r+0xe4>)
 800f91e:	f000 f89d 	bl	800fa5c <__malloc_lock>
 800f922:	6833      	ldr	r3, [r6, #0]
 800f924:	461c      	mov	r4, r3
 800f926:	bb34      	cbnz	r4, 800f976 <_malloc_r+0x82>
 800f928:	4629      	mov	r1, r5
 800f92a:	4638      	mov	r0, r7
 800f92c:	f7ff ffc2 	bl	800f8b4 <sbrk_aligned>
 800f930:	1c43      	adds	r3, r0, #1
 800f932:	4604      	mov	r4, r0
 800f934:	d14d      	bne.n	800f9d2 <_malloc_r+0xde>
 800f936:	6834      	ldr	r4, [r6, #0]
 800f938:	4626      	mov	r6, r4
 800f93a:	2e00      	cmp	r6, #0
 800f93c:	d140      	bne.n	800f9c0 <_malloc_r+0xcc>
 800f93e:	6823      	ldr	r3, [r4, #0]
 800f940:	4631      	mov	r1, r6
 800f942:	4638      	mov	r0, r7
 800f944:	eb04 0803 	add.w	r8, r4, r3
 800f948:	f000 f878 	bl	800fa3c <_sbrk_r>
 800f94c:	4580      	cmp	r8, r0
 800f94e:	d13a      	bne.n	800f9c6 <_malloc_r+0xd2>
 800f950:	6821      	ldr	r1, [r4, #0]
 800f952:	3503      	adds	r5, #3
 800f954:	1a6d      	subs	r5, r5, r1
 800f956:	f025 0503 	bic.w	r5, r5, #3
 800f95a:	3508      	adds	r5, #8
 800f95c:	2d0c      	cmp	r5, #12
 800f95e:	bf38      	it	cc
 800f960:	250c      	movcc	r5, #12
 800f962:	4629      	mov	r1, r5
 800f964:	4638      	mov	r0, r7
 800f966:	f7ff ffa5 	bl	800f8b4 <sbrk_aligned>
 800f96a:	3001      	adds	r0, #1
 800f96c:	d02b      	beq.n	800f9c6 <_malloc_r+0xd2>
 800f96e:	6823      	ldr	r3, [r4, #0]
 800f970:	442b      	add	r3, r5
 800f972:	6023      	str	r3, [r4, #0]
 800f974:	e00e      	b.n	800f994 <_malloc_r+0xa0>
 800f976:	6822      	ldr	r2, [r4, #0]
 800f978:	1b52      	subs	r2, r2, r5
 800f97a:	d41e      	bmi.n	800f9ba <_malloc_r+0xc6>
 800f97c:	2a0b      	cmp	r2, #11
 800f97e:	d916      	bls.n	800f9ae <_malloc_r+0xba>
 800f980:	1961      	adds	r1, r4, r5
 800f982:	42a3      	cmp	r3, r4
 800f984:	6025      	str	r5, [r4, #0]
 800f986:	bf18      	it	ne
 800f988:	6059      	strne	r1, [r3, #4]
 800f98a:	6863      	ldr	r3, [r4, #4]
 800f98c:	bf08      	it	eq
 800f98e:	6031      	streq	r1, [r6, #0]
 800f990:	5162      	str	r2, [r4, r5]
 800f992:	604b      	str	r3, [r1, #4]
 800f994:	4638      	mov	r0, r7
 800f996:	f104 060b 	add.w	r6, r4, #11
 800f99a:	f000 f865 	bl	800fa68 <__malloc_unlock>
 800f99e:	f026 0607 	bic.w	r6, r6, #7
 800f9a2:	1d23      	adds	r3, r4, #4
 800f9a4:	1af2      	subs	r2, r6, r3
 800f9a6:	d0b6      	beq.n	800f916 <_malloc_r+0x22>
 800f9a8:	1b9b      	subs	r3, r3, r6
 800f9aa:	50a3      	str	r3, [r4, r2]
 800f9ac:	e7b3      	b.n	800f916 <_malloc_r+0x22>
 800f9ae:	6862      	ldr	r2, [r4, #4]
 800f9b0:	42a3      	cmp	r3, r4
 800f9b2:	bf0c      	ite	eq
 800f9b4:	6032      	streq	r2, [r6, #0]
 800f9b6:	605a      	strne	r2, [r3, #4]
 800f9b8:	e7ec      	b.n	800f994 <_malloc_r+0xa0>
 800f9ba:	4623      	mov	r3, r4
 800f9bc:	6864      	ldr	r4, [r4, #4]
 800f9be:	e7b2      	b.n	800f926 <_malloc_r+0x32>
 800f9c0:	4634      	mov	r4, r6
 800f9c2:	6876      	ldr	r6, [r6, #4]
 800f9c4:	e7b9      	b.n	800f93a <_malloc_r+0x46>
 800f9c6:	230c      	movs	r3, #12
 800f9c8:	603b      	str	r3, [r7, #0]
 800f9ca:	4638      	mov	r0, r7
 800f9cc:	f000 f84c 	bl	800fa68 <__malloc_unlock>
 800f9d0:	e7a1      	b.n	800f916 <_malloc_r+0x22>
 800f9d2:	6025      	str	r5, [r4, #0]
 800f9d4:	e7de      	b.n	800f994 <_malloc_r+0xa0>
 800f9d6:	bf00      	nop
 800f9d8:	24001c9c 	.word	0x24001c9c

0800f9dc <_realloc_r>:
 800f9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9e0:	4680      	mov	r8, r0
 800f9e2:	4614      	mov	r4, r2
 800f9e4:	460e      	mov	r6, r1
 800f9e6:	b921      	cbnz	r1, 800f9f2 <_realloc_r+0x16>
 800f9e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ec:	4611      	mov	r1, r2
 800f9ee:	f7ff bf81 	b.w	800f8f4 <_malloc_r>
 800f9f2:	b92a      	cbnz	r2, 800fa00 <_realloc_r+0x24>
 800f9f4:	f000 f83e 	bl	800fa74 <_free_r>
 800f9f8:	4625      	mov	r5, r4
 800f9fa:	4628      	mov	r0, r5
 800f9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa00:	f000 f884 	bl	800fb0c <_malloc_usable_size_r>
 800fa04:	4284      	cmp	r4, r0
 800fa06:	4607      	mov	r7, r0
 800fa08:	d802      	bhi.n	800fa10 <_realloc_r+0x34>
 800fa0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fa0e:	d812      	bhi.n	800fa36 <_realloc_r+0x5a>
 800fa10:	4621      	mov	r1, r4
 800fa12:	4640      	mov	r0, r8
 800fa14:	f7ff ff6e 	bl	800f8f4 <_malloc_r>
 800fa18:	4605      	mov	r5, r0
 800fa1a:	2800      	cmp	r0, #0
 800fa1c:	d0ed      	beq.n	800f9fa <_realloc_r+0x1e>
 800fa1e:	42bc      	cmp	r4, r7
 800fa20:	4622      	mov	r2, r4
 800fa22:	4631      	mov	r1, r6
 800fa24:	bf28      	it	cs
 800fa26:	463a      	movcs	r2, r7
 800fa28:	f7ff fee2 	bl	800f7f0 <memcpy>
 800fa2c:	4631      	mov	r1, r6
 800fa2e:	4640      	mov	r0, r8
 800fa30:	f000 f820 	bl	800fa74 <_free_r>
 800fa34:	e7e1      	b.n	800f9fa <_realloc_r+0x1e>
 800fa36:	4635      	mov	r5, r6
 800fa38:	e7df      	b.n	800f9fa <_realloc_r+0x1e>
	...

0800fa3c <_sbrk_r>:
 800fa3c:	b538      	push	{r3, r4, r5, lr}
 800fa3e:	4d06      	ldr	r5, [pc, #24]	; (800fa58 <_sbrk_r+0x1c>)
 800fa40:	2300      	movs	r3, #0
 800fa42:	4604      	mov	r4, r0
 800fa44:	4608      	mov	r0, r1
 800fa46:	602b      	str	r3, [r5, #0]
 800fa48:	f7f5 f850 	bl	8004aec <_sbrk>
 800fa4c:	1c43      	adds	r3, r0, #1
 800fa4e:	d102      	bne.n	800fa56 <_sbrk_r+0x1a>
 800fa50:	682b      	ldr	r3, [r5, #0]
 800fa52:	b103      	cbz	r3, 800fa56 <_sbrk_r+0x1a>
 800fa54:	6023      	str	r3, [r4, #0]
 800fa56:	bd38      	pop	{r3, r4, r5, pc}
 800fa58:	24001ca4 	.word	0x24001ca4

0800fa5c <__malloc_lock>:
 800fa5c:	4801      	ldr	r0, [pc, #4]	; (800fa64 <__malloc_lock+0x8>)
 800fa5e:	f000 b85d 	b.w	800fb1c <__retarget_lock_acquire_recursive>
 800fa62:	bf00      	nop
 800fa64:	24001ca8 	.word	0x24001ca8

0800fa68 <__malloc_unlock>:
 800fa68:	4801      	ldr	r0, [pc, #4]	; (800fa70 <__malloc_unlock+0x8>)
 800fa6a:	f000 b858 	b.w	800fb1e <__retarget_lock_release_recursive>
 800fa6e:	bf00      	nop
 800fa70:	24001ca8 	.word	0x24001ca8

0800fa74 <_free_r>:
 800fa74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa76:	2900      	cmp	r1, #0
 800fa78:	d044      	beq.n	800fb04 <_free_r+0x90>
 800fa7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa7e:	9001      	str	r0, [sp, #4]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	f1a1 0404 	sub.w	r4, r1, #4
 800fa86:	bfb8      	it	lt
 800fa88:	18e4      	addlt	r4, r4, r3
 800fa8a:	f7ff ffe7 	bl	800fa5c <__malloc_lock>
 800fa8e:	4a1e      	ldr	r2, [pc, #120]	; (800fb08 <_free_r+0x94>)
 800fa90:	9801      	ldr	r0, [sp, #4]
 800fa92:	6813      	ldr	r3, [r2, #0]
 800fa94:	b933      	cbnz	r3, 800faa4 <_free_r+0x30>
 800fa96:	6063      	str	r3, [r4, #4]
 800fa98:	6014      	str	r4, [r2, #0]
 800fa9a:	b003      	add	sp, #12
 800fa9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800faa0:	f7ff bfe2 	b.w	800fa68 <__malloc_unlock>
 800faa4:	42a3      	cmp	r3, r4
 800faa6:	d908      	bls.n	800faba <_free_r+0x46>
 800faa8:	6825      	ldr	r5, [r4, #0]
 800faaa:	1961      	adds	r1, r4, r5
 800faac:	428b      	cmp	r3, r1
 800faae:	bf01      	itttt	eq
 800fab0:	6819      	ldreq	r1, [r3, #0]
 800fab2:	685b      	ldreq	r3, [r3, #4]
 800fab4:	1949      	addeq	r1, r1, r5
 800fab6:	6021      	streq	r1, [r4, #0]
 800fab8:	e7ed      	b.n	800fa96 <_free_r+0x22>
 800faba:	461a      	mov	r2, r3
 800fabc:	685b      	ldr	r3, [r3, #4]
 800fabe:	b10b      	cbz	r3, 800fac4 <_free_r+0x50>
 800fac0:	42a3      	cmp	r3, r4
 800fac2:	d9fa      	bls.n	800faba <_free_r+0x46>
 800fac4:	6811      	ldr	r1, [r2, #0]
 800fac6:	1855      	adds	r5, r2, r1
 800fac8:	42a5      	cmp	r5, r4
 800faca:	d10b      	bne.n	800fae4 <_free_r+0x70>
 800facc:	6824      	ldr	r4, [r4, #0]
 800face:	4421      	add	r1, r4
 800fad0:	1854      	adds	r4, r2, r1
 800fad2:	42a3      	cmp	r3, r4
 800fad4:	6011      	str	r1, [r2, #0]
 800fad6:	d1e0      	bne.n	800fa9a <_free_r+0x26>
 800fad8:	681c      	ldr	r4, [r3, #0]
 800fada:	685b      	ldr	r3, [r3, #4]
 800fadc:	6053      	str	r3, [r2, #4]
 800fade:	4421      	add	r1, r4
 800fae0:	6011      	str	r1, [r2, #0]
 800fae2:	e7da      	b.n	800fa9a <_free_r+0x26>
 800fae4:	d902      	bls.n	800faec <_free_r+0x78>
 800fae6:	230c      	movs	r3, #12
 800fae8:	6003      	str	r3, [r0, #0]
 800faea:	e7d6      	b.n	800fa9a <_free_r+0x26>
 800faec:	6825      	ldr	r5, [r4, #0]
 800faee:	1961      	adds	r1, r4, r5
 800faf0:	428b      	cmp	r3, r1
 800faf2:	bf04      	itt	eq
 800faf4:	6819      	ldreq	r1, [r3, #0]
 800faf6:	685b      	ldreq	r3, [r3, #4]
 800faf8:	6063      	str	r3, [r4, #4]
 800fafa:	bf04      	itt	eq
 800fafc:	1949      	addeq	r1, r1, r5
 800fafe:	6021      	streq	r1, [r4, #0]
 800fb00:	6054      	str	r4, [r2, #4]
 800fb02:	e7ca      	b.n	800fa9a <_free_r+0x26>
 800fb04:	b003      	add	sp, #12
 800fb06:	bd30      	pop	{r4, r5, pc}
 800fb08:	24001c9c 	.word	0x24001c9c

0800fb0c <_malloc_usable_size_r>:
 800fb0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb10:	1f18      	subs	r0, r3, #4
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	bfbc      	itt	lt
 800fb16:	580b      	ldrlt	r3, [r1, r0]
 800fb18:	18c0      	addlt	r0, r0, r3
 800fb1a:	4770      	bx	lr

0800fb1c <__retarget_lock_acquire_recursive>:
 800fb1c:	4770      	bx	lr

0800fb1e <__retarget_lock_release_recursive>:
 800fb1e:	4770      	bx	lr

0800fb20 <_init>:
 800fb20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb22:	bf00      	nop
 800fb24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb26:	bc08      	pop	{r3}
 800fb28:	469e      	mov	lr, r3
 800fb2a:	4770      	bx	lr

0800fb2c <_fini>:
 800fb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb2e:	bf00      	nop
 800fb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb32:	bc08      	pop	{r3}
 800fb34:	469e      	mov	lr, r3
 800fb36:	4770      	bx	lr
