
`timescale 1ns / 10ps

module test;


wire  Halted;

reg  Clk, Reset;



MU0_test top(Halted, Clk, Reset); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/mbax3jp2/Cadence/COMP12111/MU0_test_run1/testfixture.verilog file
`include 
     "/home/mbax3jp2/Cadence/COMP12111/MU0_test_run1/testfixture.verilog"
`endif

endmodule 
