// Seed: 2105041904
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5
);
  bit id_7;
  ;
  wire id_8;
  final begin : LABEL_0
    $unsigned(57);
    ;
    id_7#(
        .id_5(1),
        .id_4(-1),
        .id_3(1),
        .id_8(-1)
    ) <= "";
  end
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output supply0 id_2
);
  assign id_2 = id_1 == id_1 ? -1 : "" & id_1 !== id_1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = id_1;
  wire [1 : 1] id_4;
endmodule
