// Seed: 1480650410
module module_0;
  initial @(posedge -1 + -1 or posedge id_1 or id_1) #1 id_2 <= #1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1.id_2 = id_2;
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3, id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (1),
        .id_10(-1)
    ),
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_22(
      id_21, -1, -1'b0
  );
  wire id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_24;
  assign id_3 = -1;
  id_25(
      1
  );
endmodule
