# VERI lab logbook

## Part 1 - Schematic to Verilog

[Experiment 1: Schematic 7-segment display](part1/ex1.md)

[Experiment 2: Verilog 7-segment display](part1/ex2.md)

[Experiment 3: 10-bit switches to hex](part1/ex3.md)

[Experiment 4: 10-bit switches to BCD](part1/ex4.md)

## Part 2 - Finite state machines

[Experiment 5: Designing and testing an 8-bit counter](part2/ex5.md)

[Experiment 6: Implementing a 16-bit counter](part2/ex6.md)

[Experiment 7: Shift register and PRBS](part2/ex7.md)

[Experiment 8: Starting line delay circuit](part2/ex8.md)

[Experiment 9: Reaction meter](part2/ex9.md)

## Part 3 - The add-on card

[Experiment 10: Interface with the DAC](part3/ex10.md)

[Experiment 11: Pulse width modulation](part3/ex11.md)

[Experiment 12: Sine wave table in ROM](part3/ex12.md)

[Experiment 13: Fixed frequency sine wave generator](part3/ex13.md)

[Experiment 14: Variable sine wave generator](part3/ex14.md)

## Part 4 - Audio signal processing
