#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 19 08:08:26 2019
# Process ID: 3848
# Current directory: G:/labs111/lab06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3956 G:\labs111\lab06\lab06.xpr
# Log file: G:/labs111/lab06/vivado.log
# Journal file: G:/labs111/lab06\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/labs111/lab06/lab06.xpr
INFO: [Project 1-313] Project file moved from 'H:/labs111/lab06' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 764.496 ; gain = 130.109
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/labs111/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/labs111/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/branch_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/branch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/forward_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/jump_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_alu_input1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_input1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_alu_input2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_input2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/pc_add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/reg_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/reg_write_data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_write_data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/labs111/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2630b2e5f854325934f8ac97d465945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'sel' [G:/labs111/lab06/lab06.srcs/sources_1/new/top.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.pc_add_4
Compiling module xil_defaultlib.mux_pc
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.jump_add
Compiling module xil_defaultlib.forward_stall
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.branch_add
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux_alu
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.mux_alu_input1
Compiling module xil_defaultlib.mux_alu_input2
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.branch_and
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.reg_write_data_mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source G:/labs111/lab06/lab06.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'G:/labs111/lab06/lab06.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 19 08:14:08 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx_Vivado/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 19 08:14:08 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 768.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/labs111/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {G:/labs111/lab06/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/labs111/lab06/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file G:/labs111/lab06/mem_inst.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 787.063 ; gain = 18.793
current_wave_config {top_tb_behav.wcfg}
top_tb_behav.wcfg
add_wave {{/top_tb/u0/mem1/memFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 450 ns
WARNING: Too many words specified in data file G:/labs111/lab06/mem_inst.txt
run 500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
WARNING: Too many words specified in data file G:/labs111/lab06/mem_inst.txt
save_wave_config {G:/labs111/lab06/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 803.418 ; gain = 0.359
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 11:45:38 2019...
