
NucleoTryNew.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a048  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  0800a218  0800a218  0000b218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a68c  0800a68c  0000c1f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a68c  0800a68c  0000b68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a694  0800a694  0000c1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a694  0800a694  0000b694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a698  0800a698  0000b698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800a69c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f8  200001f4  0800a890  0000c1f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009ec  0800a890  0000c9ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001515d  00000000  00000000  0000c224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b83  00000000  00000000  00021381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a0  00000000  00000000  00023f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f77  00000000  00000000  000252a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024057  00000000  00000000  0002621f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017fbc  00000000  00000000  0004a276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d868d  00000000  00000000  00062232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a8bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006718  00000000  00000000  0013a904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0014101c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f4 	.word	0x200001f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a200 	.word	0x0800a200

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f8 	.word	0x200001f8
 800020c:	0800a200 	.word	0x0800a200

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2uiz>:
 8000b5c:	004a      	lsls	r2, r1, #1
 8000b5e:	d211      	bcs.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b64:	d211      	bcs.n	8000b8a <__aeabi_d2uiz+0x2e>
 8000b66:	d50d      	bpl.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d40e      	bmi.n	8000b90 <__aeabi_d2uiz+0x34>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8e:	d102      	bne.n	8000b96 <__aeabi_d2uiz+0x3a>
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295
 8000b94:	4770      	bx	lr
 8000b96:	f04f 0000 	mov.w	r0, #0
 8000b9a:	4770      	bx	lr

08000b9c <__aeabi_d2f>:
 8000b9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba4:	bf24      	itt	cs
 8000ba6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000baa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bae:	d90d      	bls.n	8000bcc <__aeabi_d2f+0x30>
 8000bb0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bbc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc4:	bf08      	it	eq
 8000bc6:	f020 0001 	biceq.w	r0, r0, #1
 8000bca:	4770      	bx	lr
 8000bcc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd0:	d121      	bne.n	8000c16 <__aeabi_d2f+0x7a>
 8000bd2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd6:	bfbc      	itt	lt
 8000bd8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bdc:	4770      	bxlt	lr
 8000bde:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be6:	f1c2 0218 	rsb	r2, r2, #24
 8000bea:	f1c2 0c20 	rsb	ip, r2, #32
 8000bee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf6:	bf18      	it	ne
 8000bf8:	f040 0001 	orrne.w	r0, r0, #1
 8000bfc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c08:	ea40 000c 	orr.w	r0, r0, ip
 8000c0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c14:	e7cc      	b.n	8000bb0 <__aeabi_d2f+0x14>
 8000c16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1a:	d107      	bne.n	8000c2c <__aeabi_d2f+0x90>
 8000c1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c20:	bf1e      	ittt	ne
 8000c22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2a:	4770      	bxne	lr
 8000c2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <__aeabi_uldivmod>:
 8000c3c:	b953      	cbnz	r3, 8000c54 <__aeabi_uldivmod+0x18>
 8000c3e:	b94a      	cbnz	r2, 8000c54 <__aeabi_uldivmod+0x18>
 8000c40:	2900      	cmp	r1, #0
 8000c42:	bf08      	it	eq
 8000c44:	2800      	cmpeq	r0, #0
 8000c46:	bf1c      	itt	ne
 8000c48:	f04f 31ff 	movne.w	r1, #4294967295
 8000c4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c50:	f000 b9be 	b.w	8000fd0 <__aeabi_idiv0>
 8000c54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c5c:	f000 f83c 	bl	8000cd8 <__udivmoddi4>
 8000c60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c68:	b004      	add	sp, #16
 8000c6a:	4770      	bx	lr

08000c6c <__aeabi_d2lz>:
 8000c6c:	b538      	push	{r3, r4, r5, lr}
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2300      	movs	r3, #0
 8000c72:	4604      	mov	r4, r0
 8000c74:	460d      	mov	r5, r1
 8000c76:	f7ff ff49 	bl	8000b0c <__aeabi_dcmplt>
 8000c7a:	b928      	cbnz	r0, 8000c88 <__aeabi_d2lz+0x1c>
 8000c7c:	4620      	mov	r0, r4
 8000c7e:	4629      	mov	r1, r5
 8000c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c84:	f000 b80a 	b.w	8000c9c <__aeabi_d2ulz>
 8000c88:	4620      	mov	r0, r4
 8000c8a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8e:	f000 f805 	bl	8000c9c <__aeabi_d2ulz>
 8000c92:	4240      	negs	r0, r0
 8000c94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c98:	bd38      	pop	{r3, r4, r5, pc}
 8000c9a:	bf00      	nop

08000c9c <__aeabi_d2ulz>:
 8000c9c:	b5d0      	push	{r4, r6, r7, lr}
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <__aeabi_d2ulz+0x34>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4606      	mov	r6, r0
 8000ca4:	460f      	mov	r7, r1
 8000ca6:	f7ff fcbf 	bl	8000628 <__aeabi_dmul>
 8000caa:	f7ff ff57 	bl	8000b5c <__aeabi_d2uiz>
 8000cae:	4604      	mov	r4, r0
 8000cb0:	f7ff fc40 	bl	8000534 <__aeabi_ui2d>
 8000cb4:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <__aeabi_d2ulz+0x38>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f7ff fcb6 	bl	8000628 <__aeabi_dmul>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	4639      	mov	r1, r7
 8000cc4:	f7ff faf8 	bl	80002b8 <__aeabi_dsub>
 8000cc8:	f7ff ff48 	bl	8000b5c <__aeabi_d2uiz>
 8000ccc:	4621      	mov	r1, r4
 8000cce:	bdd0      	pop	{r4, r6, r7, pc}
 8000cd0:	3df00000 	.word	0x3df00000
 8000cd4:	41f00000 	.word	0x41f00000

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	468e      	mov	lr, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	4688      	mov	r8, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4617      	mov	r7, r2
 8000cec:	d962      	bls.n	8000db4 <__udivmoddi4+0xdc>
 8000cee:	fab2 f682 	clz	r6, r2
 8000cf2:	b14e      	cbz	r6, 8000d08 <__udivmoddi4+0x30>
 8000cf4:	f1c6 0320 	rsb	r3, r6, #32
 8000cf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000d00:	40b7      	lsls	r7, r6
 8000d02:	ea43 0808 	orr.w	r8, r3, r8
 8000d06:	40b4      	lsls	r4, r6
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	fa1f fc87 	uxth.w	ip, r7
 8000d10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d14:	0c23      	lsrs	r3, r4, #16
 8000d16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d2c:	f080 80ea 	bcs.w	8000f04 <__udivmoddi4+0x22c>
 8000d30:	429a      	cmp	r2, r3
 8000d32:	f240 80e7 	bls.w	8000f04 <__udivmoddi4+0x22c>
 8000d36:	3902      	subs	r1, #2
 8000d38:	443b      	add	r3, r7
 8000d3a:	1a9a      	subs	r2, r3, r2
 8000d3c:	b2a3      	uxth	r3, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4e:	459c      	cmp	ip, r3
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0x8e>
 8000d52:	18fb      	adds	r3, r7, r3
 8000d54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d58:	f080 80d6 	bcs.w	8000f08 <__udivmoddi4+0x230>
 8000d5c:	459c      	cmp	ip, r3
 8000d5e:	f240 80d3 	bls.w	8000f08 <__udivmoddi4+0x230>
 8000d62:	443b      	add	r3, r7
 8000d64:	3802      	subs	r0, #2
 8000d66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6a:	eba3 030c 	sub.w	r3, r3, ip
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11d      	cbz	r5, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40f3      	lsrs	r3, r6
 8000d74:	2200      	movs	r2, #0
 8000d76:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d905      	bls.n	8000d8e <__udivmoddi4+0xb6>
 8000d82:	b10d      	cbz	r5, 8000d88 <__udivmoddi4+0xb0>
 8000d84:	e9c5 0100 	strd	r0, r1, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e7f5      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000d8e:	fab3 f183 	clz	r1, r3
 8000d92:	2900      	cmp	r1, #0
 8000d94:	d146      	bne.n	8000e24 <__udivmoddi4+0x14c>
 8000d96:	4573      	cmp	r3, lr
 8000d98:	d302      	bcc.n	8000da0 <__udivmoddi4+0xc8>
 8000d9a:	4282      	cmp	r2, r0
 8000d9c:	f200 8105 	bhi.w	8000faa <__udivmoddi4+0x2d2>
 8000da0:	1a84      	subs	r4, r0, r2
 8000da2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000da6:	2001      	movs	r0, #1
 8000da8:	4690      	mov	r8, r2
 8000daa:	2d00      	cmp	r5, #0
 8000dac:	d0e5      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000dae:	e9c5 4800 	strd	r4, r8, [r5]
 8000db2:	e7e2      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f000 8090 	beq.w	8000eda <__udivmoddi4+0x202>
 8000dba:	fab2 f682 	clz	r6, r2
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	f040 80a4 	bne.w	8000f0c <__udivmoddi4+0x234>
 8000dc4:	1a8a      	subs	r2, r1, r2
 8000dc6:	0c03      	lsrs	r3, r0, #16
 8000dc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dcc:	b280      	uxth	r0, r0
 8000dce:	b2bc      	uxth	r4, r7
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dde:	fb04 f20c 	mul.w	r2, r4, ip
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x11e>
 8000de6:	18fb      	adds	r3, r7, r3
 8000de8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x11c>
 8000dee:	429a      	cmp	r2, r3
 8000df0:	f200 80e0 	bhi.w	8000fb4 <__udivmoddi4+0x2dc>
 8000df4:	46c4      	mov	ip, r8
 8000df6:	1a9b      	subs	r3, r3, r2
 8000df8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e04:	fb02 f404 	mul.w	r4, r2, r4
 8000e08:	429c      	cmp	r4, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x144>
 8000e0c:	18fb      	adds	r3, r7, r3
 8000e0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x142>
 8000e14:	429c      	cmp	r4, r3
 8000e16:	f200 80ca 	bhi.w	8000fae <__udivmoddi4+0x2d6>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	1b1b      	subs	r3, r3, r4
 8000e1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e22:	e7a5      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e24:	f1c1 0620 	rsb	r6, r1, #32
 8000e28:	408b      	lsls	r3, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	431f      	orrs	r7, r3
 8000e30:	fa0e f401 	lsl.w	r4, lr, r1
 8000e34:	fa20 f306 	lsr.w	r3, r0, r6
 8000e38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e40:	4323      	orrs	r3, r4
 8000e42:	fa00 f801 	lsl.w	r8, r0, r1
 8000e46:	fa1f fc87 	uxth.w	ip, r7
 8000e4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e4e:	0c1c      	lsrs	r4, r3, #16
 8000e50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e62:	d909      	bls.n	8000e78 <__udivmoddi4+0x1a0>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e6a:	f080 809c 	bcs.w	8000fa6 <__udivmoddi4+0x2ce>
 8000e6e:	45a6      	cmp	lr, r4
 8000e70:	f240 8099 	bls.w	8000fa6 <__udivmoddi4+0x2ce>
 8000e74:	3802      	subs	r0, #2
 8000e76:	443c      	add	r4, r7
 8000e78:	eba4 040e 	sub.w	r4, r4, lr
 8000e7c:	fa1f fe83 	uxth.w	lr, r3
 8000e80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e84:	fb09 4413 	mls	r4, r9, r3, r4
 8000e88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e90:	45a4      	cmp	ip, r4
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x1ce>
 8000e94:	193c      	adds	r4, r7, r4
 8000e96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e9a:	f080 8082 	bcs.w	8000fa2 <__udivmoddi4+0x2ca>
 8000e9e:	45a4      	cmp	ip, r4
 8000ea0:	d97f      	bls.n	8000fa2 <__udivmoddi4+0x2ca>
 8000ea2:	3b02      	subs	r3, #2
 8000ea4:	443c      	add	r4, r7
 8000ea6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eaa:	eba4 040c 	sub.w	r4, r4, ip
 8000eae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eb2:	4564      	cmp	r4, ip
 8000eb4:	4673      	mov	r3, lr
 8000eb6:	46e1      	mov	r9, ip
 8000eb8:	d362      	bcc.n	8000f80 <__udivmoddi4+0x2a8>
 8000eba:	d05f      	beq.n	8000f7c <__udivmoddi4+0x2a4>
 8000ebc:	b15d      	cbz	r5, 8000ed6 <__udivmoddi4+0x1fe>
 8000ebe:	ebb8 0203 	subs.w	r2, r8, r3
 8000ec2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ec6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eca:	fa22 f301 	lsr.w	r3, r2, r1
 8000ece:	431e      	orrs	r6, r3
 8000ed0:	40cc      	lsrs	r4, r1
 8000ed2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	e74f      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000eda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ede:	0c01      	lsrs	r1, r0, #16
 8000ee0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ee4:	b280      	uxth	r0, r0
 8000ee6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eea:	463b      	mov	r3, r7
 8000eec:	4638      	mov	r0, r7
 8000eee:	463c      	mov	r4, r7
 8000ef0:	46b8      	mov	r8, r7
 8000ef2:	46be      	mov	lr, r7
 8000ef4:	2620      	movs	r6, #32
 8000ef6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000efa:	eba2 0208 	sub.w	r2, r2, r8
 8000efe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f02:	e766      	b.n	8000dd2 <__udivmoddi4+0xfa>
 8000f04:	4601      	mov	r1, r0
 8000f06:	e718      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f08:	4610      	mov	r0, r2
 8000f0a:	e72c      	b.n	8000d66 <__udivmoddi4+0x8e>
 8000f0c:	f1c6 0220 	rsb	r2, r6, #32
 8000f10:	fa2e f302 	lsr.w	r3, lr, r2
 8000f14:	40b7      	lsls	r7, r6
 8000f16:	40b1      	lsls	r1, r6
 8000f18:	fa20 f202 	lsr.w	r2, r0, r2
 8000f1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f20:	430a      	orrs	r2, r1
 8000f22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f26:	b2bc      	uxth	r4, r7
 8000f28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb08 f904 	mul.w	r9, r8, r4
 8000f36:	40b0      	lsls	r0, r6
 8000f38:	4589      	cmp	r9, r1
 8000f3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f3e:	b280      	uxth	r0, r0
 8000f40:	d93e      	bls.n	8000fc0 <__udivmoddi4+0x2e8>
 8000f42:	1879      	adds	r1, r7, r1
 8000f44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f48:	d201      	bcs.n	8000f4e <__udivmoddi4+0x276>
 8000f4a:	4589      	cmp	r9, r1
 8000f4c:	d81f      	bhi.n	8000f8e <__udivmoddi4+0x2b6>
 8000f4e:	eba1 0109 	sub.w	r1, r1, r9
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fb09 f804 	mul.w	r8, r9, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	b292      	uxth	r2, r2
 8000f60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f64:	4542      	cmp	r2, r8
 8000f66:	d229      	bcs.n	8000fbc <__udivmoddi4+0x2e4>
 8000f68:	18ba      	adds	r2, r7, r2
 8000f6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6e:	d2c4      	bcs.n	8000efa <__udivmoddi4+0x222>
 8000f70:	4542      	cmp	r2, r8
 8000f72:	d2c2      	bcs.n	8000efa <__udivmoddi4+0x222>
 8000f74:	f1a9 0102 	sub.w	r1, r9, #2
 8000f78:	443a      	add	r2, r7
 8000f7a:	e7be      	b.n	8000efa <__udivmoddi4+0x222>
 8000f7c:	45f0      	cmp	r8, lr
 8000f7e:	d29d      	bcs.n	8000ebc <__udivmoddi4+0x1e4>
 8000f80:	ebbe 0302 	subs.w	r3, lr, r2
 8000f84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f88:	3801      	subs	r0, #1
 8000f8a:	46e1      	mov	r9, ip
 8000f8c:	e796      	b.n	8000ebc <__udivmoddi4+0x1e4>
 8000f8e:	eba7 0909 	sub.w	r9, r7, r9
 8000f92:	4449      	add	r1, r9
 8000f94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9c:	fb09 f804 	mul.w	r8, r9, r4
 8000fa0:	e7db      	b.n	8000f5a <__udivmoddi4+0x282>
 8000fa2:	4673      	mov	r3, lr
 8000fa4:	e77f      	b.n	8000ea6 <__udivmoddi4+0x1ce>
 8000fa6:	4650      	mov	r0, sl
 8000fa8:	e766      	b.n	8000e78 <__udivmoddi4+0x1a0>
 8000faa:	4608      	mov	r0, r1
 8000fac:	e6fd      	b.n	8000daa <__udivmoddi4+0xd2>
 8000fae:	443b      	add	r3, r7
 8000fb0:	3a02      	subs	r2, #2
 8000fb2:	e733      	b.n	8000e1c <__udivmoddi4+0x144>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	443b      	add	r3, r7
 8000fba:	e71c      	b.n	8000df6 <__udivmoddi4+0x11e>
 8000fbc:	4649      	mov	r1, r9
 8000fbe:	e79c      	b.n	8000efa <__udivmoddi4+0x222>
 8000fc0:	eba1 0109 	sub.w	r1, r1, r9
 8000fc4:	46c4      	mov	ip, r8
 8000fc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fca:	fb09 f804 	mul.w	r8, r9, r4
 8000fce:	e7c4      	b.n	8000f5a <__udivmoddi4+0x282>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// --- 1. UART INTERRUPT ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a23      	ldr	r2, [pc, #140]	@ (8001070 <HAL_UART_RxCpltCallback+0x9c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d140      	bne.n	8001068 <HAL_UART_RxCpltCallback+0x94>
        if (rx_byte == '\n' || rx_byte == '\r') {
 8000fe6:	4b23      	ldr	r3, [pc, #140]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b0a      	cmp	r3, #10
 8000fec:	d003      	beq.n	8000ff6 <HAL_UART_RxCpltCallback+0x22>
 8000fee:	4b21      	ldr	r3, [pc, #132]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b0d      	cmp	r3, #13
 8000ff4:	d124      	bne.n	8001040 <HAL_UART_RxCpltCallback+0x6c>
            rx_buffer[rx_index] = '\0';
 8000ff6:	4b20      	ldr	r3, [pc, #128]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 8000ffe:	2100      	movs	r1, #0
 8001000:	5499      	strb	r1, [r3, r2]
            if (rx_index > 0) {
 8001002:	4b1d      	ldr	r3, [pc, #116]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d016      	beq.n	8001038 <HAL_UART_RxCpltCallback+0x64>
                target_angle = atof(rx_buffer);
 800100a:	481c      	ldr	r0, [pc, #112]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 800100c:	f006 fa94 	bl	8007538 <atof>
 8001010:	ec53 2b10 	vmov	r2, r3, d0
 8001014:	4610      	mov	r0, r2
 8001016:	4619      	mov	r1, r3
 8001018:	f7ff fdc0 	bl	8000b9c <__aeabi_d2f>
 800101c:	4603      	mov	r3, r0
 800101e:	4a18      	ldr	r2, [pc, #96]	@ (8001080 <HAL_UART_RxCpltCallback+0xac>)
 8001020:	6013      	str	r3, [r2, #0]
                pid.prevError = 0;
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <HAL_UART_RxCpltCallback+0xb0>)
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
                pid.integral = 0;
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <HAL_UART_RxCpltCallback+0xb0>)
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
                new_command_received = 1;
 8001032:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <HAL_UART_RxCpltCallback+0xb4>)
 8001034:	2201      	movs	r2, #1
 8001036:	701a      	strb	r2, [r3, #0]
            }
            rx_index = 0;
 8001038:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 800103a:	2200      	movs	r2, #0
 800103c:	701a      	strb	r2, [r3, #0]
 800103e:	e00e      	b.n	800105e <HAL_UART_RxCpltCallback+0x8a>
        } else {
            if (rx_index < RX_BUFFER_SIZE - 1) rx_buffer[rx_index++] = rx_byte;
 8001040:	4b0d      	ldr	r3, [pc, #52]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b12      	cmp	r3, #18
 8001046:	d80a      	bhi.n	800105e <HAL_UART_RxCpltCallback+0x8a>
 8001048:	4b0b      	ldr	r3, [pc, #44]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	1c5a      	adds	r2, r3, #1
 800104e:	b2d1      	uxtb	r1, r2
 8001050:	4a09      	ldr	r2, [pc, #36]	@ (8001078 <HAL_UART_RxCpltCallback+0xa4>)
 8001052:	7011      	strb	r1, [r2, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001058:	7819      	ldrb	r1, [r3, #0]
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <HAL_UART_RxCpltCallback+0xa8>)
 800105c:	5499      	strb	r1, [r3, r2]
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 800105e:	2201      	movs	r2, #1
 8001060:	4904      	ldr	r1, [pc, #16]	@ (8001074 <HAL_UART_RxCpltCallback+0xa0>)
 8001062:	480a      	ldr	r0, [pc, #40]	@ (800108c <HAL_UART_RxCpltCallback+0xb8>)
 8001064:	f004 ffd7 	bl	8006016 <HAL_UART_Receive_IT>
    }
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40004800 	.word	0x40004800
 8001074:	2000087a 	.word	0x2000087a
 8001078:	20000890 	.word	0x20000890
 800107c:	2000087c 	.word	0x2000087c
 8001080:	20000868 	.word	0x20000868
 8001084:	20000000 	.word	0x20000000
 8001088:	2000086c 	.word	0x2000086c
 800108c:	2000033c 	.word	0x2000033c

08001090 <_write>:

// --- 2. SAFE PRINTF ---
int _write(int file, char *ptr, int len) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 10);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	230a      	movs	r3, #10
 80010a2:	68b9      	ldr	r1, [r7, #8]
 80010a4:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <_write+0x24>)
 80010a6:	f004 ff2b 	bl	8005f00 <HAL_UART_Transmit>
    return len;
 80010aa:	687b      	ldr	r3, [r7, #4]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	2000033c 	.word	0x2000033c

080010b8 <AS5600_ReadAngle>:

// --- 3. AS5600 Read ---
uint16_t AS5600_ReadAngle(void) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af02      	add	r7, sp, #8
    uint8_t rawData[2];
    if(HAL_I2C_Master_Transmit(&hi2c1, AS5600_ADDR, (uint8_t[]){AS5600_RAW_ANGLE_REG}, 1, 10) != HAL_OK) return 9999;
 80010be:	230c      	movs	r3, #12
 80010c0:	703b      	strb	r3, [r7, #0]
 80010c2:	463a      	mov	r2, r7
 80010c4:	230a      	movs	r3, #10
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	216c      	movs	r1, #108	@ 0x6c
 80010cc:	4811      	ldr	r0, [pc, #68]	@ (8001114 <AS5600_ReadAngle+0x5c>)
 80010ce:	f001 fe05 	bl	8002cdc <HAL_I2C_Master_Transmit>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <AS5600_ReadAngle+0x26>
 80010d8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80010dc:	e016      	b.n	800110c <AS5600_ReadAngle+0x54>
    if (HAL_I2C_Master_Receive(&hi2c1, AS5600_ADDR, rawData, 2, 10) == HAL_OK) {
 80010de:	1d3a      	adds	r2, r7, #4
 80010e0:	230a      	movs	r3, #10
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2302      	movs	r3, #2
 80010e6:	216c      	movs	r1, #108	@ 0x6c
 80010e8:	480a      	ldr	r0, [pc, #40]	@ (8001114 <AS5600_ReadAngle+0x5c>)
 80010ea:	f001 fef5 	bl	8002ed8 <HAL_I2C_Master_Receive>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d109      	bne.n	8001108 <AS5600_ReadAngle+0x50>
        return ((uint16_t)rawData[0] << 8) | rawData[1];
 80010f4:	793b      	ldrb	r3, [r7, #4]
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	021b      	lsls	r3, r3, #8
 80010fa:	b21a      	sxth	r2, r3
 80010fc:	797b      	ldrb	r3, [r7, #5]
 80010fe:	b21b      	sxth	r3, r3
 8001100:	4313      	orrs	r3, r2
 8001102:	b21b      	sxth	r3, r3
 8001104:	b29b      	uxth	r3, r3
 8001106:	e001      	b.n	800110c <AS5600_ReadAngle+0x54>
    }
    return 9999;
 8001108:	f242 730f 	movw	r3, #9999	@ 0x270f
}
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000210 	.word	0x20000210

08001118 <PID_Compute>:

// --- 4. PID Compute ---
float PID_Compute(float setpoint, float measured) {
 8001118:	b480      	push	{r7}
 800111a:	b087      	sub	sp, #28
 800111c:	af00      	add	r7, sp, #0
 800111e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001122:	edc7 0a00 	vstr	s1, [r7]
    float error = setpoint - measured;
 8001126:	ed97 7a01 	vldr	s14, [r7, #4]
 800112a:	edd7 7a00 	vldr	s15, [r7]
 800112e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001132:	edc7 7a05 	vstr	s15, [r7, #20]
    float P = pid.Kp * error;
 8001136:	4b2c      	ldr	r3, [pc, #176]	@ (80011e8 <PID_Compute+0xd0>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001144:	edc7 7a04 	vstr	s15, [r7, #16]

    // Integral (Simplified windup guard)
    pid.integral += error;
 8001148:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <PID_Compute+0xd0>)
 800114a:	ed93 7a04 	vldr	s14, [r3, #16]
 800114e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001156:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <PID_Compute+0xd0>)
 8001158:	edc3 7a04 	vstr	s15, [r3, #16]
    if (pid.integral > 500) pid.integral = 500;
 800115c:	4b22      	ldr	r3, [pc, #136]	@ (80011e8 <PID_Compute+0xd0>)
 800115e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001162:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80011ec <PID_Compute+0xd4>
 8001166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116e:	dd02      	ble.n	8001176 <PID_Compute+0x5e>
 8001170:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <PID_Compute+0xd0>)
 8001172:	4a1f      	ldr	r2, [pc, #124]	@ (80011f0 <PID_Compute+0xd8>)
 8001174:	611a      	str	r2, [r3, #16]
    if (pid.integral < -500) pid.integral = -500;
 8001176:	4b1c      	ldr	r3, [pc, #112]	@ (80011e8 <PID_Compute+0xd0>)
 8001178:	edd3 7a04 	vldr	s15, [r3, #16]
 800117c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80011f4 <PID_Compute+0xdc>
 8001180:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001188:	d502      	bpl.n	8001190 <PID_Compute+0x78>
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <PID_Compute+0xd0>)
 800118c:	4a1a      	ldr	r2, [pc, #104]	@ (80011f8 <PID_Compute+0xe0>)
 800118e:	611a      	str	r2, [r3, #16]

    float I = pid.Ki * pid.integral;
 8001190:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <PID_Compute+0xd0>)
 8001192:	ed93 7a01 	vldr	s14, [r3, #4]
 8001196:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <PID_Compute+0xd0>)
 8001198:	edd3 7a04 	vldr	s15, [r3, #16]
 800119c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a0:	edc7 7a03 	vstr	s15, [r7, #12]
    float D = pid.Kd * (error - pid.prevError);
 80011a4:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <PID_Compute+0xd0>)
 80011a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80011aa:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <PID_Compute+0xd0>)
 80011ac:	edd3 7a03 	vldr	s15, [r3, #12]
 80011b0:	edd7 6a05 	vldr	s13, [r7, #20]
 80011b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80011b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011bc:	edc7 7a02 	vstr	s15, [r7, #8]
    pid.prevError = error;
 80011c0:	4a09      	ldr	r2, [pc, #36]	@ (80011e8 <PID_Compute+0xd0>)
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	60d3      	str	r3, [r2, #12]

    return P + I + D;
 80011c6:	ed97 7a04 	vldr	s14, [r7, #16]
 80011ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80011ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80011d6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80011da:	eeb0 0a67 	vmov.f32	s0, s15
 80011de:	371c      	adds	r7, #28
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	20000000 	.word	0x20000000
 80011ec:	43fa0000 	.word	0x43fa0000
 80011f0:	43fa0000 	.word	0x43fa0000
 80011f4:	c3fa0000 	.word	0xc3fa0000
 80011f8:	c3fa0000 	.word	0xc3fa0000

080011fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b092      	sub	sp, #72	@ 0x48
 8001200:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001202:	f001 f825 	bl	8002250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001206:	f000 f9cf 	bl	80015a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800120a:	f000 fc01 	bl	8001a10 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800120e:	f000 fba7 	bl	8001960 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001212:	f000 fbcf 	bl	80019b4 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001216:	f000 fa33 	bl	8001680 <MX_I2C1_Init>
  MX_TIM3_Init();
 800121a:	f000 fab3 	bl	8001784 <MX_TIM3_Init>
  MX_TIM4_Init();
 800121e:	f000 fb29 	bl	8001874 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001222:	f000 fa5b 	bl	80016dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // --- A. START PERIPHERALS ---
  HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001226:	2201      	movs	r2, #1
 8001228:	4962      	ldr	r1, [pc, #392]	@ (80013b4 <main+0x1b8>)
 800122a:	4863      	ldr	r0, [pc, #396]	@ (80013b8 <main+0x1bc>)
 800122c:	f004 fef3 	bl	8006016 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // AS5600 Motor PID
 8001230:	2100      	movs	r1, #0
 8001232:	4862      	ldr	r0, [pc, #392]	@ (80013bc <main+0x1c0>)
 8001234:	f003 fefc 	bl	8005030 <HAL_TIM_PWM_Start>

  // --- B. START RHINO MOTOR (Continuous Rotation) ---
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001238:	2100      	movs	r1, #0
 800123a:	4861      	ldr	r0, [pc, #388]	@ (80013c0 <main+0x1c4>)
 800123c:	f003 fef8 	bl	8005030 <HAL_TIM_PWM_Start>
  // Force 20kHz Frequency (ARR=4199)
  __HAL_TIM_SET_AUTORELOAD(&htim4, 4199);
 8001240:	4b5f      	ldr	r3, [pc, #380]	@ (80013c0 <main+0x1c4>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001248:	62da      	str	r2, [r3, #44]	@ 0x2c
 800124a:	4b5d      	ldr	r3, [pc, #372]	@ (80013c0 <main+0x1c4>)
 800124c:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001250:	60da      	str	r2, [r3, #12]
  // Set Direction
  HAL_GPIO_WritePin(RHINO_DIR_GPIO_Port, RHINO_DIR_Pin, GPIO_PIN_SET);
 8001252:	2201      	movs	r2, #1
 8001254:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001258:	485a      	ldr	r0, [pc, #360]	@ (80013c4 <main+0x1c8>)
 800125a:	f001 fbc7 	bl	80029ec <HAL_GPIO_WritePin>
  // Set Speed (50% Duty)
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 2100);
 800125e:	4b58      	ldr	r3, [pc, #352]	@ (80013c0 <main+0x1c4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f640 0234 	movw	r2, #2100	@ 0x834
 8001266:	635a      	str	r2, [r3, #52]	@ 0x34

  // --- C. START RHINO ENCODER ---
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001268:	213c      	movs	r1, #60	@ 0x3c
 800126a:	4857      	ldr	r0, [pc, #348]	@ (80013c8 <main+0x1cc>)
 800126c:	f004 f84e 	bl	800530c <HAL_TIM_Encoder_Start>

  printf("\r\n--- SYSTEM REBOOT ---\r\n");
 8001270:	4856      	ldr	r0, [pc, #344]	@ (80013cc <main+0x1d0>)
 8001272:	f007 f89f 	bl	80083b4 <puts>
  printf("--- Rhino Motor & Encoder Active ---\r\n");
 8001276:	4856      	ldr	r0, [pc, #344]	@ (80013d0 <main+0x1d4>)
 8001278:	f007 f89c 	bl	80083b4 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // A. Heartbeat
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800127c:	2101      	movs	r1, #1
 800127e:	4855      	ldr	r0, [pc, #340]	@ (80013d4 <main+0x1d8>)
 8001280:	f001 fbcd 	bl	8002a1e <HAL_GPIO_TogglePin>

    // B. Command Confirmation
    if (new_command_received) {
 8001284:	4b54      	ldr	r3, [pc, #336]	@ (80013d8 <main+0x1dc>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00c      	beq.n	80012a8 <main+0xac>
        printf("\r\n>>> New Target: %.2f <<<\r\n", target_angle);
 800128e:	4b53      	ldr	r3, [pc, #332]	@ (80013dc <main+0x1e0>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f970 	bl	8000578 <__aeabi_f2d>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4850      	ldr	r0, [pc, #320]	@ (80013e0 <main+0x1e4>)
 800129e:	f007 f821 	bl	80082e4 <iprintf>
        new_command_received = 0;
 80012a2:	4b4d      	ldr	r3, [pc, #308]	@ (80013d8 <main+0x1dc>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
    }

    // C. Read AS5600 Position (Existing PID Logic)
    uint16_t curr_raw = AS5600_ReadAngle();
 80012a8:	f7ff ff06 	bl	80010b8 <AS5600_ReadAngle>
 80012ac:	4603      	mov	r3, r0
 80012ae:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (curr_raw != 9999) {
 80012b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80012b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012b6:	4293      	cmp	r3, r2
 80012b8:	f000 8159 	beq.w	800156e <main+0x372>
        // Multi-Turn Logic
        if (first_reading) { prev_raw_angle = curr_raw; first_reading = 0; }
 80012bc:	4b49      	ldr	r3, [pc, #292]	@ (80013e4 <main+0x1e8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d005      	beq.n	80012d0 <main+0xd4>
 80012c4:	4a48      	ldr	r2, [pc, #288]	@ (80013e8 <main+0x1ec>)
 80012c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80012c8:	8013      	strh	r3, [r2, #0]
 80012ca:	4b46      	ldr	r3, [pc, #280]	@ (80013e4 <main+0x1e8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
        int delta = (int)curr_raw - (int)prev_raw_angle;
 80012d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80012d2:	4a45      	ldr	r2, [pc, #276]	@ (80013e8 <main+0x1ec>)
 80012d4:	8812      	ldrh	r2, [r2, #0]
 80012d6:	1a9b      	subs	r3, r3, r2
 80012d8:	623b      	str	r3, [r7, #32]
        if (delta < -2048) global_revolutions++;
 80012da:	6a3b      	ldr	r3, [r7, #32]
 80012dc:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80012e0:	da05      	bge.n	80012ee <main+0xf2>
 80012e2:	4b42      	ldr	r3, [pc, #264]	@ (80013ec <main+0x1f0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	3301      	adds	r3, #1
 80012e8:	4a40      	ldr	r2, [pc, #256]	@ (80013ec <main+0x1f0>)
 80012ea:	6013      	str	r3, [r2, #0]
 80012ec:	e008      	b.n	8001300 <main+0x104>
        else if (delta > 2048) global_revolutions--;
 80012ee:	6a3b      	ldr	r3, [r7, #32]
 80012f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80012f4:	dd04      	ble.n	8001300 <main+0x104>
 80012f6:	4b3d      	ldr	r3, [pc, #244]	@ (80013ec <main+0x1f0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	4a3b      	ldr	r2, [pc, #236]	@ (80013ec <main+0x1f0>)
 80012fe:	6013      	str	r3, [r2, #0]
        prev_raw_angle = curr_raw;
 8001300:	4a39      	ldr	r2, [pc, #228]	@ (80013e8 <main+0x1ec>)
 8001302:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001304:	8013      	strh	r3, [r2, #0]

        float total_motor_deg = (global_revolutions * 360.0f) + ((curr_raw * 360.0f) / 4096.0f);
 8001306:	4b39      	ldr	r3, [pc, #228]	@ (80013ec <main+0x1f0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	ee07 3a90 	vmov	s15, r3
 800130e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001312:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80013f0 <main+0x1f4>
 8001316:	ee27 7a87 	vmul.f32	s14, s15, s14
 800131a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800131c:	ee07 3a90 	vmov	s15, r3
 8001320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001324:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80013f0 <main+0x1f4>
 8001328:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800132c:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80013f4 <main+0x1f8>
 8001330:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001338:	edc7 7a07 	vstr	s15, [r7, #28]
        current_output_angle = total_motor_deg / GEAR_RATIO;
 800133c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001340:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80013f8 <main+0x1fc>
 8001344:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001348:	4b2c      	ldr	r3, [pc, #176]	@ (80013fc <main+0x200>)
 800134a:	edc3 7a00 	vstr	s15, [r3]

        // D. PID Loop
        float pid_output = PID_Compute(target_angle, current_output_angle);
 800134e:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <main+0x1e0>)
 8001350:	edd3 7a00 	vldr	s15, [r3]
 8001354:	4b29      	ldr	r3, [pc, #164]	@ (80013fc <main+0x200>)
 8001356:	ed93 7a00 	vldr	s14, [r3]
 800135a:	eef0 0a47 	vmov.f32	s1, s14
 800135e:	eeb0 0a67 	vmov.f32	s0, s15
 8001362:	f7ff fed9 	bl	8001118 <PID_Compute>
 8001366:	ed87 0a06 	vstr	s0, [r7, #24]

        // E. Motor Control (TIM3 - Stepper/DC1)
        if (fabs(target_angle - current_output_angle) < 0.5f) {
 800136a:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <main+0x1e0>)
 800136c:	ed93 7a00 	vldr	s14, [r3]
 8001370:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <main+0x200>)
 8001372:	edd3 7a00 	vldr	s15, [r3]
 8001376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137a:	eef0 7ae7 	vabs.f32	s15, s15
 800137e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001382:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138a:	d508      	bpl.n	800139e <main+0x1a2>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800138c:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <main+0x1c0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2200      	movs	r2, #0
 8001392:	635a      	str	r2, [r3, #52]	@ 0x34
            pid.integral = 0;
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <main+0x204>)
 8001396:	f04f 0200 	mov.w	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
 800139c:	e073      	b.n	8001486 <main+0x28a>
        }
        else {
            GPIO_PinState dir_state;
            if (pid_output > 0) {
 800139e:	edd7 7a06 	vldr	s15, [r7, #24]
 80013a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	dd2b      	ble.n	8001404 <main+0x208>
                dir_state = (MOTOR_INVERT_DIR) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 80013ac:	2301      	movs	r3, #1
 80013ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80013b2:	e02a      	b.n	800140a <main+0x20e>
 80013b4:	2000087a 	.word	0x2000087a
 80013b8:	2000033c 	.word	0x2000033c
 80013bc:	200002ac 	.word	0x200002ac
 80013c0:	200002f4 	.word	0x200002f4
 80013c4:	40020c00 	.word	0x40020c00
 80013c8:	20000264 	.word	0x20000264
 80013cc:	0800a218 	.word	0x0800a218
 80013d0:	0800a234 	.word	0x0800a234
 80013d4:	40020400 	.word	0x40020400
 80013d8:	2000086c 	.word	0x2000086c
 80013dc:	20000868 	.word	0x20000868
 80013e0:	0800a25c 	.word	0x0800a25c
 80013e4:	2000001c 	.word	0x2000001c
 80013e8:	20000878 	.word	0x20000878
 80013ec:	20000874 	.word	0x20000874
 80013f0:	43b40000 	.word	0x43b40000
 80013f4:	45800000 	.word	0x45800000
 80013f8:	4128f5c3 	.word	0x4128f5c3
 80013fc:	20000870 	.word	0x20000870
 8001400:	20000000 	.word	0x20000000
            } else {
                dir_state = (MOTOR_INVERT_DIR) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }
            HAL_GPIO_WritePin(STEP_DIR_GPIO_Port, STEP_DIR_Pin, dir_state);
 800140a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800140e:	461a      	mov	r2, r3
 8001410:	2104      	movs	r1, #4
 8001412:	4859      	ldr	r0, [pc, #356]	@ (8001578 <main+0x37c>)
 8001414:	f001 faea 	bl	80029ec <HAL_GPIO_WritePin>

            float freq = fabs(pid_output);
 8001418:	edd7 7a06 	vldr	s15, [r7, #24]
 800141c:	eef0 7ae7 	vabs.f32	s15, s15
 8001420:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
            if (freq > pid.outputLimit) freq = pid.outputLimit;
 8001424:	4b55      	ldr	r3, [pc, #340]	@ (800157c <main+0x380>)
 8001426:	edd3 7a05 	vldr	s15, [r3, #20]
 800142a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800142e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	dd02      	ble.n	800143e <main+0x242>
 8001438:	4b50      	ldr	r3, [pc, #320]	@ (800157c <main+0x380>)
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	633b      	str	r3, [r7, #48]	@ 0x30
            if (freq < pid.minOutput) freq = pid.minOutput;
 800143e:	4b4f      	ldr	r3, [pc, #316]	@ (800157c <main+0x380>)
 8001440:	edd3 7a06 	vldr	s15, [r3, #24]
 8001444:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001448:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800144c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001450:	d502      	bpl.n	8001458 <main+0x25c>
 8001452:	4b4a      	ldr	r3, [pc, #296]	@ (800157c <main+0x380>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	633b      	str	r3, [r7, #48]	@ 0x30

            uint32_t arr_val = (1000000 / (uint32_t)freq) - 1;
 8001458:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800145c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001460:	ee17 2a90 	vmov	r2, s15
 8001464:	4b46      	ldr	r3, [pc, #280]	@ (8001580 <main+0x384>)
 8001466:	fbb3 f3f2 	udiv	r3, r3, r2
 800146a:	3b01      	subs	r3, #1
 800146c:	617b      	str	r3, [r7, #20]
            __HAL_TIM_SET_AUTORELOAD(&htim3, arr_val);
 800146e:	4b45      	ldr	r3, [pc, #276]	@ (8001584 <main+0x388>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	697a      	ldr	r2, [r7, #20]
 8001474:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001476:	4a43      	ldr	r2, [pc, #268]	@ (8001584 <main+0x388>)
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	60d3      	str	r3, [r2, #12]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, arr_val / 2);
 800147c:	4b41      	ldr	r3, [pc, #260]	@ (8001584 <main+0x388>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	697a      	ldr	r2, [r7, #20]
 8001482:	0852      	lsrs	r2, r2, #1
 8001484:	635a      	str	r2, [r3, #52]	@ 0x34
        }

        // F. CONTINUOUS LOGGING (Combined)
        static uint32_t last_print = 0;
        if (HAL_GetTick() - last_print > 200) {
 8001486:	f000 ff49 	bl	800231c <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	4b3e      	ldr	r3, [pc, #248]	@ (8001588 <main+0x38c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2bc8      	cmp	r3, #200	@ 0xc8
 8001494:	d96b      	bls.n	800156e <main+0x372>

            // 1. Read Rhino Encoder (TIM2)
            // Using int32_t to handle negative values if it wraps
            int32_t rhino_raw = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001496:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <main+0x390>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	613b      	str	r3, [r7, #16]

            // 2. Calculate Rhino Angle
            float rhino_angle = (rhino_raw / RHINO_COUNTS_PER_REV) * 360.0f;
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	ee07 3a90 	vmov	s15, r3
 80014a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a8:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8001590 <main+0x394>
 80014ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014b0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001594 <main+0x398>
 80014b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b8:	edc7 7a03 	vstr	s15, [r7, #12]

            // 3. Formatting for Printf
            int t_int = (int)target_angle;
 80014bc:	4b36      	ldr	r3, [pc, #216]	@ (8001598 <main+0x39c>)
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014c6:	ee17 3a90 	vmov	r3, s15
 80014ca:	60bb      	str	r3, [r7, #8]
            int c_int = (int)current_output_angle;
 80014cc:	4b33      	ldr	r3, [pc, #204]	@ (800159c <main+0x3a0>)
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014d6:	ee17 3a90 	vmov	r3, s15
 80014da:	607b      	str	r3, [r7, #4]
            int c_dec = (int)((current_output_angle - c_int) * 100); if(c_dec < 0) c_dec = -c_dec;
 80014dc:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <main+0x3a0>)
 80014de:	ed93 7a00 	vldr	s14, [r3]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	ee07 3a90 	vmov	s15, r3
 80014e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014f0:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80015a0 <main+0x3a4>
 80014f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014fc:	ee17 3a90 	vmov	r3, s15
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001504:	2b00      	cmp	r3, #0
 8001506:	da02      	bge.n	800150e <main+0x312>
 8001508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800150a:	425b      	negs	r3, r3
 800150c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            int r_int = (int)rhino_angle;
 800150e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001512:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001516:	ee17 3a90 	vmov	r3, s15
 800151a:	603b      	str	r3, [r7, #0]
            int r_dec = (int)((rhino_angle - r_int) * 10); if(r_dec < 0) r_dec = -r_dec;
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	ee07 3a90 	vmov	s15, r3
 8001522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001526:	ed97 7a03 	vldr	s14, [r7, #12]
 800152a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800152e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001536:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800153a:	ee17 3a90 	vmov	r3, s15
 800153e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001542:	2b00      	cmp	r3, #0
 8001544:	da02      	bge.n	800154c <main+0x350>
 8001546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001548:	425b      	negs	r3, r3
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28

            printf("Targ:%d | PID_Curr:%d.%02d | Rh_Raw:%ld | Rh_Ang:%d.%d \r\n",
 800154c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800154e:	9302      	str	r3, [sp, #8]
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	9301      	str	r3, [sp, #4]
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	68b9      	ldr	r1, [r7, #8]
 800155e:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <main+0x3a8>)
 8001560:	f006 fec0 	bl	80082e4 <iprintf>
                   t_int, c_int, c_dec, rhino_raw, r_int, r_dec);

            last_print = HAL_GetTick();
 8001564:	f000 feda 	bl	800231c <HAL_GetTick>
 8001568:	4603      	mov	r3, r0
 800156a:	4a07      	ldr	r2, [pc, #28]	@ (8001588 <main+0x38c>)
 800156c:	6013      	str	r3, [r2, #0]
        }
    }
    HAL_Delay(10);
 800156e:	200a      	movs	r0, #10
 8001570:	f000 fee0 	bl	8002334 <HAL_Delay>
  {
 8001574:	e682      	b.n	800127c <main+0x80>
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000
 800157c:	20000000 	.word	0x20000000
 8001580:	000f4240 	.word	0x000f4240
 8001584:	200002ac 	.word	0x200002ac
 8001588:	20000894 	.word	0x20000894
 800158c:	20000264 	.word	0x20000264
 8001590:	4906f600 	.word	0x4906f600
 8001594:	43b40000 	.word	0x43b40000
 8001598:	20000868 	.word	0x20000868
 800159c:	20000870 	.word	0x20000870
 80015a0:	42c80000 	.word	0x42c80000
 80015a4:	0800a27c 	.word	0x0800a27c

080015a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b094      	sub	sp, #80	@ 0x50
 80015ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	2234      	movs	r2, #52	@ 0x34
 80015b4:	2100      	movs	r1, #0
 80015b6:	4618      	mov	r0, r3
 80015b8:	f006 ffdc 	bl	8008574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015cc:	2300      	movs	r3, #0
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	4b29      	ldr	r3, [pc, #164]	@ (8001678 <SystemClock_Config+0xd0>)
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	4a28      	ldr	r2, [pc, #160]	@ (8001678 <SystemClock_Config+0xd0>)
 80015d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015da:	6413      	str	r3, [r2, #64]	@ 0x40
 80015dc:	4b26      	ldr	r3, [pc, #152]	@ (8001678 <SystemClock_Config+0xd0>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
 80015ec:	4b23      	ldr	r3, [pc, #140]	@ (800167c <SystemClock_Config+0xd4>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a22      	ldr	r2, [pc, #136]	@ (800167c <SystemClock_Config+0xd4>)
 80015f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015f6:	6013      	str	r3, [r2, #0]
 80015f8:	4b20      	ldr	r3, [pc, #128]	@ (800167c <SystemClock_Config+0xd4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001600:	603b      	str	r3, [r7, #0]
 8001602:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001604:	2301      	movs	r3, #1
 8001606:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001608:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800160c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160e:	2302      	movs	r3, #2
 8001610:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001612:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001616:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001618:	2304      	movs	r3, #4
 800161a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800161c:	23a8      	movs	r3, #168	@ 0xa8
 800161e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001620:	2302      	movs	r3, #2
 8001622:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001624:	2307      	movs	r3, #7
 8001626:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001628:	2302      	movs	r3, #2
 800162a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800162c:	f107 031c 	add.w	r3, r7, #28
 8001630:	4618      	mov	r0, r3
 8001632:	f003 f9b7 	bl	80049a4 <HAL_RCC_OscConfig>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800163c:	f000 fad0 	bl	8001be0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001640:	230f      	movs	r3, #15
 8001642:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001644:	2302      	movs	r3, #2
 8001646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800164c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001650:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001656:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001658:	f107 0308 	add.w	r3, r7, #8
 800165c:	2105      	movs	r1, #5
 800165e:	4618      	mov	r0, r3
 8001660:	f002 fb2c 	bl	8003cbc <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800166a:	f000 fab9 	bl	8001be0 <Error_Handler>
  }
}
 800166e:	bf00      	nop
 8001670:	3750      	adds	r7, #80	@ 0x50
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	40007000 	.word	0x40007000

08001680 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <MX_I2C1_Init+0x50>)
 8001686:	4a13      	ldr	r2, [pc, #76]	@ (80016d4 <MX_I2C1_Init+0x54>)
 8001688:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <MX_I2C1_Init+0x50>)
 800168c:	4a12      	ldr	r2, [pc, #72]	@ (80016d8 <MX_I2C1_Init+0x58>)
 800168e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001690:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <MX_I2C1_Init+0x50>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001696:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <MX_I2C1_Init+0x50>)
 8001698:	2200      	movs	r2, #0
 800169a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800169c:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <MX_I2C1_Init+0x50>)
 800169e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016a4:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <MX_I2C1_Init+0x50>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <MX_I2C1_Init+0x50>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016b0:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <MX_I2C1_Init+0x50>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <MX_I2C1_Init+0x50>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016bc:	4804      	ldr	r0, [pc, #16]	@ (80016d0 <MX_I2C1_Init+0x50>)
 80016be:	f001 f9c9 	bl	8002a54 <HAL_I2C_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016c8:	f000 fa8a 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000210 	.word	0x20000210
 80016d4:	40005400 	.word	0x40005400
 80016d8:	000186a0 	.word	0x000186a0

080016dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08c      	sub	sp, #48	@ 0x30
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016e2:	f107 030c 	add.w	r3, r7, #12
 80016e6:	2224      	movs	r2, #36	@ 0x24
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f006 ff42 	bl	8008574 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016f8:	4b21      	ldr	r3, [pc, #132]	@ (8001780 <MX_TIM2_Init+0xa4>)
 80016fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001700:	4b1f      	ldr	r3, [pc, #124]	@ (8001780 <MX_TIM2_Init+0xa4>)
 8001702:	2200      	movs	r2, #0
 8001704:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001706:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <MX_TIM2_Init+0xa4>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <MX_TIM2_Init+0xa4>)
 800170e:	f04f 32ff 	mov.w	r2, #4294967295
 8001712:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001714:	4b1a      	ldr	r3, [pc, #104]	@ (8001780 <MX_TIM2_Init+0xa4>)
 8001716:	2200      	movs	r2, #0
 8001718:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800171a:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <MX_TIM2_Init+0xa4>)
 800171c:	2200      	movs	r2, #0
 800171e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001720:	2303      	movs	r3, #3
 8001722:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001728:	2301      	movs	r3, #1
 800172a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800172c:	2300      	movs	r3, #0
 800172e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001738:	2301      	movs	r3, #1
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800173c:	2300      	movs	r3, #0
 800173e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001740:	2300      	movs	r3, #0
 8001742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	4619      	mov	r1, r3
 800174a:	480d      	ldr	r0, [pc, #52]	@ (8001780 <MX_TIM2_Init+0xa4>)
 800174c:	f003 fd38 	bl	80051c0 <HAL_TIM_Encoder_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001756:	f000 fa43 	bl	8001be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	4619      	mov	r1, r3
 8001766:	4806      	ldr	r0, [pc, #24]	@ (8001780 <MX_TIM2_Init+0xa4>)
 8001768:	f004 fafe 	bl	8005d68 <HAL_TIMEx_MasterConfigSynchronization>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001772:	f000 fa35 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001776:	bf00      	nop
 8001778:	3730      	adds	r7, #48	@ 0x30
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000264 	.word	0x20000264

08001784 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08e      	sub	sp, #56	@ 0x38
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800178a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001798:	f107 0320 	add.w	r3, r7, #32
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
 80017b0:	615a      	str	r2, [r3, #20]
 80017b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017b4:	4b2d      	ldr	r3, [pc, #180]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017b6:	4a2e      	ldr	r2, [pc, #184]	@ (8001870 <MX_TIM3_Init+0xec>)
 80017b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 89;
 80017ba:	4b2c      	ldr	r3, [pc, #176]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017bc:	2259      	movs	r2, #89	@ 0x59
 80017be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c0:	4b2a      	ldr	r3, [pc, #168]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80017c6:	4b29      	ldr	r3, [pc, #164]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ce:	4b27      	ldr	r3, [pc, #156]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d4:	4b25      	ldr	r3, [pc, #148]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017da:	4824      	ldr	r0, [pc, #144]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017dc:	f003 fb80 	bl	8004ee0 <HAL_TIM_Base_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80017e6:	f000 f9fb 	bl	8001be0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017f4:	4619      	mov	r1, r3
 80017f6:	481d      	ldr	r0, [pc, #116]	@ (800186c <MX_TIM3_Init+0xe8>)
 80017f8:	f003 fed8 	bl	80055ac <HAL_TIM_ConfigClockSource>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001802:	f000 f9ed 	bl	8001be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001806:	4819      	ldr	r0, [pc, #100]	@ (800186c <MX_TIM3_Init+0xe8>)
 8001808:	f003 fbb9 	bl	8004f7e <HAL_TIM_PWM_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001812:	f000 f9e5 	bl	8001be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001816:	2300      	movs	r3, #0
 8001818:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800181e:	f107 0320 	add.w	r3, r7, #32
 8001822:	4619      	mov	r1, r3
 8001824:	4811      	ldr	r0, [pc, #68]	@ (800186c <MX_TIM3_Init+0xe8>)
 8001826:	f004 fa9f 	bl	8005d68 <HAL_TIMEx_MasterConfigSynchronization>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001830:	f000 f9d6 	bl	8001be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001834:	2360      	movs	r3, #96	@ 0x60
 8001836:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001838:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800183c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001846:	1d3b      	adds	r3, r7, #4
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	4807      	ldr	r0, [pc, #28]	@ (800186c <MX_TIM3_Init+0xe8>)
 800184e:	f003 fdeb 	bl	8005428 <HAL_TIM_PWM_ConfigChannel>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001858:	f000 f9c2 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800185c:	4803      	ldr	r0, [pc, #12]	@ (800186c <MX_TIM3_Init+0xe8>)
 800185e:	f000 fab5 	bl	8001dcc <HAL_TIM_MspPostInit>

}
 8001862:	bf00      	nop
 8001864:	3738      	adds	r7, #56	@ 0x38
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	200002ac 	.word	0x200002ac
 8001870:	40000400 	.word	0x40000400

08001874 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08e      	sub	sp, #56	@ 0x38
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800187a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001888:	f107 0320 	add.w	r3, r7, #32
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
 80018a0:	615a      	str	r2, [r3, #20]
 80018a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018a6:	4a2d      	ldr	r2, [pc, #180]	@ (800195c <MX_TIM4_Init+0xe8>)
 80018a8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80018aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b0:	4b29      	ldr	r3, [pc, #164]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80018b6:	4b28      	ldr	r3, [pc, #160]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018bc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018be:	4b26      	ldr	r3, [pc, #152]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c4:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018ca:	4823      	ldr	r0, [pc, #140]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018cc:	f003 fb08 	bl	8004ee0 <HAL_TIM_Base_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80018d6:	f000 f983 	bl	8001be0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018de:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018e4:	4619      	mov	r1, r3
 80018e6:	481c      	ldr	r0, [pc, #112]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018e8:	f003 fe60 	bl	80055ac <HAL_TIM_ConfigClockSource>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80018f2:	f000 f975 	bl	8001be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80018f6:	4818      	ldr	r0, [pc, #96]	@ (8001958 <MX_TIM4_Init+0xe4>)
 80018f8:	f003 fb41 	bl	8004f7e <HAL_TIM_PWM_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001902:	f000 f96d 	bl	8001be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800190e:	f107 0320 	add.w	r3, r7, #32
 8001912:	4619      	mov	r1, r3
 8001914:	4810      	ldr	r0, [pc, #64]	@ (8001958 <MX_TIM4_Init+0xe4>)
 8001916:	f004 fa27 	bl	8005d68 <HAL_TIMEx_MasterConfigSynchronization>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001920:	f000 f95e 	bl	8001be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001924:	2360      	movs	r3, #96	@ 0x60
 8001926:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2200      	movs	r2, #0
 8001938:	4619      	mov	r1, r3
 800193a:	4807      	ldr	r0, [pc, #28]	@ (8001958 <MX_TIM4_Init+0xe4>)
 800193c:	f003 fd74 	bl	8005428 <HAL_TIM_PWM_ConfigChannel>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001946:	f000 f94b 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800194a:	4803      	ldr	r0, [pc, #12]	@ (8001958 <MX_TIM4_Init+0xe4>)
 800194c:	f000 fa3e 	bl	8001dcc <HAL_TIM_MspPostInit>

}
 8001950:	bf00      	nop
 8001952:	3738      	adds	r7, #56	@ 0x38
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	200002f4 	.word	0x200002f4
 800195c:	40000800 	.word	0x40000800

08001960 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001964:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 8001966:	4a12      	ldr	r2, [pc, #72]	@ (80019b0 <MX_USART3_UART_Init+0x50>)
 8001968:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800196a:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 800196c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001970:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001978:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800197e:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 8001980:	2200      	movs	r2, #0
 8001982:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001984:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 8001986:	220c      	movs	r2, #12
 8001988:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <MX_USART3_UART_Init+0x4c>)
 8001998:	f004 fa62 	bl	8005e60 <HAL_UART_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80019a2:	f000 f91d 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	2000033c 	.word	0x2000033c
 80019b0:	40004800 	.word	0x40004800

080019b4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80019be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80019c0:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019c2:	2206      	movs	r2, #6
 80019c4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80019c6:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019c8:	2202      	movs	r2, #2
 80019ca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019d4:	2202      	movs	r2, #2
 80019d6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019da:	2201      	movs	r2, #1
 80019dc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80019de:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80019e4:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80019ea:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80019f6:	4805      	ldr	r0, [pc, #20]	@ (8001a0c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019f8:	f002 f826 	bl	8003a48 <HAL_PCD_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001a02:	f000 f8ed 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000384 	.word	0x20000384

08001a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	@ 0x30
 8001a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a16:	f107 031c 	add.w	r3, r7, #28
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
 8001a24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	61bb      	str	r3, [r7, #24]
 8001a2a:	4b67      	ldr	r3, [pc, #412]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a66      	ldr	r2, [pc, #408]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a30:	f043 0310 	orr.w	r3, r3, #16
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b64      	ldr	r3, [pc, #400]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0310 	and.w	r3, r3, #16
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	4b60      	ldr	r3, [pc, #384]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	4a5f      	ldr	r2, [pc, #380]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a4c:	f043 0304 	orr.w	r3, r3, #4
 8001a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a52:	4b5d      	ldr	r3, [pc, #372]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	f003 0304 	and.w	r3, r3, #4
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	4b59      	ldr	r3, [pc, #356]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	4a58      	ldr	r2, [pc, #352]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6e:	4b56      	ldr	r3, [pc, #344]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	4b52      	ldr	r3, [pc, #328]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	4a51      	ldr	r2, [pc, #324]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8a:	4b4f      	ldr	r3, [pc, #316]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a4a      	ldr	r2, [pc, #296]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001aa0:	f043 0302 	orr.w	r3, r3, #2
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b48      	ldr	r3, [pc, #288]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	4b44      	ldr	r3, [pc, #272]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	4a43      	ldr	r2, [pc, #268]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001abc:	f043 0308 	orr.w	r3, r3, #8
 8001ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac2:	4b41      	ldr	r3, [pc, #260]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	f003 0308 	and.w	r3, r3, #8
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	4b3d      	ldr	r3, [pc, #244]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a3c      	ldr	r2, [pc, #240]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001ad8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc8 <MX_GPIO_Init+0x1b8>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ae6:	603b      	str	r3, [r7, #0]
 8001ae8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEP_DIR_GPIO_Port, STEP_DIR_Pin, GPIO_PIN_RESET);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2104      	movs	r1, #4
 8001aee:	4837      	ldr	r0, [pc, #220]	@ (8001bcc <MX_GPIO_Init+0x1bc>)
 8001af0:	f000 ff7c 	bl	80029ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001af4:	2200      	movs	r2, #0
 8001af6:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001afa:	4835      	ldr	r0, [pc, #212]	@ (8001bd0 <MX_GPIO_Init+0x1c0>)
 8001afc:	f000 ff76 	bl	80029ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RHINO_DIR_GPIO_Port, RHINO_DIR_Pin, GPIO_PIN_RESET);
 8001b00:	2200      	movs	r2, #0
 8001b02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b06:	4833      	ldr	r0, [pc, #204]	@ (8001bd4 <MX_GPIO_Init+0x1c4>)
 8001b08:	f000 ff70 	bl	80029ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2140      	movs	r1, #64	@ 0x40
 8001b10:	4831      	ldr	r0, [pc, #196]	@ (8001bd8 <MX_GPIO_Init+0x1c8>)
 8001b12:	f000 ff6b 	bl	80029ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STEP_DIR_Pin */
  GPIO_InitStruct.Pin = STEP_DIR_Pin;
 8001b16:	2304      	movs	r3, #4
 8001b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_DIR_GPIO_Port, &GPIO_InitStruct);
 8001b26:	f107 031c 	add.w	r3, r7, #28
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4827      	ldr	r0, [pc, #156]	@ (8001bcc <MX_GPIO_Init+0x1bc>)
 8001b2e:	f000 fdc9 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001b32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001b42:	f107 031c 	add.w	r3, r7, #28
 8001b46:	4619      	mov	r1, r3
 8001b48:	4824      	ldr	r0, [pc, #144]	@ (8001bdc <MX_GPIO_Init+0x1cc>)
 8001b4a:	f000 fdbb 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001b4e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	4619      	mov	r1, r3
 8001b66:	481a      	ldr	r0, [pc, #104]	@ (8001bd0 <MX_GPIO_Init+0x1c0>)
 8001b68:	f000 fdac 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RHINO_DIR_Pin */
  GPIO_InitStruct.Pin = RHINO_DIR_Pin;
 8001b6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b72:	2301      	movs	r3, #1
 8001b74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RHINO_DIR_GPIO_Port, &GPIO_InitStruct);
 8001b7e:	f107 031c 	add.w	r3, r7, #28
 8001b82:	4619      	mov	r1, r3
 8001b84:	4813      	ldr	r0, [pc, #76]	@ (8001bd4 <MX_GPIO_Init+0x1c4>)
 8001b86:	f000 fd9d 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001b8a:	2340      	movs	r3, #64	@ 0x40
 8001b8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b96:	2300      	movs	r3, #0
 8001b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	480d      	ldr	r0, [pc, #52]	@ (8001bd8 <MX_GPIO_Init+0x1c8>)
 8001ba2:	f000 fd8f 	bl	80026c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001ba6:	2380      	movs	r3, #128	@ 0x80
 8001ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <MX_GPIO_Init+0x1c8>)
 8001bba:	f000 fd83 	bl	80026c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bbe:	bf00      	nop
 8001bc0:	3730      	adds	r7, #48	@ 0x30
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40020400 	.word	0x40020400
 8001bd4:	40020c00 	.word	0x40020c00
 8001bd8:	40021800 	.word	0x40021800
 8001bdc:	40020800 	.word	0x40020800

08001be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be4:	b672      	cpsid	i
}
 8001be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <Error_Handler+0x8>

08001bec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b10      	ldr	r3, [pc, #64]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfa:	4a0f      	ldr	r2, [pc, #60]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001bfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c02:	4b0d      	ldr	r3, [pc, #52]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	4a08      	ldr	r2, [pc, #32]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c1e:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40023800 	.word	0x40023800

08001c3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08a      	sub	sp, #40	@ 0x28
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a19      	ldr	r2, [pc, #100]	@ (8001cc0 <HAL_I2C_MspInit+0x84>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d12c      	bne.n	8001cb8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c68:	f043 0302 	orr.w	r3, r3, #2
 8001c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6e:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c7a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c80:	2312      	movs	r3, #18
 8001c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	4619      	mov	r1, r3
 8001c96:	480c      	ldr	r0, [pc, #48]	@ (8001cc8 <HAL_I2C_MspInit+0x8c>)
 8001c98:	f000 fd14 	bl	80026c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	4b08      	ldr	r3, [pc, #32]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca4:	4a07      	ldr	r2, [pc, #28]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001ca6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cac:	4b05      	ldr	r3, [pc, #20]	@ (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cb8:	bf00      	nop
 8001cba:	3728      	adds	r7, #40	@ 0x28
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40005400 	.word	0x40005400
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020400 	.word	0x40020400

08001ccc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a15      	ldr	r2, [pc, #84]	@ (8001d30 <HAL_TIM_Base_MspInit+0x64>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d10e      	bne.n	8001cfc <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <HAL_TIM_Base_MspInit+0x68>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce6:	4a13      	ldr	r2, [pc, #76]	@ (8001d34 <HAL_TIM_Base_MspInit+0x68>)
 8001ce8:	f043 0302 	orr.w	r3, r3, #2
 8001cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_TIM_Base_MspInit+0x68>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001cfa:	e012      	b.n	8001d22 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a0d      	ldr	r2, [pc, #52]	@ (8001d38 <HAL_TIM_Base_MspInit+0x6c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d10d      	bne.n	8001d22 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <HAL_TIM_Base_MspInit+0x68>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	4a09      	ldr	r2, [pc, #36]	@ (8001d34 <HAL_TIM_Base_MspInit+0x68>)
 8001d10:	f043 0304 	orr.w	r3, r3, #4
 8001d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d16:	4b07      	ldr	r3, [pc, #28]	@ (8001d34 <HAL_TIM_Base_MspInit+0x68>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f003 0304 	and.w	r3, r3, #4
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	68bb      	ldr	r3, [r7, #8]
}
 8001d22:	bf00      	nop
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40000400 	.word	0x40000400
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40000800 	.word	0x40000800

08001d3c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	@ (8001dc0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d12b      	bne.n	8001db6 <HAL_TIM_Encoder_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b18      	ldr	r3, [pc, #96]	@ (8001dc4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d66:	4a17      	ldr	r2, [pc, #92]	@ (8001dc4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a10      	ldr	r2, [pc, #64]	@ (8001dc4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d96:	23c0      	movs	r3, #192	@ 0xc0
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da2:	2300      	movs	r3, #0
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001da6:	2303      	movs	r3, #3
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	4805      	ldr	r0, [pc, #20]	@ (8001dc8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001db2:	f000 fc87 	bl	80026c4 <HAL_GPIO_Init>

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	@ 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40010400 	.word	0x40010400
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020800 	.word	0x40020800

08001dcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08a      	sub	sp, #40	@ 0x28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a24      	ldr	r2, [pc, #144]	@ (8001e7c <HAL_TIM_MspPostInit+0xb0>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d11e      	bne.n	8001e2c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	4b23      	ldr	r3, [pc, #140]	@ (8001e80 <HAL_TIM_MspPostInit+0xb4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a22      	ldr	r2, [pc, #136]	@ (8001e80 <HAL_TIM_MspPostInit+0xb4>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b20      	ldr	r3, [pc, #128]	@ (8001e80 <HAL_TIM_MspPostInit+0xb4>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e0a:	2310      	movs	r3, #16
 8001e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1e:	f107 0314 	add.w	r3, r7, #20
 8001e22:	4619      	mov	r1, r3
 8001e24:	4817      	ldr	r0, [pc, #92]	@ (8001e84 <HAL_TIM_MspPostInit+0xb8>)
 8001e26:	f000 fc4d 	bl	80026c4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e2a:	e023      	b.n	8001e74 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a15      	ldr	r2, [pc, #84]	@ (8001e88 <HAL_TIM_MspPostInit+0xbc>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d11e      	bne.n	8001e74 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <HAL_TIM_MspPostInit+0xb4>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	4a10      	ldr	r2, [pc, #64]	@ (8001e80 <HAL_TIM_MspPostInit+0xb4>)
 8001e40:	f043 0308 	orr.w	r3, r3, #8
 8001e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <HAL_TIM_MspPostInit+0xb4>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	f003 0308 	and.w	r3, r3, #8
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e60:	2300      	movs	r3, #0
 8001e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e64:	2302      	movs	r3, #2
 8001e66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4807      	ldr	r0, [pc, #28]	@ (8001e8c <HAL_TIM_MspPostInit+0xc0>)
 8001e70:	f000 fc28 	bl	80026c4 <HAL_GPIO_Init>
}
 8001e74:	bf00      	nop
 8001e76:	3728      	adds	r7, #40	@ 0x28
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40000400 	.word	0x40000400
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40020400 	.word	0x40020400
 8001e88:	40000800 	.word	0x40000800
 8001e8c:	40020c00 	.word	0x40020c00

08001e90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1d      	ldr	r2, [pc, #116]	@ (8001f24 <HAL_UART_MspInit+0x94>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d134      	bne.n	8001f1c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f28 <HAL_UART_MspInit+0x98>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	4a1b      	ldr	r2, [pc, #108]	@ (8001f28 <HAL_UART_MspInit+0x98>)
 8001ebc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ec0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec2:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <HAL_UART_MspInit+0x98>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	4b15      	ldr	r3, [pc, #84]	@ (8001f28 <HAL_UART_MspInit+0x98>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4a14      	ldr	r2, [pc, #80]	@ (8001f28 <HAL_UART_MspInit+0x98>)
 8001ed8:	f043 0308 	orr.w	r3, r3, #8
 8001edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ede:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <HAL_UART_MspInit+0x98>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001eea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001efc:	2307      	movs	r3, #7
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	4809      	ldr	r0, [pc, #36]	@ (8001f2c <HAL_UART_MspInit+0x9c>)
 8001f08:	f000 fbdc 	bl	80026c4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	2100      	movs	r1, #0
 8001f10:	2027      	movs	r0, #39	@ 0x27
 8001f12:	f000 fb0e 	bl	8002532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f16:	2027      	movs	r0, #39	@ 0x27
 8001f18:	f000 fb27 	bl	800256a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001f1c:	bf00      	nop
 8001f1e:	3728      	adds	r7, #40	@ 0x28
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40004800 	.word	0x40004800
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40020c00 	.word	0x40020c00

08001f30 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b0a0      	sub	sp, #128	@ 0x80
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f48:	f107 0310 	add.w	r3, r7, #16
 8001f4c:	225c      	movs	r2, #92	@ 0x5c
 8001f4e:	2100      	movs	r1, #0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f006 fb0f 	bl	8008574 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f5e:	d14e      	bne.n	8001ffe <HAL_PCD_MspInit+0xce>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001f60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f64:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001f66:	2300      	movs	r3, #0
 8001f68:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f6a:	f107 0310 	add.w	r3, r7, #16
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f001 ffbe 	bl	8003ef0 <HAL_RCCEx_PeriphCLKConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8001f7a:	f7ff fe31 	bl	8001be0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	4b21      	ldr	r3, [pc, #132]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	4a20      	ldr	r2, [pc, #128]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001f9a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001f9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fac:	230a      	movs	r3, #10
 8001fae:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4815      	ldr	r0, [pc, #84]	@ (800200c <HAL_PCD_MspInit+0xdc>)
 8001fb8:	f000 fb84 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001fbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001fca:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001fce:	4619      	mov	r1, r3
 8001fd0:	480e      	ldr	r0, [pc, #56]	@ (800200c <HAL_PCD_MspInit+0xdc>)
 8001fd2:	f000 fb77 	bl	80026c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fda:	4a0b      	ldr	r2, [pc, #44]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001fdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe0:	6353      	str	r3, [r2, #52]	@ 0x34
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	4a07      	ldr	r2, [pc, #28]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001fec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff2:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <HAL_PCD_MspInit+0xd8>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001ffe:	bf00      	nop
 8002000:	3780      	adds	r7, #128	@ 0x80
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800
 800200c:	40020000 	.word	0x40020000

08002010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <NMI_Handler+0x4>

08002018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <HardFault_Handler+0x4>

08002020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <MemManage_Handler+0x4>

08002028 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <BusFault_Handler+0x4>

08002030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <UsageFault_Handler+0x4>

08002038 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002066:	f000 f945 	bl	80022f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002074:	4802      	ldr	r0, [pc, #8]	@ (8002080 <USART3_IRQHandler+0x10>)
 8002076:	f003 fff3 	bl	8006060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	2000033c 	.word	0x2000033c

08002084 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return 1;
 8002088:	2301      	movs	r3, #1
}
 800208a:	4618      	mov	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_kill>:

int _kill(int pid, int sig)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800209e:	f006 fac9 	bl	8008634 <__errno>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2216      	movs	r2, #22
 80020a6:	601a      	str	r2, [r3, #0]
  return -1;
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <_exit>:

void _exit (int status)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020bc:	f04f 31ff 	mov.w	r1, #4294967295
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ffe7 	bl	8002094 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020c6:	bf00      	nop
 80020c8:	e7fd      	b.n	80020c6 <_exit+0x12>

080020ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b086      	sub	sp, #24
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	e00a      	b.n	80020f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020dc:	f3af 8000 	nop.w
 80020e0:	4601      	mov	r1, r0
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	60ba      	str	r2, [r7, #8]
 80020e8:	b2ca      	uxtb	r2, r1
 80020ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	3301      	adds	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dbf0      	blt.n	80020dc <_read+0x12>
  }

  return len;
 80020fa:	687b      	ldr	r3, [r7, #4]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800210c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800212c:	605a      	str	r2, [r3, #4]
  return 0;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <_isatty>:

int _isatty(int file)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002144:	2301      	movs	r3, #1
}
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002152:	b480      	push	{r7}
 8002154:	b085      	sub	sp, #20
 8002156:	af00      	add	r7, sp, #0
 8002158:	60f8      	str	r0, [r7, #12]
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002174:	4a14      	ldr	r2, [pc, #80]	@ (80021c8 <_sbrk+0x5c>)
 8002176:	4b15      	ldr	r3, [pc, #84]	@ (80021cc <_sbrk+0x60>)
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <_sbrk+0x64>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d102      	bne.n	800218e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002188:	4b11      	ldr	r3, [pc, #68]	@ (80021d0 <_sbrk+0x64>)
 800218a:	4a12      	ldr	r2, [pc, #72]	@ (80021d4 <_sbrk+0x68>)
 800218c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800218e:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <_sbrk+0x64>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	429a      	cmp	r2, r3
 800219a:	d207      	bcs.n	80021ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800219c:	f006 fa4a 	bl	8008634 <__errno>
 80021a0:	4603      	mov	r3, r0
 80021a2:	220c      	movs	r2, #12
 80021a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021a6:	f04f 33ff 	mov.w	r3, #4294967295
 80021aa:	e009      	b.n	80021c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021ac:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021b2:	4b07      	ldr	r3, [pc, #28]	@ (80021d0 <_sbrk+0x64>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	4a05      	ldr	r2, [pc, #20]	@ (80021d0 <_sbrk+0x64>)
 80021bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021be:	68fb      	ldr	r3, [r7, #12]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20020000 	.word	0x20020000
 80021cc:	00000400 	.word	0x00000400
 80021d0:	20000898 	.word	0x20000898
 80021d4:	200009f0 	.word	0x200009f0

080021d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021dc:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <SystemInit+0x20>)
 80021de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e2:	4a05      	ldr	r2, [pc, #20]	@ (80021f8 <SystemInit+0x20>)
 80021e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	e000ed00 	.word	0xe000ed00

080021fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002234 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002200:	f7ff ffea 	bl	80021d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002204:	480c      	ldr	r0, [pc, #48]	@ (8002238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002206:	490d      	ldr	r1, [pc, #52]	@ (800223c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002208:	4a0d      	ldr	r2, [pc, #52]	@ (8002240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800220c:	e002      	b.n	8002214 <LoopCopyDataInit>

0800220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002212:	3304      	adds	r3, #4

08002214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002218:	d3f9      	bcc.n	800220e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221a:	4a0a      	ldr	r2, [pc, #40]	@ (8002244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800221c:	4c0a      	ldr	r4, [pc, #40]	@ (8002248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002220:	e001      	b.n	8002226 <LoopFillZerobss>

08002222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002224:	3204      	adds	r2, #4

08002226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002228:	d3fb      	bcc.n	8002222 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800222a:	f006 fa09 	bl	8008640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800222e:	f7fe ffe5 	bl	80011fc <main>
  bx  lr    
 8002232:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002234:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800223c:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002240:	0800a69c 	.word	0x0800a69c
  ldr r2, =_sbss
 8002244:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002248:	200009ec 	.word	0x200009ec

0800224c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800224c:	e7fe      	b.n	800224c <ADC_IRQHandler>
	...

08002250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002254:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <HAL_Init+0x40>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a0d      	ldr	r2, [pc, #52]	@ (8002290 <HAL_Init+0x40>)
 800225a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800225e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002260:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <HAL_Init+0x40>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a0a      	ldr	r2, [pc, #40]	@ (8002290 <HAL_Init+0x40>)
 8002266:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800226a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800226c:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <HAL_Init+0x40>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a07      	ldr	r2, [pc, #28]	@ (8002290 <HAL_Init+0x40>)
 8002272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002276:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002278:	2003      	movs	r0, #3
 800227a:	f000 f94f 	bl	800251c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800227e:	2000      	movs	r0, #0
 8002280:	f000 f808 	bl	8002294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002284:	f7ff fcb2 	bl	8001bec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023c00 	.word	0x40023c00

08002294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800229c:	4b12      	ldr	r3, [pc, #72]	@ (80022e8 <HAL_InitTick+0x54>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <HAL_InitTick+0x58>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	4619      	mov	r1, r3
 80022a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80022ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f967 	bl	8002586 <HAL_SYSTICK_Config>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e00e      	b.n	80022e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b0f      	cmp	r3, #15
 80022c6:	d80a      	bhi.n	80022de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022c8:	2200      	movs	r2, #0
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	f04f 30ff 	mov.w	r0, #4294967295
 80022d0:	f000 f92f 	bl	8002532 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022d4:	4a06      	ldr	r2, [pc, #24]	@ (80022f0 <HAL_InitTick+0x5c>)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022da:	2300      	movs	r3, #0
 80022dc:	e000      	b.n	80022e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000020 	.word	0x20000020
 80022ec:	20000028 	.word	0x20000028
 80022f0:	20000024 	.word	0x20000024

080022f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022f8:	4b06      	ldr	r3, [pc, #24]	@ (8002314 <HAL_IncTick+0x20>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	461a      	mov	r2, r3
 80022fe:	4b06      	ldr	r3, [pc, #24]	@ (8002318 <HAL_IncTick+0x24>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4413      	add	r3, r2
 8002304:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <HAL_IncTick+0x24>)
 8002306:	6013      	str	r3, [r2, #0]
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	20000028 	.word	0x20000028
 8002318:	2000089c 	.word	0x2000089c

0800231c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return uwTick;
 8002320:	4b03      	ldr	r3, [pc, #12]	@ (8002330 <HAL_GetTick+0x14>)
 8002322:	681b      	ldr	r3, [r3, #0]
}
 8002324:	4618      	mov	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	2000089c 	.word	0x2000089c

08002334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800233c:	f7ff ffee 	bl	800231c <HAL_GetTick>
 8002340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234c:	d005      	beq.n	800235a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_Delay+0x44>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4413      	add	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800235a:	bf00      	nop
 800235c:	f7ff ffde 	bl	800231c <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	429a      	cmp	r2, r3
 800236a:	d8f7      	bhi.n	800235c <HAL_Delay+0x28>
  {
  }
}
 800236c:	bf00      	nop
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000028 	.word	0x20000028

0800237c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800238c:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <__NVIC_SetPriorityGrouping+0x44>)
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002392:	68ba      	ldr	r2, [r7, #8]
 8002394:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002398:	4013      	ands	r3, r2
 800239a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ae:	4a04      	ldr	r2, [pc, #16]	@ (80023c0 <__NVIC_SetPriorityGrouping+0x44>)
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	60d3      	str	r3, [r2, #12]
}
 80023b4:	bf00      	nop
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023c8:	4b04      	ldr	r3, [pc, #16]	@ (80023dc <__NVIC_GetPriorityGrouping+0x18>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	0a1b      	lsrs	r3, r3, #8
 80023ce:	f003 0307 	and.w	r3, r3, #7
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	db0b      	blt.n	800240a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	f003 021f 	and.w	r2, r3, #31
 80023f8:	4907      	ldr	r1, [pc, #28]	@ (8002418 <__NVIC_EnableIRQ+0x38>)
 80023fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fe:	095b      	lsrs	r3, r3, #5
 8002400:	2001      	movs	r0, #1
 8002402:	fa00 f202 	lsl.w	r2, r0, r2
 8002406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000e100 	.word	0xe000e100

0800241c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	6039      	str	r1, [r7, #0]
 8002426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242c:	2b00      	cmp	r3, #0
 800242e:	db0a      	blt.n	8002446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	b2da      	uxtb	r2, r3
 8002434:	490c      	ldr	r1, [pc, #48]	@ (8002468 <__NVIC_SetPriority+0x4c>)
 8002436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243a:	0112      	lsls	r2, r2, #4
 800243c:	b2d2      	uxtb	r2, r2
 800243e:	440b      	add	r3, r1
 8002440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002444:	e00a      	b.n	800245c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	b2da      	uxtb	r2, r3
 800244a:	4908      	ldr	r1, [pc, #32]	@ (800246c <__NVIC_SetPriority+0x50>)
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	f003 030f 	and.w	r3, r3, #15
 8002452:	3b04      	subs	r3, #4
 8002454:	0112      	lsls	r2, r2, #4
 8002456:	b2d2      	uxtb	r2, r2
 8002458:	440b      	add	r3, r1
 800245a:	761a      	strb	r2, [r3, #24]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	e000e100 	.word	0xe000e100
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002470:	b480      	push	{r7}
 8002472:	b089      	sub	sp, #36	@ 0x24
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	f1c3 0307 	rsb	r3, r3, #7
 800248a:	2b04      	cmp	r3, #4
 800248c:	bf28      	it	cs
 800248e:	2304      	movcs	r3, #4
 8002490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	3304      	adds	r3, #4
 8002496:	2b06      	cmp	r3, #6
 8002498:	d902      	bls.n	80024a0 <NVIC_EncodePriority+0x30>
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	3b03      	subs	r3, #3
 800249e:	e000      	b.n	80024a2 <NVIC_EncodePriority+0x32>
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a4:	f04f 32ff 	mov.w	r2, #4294967295
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43da      	mvns	r2, r3
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	401a      	ands	r2, r3
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024b8:	f04f 31ff 	mov.w	r1, #4294967295
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	43d9      	mvns	r1, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c8:	4313      	orrs	r3, r2
         );
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3724      	adds	r7, #36	@ 0x24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
	...

080024d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3b01      	subs	r3, #1
 80024e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024e8:	d301      	bcc.n	80024ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ea:	2301      	movs	r3, #1
 80024ec:	e00f      	b.n	800250e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002518 <SysTick_Config+0x40>)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3b01      	subs	r3, #1
 80024f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024f6:	210f      	movs	r1, #15
 80024f8:	f04f 30ff 	mov.w	r0, #4294967295
 80024fc:	f7ff ff8e 	bl	800241c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002500:	4b05      	ldr	r3, [pc, #20]	@ (8002518 <SysTick_Config+0x40>)
 8002502:	2200      	movs	r2, #0
 8002504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002506:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <SysTick_Config+0x40>)
 8002508:	2207      	movs	r2, #7
 800250a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	e000e010 	.word	0xe000e010

0800251c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ff29 	bl	800237c <__NVIC_SetPriorityGrouping>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002532:	b580      	push	{r7, lr}
 8002534:	b086      	sub	sp, #24
 8002536:	af00      	add	r7, sp, #0
 8002538:	4603      	mov	r3, r0
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002544:	f7ff ff3e 	bl	80023c4 <__NVIC_GetPriorityGrouping>
 8002548:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	68b9      	ldr	r1, [r7, #8]
 800254e:	6978      	ldr	r0, [r7, #20]
 8002550:	f7ff ff8e 	bl	8002470 <NVIC_EncodePriority>
 8002554:	4602      	mov	r2, r0
 8002556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800255a:	4611      	mov	r1, r2
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ff5d 	bl	800241c <__NVIC_SetPriority>
}
 8002562:	bf00      	nop
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	4603      	mov	r3, r0
 8002572:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff ff31 	bl	80023e0 <__NVIC_EnableIRQ>
}
 800257e:	bf00      	nop
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff ffa2 	bl	80024d8 <SysTick_Config>
 8002594:	4603      	mov	r3, r0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b084      	sub	sp, #16
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025aa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff feb6 	bl	800231c <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d008      	beq.n	80025d0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2280      	movs	r2, #128	@ 0x80
 80025c2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e052      	b.n	8002676 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0216 	bic.w	r2, r2, #22
 80025de:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	695a      	ldr	r2, [r3, #20]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025ee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d103      	bne.n	8002600 <HAL_DMA_Abort+0x62>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d007      	beq.n	8002610 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 0208 	bic.w	r2, r2, #8
 800260e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f022 0201 	bic.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002620:	e013      	b.n	800264a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002622:	f7ff fe7b 	bl	800231c <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b05      	cmp	r3, #5
 800262e:	d90c      	bls.n	800264a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2220      	movs	r2, #32
 8002634:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2203      	movs	r2, #3
 800263a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e015      	b.n	8002676 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1e4      	bne.n	8002622 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265c:	223f      	movs	r2, #63	@ 0x3f
 800265e:	409a      	lsls	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3710      	adds	r7, #16
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d004      	beq.n	800269c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2280      	movs	r2, #128	@ 0x80
 8002696:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e00c      	b.n	80026b6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2205      	movs	r2, #5
 80026a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0201 	bic.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	@ 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
 80026de:	e165      	b.n	80029ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026e0:	2201      	movs	r2, #1
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	f040 8154 	bne.w	80029a6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b01      	cmp	r3, #1
 8002708:	d005      	beq.n	8002716 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002712:	2b02      	cmp	r3, #2
 8002714:	d130      	bne.n	8002778 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800274c:	2201      	movs	r2, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	091b      	lsrs	r3, r3, #4
 8002762:	f003 0201 	and.w	r2, r3, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	2b03      	cmp	r3, #3
 8002782:	d017      	beq.n	80027b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	2203      	movs	r2, #3
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43db      	mvns	r3, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0303 	and.w	r3, r3, #3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d123      	bne.n	8002808 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	08da      	lsrs	r2, r3, #3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3208      	adds	r2, #8
 80027c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	220f      	movs	r2, #15
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	691a      	ldr	r2, [r3, #16]
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	08da      	lsrs	r2, r3, #3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3208      	adds	r2, #8
 8002802:	69b9      	ldr	r1, [r7, #24]
 8002804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	2203      	movs	r2, #3
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0203 	and.w	r2, r3, #3
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 80ae 	beq.w	80029a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	4b5d      	ldr	r3, [pc, #372]	@ (80029c4 <HAL_GPIO_Init+0x300>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002852:	4a5c      	ldr	r2, [pc, #368]	@ (80029c4 <HAL_GPIO_Init+0x300>)
 8002854:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002858:	6453      	str	r3, [r2, #68]	@ 0x44
 800285a:	4b5a      	ldr	r3, [pc, #360]	@ (80029c4 <HAL_GPIO_Init+0x300>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002866:	4a58      	ldr	r2, [pc, #352]	@ (80029c8 <HAL_GPIO_Init+0x304>)
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	220f      	movs	r2, #15
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43db      	mvns	r3, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4013      	ands	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4f      	ldr	r2, [pc, #316]	@ (80029cc <HAL_GPIO_Init+0x308>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d025      	beq.n	80028de <HAL_GPIO_Init+0x21a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a4e      	ldr	r2, [pc, #312]	@ (80029d0 <HAL_GPIO_Init+0x30c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d01f      	beq.n	80028da <HAL_GPIO_Init+0x216>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a4d      	ldr	r2, [pc, #308]	@ (80029d4 <HAL_GPIO_Init+0x310>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d019      	beq.n	80028d6 <HAL_GPIO_Init+0x212>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a4c      	ldr	r2, [pc, #304]	@ (80029d8 <HAL_GPIO_Init+0x314>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d013      	beq.n	80028d2 <HAL_GPIO_Init+0x20e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a4b      	ldr	r2, [pc, #300]	@ (80029dc <HAL_GPIO_Init+0x318>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00d      	beq.n	80028ce <HAL_GPIO_Init+0x20a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a4a      	ldr	r2, [pc, #296]	@ (80029e0 <HAL_GPIO_Init+0x31c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d007      	beq.n	80028ca <HAL_GPIO_Init+0x206>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a49      	ldr	r2, [pc, #292]	@ (80029e4 <HAL_GPIO_Init+0x320>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d101      	bne.n	80028c6 <HAL_GPIO_Init+0x202>
 80028c2:	2306      	movs	r3, #6
 80028c4:	e00c      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028c6:	2307      	movs	r3, #7
 80028c8:	e00a      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028ca:	2305      	movs	r3, #5
 80028cc:	e008      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028ce:	2304      	movs	r3, #4
 80028d0:	e006      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028d2:	2303      	movs	r3, #3
 80028d4:	e004      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028d6:	2302      	movs	r3, #2
 80028d8:	e002      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_GPIO_Init+0x21c>
 80028de:	2300      	movs	r3, #0
 80028e0:	69fa      	ldr	r2, [r7, #28]
 80028e2:	f002 0203 	and.w	r2, r2, #3
 80028e6:	0092      	lsls	r2, r2, #2
 80028e8:	4093      	lsls	r3, r2
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028f0:	4935      	ldr	r1, [pc, #212]	@ (80029c8 <HAL_GPIO_Init+0x304>)
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	3302      	adds	r3, #2
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028fe:	4b3a      	ldr	r3, [pc, #232]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	43db      	mvns	r3, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4013      	ands	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002922:	4a31      	ldr	r2, [pc, #196]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002928:	4b2f      	ldr	r3, [pc, #188]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800294c:	4a26      	ldr	r2, [pc, #152]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002952:	4b25      	ldr	r3, [pc, #148]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	43db      	mvns	r3, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4013      	ands	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	4313      	orrs	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002976:	4a1c      	ldr	r2, [pc, #112]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800297c:	4b1a      	ldr	r3, [pc, #104]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029a0:	4a11      	ldr	r2, [pc, #68]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3301      	adds	r3, #1
 80029aa:	61fb      	str	r3, [r7, #28]
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	2b0f      	cmp	r3, #15
 80029b0:	f67f ae96 	bls.w	80026e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	3724      	adds	r7, #36	@ 0x24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40013800 	.word	0x40013800
 80029cc:	40020000 	.word	0x40020000
 80029d0:	40020400 	.word	0x40020400
 80029d4:	40020800 	.word	0x40020800
 80029d8:	40020c00 	.word	0x40020c00
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40021400 	.word	0x40021400
 80029e4:	40021800 	.word	0x40021800
 80029e8:	40013c00 	.word	0x40013c00

080029ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	807b      	strh	r3, [r7, #2]
 80029f8:	4613      	mov	r3, r2
 80029fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029fc:	787b      	ldrb	r3, [r7, #1]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a02:	887a      	ldrh	r2, [r7, #2]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a08:	e003      	b.n	8002a12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a0a:	887b      	ldrh	r3, [r7, #2]
 8002a0c:	041a      	lsls	r2, r3, #16
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	619a      	str	r2, [r3, #24]
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b085      	sub	sp, #20
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
 8002a26:	460b      	mov	r3, r1
 8002a28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a30:	887a      	ldrh	r2, [r7, #2]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	041a      	lsls	r2, r3, #16
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	43d9      	mvns	r1, r3
 8002a3c:	887b      	ldrh	r3, [r7, #2]
 8002a3e:	400b      	ands	r3, r1
 8002a40:	431a      	orrs	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	619a      	str	r2, [r3, #24]
}
 8002a46:	bf00      	nop
 8002a48:	3714      	adds	r7, #20
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
	...

08002a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e12b      	b.n	8002cbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff f8de 	bl	8001c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2224      	movs	r2, #36	@ 0x24
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aa6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ab6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ab8:	f001 f9f2 	bl	8003ea0 <HAL_RCC_GetPCLK1Freq>
 8002abc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	4a81      	ldr	r2, [pc, #516]	@ (8002cc8 <HAL_I2C_Init+0x274>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d807      	bhi.n	8002ad8 <HAL_I2C_Init+0x84>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4a80      	ldr	r2, [pc, #512]	@ (8002ccc <HAL_I2C_Init+0x278>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	bf94      	ite	ls
 8002ad0:	2301      	movls	r3, #1
 8002ad2:	2300      	movhi	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	e006      	b.n	8002ae6 <HAL_I2C_Init+0x92>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4a7d      	ldr	r2, [pc, #500]	@ (8002cd0 <HAL_I2C_Init+0x27c>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	bf94      	ite	ls
 8002ae0:	2301      	movls	r3, #1
 8002ae2:	2300      	movhi	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e0e7      	b.n	8002cbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4a78      	ldr	r2, [pc, #480]	@ (8002cd4 <HAL_I2C_Init+0x280>)
 8002af2:	fba2 2303 	umull	r2, r3, r2, r3
 8002af6:	0c9b      	lsrs	r3, r3, #18
 8002af8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8002cc8 <HAL_I2C_Init+0x274>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d802      	bhi.n	8002b28 <HAL_I2C_Init+0xd4>
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	3301      	adds	r3, #1
 8002b26:	e009      	b.n	8002b3c <HAL_I2C_Init+0xe8>
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b2e:	fb02 f303 	mul.w	r3, r2, r3
 8002b32:	4a69      	ldr	r2, [pc, #420]	@ (8002cd8 <HAL_I2C_Init+0x284>)
 8002b34:	fba2 2303 	umull	r2, r3, r2, r3
 8002b38:	099b      	lsrs	r3, r3, #6
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6812      	ldr	r2, [r2, #0]
 8002b40:	430b      	orrs	r3, r1
 8002b42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	495c      	ldr	r1, [pc, #368]	@ (8002cc8 <HAL_I2C_Init+0x274>)
 8002b58:	428b      	cmp	r3, r1
 8002b5a:	d819      	bhi.n	8002b90 <HAL_I2C_Init+0x13c>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	1e59      	subs	r1, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b6a:	1c59      	adds	r1, r3, #1
 8002b6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b70:	400b      	ands	r3, r1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00a      	beq.n	8002b8c <HAL_I2C_Init+0x138>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1e59      	subs	r1, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b84:	3301      	adds	r3, #1
 8002b86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8a:	e051      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	e04f      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d111      	bne.n	8002bbc <HAL_I2C_Init+0x168>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1e58      	subs	r0, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6859      	ldr	r1, [r3, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	440b      	add	r3, r1
 8002ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002baa:	3301      	adds	r3, #1
 8002bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bf0c      	ite	eq
 8002bb4:	2301      	moveq	r3, #1
 8002bb6:	2300      	movne	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	e012      	b.n	8002be2 <HAL_I2C_Init+0x18e>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	1e58      	subs	r0, r3, #1
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6859      	ldr	r1, [r3, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	0099      	lsls	r1, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bf0c      	ite	eq
 8002bdc:	2301      	moveq	r3, #1
 8002bde:	2300      	movne	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_I2C_Init+0x196>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e022      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10e      	bne.n	8002c10 <HAL_I2C_Init+0x1bc>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	1e58      	subs	r0, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6859      	ldr	r1, [r3, #4]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	440b      	add	r3, r1
 8002c00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c04:	3301      	adds	r3, #1
 8002c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c0e:	e00f      	b.n	8002c30 <HAL_I2C_Init+0x1dc>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1e58      	subs	r0, r3, #1
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6859      	ldr	r1, [r3, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	0099      	lsls	r1, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c26:	3301      	adds	r3, #1
 8002c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	6809      	ldr	r1, [r1, #0]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	69da      	ldr	r2, [r3, #28]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6911      	ldr	r1, [r2, #16]
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	68d2      	ldr	r2, [r2, #12]
 8002c6a:	4311      	orrs	r1, r2
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	430b      	orrs	r3, r1
 8002c72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	695a      	ldr	r2, [r3, #20]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0201 	orr.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	000186a0 	.word	0x000186a0
 8002ccc:	001e847f 	.word	0x001e847f
 8002cd0:	003d08ff 	.word	0x003d08ff
 8002cd4:	431bde83 	.word	0x431bde83
 8002cd8:	10624dd3 	.word	0x10624dd3

08002cdc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	607a      	str	r2, [r7, #4]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	460b      	mov	r3, r1
 8002cea:	817b      	strh	r3, [r7, #10]
 8002cec:	4613      	mov	r3, r2
 8002cee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cf0:	f7ff fb14 	bl	800231c <HAL_GetTick>
 8002cf4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	f040 80e0 	bne.w	8002ec4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	2319      	movs	r3, #25
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	4970      	ldr	r1, [pc, #448]	@ (8002ed0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 fc64 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e0d3      	b.n	8002ec6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_I2C_Master_Transmit+0x50>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e0cc      	b.n	8002ec6 <HAL_I2C_Master_Transmit+0x1ea>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d007      	beq.n	8002d52 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0201 	orr.w	r2, r2, #1
 8002d50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2221      	movs	r2, #33	@ 0x21
 8002d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	893a      	ldrh	r2, [r7, #8]
 8002d82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	4a50      	ldr	r2, [pc, #320]	@ (8002ed4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d94:	8979      	ldrh	r1, [r7, #10]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	6a3a      	ldr	r2, [r7, #32]
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 face 	bl	800333c <I2C_MasterRequestWrite>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e08d      	b.n	8002ec6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	613b      	str	r3, [r7, #16]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	613b      	str	r3, [r7, #16]
 8002dbe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002dc0:	e066      	b.n	8002e90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	6a39      	ldr	r1, [r7, #32]
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 fd22 	bl	8003810 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00d      	beq.n	8002dee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d107      	bne.n	8002dea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002de8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e06b      	b.n	8002ec6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df2:	781a      	ldrb	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	d11b      	bne.n	8002e64 <HAL_I2C_Master_Transmit+0x188>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d017      	beq.n	8002e64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e38:	781a      	ldrb	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	6a39      	ldr	r1, [r7, #32]
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 fd19 	bl	80038a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00d      	beq.n	8002e90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d107      	bne.n	8002e8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e01a      	b.n	8002ec6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d194      	bne.n	8002dc2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	e000      	b.n	8002ec6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ec4:	2302      	movs	r3, #2
  }
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	00100002 	.word	0x00100002
 8002ed4:	ffff0000 	.word	0xffff0000

08002ed8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08c      	sub	sp, #48	@ 0x30
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	607a      	str	r2, [r7, #4]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	817b      	strh	r3, [r7, #10]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002eec:	f7ff fa16 	bl	800231c <HAL_GetTick>
 8002ef0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b20      	cmp	r3, #32
 8002efc:	f040 8217 	bne.w	800332e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	2319      	movs	r3, #25
 8002f06:	2201      	movs	r2, #1
 8002f08:	497c      	ldr	r1, [pc, #496]	@ (80030fc <HAL_I2C_Master_Receive+0x224>)
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 fb66 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002f16:	2302      	movs	r3, #2
 8002f18:	e20a      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d101      	bne.n	8002f28 <HAL_I2C_Master_Receive+0x50>
 8002f24:	2302      	movs	r3, #2
 8002f26:	e203      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d007      	beq.n	8002f4e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f042 0201 	orr.w	r2, r2, #1
 8002f4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2222      	movs	r2, #34	@ 0x22
 8002f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2210      	movs	r2, #16
 8002f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	893a      	ldrh	r2, [r7, #8]
 8002f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4a5c      	ldr	r2, [pc, #368]	@ (8003100 <HAL_I2C_Master_Receive+0x228>)
 8002f8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f90:	8979      	ldrh	r1, [r7, #10]
 8002f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 fa52 	bl	8003440 <I2C_MasterRequestRead>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e1c4      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d113      	bne.n	8002fd6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fae:	2300      	movs	r3, #0
 8002fb0:	623b      	str	r3, [r7, #32]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	623b      	str	r3, [r7, #32]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	623b      	str	r3, [r7, #32]
 8002fc2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	e198      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d11b      	bne.n	8003016 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	61fb      	str	r3, [r7, #28]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	61fb      	str	r3, [r7, #28]
 8003002:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	e178      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301a:	2b02      	cmp	r3, #2
 800301c:	d11b      	bne.n	8003056 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800302c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800303c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	61bb      	str	r3, [r7, #24]
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	e158      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003064:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003066:	2300      	movs	r3, #0
 8003068:	617b      	str	r3, [r7, #20]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800307c:	e144      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003082:	2b03      	cmp	r3, #3
 8003084:	f200 80f1 	bhi.w	800326a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308c:	2b01      	cmp	r3, #1
 800308e:	d123      	bne.n	80030d8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003092:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 fc4b 	bl	8003930 <I2C_WaitOnRXNEFlagUntilTimeout>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e145      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691a      	ldr	r2, [r3, #16]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ae:	b2d2      	uxtb	r2, r2
 80030b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030d6:	e117      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d14e      	bne.n	800317e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e6:	2200      	movs	r2, #0
 80030e8:	4906      	ldr	r1, [pc, #24]	@ (8003104 <HAL_I2C_Master_Receive+0x22c>)
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 fa76 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d008      	beq.n	8003108 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e11a      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
 80030fa:	bf00      	nop
 80030fc:	00100002 	.word	0x00100002
 8003100:	ffff0000 	.word	0xffff0000
 8003104:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003116:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003134:	3b01      	subs	r3, #1
 8003136:	b29a      	uxth	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003166:	3b01      	subs	r3, #1
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800317c:	e0c4      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003184:	2200      	movs	r2, #0
 8003186:	496c      	ldr	r1, [pc, #432]	@ (8003338 <HAL_I2C_Master_Receive+0x460>)
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 fa27 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0cb      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e0:	2200      	movs	r2, #0
 80031e2:	4955      	ldr	r1, [pc, #340]	@ (8003338 <HAL_I2C_Master_Receive+0x460>)
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f9f9 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e09d      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003202:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	691a      	ldr	r2, [r3, #16]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	3b01      	subs	r3, #1
 8003230:	b29a      	uxth	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	691a      	ldr	r2, [r3, #16]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325e:	b29b      	uxth	r3, r3
 8003260:	3b01      	subs	r3, #1
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003268:	e04e      	b.n	8003308 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800326a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800326c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 fb5e 	bl	8003930 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e058      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	691a      	ldr	r2, [r3, #16]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	f003 0304 	and.w	r3, r3, #4
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d124      	bne.n	8003308 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c2:	2b03      	cmp	r3, #3
 80032c4:	d107      	bne.n	80032d6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032d4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032fe:	b29b      	uxth	r3, r3
 8003300:	3b01      	subs	r3, #1
 8003302:	b29a      	uxth	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330c:	2b00      	cmp	r3, #0
 800330e:	f47f aeb6 	bne.w	800307e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800332a:	2300      	movs	r3, #0
 800332c:	e000      	b.n	8003330 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800332e:	2302      	movs	r3, #2
  }
}
 8003330:	4618      	mov	r0, r3
 8003332:	3728      	adds	r7, #40	@ 0x28
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	00010004 	.word	0x00010004

0800333c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b088      	sub	sp, #32
 8003340:	af02      	add	r7, sp, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	607a      	str	r2, [r7, #4]
 8003346:	603b      	str	r3, [r7, #0]
 8003348:	460b      	mov	r3, r1
 800334a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003350:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2b08      	cmp	r3, #8
 8003356:	d006      	beq.n	8003366 <I2C_MasterRequestWrite+0x2a>
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d003      	beq.n	8003366 <I2C_MasterRequestWrite+0x2a>
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003364:	d108      	bne.n	8003378 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	e00b      	b.n	8003390 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337c:	2b12      	cmp	r3, #18
 800337e:	d107      	bne.n	8003390 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800338e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 f91d 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00d      	beq.n	80033c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033b6:	d103      	bne.n	80033c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e035      	b.n	8003430 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033cc:	d108      	bne.n	80033e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033ce:	897b      	ldrh	r3, [r7, #10]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033dc:	611a      	str	r2, [r3, #16]
 80033de:	e01b      	b.n	8003418 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033e0:	897b      	ldrh	r3, [r7, #10]
 80033e2:	11db      	asrs	r3, r3, #7
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	f003 0306 	and.w	r3, r3, #6
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f063 030f 	orn	r3, r3, #15
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	490e      	ldr	r1, [pc, #56]	@ (8003438 <I2C_MasterRequestWrite+0xfc>)
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 f966 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e010      	b.n	8003430 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800340e:	897b      	ldrh	r3, [r7, #10]
 8003410:	b2da      	uxtb	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	4907      	ldr	r1, [pc, #28]	@ (800343c <I2C_MasterRequestWrite+0x100>)
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 f956 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	00010008 	.word	0x00010008
 800343c:	00010002 	.word	0x00010002

08003440 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b088      	sub	sp, #32
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	603b      	str	r3, [r7, #0]
 800344c:	460b      	mov	r3, r1
 800344e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003454:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003464:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2b08      	cmp	r3, #8
 800346a:	d006      	beq.n	800347a <I2C_MasterRequestRead+0x3a>
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d003      	beq.n	800347a <I2C_MasterRequestRead+0x3a>
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003478:	d108      	bne.n	800348c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	e00b      	b.n	80034a4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003490:	2b11      	cmp	r3, #17
 8003492:	d107      	bne.n	80034a4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 f893 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00d      	beq.n	80034d8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034ca:	d103      	bne.n	80034d4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e079      	b.n	80035cc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034e0:	d108      	bne.n	80034f4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034e2:	897b      	ldrh	r3, [r7, #10]
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	611a      	str	r2, [r3, #16]
 80034f2:	e05f      	b.n	80035b4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034f4:	897b      	ldrh	r3, [r7, #10]
 80034f6:	11db      	asrs	r3, r3, #7
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	f003 0306 	and.w	r3, r3, #6
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	f063 030f 	orn	r3, r3, #15
 8003504:	b2da      	uxtb	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	4930      	ldr	r1, [pc, #192]	@ (80035d4 <I2C_MasterRequestRead+0x194>)
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 f8dc 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e054      	b.n	80035cc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003522:	897b      	ldrh	r3, [r7, #10]
 8003524:	b2da      	uxtb	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	4929      	ldr	r1, [pc, #164]	@ (80035d8 <I2C_MasterRequestRead+0x198>)
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f000 f8cc 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e044      	b.n	80035cc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	695b      	ldr	r3, [r3, #20]
 800354c:	613b      	str	r3, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003566:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 f831 	bl	80035dc <I2C_WaitOnFlagUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00d      	beq.n	800359c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800358e:	d103      	bne.n	8003598 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003596:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e017      	b.n	80035cc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800359c:	897b      	ldrh	r3, [r7, #10]
 800359e:	11db      	asrs	r3, r3, #7
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	f003 0306 	and.w	r3, r3, #6
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f063 030e 	orn	r3, r3, #14
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	4907      	ldr	r1, [pc, #28]	@ (80035d8 <I2C_MasterRequestRead+0x198>)
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 f888 	bl	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e000      	b.n	80035cc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	00010008 	.word	0x00010008
 80035d8:	00010002 	.word	0x00010002

080035dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	603b      	str	r3, [r7, #0]
 80035e8:	4613      	mov	r3, r2
 80035ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035ec:	e048      	b.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f4:	d044      	beq.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f6:	f7fe fe91 	bl	800231c <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d302      	bcc.n	800360c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d139      	bne.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	0c1b      	lsrs	r3, r3, #16
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b01      	cmp	r3, #1
 8003614:	d10d      	bne.n	8003632 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	43da      	mvns	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	4013      	ands	r3, r2
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	bf0c      	ite	eq
 8003628:	2301      	moveq	r3, #1
 800362a:	2300      	movne	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	461a      	mov	r2, r3
 8003630:	e00c      	b.n	800364c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	43da      	mvns	r2, r3
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	4013      	ands	r3, r2
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	bf0c      	ite	eq
 8003644:	2301      	moveq	r3, #1
 8003646:	2300      	movne	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	461a      	mov	r2, r3
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	429a      	cmp	r2, r3
 8003650:	d116      	bne.n	8003680 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366c:	f043 0220 	orr.w	r2, r3, #32
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e023      	b.n	80036c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	0c1b      	lsrs	r3, r3, #16
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d10d      	bne.n	80036a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	43da      	mvns	r2, r3
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	461a      	mov	r2, r3
 80036a4:	e00c      	b.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	43da      	mvns	r2, r3
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	4013      	ands	r3, r2
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf0c      	ite	eq
 80036b8:	2301      	moveq	r3, #1
 80036ba:	2300      	movne	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	79fb      	ldrb	r3, [r7, #7]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d093      	beq.n	80035ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	607a      	str	r2, [r7, #4]
 80036dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036de:	e071      	b.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ee:	d123      	bne.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003708:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003724:	f043 0204 	orr.w	r2, r3, #4
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e067      	b.n	8003808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373e:	d041      	beq.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003740:	f7fe fdec 	bl	800231c <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	429a      	cmp	r2, r3
 800374e:	d302      	bcc.n	8003756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d136      	bne.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	0c1b      	lsrs	r3, r3, #16
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b01      	cmp	r3, #1
 800375e:	d10c      	bne.n	800377a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	43da      	mvns	r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	4013      	ands	r3, r2
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	bf14      	ite	ne
 8003772:	2301      	movne	r3, #1
 8003774:	2300      	moveq	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	e00b      	b.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	43da      	mvns	r2, r3
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf14      	ite	ne
 800378c:	2301      	movne	r3, #1
 800378e:	2300      	moveq	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d016      	beq.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2220      	movs	r2, #32
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b0:	f043 0220 	orr.w	r2, r3, #32
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e021      	b.n	8003808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	0c1b      	lsrs	r3, r3, #16
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d10c      	bne.n	80037e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	43da      	mvns	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4013      	ands	r3, r2
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	bf14      	ite	ne
 80037e0:	2301      	movne	r3, #1
 80037e2:	2300      	moveq	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	e00b      	b.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	43da      	mvns	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4013      	ands	r3, r2
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	bf14      	ite	ne
 80037fa:	2301      	movne	r3, #1
 80037fc:	2300      	moveq	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	f47f af6d 	bne.w	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800381c:	e034      	b.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f8e3 	bl	80039ea <I2C_IsAcknowledgeFailed>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e034      	b.n	8003898 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d028      	beq.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003836:	f7fe fd71 	bl	800231c <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	429a      	cmp	r2, r3
 8003844:	d302      	bcc.n	800384c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d11d      	bne.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003856:	2b80      	cmp	r3, #128	@ 0x80
 8003858:	d016      	beq.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	f043 0220 	orr.w	r2, r3, #32
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e007      	b.n	8003898 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003892:	2b80      	cmp	r3, #128	@ 0x80
 8003894:	d1c3      	bne.n	800381e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038ac:	e034      	b.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 f89b 	bl	80039ea <I2C_IsAcknowledgeFailed>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e034      	b.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c4:	d028      	beq.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c6:	f7fe fd29 	bl	800231c <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d302      	bcc.n	80038dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d11d      	bne.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f003 0304 	and.w	r3, r3, #4
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d016      	beq.n	8003918 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003904:	f043 0220 	orr.w	r2, r3, #32
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e007      	b.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 0304 	and.w	r3, r3, #4
 8003922:	2b04      	cmp	r3, #4
 8003924:	d1c3      	bne.n	80038ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800393c:	e049      	b.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	f003 0310 	and.w	r3, r3, #16
 8003948:	2b10      	cmp	r3, #16
 800394a:	d119      	bne.n	8003980 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f06f 0210 	mvn.w	r2, #16
 8003954:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e030      	b.n	80039e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003980:	f7fe fccc 	bl	800231c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	429a      	cmp	r2, r3
 800398e:	d302      	bcc.n	8003996 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d11d      	bne.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a0:	2b40      	cmp	r3, #64	@ 0x40
 80039a2:	d016      	beq.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039be:	f043 0220 	orr.w	r2, r3, #32
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e007      	b.n	80039e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039dc:	2b40      	cmp	r3, #64	@ 0x40
 80039de:	d1ae      	bne.n	800393e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a00:	d11b      	bne.n	8003a3a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a0a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2220      	movs	r2, #32
 8003a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a26:	f043 0204 	orr.w	r2, r3, #4
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af02      	add	r7, sp, #8
 8003a4e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e108      	b.n	8003c6c <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d106      	bne.n	8003a7a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7fe fa5b 	bl	8001f30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2203      	movs	r2, #3
 8003a7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a88:	d102      	bne.n	8003a90 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f003 fab3 	bl	8007000 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6818      	ldr	r0, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	7c1a      	ldrb	r2, [r3, #16]
 8003aa2:	f88d 2000 	strb.w	r2, [sp]
 8003aa6:	3304      	adds	r3, #4
 8003aa8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003aaa:	f003 fa45 	bl	8006f38 <USB_CoreInit>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d005      	beq.n	8003ac0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0d5      	b.n	8003c6c <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f003 faab 	bl	8007022 <USB_SetCurrentMode>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e0c6      	b.n	8003c6c <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ade:	2300      	movs	r3, #0
 8003ae0:	73fb      	strb	r3, [r7, #15]
 8003ae2:	e04a      	b.n	8003b7a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ae4:	7bfa      	ldrb	r2, [r7, #15]
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	3315      	adds	r3, #21
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003af8:	7bfa      	ldrb	r2, [r7, #15]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	3314      	adds	r3, #20
 8003b08:	7bfa      	ldrb	r2, [r7, #15]
 8003b0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
 8003b10:	b298      	uxth	r0, r3
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	4413      	add	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	332e      	adds	r3, #46	@ 0x2e
 8003b20:	4602      	mov	r2, r0
 8003b22:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b24:	7bfa      	ldrb	r2, [r7, #15]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	3318      	adds	r3, #24
 8003b34:	2200      	movs	r2, #0
 8003b36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b38:	7bfa      	ldrb	r2, [r7, #15]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	4413      	add	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	331c      	adds	r3, #28
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b4c:	7bfa      	ldrb	r2, [r7, #15]
 8003b4e:	6879      	ldr	r1, [r7, #4]
 8003b50:	4613      	mov	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4413      	add	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	440b      	add	r3, r1
 8003b5a:	3320      	adds	r3, #32
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b60:	7bfa      	ldrb	r2, [r7, #15]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	3324      	adds	r3, #36	@ 0x24
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
 8003b76:	3301      	adds	r3, #1
 8003b78:	73fb      	strb	r3, [r7, #15]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	791b      	ldrb	r3, [r3, #4]
 8003b7e:	7bfa      	ldrb	r2, [r7, #15]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d3af      	bcc.n	8003ae4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b84:	2300      	movs	r3, #0
 8003b86:	73fb      	strb	r3, [r7, #15]
 8003b88:	e044      	b.n	8003c14 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b8a:	7bfa      	ldrb	r2, [r7, #15]
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	4413      	add	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	440b      	add	r3, r1
 8003b98:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ba0:	7bfa      	ldrb	r2, [r7, #15]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003bb2:	7bfa      	ldrb	r2, [r7, #15]
 8003bb4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bb6:	7bfa      	ldrb	r2, [r7, #15]
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bcc:	7bfa      	ldrb	r2, [r7, #15]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003be2:	7bfa      	ldrb	r2, [r7, #15]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bf8:	7bfa      	ldrb	r2, [r7, #15]
 8003bfa:	6879      	ldr	r1, [r7, #4]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4413      	add	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
 8003c10:	3301      	adds	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	791b      	ldrb	r3, [r3, #4]
 8003c18:	7bfa      	ldrb	r2, [r7, #15]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d3b5      	bcc.n	8003b8a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6818      	ldr	r0, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	7c1a      	ldrb	r2, [r3, #16]
 8003c26:	f88d 2000 	strb.w	r2, [sp]
 8003c2a:	3304      	adds	r3, #4
 8003c2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c2e:	f003 fa45 	bl	80070bc <USB_DevInit>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e013      	b.n	8003c6c <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	7b1b      	ldrb	r3, [r3, #12]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d102      	bne.n	8003c60 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f80a 	bl	8003c74 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f003 fc00 	bl	800746a <USB_DevDisconnect>

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca6:	f043 0303 	orr.w	r3, r3, #3
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3714      	adds	r7, #20
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e0cc      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cd0:	4b68      	ldr	r3, [pc, #416]	@ (8003e74 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 030f 	and.w	r3, r3, #15
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d90c      	bls.n	8003cf8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cde:	4b65      	ldr	r3, [pc, #404]	@ (8003e74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	b2d2      	uxtb	r2, r2
 8003ce4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ce6:	4b63      	ldr	r3, [pc, #396]	@ (8003e74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d001      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e0b8      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d020      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d005      	beq.n	8003d1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d10:	4b59      	ldr	r3, [pc, #356]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	4a58      	ldr	r2, [pc, #352]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0308 	and.w	r3, r3, #8
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d28:	4b53      	ldr	r3, [pc, #332]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	4a52      	ldr	r2, [pc, #328]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d34:	4b50      	ldr	r3, [pc, #320]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	494d      	ldr	r1, [pc, #308]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d044      	beq.n	8003ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d107      	bne.n	8003d6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d5a:	4b47      	ldr	r3, [pc, #284]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d119      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e07f      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d003      	beq.n	8003d7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d76:	2b03      	cmp	r3, #3
 8003d78:	d107      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e06f      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e067      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d9a:	4b37      	ldr	r3, [pc, #220]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f023 0203 	bic.w	r2, r3, #3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	4934      	ldr	r1, [pc, #208]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dac:	f7fe fab6 	bl	800231c <HAL_GetTick>
 8003db0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003db2:	e00a      	b.n	8003dca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003db4:	f7fe fab2 	bl	800231c <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e04f      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dca:	4b2b      	ldr	r3, [pc, #172]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 020c 	and.w	r2, r3, #12
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d1eb      	bne.n	8003db4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ddc:	4b25      	ldr	r3, [pc, #148]	@ (8003e74 <HAL_RCC_ClockConfig+0x1b8>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 030f 	and.w	r3, r3, #15
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d20c      	bcs.n	8003e04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dea:	4b22      	ldr	r3, [pc, #136]	@ (8003e74 <HAL_RCC_ClockConfig+0x1b8>)
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	b2d2      	uxtb	r2, r2
 8003df0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003df2:	4b20      	ldr	r3, [pc, #128]	@ (8003e74 <HAL_RCC_ClockConfig+0x1b8>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d001      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e032      	b.n	8003e6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d008      	beq.n	8003e22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e10:	4b19      	ldr	r3, [pc, #100]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	4916      	ldr	r1, [pc, #88]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d009      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e2e:	4b12      	ldr	r3, [pc, #72]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	490e      	ldr	r1, [pc, #56]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e42:	f000 fb7f 	bl	8004544 <HAL_RCC_GetSysClockFreq>
 8003e46:	4602      	mov	r2, r0
 8003e48:	4b0b      	ldr	r3, [pc, #44]	@ (8003e78 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	091b      	lsrs	r3, r3, #4
 8003e4e:	f003 030f 	and.w	r3, r3, #15
 8003e52:	490a      	ldr	r1, [pc, #40]	@ (8003e7c <HAL_RCC_ClockConfig+0x1c0>)
 8003e54:	5ccb      	ldrb	r3, [r1, r3]
 8003e56:	fa22 f303 	lsr.w	r3, r2, r3
 8003e5a:	4a09      	ldr	r2, [pc, #36]	@ (8003e80 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e5e:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <HAL_RCC_ClockConfig+0x1c8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7fe fa16 	bl	8002294 <HAL_InitTick>

  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	40023c00 	.word	0x40023c00
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	0800a2b8 	.word	0x0800a2b8
 8003e80:	20000020 	.word	0x20000020
 8003e84:	20000024 	.word	0x20000024

08003e88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e8c:	4b03      	ldr	r3, [pc, #12]	@ (8003e9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	20000020 	.word	0x20000020

08003ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ea4:	f7ff fff0 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	0a9b      	lsrs	r3, r3, #10
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	4903      	ldr	r1, [pc, #12]	@ (8003ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eb6:	5ccb      	ldrb	r3, [r1, r3]
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	0800a2c8 	.word	0x0800a2c8

08003ec8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ecc:	f7ff ffdc 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	4b05      	ldr	r3, [pc, #20]	@ (8003ee8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	0b5b      	lsrs	r3, r3, #13
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	4903      	ldr	r1, [pc, #12]	@ (8003eec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ede:	5ccb      	ldrb	r3, [r1, r3]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	0800a2c8 	.word	0x0800a2c8

08003ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b08c      	sub	sp, #48	@ 0x30
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d010      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003f28:	4b6f      	ldr	r3, [pc, #444]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f2e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f36:	496c      	ldr	r1, [pc, #432]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003f46:	2301      	movs	r3, #1
 8003f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d010      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003f56:	4b64      	ldr	r3, [pc, #400]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f5c:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f64:	4960      	ldr	r1, [pc, #384]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003f74:	2301      	movs	r3, #1
 8003f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0304 	and.w	r3, r3, #4
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d017      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f84:	4b58      	ldr	r3, [pc, #352]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f92:	4955      	ldr	r1, [pc, #340]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fa2:	d101      	bne.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0308 	and.w	r3, r3, #8
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d017      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003fc0:	4b49      	ldr	r3, [pc, #292]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fc6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fce:	4946      	ldr	r1, [pc, #280]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003fec:	2301      	movs	r3, #1
 8003fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0320 	and.w	r3, r3, #32
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 808a 	beq.w	8004112 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ffe:	2300      	movs	r3, #0
 8004000:	60bb      	str	r3, [r7, #8]
 8004002:	4b39      	ldr	r3, [pc, #228]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004006:	4a38      	ldr	r2, [pc, #224]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800400c:	6413      	str	r3, [r2, #64]	@ 0x40
 800400e:	4b36      	ldr	r3, [pc, #216]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004016:	60bb      	str	r3, [r7, #8]
 8004018:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800401a:	4b34      	ldr	r3, [pc, #208]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a33      	ldr	r2, [pc, #204]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004024:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004026:	f7fe f979 	bl	800231c <HAL_GetTick>
 800402a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800402c:	e008      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800402e:	f7fe f975 	bl	800231c <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e278      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004040:	4b2a      	ldr	r3, [pc, #168]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0f0      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800404c:	4b26      	ldr	r3, [pc, #152]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800404e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004050:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004054:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d02f      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004064:	6a3a      	ldr	r2, [r7, #32]
 8004066:	429a      	cmp	r2, r3
 8004068:	d028      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800406a:	4b1f      	ldr	r3, [pc, #124]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004072:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004074:	4b1e      	ldr	r3, [pc, #120]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004076:	2201      	movs	r2, #1
 8004078:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800407a:	4b1d      	ldr	r3, [pc, #116]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004080:	4a19      	ldr	r2, [pc, #100]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004086:	4b18      	ldr	r3, [pc, #96]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b01      	cmp	r3, #1
 8004090:	d114      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004092:	f7fe f943 	bl	800231c <HAL_GetTick>
 8004096:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004098:	e00a      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409a:	f7fe f93f 	bl	800231c <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e240      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b0:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0ee      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040c8:	d114      	bne.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80040ca:	4b07      	ldr	r3, [pc, #28]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80040da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040de:	4902      	ldr	r1, [pc, #8]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	608b      	str	r3, [r1, #8]
 80040e4:	e00c      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80040e6:	bf00      	nop
 80040e8:	40023800 	.word	0x40023800
 80040ec:	40007000 	.word	0x40007000
 80040f0:	42470e40 	.word	0x42470e40
 80040f4:	4b4a      	ldr	r3, [pc, #296]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	4a49      	ldr	r2, [pc, #292]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80040fa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80040fe:	6093      	str	r3, [r2, #8]
 8004100:	4b47      	ldr	r3, [pc, #284]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004102:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800410c:	4944      	ldr	r1, [pc, #272]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800410e:	4313      	orrs	r3, r2
 8004110:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0310 	and.w	r3, r3, #16
 800411a:	2b00      	cmp	r3, #0
 800411c:	d004      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004124:	4b3f      	ldr	r3, [pc, #252]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004126:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004134:	4b3a      	ldr	r3, [pc, #232]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004136:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800413a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004142:	4937      	ldr	r1, [pc, #220]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004156:	4b32      	ldr	r3, [pc, #200]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004158:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800415c:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004164:	492e      	ldr	r1, [pc, #184]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d011      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004178:	4b29      	ldr	r3, [pc, #164]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800417a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800417e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004186:	4926      	ldr	r1, [pc, #152]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004196:	d101      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004198:	2301      	movs	r3, #1
 800419a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80041a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ae:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	491a      	ldr	r1, [pc, #104]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d011      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80041ca:	4b15      	ldr	r3, [pc, #84]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041d8:	4911      	ldr	r1, [pc, #68]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041e8:	d101      	bne.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80041ea:	2301      	movs	r3, #1
 80041ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80041ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d005      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041fc:	f040 80ff 	bne.w	80043fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004200:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004206:	f7fe f889 	bl	800231c <HAL_GetTick>
 800420a:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800420c:	e00e      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800420e:	f7fe f885 	bl	800231c <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d907      	bls.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e188      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004220:	40023800 	.word	0x40023800
 8004224:	424711e0 	.word	0x424711e0
 8004228:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800422c:	4b7e      	ldr	r3, [pc, #504]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1ea      	bne.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004248:	2b00      	cmp	r3, #0
 800424a:	d009      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004254:	2b00      	cmp	r3, #0
 8004256:	d028      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425c:	2b00      	cmp	r3, #0
 800425e:	d124      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004260:	4b71      	ldr	r3, [pc, #452]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004266:	0c1b      	lsrs	r3, r3, #16
 8004268:	f003 0303 	and.w	r3, r3, #3
 800426c:	3301      	adds	r3, #1
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004272:	4b6d      	ldr	r3, [pc, #436]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004274:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004278:	0e1b      	lsrs	r3, r3, #24
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	019b      	lsls	r3, r3, #6
 800428a:	431a      	orrs	r2, r3
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	085b      	lsrs	r3, r3, #1
 8004290:	3b01      	subs	r3, #1
 8004292:	041b      	lsls	r3, r3, #16
 8004294:	431a      	orrs	r2, r3
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	061b      	lsls	r3, r3, #24
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	071b      	lsls	r3, r3, #28
 80042a2:	4961      	ldr	r1, [pc, #388]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0304 	and.w	r3, r3, #4
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d004      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042be:	d00a      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d035      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042d4:	d130      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80042d6:	4b54      	ldr	r3, [pc, #336]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042dc:	0c1b      	lsrs	r3, r3, #16
 80042de:	f003 0303 	and.w	r3, r3, #3
 80042e2:	3301      	adds	r3, #1
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042e8:	4b4f      	ldr	r3, [pc, #316]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80042ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042ee:	0f1b      	lsrs	r3, r3, #28
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	019b      	lsls	r3, r3, #6
 8004300:	431a      	orrs	r2, r3
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	085b      	lsrs	r3, r3, #1
 8004306:	3b01      	subs	r3, #1
 8004308:	041b      	lsls	r3, r3, #16
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	061b      	lsls	r3, r3, #24
 8004312:	431a      	orrs	r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	071b      	lsls	r3, r3, #28
 8004318:	4943      	ldr	r1, [pc, #268]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800431a:	4313      	orrs	r3, r2
 800431c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004320:	4b41      	ldr	r3, [pc, #260]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004326:	f023 021f 	bic.w	r2, r3, #31
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432e:	3b01      	subs	r3, #1
 8004330:	493d      	ldr	r1, [pc, #244]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004332:	4313      	orrs	r3, r2
 8004334:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004340:	2b00      	cmp	r3, #0
 8004342:	d029      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004348:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800434c:	d124      	bne.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800434e:	4b36      	ldr	r3, [pc, #216]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004350:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004354:	0c1b      	lsrs	r3, r3, #16
 8004356:	f003 0303 	and.w	r3, r3, #3
 800435a:	3301      	adds	r3, #1
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004360:	4b31      	ldr	r3, [pc, #196]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004362:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004366:	0f1b      	lsrs	r3, r3, #28
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	019b      	lsls	r3, r3, #6
 8004378:	431a      	orrs	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	085b      	lsrs	r3, r3, #1
 8004380:	3b01      	subs	r3, #1
 8004382:	041b      	lsls	r3, r3, #16
 8004384:	431a      	orrs	r2, r3
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	061b      	lsls	r3, r3, #24
 800438a:	431a      	orrs	r2, r3
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	071b      	lsls	r3, r3, #28
 8004390:	4925      	ldr	r1, [pc, #148]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004392:	4313      	orrs	r3, r2
 8004394:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d016      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	019b      	lsls	r3, r3, #6
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	085b      	lsrs	r3, r3, #1
 80043b6:	3b01      	subs	r3, #1
 80043b8:	041b      	lsls	r3, r3, #16
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	061b      	lsls	r3, r3, #24
 80043c2:	431a      	orrs	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	071b      	lsls	r3, r3, #28
 80043ca:	4917      	ldr	r1, [pc, #92]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043d2:	4b16      	ldr	r3, [pc, #88]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80043d4:	2201      	movs	r2, #1
 80043d6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043d8:	f7fd ffa0 	bl	800231c <HAL_GetTick>
 80043dc:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043e0:	f7fd ff9c 	bl	800231c <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e09f      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0f0      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80043fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004400:	2b01      	cmp	r3, #1
 8004402:	f040 8095 	bne.w	8004530 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004406:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800440c:	f7fd ff86 	bl	800231c <HAL_GetTick>
 8004410:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004412:	e00f      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004414:	f7fd ff82 	bl	800231c <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d908      	bls.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e085      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	42470068 	.word	0x42470068
 8004430:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004434:	4b41      	ldr	r3, [pc, #260]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800443c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004440:	d0e8      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004452:	2b00      	cmp	r3, #0
 8004454:	d009      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800445e:	2b00      	cmp	r3, #0
 8004460:	d02b      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004466:	2b00      	cmp	r3, #0
 8004468:	d127      	bne.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800446a:	4b34      	ldr	r3, [pc, #208]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	3301      	adds	r3, #1
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	019b      	lsls	r3, r3, #6
 8004486:	431a      	orrs	r2, r3
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	085b      	lsrs	r3, r3, #1
 800448c:	3b01      	subs	r3, #1
 800448e:	041b      	lsls	r3, r3, #16
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004496:	061b      	lsls	r3, r3, #24
 8004498:	4928      	ldr	r1, [pc, #160]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80044a0:	4b26      	ldr	r3, [pc, #152]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044a6:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ae:	3b01      	subs	r3, #1
 80044b0:	021b      	lsls	r3, r3, #8
 80044b2:	4922      	ldr	r1, [pc, #136]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d01d      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ce:	d118      	bne.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80044d0:	4b1a      	ldr	r3, [pc, #104]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	0e1b      	lsrs	r3, r3, #24
 80044d8:	f003 030f 	and.w	r3, r3, #15
 80044dc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	699a      	ldr	r2, [r3, #24]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	019b      	lsls	r3, r3, #6
 80044e8:	431a      	orrs	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	085b      	lsrs	r3, r3, #1
 80044f0:	3b01      	subs	r3, #1
 80044f2:	041b      	lsls	r3, r3, #16
 80044f4:	431a      	orrs	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	061b      	lsls	r3, r3, #24
 80044fa:	4910      	ldr	r1, [pc, #64]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004502:	4b0f      	ldr	r3, [pc, #60]	@ (8004540 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004504:	2201      	movs	r2, #1
 8004506:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004508:	f7fd ff08 	bl	800231c <HAL_GetTick>
 800450c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004510:	f7fd ff04 	bl	800231c <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e007      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004522:	4b06      	ldr	r3, [pc, #24]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800452a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800452e:	d1ef      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3730      	adds	r7, #48	@ 0x30
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40023800 	.word	0x40023800
 8004540:	42470070 	.word	0x42470070

08004544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004548:	b0ae      	sub	sp, #184	@ 0xb8
 800454a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800455e:	2300      	movs	r3, #0
 8004560:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800456a:	4bcb      	ldr	r3, [pc, #812]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 030c 	and.w	r3, r3, #12
 8004572:	2b0c      	cmp	r3, #12
 8004574:	f200 8206 	bhi.w	8004984 <HAL_RCC_GetSysClockFreq+0x440>
 8004578:	a201      	add	r2, pc, #4	@ (adr r2, 8004580 <HAL_RCC_GetSysClockFreq+0x3c>)
 800457a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457e:	bf00      	nop
 8004580:	080045b5 	.word	0x080045b5
 8004584:	08004985 	.word	0x08004985
 8004588:	08004985 	.word	0x08004985
 800458c:	08004985 	.word	0x08004985
 8004590:	080045bd 	.word	0x080045bd
 8004594:	08004985 	.word	0x08004985
 8004598:	08004985 	.word	0x08004985
 800459c:	08004985 	.word	0x08004985
 80045a0:	080045c5 	.word	0x080045c5
 80045a4:	08004985 	.word	0x08004985
 80045a8:	08004985 	.word	0x08004985
 80045ac:	08004985 	.word	0x08004985
 80045b0:	080047b5 	.word	0x080047b5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045b4:	4bb9      	ldr	r3, [pc, #740]	@ (800489c <HAL_RCC_GetSysClockFreq+0x358>)
 80045b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80045ba:	e1e7      	b.n	800498c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045bc:	4bb8      	ldr	r3, [pc, #736]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80045be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80045c2:	e1e3      	b.n	800498c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045c4:	4bb4      	ldr	r3, [pc, #720]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045d0:	4bb1      	ldr	r3, [pc, #708]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d071      	beq.n	80046c0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045dc:	4bae      	ldr	r3, [pc, #696]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	099b      	lsrs	r3, r3, #6
 80045e2:	2200      	movs	r2, #0
 80045e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045e8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80045ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045f8:	2300      	movs	r3, #0
 80045fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80045fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004602:	4622      	mov	r2, r4
 8004604:	462b      	mov	r3, r5
 8004606:	f04f 0000 	mov.w	r0, #0
 800460a:	f04f 0100 	mov.w	r1, #0
 800460e:	0159      	lsls	r1, r3, #5
 8004610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004614:	0150      	lsls	r0, r2, #5
 8004616:	4602      	mov	r2, r0
 8004618:	460b      	mov	r3, r1
 800461a:	4621      	mov	r1, r4
 800461c:	1a51      	subs	r1, r2, r1
 800461e:	6439      	str	r1, [r7, #64]	@ 0x40
 8004620:	4629      	mov	r1, r5
 8004622:	eb63 0301 	sbc.w	r3, r3, r1
 8004626:	647b      	str	r3, [r7, #68]	@ 0x44
 8004628:	f04f 0200 	mov.w	r2, #0
 800462c:	f04f 0300 	mov.w	r3, #0
 8004630:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004634:	4649      	mov	r1, r9
 8004636:	018b      	lsls	r3, r1, #6
 8004638:	4641      	mov	r1, r8
 800463a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800463e:	4641      	mov	r1, r8
 8004640:	018a      	lsls	r2, r1, #6
 8004642:	4641      	mov	r1, r8
 8004644:	1a51      	subs	r1, r2, r1
 8004646:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004648:	4649      	mov	r1, r9
 800464a:	eb63 0301 	sbc.w	r3, r3, r1
 800464e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004650:	f04f 0200 	mov.w	r2, #0
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800465c:	4649      	mov	r1, r9
 800465e:	00cb      	lsls	r3, r1, #3
 8004660:	4641      	mov	r1, r8
 8004662:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004666:	4641      	mov	r1, r8
 8004668:	00ca      	lsls	r2, r1, #3
 800466a:	4610      	mov	r0, r2
 800466c:	4619      	mov	r1, r3
 800466e:	4603      	mov	r3, r0
 8004670:	4622      	mov	r2, r4
 8004672:	189b      	adds	r3, r3, r2
 8004674:	633b      	str	r3, [r7, #48]	@ 0x30
 8004676:	462b      	mov	r3, r5
 8004678:	460a      	mov	r2, r1
 800467a:	eb42 0303 	adc.w	r3, r2, r3
 800467e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004680:	f04f 0200 	mov.w	r2, #0
 8004684:	f04f 0300 	mov.w	r3, #0
 8004688:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800468c:	4629      	mov	r1, r5
 800468e:	024b      	lsls	r3, r1, #9
 8004690:	4621      	mov	r1, r4
 8004692:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004696:	4621      	mov	r1, r4
 8004698:	024a      	lsls	r2, r1, #9
 800469a:	4610      	mov	r0, r2
 800469c:	4619      	mov	r1, r3
 800469e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046a2:	2200      	movs	r2, #0
 80046a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046ac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80046b0:	f7fc fac4 	bl	8000c3c <__aeabi_uldivmod>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4613      	mov	r3, r2
 80046ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046be:	e067      	b.n	8004790 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046c0:	4b75      	ldr	r3, [pc, #468]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	099b      	lsrs	r3, r3, #6
 80046c6:	2200      	movs	r2, #0
 80046c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046cc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80046d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046da:	2300      	movs	r3, #0
 80046dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046de:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80046e2:	4622      	mov	r2, r4
 80046e4:	462b      	mov	r3, r5
 80046e6:	f04f 0000 	mov.w	r0, #0
 80046ea:	f04f 0100 	mov.w	r1, #0
 80046ee:	0159      	lsls	r1, r3, #5
 80046f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046f4:	0150      	lsls	r0, r2, #5
 80046f6:	4602      	mov	r2, r0
 80046f8:	460b      	mov	r3, r1
 80046fa:	4621      	mov	r1, r4
 80046fc:	1a51      	subs	r1, r2, r1
 80046fe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004700:	4629      	mov	r1, r5
 8004702:	eb63 0301 	sbc.w	r3, r3, r1
 8004706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004708:	f04f 0200 	mov.w	r2, #0
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004714:	4649      	mov	r1, r9
 8004716:	018b      	lsls	r3, r1, #6
 8004718:	4641      	mov	r1, r8
 800471a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800471e:	4641      	mov	r1, r8
 8004720:	018a      	lsls	r2, r1, #6
 8004722:	4641      	mov	r1, r8
 8004724:	ebb2 0a01 	subs.w	sl, r2, r1
 8004728:	4649      	mov	r1, r9
 800472a:	eb63 0b01 	sbc.w	fp, r3, r1
 800472e:	f04f 0200 	mov.w	r2, #0
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800473a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800473e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004742:	4692      	mov	sl, r2
 8004744:	469b      	mov	fp, r3
 8004746:	4623      	mov	r3, r4
 8004748:	eb1a 0303 	adds.w	r3, sl, r3
 800474c:	623b      	str	r3, [r7, #32]
 800474e:	462b      	mov	r3, r5
 8004750:	eb4b 0303 	adc.w	r3, fp, r3
 8004754:	627b      	str	r3, [r7, #36]	@ 0x24
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004762:	4629      	mov	r1, r5
 8004764:	028b      	lsls	r3, r1, #10
 8004766:	4621      	mov	r1, r4
 8004768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800476c:	4621      	mov	r1, r4
 800476e:	028a      	lsls	r2, r1, #10
 8004770:	4610      	mov	r0, r2
 8004772:	4619      	mov	r1, r3
 8004774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004778:	2200      	movs	r2, #0
 800477a:	673b      	str	r3, [r7, #112]	@ 0x70
 800477c:	677a      	str	r2, [r7, #116]	@ 0x74
 800477e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004782:	f7fc fa5b 	bl	8000c3c <__aeabi_uldivmod>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	4613      	mov	r3, r2
 800478c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004790:	4b41      	ldr	r3, [pc, #260]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	0c1b      	lsrs	r3, r3, #16
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	3301      	adds	r3, #1
 800479c:	005b      	lsls	r3, r3, #1
 800479e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80047a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80047a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80047aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80047b2:	e0eb      	b.n	800498c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047b4:	4b38      	ldr	r3, [pc, #224]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047c0:	4b35      	ldr	r3, [pc, #212]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d06b      	beq.n	80048a4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047cc:	4b32      	ldr	r3, [pc, #200]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	099b      	lsrs	r3, r3, #6
 80047d2:	2200      	movs	r2, #0
 80047d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047de:	663b      	str	r3, [r7, #96]	@ 0x60
 80047e0:	2300      	movs	r3, #0
 80047e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80047e4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80047e8:	4622      	mov	r2, r4
 80047ea:	462b      	mov	r3, r5
 80047ec:	f04f 0000 	mov.w	r0, #0
 80047f0:	f04f 0100 	mov.w	r1, #0
 80047f4:	0159      	lsls	r1, r3, #5
 80047f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047fa:	0150      	lsls	r0, r2, #5
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	4621      	mov	r1, r4
 8004802:	1a51      	subs	r1, r2, r1
 8004804:	61b9      	str	r1, [r7, #24]
 8004806:	4629      	mov	r1, r5
 8004808:	eb63 0301 	sbc.w	r3, r3, r1
 800480c:	61fb      	str	r3, [r7, #28]
 800480e:	f04f 0200 	mov.w	r2, #0
 8004812:	f04f 0300 	mov.w	r3, #0
 8004816:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800481a:	4659      	mov	r1, fp
 800481c:	018b      	lsls	r3, r1, #6
 800481e:	4651      	mov	r1, sl
 8004820:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004824:	4651      	mov	r1, sl
 8004826:	018a      	lsls	r2, r1, #6
 8004828:	4651      	mov	r1, sl
 800482a:	ebb2 0801 	subs.w	r8, r2, r1
 800482e:	4659      	mov	r1, fp
 8004830:	eb63 0901 	sbc.w	r9, r3, r1
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004840:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004844:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004848:	4690      	mov	r8, r2
 800484a:	4699      	mov	r9, r3
 800484c:	4623      	mov	r3, r4
 800484e:	eb18 0303 	adds.w	r3, r8, r3
 8004852:	613b      	str	r3, [r7, #16]
 8004854:	462b      	mov	r3, r5
 8004856:	eb49 0303 	adc.w	r3, r9, r3
 800485a:	617b      	str	r3, [r7, #20]
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	f04f 0300 	mov.w	r3, #0
 8004864:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004868:	4629      	mov	r1, r5
 800486a:	024b      	lsls	r3, r1, #9
 800486c:	4621      	mov	r1, r4
 800486e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004872:	4621      	mov	r1, r4
 8004874:	024a      	lsls	r2, r1, #9
 8004876:	4610      	mov	r0, r2
 8004878:	4619      	mov	r1, r3
 800487a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800487e:	2200      	movs	r2, #0
 8004880:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004882:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004884:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004888:	f7fc f9d8 	bl	8000c3c <__aeabi_uldivmod>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4613      	mov	r3, r2
 8004892:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004896:	e065      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x420>
 8004898:	40023800 	.word	0x40023800
 800489c:	00f42400 	.word	0x00f42400
 80048a0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a4:	4b3d      	ldr	r3, [pc, #244]	@ (800499c <HAL_RCC_GetSysClockFreq+0x458>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	099b      	lsrs	r3, r3, #6
 80048aa:	2200      	movs	r2, #0
 80048ac:	4618      	mov	r0, r3
 80048ae:	4611      	mov	r1, r2
 80048b0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80048b6:	2300      	movs	r3, #0
 80048b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80048ba:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80048be:	4642      	mov	r2, r8
 80048c0:	464b      	mov	r3, r9
 80048c2:	f04f 0000 	mov.w	r0, #0
 80048c6:	f04f 0100 	mov.w	r1, #0
 80048ca:	0159      	lsls	r1, r3, #5
 80048cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048d0:	0150      	lsls	r0, r2, #5
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4641      	mov	r1, r8
 80048d8:	1a51      	subs	r1, r2, r1
 80048da:	60b9      	str	r1, [r7, #8]
 80048dc:	4649      	mov	r1, r9
 80048de:	eb63 0301 	sbc.w	r3, r3, r1
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80048f0:	4659      	mov	r1, fp
 80048f2:	018b      	lsls	r3, r1, #6
 80048f4:	4651      	mov	r1, sl
 80048f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048fa:	4651      	mov	r1, sl
 80048fc:	018a      	lsls	r2, r1, #6
 80048fe:	4651      	mov	r1, sl
 8004900:	1a54      	subs	r4, r2, r1
 8004902:	4659      	mov	r1, fp
 8004904:	eb63 0501 	sbc.w	r5, r3, r1
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	00eb      	lsls	r3, r5, #3
 8004912:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004916:	00e2      	lsls	r2, r4, #3
 8004918:	4614      	mov	r4, r2
 800491a:	461d      	mov	r5, r3
 800491c:	4643      	mov	r3, r8
 800491e:	18e3      	adds	r3, r4, r3
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	464b      	mov	r3, r9
 8004924:	eb45 0303 	adc.w	r3, r5, r3
 8004928:	607b      	str	r3, [r7, #4]
 800492a:	f04f 0200 	mov.w	r2, #0
 800492e:	f04f 0300 	mov.w	r3, #0
 8004932:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004936:	4629      	mov	r1, r5
 8004938:	028b      	lsls	r3, r1, #10
 800493a:	4621      	mov	r1, r4
 800493c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004940:	4621      	mov	r1, r4
 8004942:	028a      	lsls	r2, r1, #10
 8004944:	4610      	mov	r0, r2
 8004946:	4619      	mov	r1, r3
 8004948:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800494c:	2200      	movs	r2, #0
 800494e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004950:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004952:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004956:	f7fc f971 	bl	8000c3c <__aeabi_uldivmod>
 800495a:	4602      	mov	r2, r0
 800495c:	460b      	mov	r3, r1
 800495e:	4613      	mov	r3, r2
 8004960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004964:	4b0d      	ldr	r3, [pc, #52]	@ (800499c <HAL_RCC_GetSysClockFreq+0x458>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	0f1b      	lsrs	r3, r3, #28
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004972:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004976:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800497a:	fbb2 f3f3 	udiv	r3, r2, r3
 800497e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004982:	e003      	b.n	800498c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004984:	4b06      	ldr	r3, [pc, #24]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004986:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800498a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800498c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004990:	4618      	mov	r0, r3
 8004992:	37b8      	adds	r7, #184	@ 0xb8
 8004994:	46bd      	mov	sp, r7
 8004996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800499a:	bf00      	nop
 800499c:	40023800 	.word	0x40023800
 80049a0:	00f42400 	.word	0x00f42400

080049a4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e28d      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f000 8083 	beq.w	8004aca <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80049c4:	4b94      	ldr	r3, [pc, #592]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f003 030c 	and.w	r3, r3, #12
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d019      	beq.n	8004a04 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049d0:	4b91      	ldr	r3, [pc, #580]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f003 030c 	and.w	r3, r3, #12
        || \
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049dc:	4b8e      	ldr	r3, [pc, #568]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049e8:	d00c      	beq.n	8004a04 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ea:	4b8b      	ldr	r3, [pc, #556]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049f2:	2b0c      	cmp	r3, #12
 80049f4:	d112      	bne.n	8004a1c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049f6:	4b88      	ldr	r3, [pc, #544]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a02:	d10b      	bne.n	8004a1c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a04:	4b84      	ldr	r3, [pc, #528]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d05b      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x124>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d157      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e25a      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a24:	d106      	bne.n	8004a34 <HAL_RCC_OscConfig+0x90>
 8004a26:	4b7c      	ldr	r3, [pc, #496]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a7b      	ldr	r2, [pc, #492]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a30:	6013      	str	r3, [r2, #0]
 8004a32:	e01d      	b.n	8004a70 <HAL_RCC_OscConfig+0xcc>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a3c:	d10c      	bne.n	8004a58 <HAL_RCC_OscConfig+0xb4>
 8004a3e:	4b76      	ldr	r3, [pc, #472]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a75      	ldr	r2, [pc, #468]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	4b73      	ldr	r3, [pc, #460]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a72      	ldr	r2, [pc, #456]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a54:	6013      	str	r3, [r2, #0]
 8004a56:	e00b      	b.n	8004a70 <HAL_RCC_OscConfig+0xcc>
 8004a58:	4b6f      	ldr	r3, [pc, #444]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a6e      	ldr	r2, [pc, #440]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	4b6c      	ldr	r3, [pc, #432]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a6b      	ldr	r2, [pc, #428]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d013      	beq.n	8004aa0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a78:	f7fd fc50 	bl	800231c <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a80:	f7fd fc4c 	bl	800231c <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b64      	cmp	r3, #100	@ 0x64
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e21f      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a92:	4b61      	ldr	r3, [pc, #388]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0f0      	beq.n	8004a80 <HAL_RCC_OscConfig+0xdc>
 8004a9e:	e014      	b.n	8004aca <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa0:	f7fd fc3c 	bl	800231c <HAL_GetTick>
 8004aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aa6:	e008      	b.n	8004aba <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa8:	f7fd fc38 	bl	800231c <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b64      	cmp	r3, #100	@ 0x64
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e20b      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aba:	4b57      	ldr	r3, [pc, #348]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1f0      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x104>
 8004ac6:	e000      	b.n	8004aca <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d06f      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004ad6:	4b50      	ldr	r3, [pc, #320]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 030c 	and.w	r3, r3, #12
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d017      	beq.n	8004b12 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ae2:	4b4d      	ldr	r3, [pc, #308]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f003 030c 	and.w	r3, r3, #12
        || \
 8004aea:	2b08      	cmp	r3, #8
 8004aec:	d105      	bne.n	8004afa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004aee:	4b4a      	ldr	r3, [pc, #296]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00b      	beq.n	8004b12 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afa:	4b47      	ldr	r3, [pc, #284]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004b02:	2b0c      	cmp	r3, #12
 8004b04:	d11c      	bne.n	8004b40 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b06:	4b44      	ldr	r3, [pc, #272]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d116      	bne.n	8004b40 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b12:	4b41      	ldr	r3, [pc, #260]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d005      	beq.n	8004b2a <HAL_RCC_OscConfig+0x186>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d001      	beq.n	8004b2a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e1d3      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	4937      	ldr	r1, [pc, #220]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b3e:	e03a      	b.n	8004bb6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d020      	beq.n	8004b8a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b48:	4b34      	ldr	r3, [pc, #208]	@ (8004c1c <HAL_RCC_OscConfig+0x278>)
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4e:	f7fd fbe5 	bl	800231c <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b56:	f7fd fbe1 	bl	800231c <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e1b4      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b68:	4b2b      	ldr	r3, [pc, #172]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0f0      	beq.n	8004b56 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b74:	4b28      	ldr	r3, [pc, #160]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4925      	ldr	r1, [pc, #148]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	600b      	str	r3, [r1, #0]
 8004b88:	e015      	b.n	8004bb6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b8a:	4b24      	ldr	r3, [pc, #144]	@ (8004c1c <HAL_RCC_OscConfig+0x278>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b90:	f7fd fbc4 	bl	800231c <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b98:	f7fd fbc0 	bl	800231c <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e193      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004baa:	4b1b      	ldr	r3, [pc, #108]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1f0      	bne.n	8004b98 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d036      	beq.n	8004c30 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d016      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bca:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <HAL_RCC_OscConfig+0x27c>)
 8004bcc:	2201      	movs	r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd0:	f7fd fba4 	bl	800231c <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd6:	e008      	b.n	8004bea <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bd8:	f7fd fba0 	bl	800231c <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e173      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bea:	4b0b      	ldr	r3, [pc, #44]	@ (8004c18 <HAL_RCC_OscConfig+0x274>)
 8004bec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d0f0      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x234>
 8004bf6:	e01b      	b.n	8004c30 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bf8:	4b09      	ldr	r3, [pc, #36]	@ (8004c20 <HAL_RCC_OscConfig+0x27c>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfe:	f7fd fb8d 	bl	800231c <HAL_GetTick>
 8004c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c04:	e00e      	b.n	8004c24 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c06:	f7fd fb89 	bl	800231c <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d907      	bls.n	8004c24 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e15c      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	42470000 	.word	0x42470000
 8004c20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c24:	4b8a      	ldr	r3, [pc, #552]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004c26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1ea      	bne.n	8004c06 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0304 	and.w	r3, r3, #4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 8097 	beq.w	8004d6c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c42:	4b83      	ldr	r3, [pc, #524]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10f      	bne.n	8004c6e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60bb      	str	r3, [r7, #8]
 8004c52:	4b7f      	ldr	r3, [pc, #508]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c56:	4a7e      	ldr	r2, [pc, #504]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c5e:	4b7c      	ldr	r3, [pc, #496]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c66:	60bb      	str	r3, [r7, #8]
 8004c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c6e:	4b79      	ldr	r3, [pc, #484]	@ (8004e54 <HAL_RCC_OscConfig+0x4b0>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d118      	bne.n	8004cac <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c7a:	4b76      	ldr	r3, [pc, #472]	@ (8004e54 <HAL_RCC_OscConfig+0x4b0>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a75      	ldr	r2, [pc, #468]	@ (8004e54 <HAL_RCC_OscConfig+0x4b0>)
 8004c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c86:	f7fd fb49 	bl	800231c <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c8e:	f7fd fb45 	bl	800231c <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e118      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca0:	4b6c      	ldr	r3, [pc, #432]	@ (8004e54 <HAL_RCC_OscConfig+0x4b0>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d106      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x31e>
 8004cb4:	4b66      	ldr	r3, [pc, #408]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb8:	4a65      	ldr	r2, [pc, #404]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cc0:	e01c      	b.n	8004cfc <HAL_RCC_OscConfig+0x358>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	2b05      	cmp	r3, #5
 8004cc8:	d10c      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x340>
 8004cca:	4b61      	ldr	r3, [pc, #388]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cce:	4a60      	ldr	r2, [pc, #384]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cd0:	f043 0304 	orr.w	r3, r3, #4
 8004cd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cd6:	4b5e      	ldr	r3, [pc, #376]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cda:	4a5d      	ldr	r2, [pc, #372]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cdc:	f043 0301 	orr.w	r3, r3, #1
 8004ce0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ce2:	e00b      	b.n	8004cfc <HAL_RCC_OscConfig+0x358>
 8004ce4:	4b5a      	ldr	r3, [pc, #360]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce8:	4a59      	ldr	r2, [pc, #356]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cea:	f023 0301 	bic.w	r3, r3, #1
 8004cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cf0:	4b57      	ldr	r3, [pc, #348]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf4:	4a56      	ldr	r2, [pc, #344]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004cf6:	f023 0304 	bic.w	r3, r3, #4
 8004cfa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d015      	beq.n	8004d30 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d04:	f7fd fb0a 	bl	800231c <HAL_GetTick>
 8004d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d0c:	f7fd fb06 	bl	800231c <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e0d7      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d22:	4b4b      	ldr	r3, [pc, #300]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d0ee      	beq.n	8004d0c <HAL_RCC_OscConfig+0x368>
 8004d2e:	e014      	b.n	8004d5a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d30:	f7fd faf4 	bl	800231c <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d36:	e00a      	b.n	8004d4e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d38:	f7fd faf0 	bl	800231c <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e0c1      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4e:	4b40      	ldr	r3, [pc, #256]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1ee      	bne.n	8004d38 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d5a:	7dfb      	ldrb	r3, [r7, #23]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d105      	bne.n	8004d6c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d60:	4b3b      	ldr	r3, [pc, #236]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d64:	4a3a      	ldr	r2, [pc, #232]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004d66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d6a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80ad 	beq.w	8004ed0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d76:	4b36      	ldr	r3, [pc, #216]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 030c 	and.w	r3, r3, #12
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d060      	beq.n	8004e44 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d145      	bne.n	8004e16 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d8a:	4b33      	ldr	r3, [pc, #204]	@ (8004e58 <HAL_RCC_OscConfig+0x4b4>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d90:	f7fd fac4 	bl	800231c <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d96:	e008      	b.n	8004daa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d98:	f7fd fac0 	bl	800231c <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e093      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004daa:	4b29      	ldr	r3, [pc, #164]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1f0      	bne.n	8004d98 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69da      	ldr	r2, [r3, #28]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc4:	019b      	lsls	r3, r3, #6
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dcc:	085b      	lsrs	r3, r3, #1
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	041b      	lsls	r3, r3, #16
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd8:	061b      	lsls	r3, r3, #24
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de0:	071b      	lsls	r3, r3, #28
 8004de2:	491b      	ldr	r1, [pc, #108]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004de8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e58 <HAL_RCC_OscConfig+0x4b4>)
 8004dea:	2201      	movs	r2, #1
 8004dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dee:	f7fd fa95 	bl	800231c <HAL_GetTick>
 8004df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004df4:	e008      	b.n	8004e08 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004df6:	f7fd fa91 	bl	800231c <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e064      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e08:	4b11      	ldr	r3, [pc, #68]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0f0      	beq.n	8004df6 <HAL_RCC_OscConfig+0x452>
 8004e14:	e05c      	b.n	8004ed0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e16:	4b10      	ldr	r3, [pc, #64]	@ (8004e58 <HAL_RCC_OscConfig+0x4b4>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1c:	f7fd fa7e 	bl	800231c <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e24:	f7fd fa7a 	bl	800231c <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e04d      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e36:	4b06      	ldr	r3, [pc, #24]	@ (8004e50 <HAL_RCC_OscConfig+0x4ac>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1f0      	bne.n	8004e24 <HAL_RCC_OscConfig+0x480>
 8004e42:	e045      	b.n	8004ed0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d107      	bne.n	8004e5c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e040      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
 8004e50:	40023800 	.word	0x40023800
 8004e54:	40007000 	.word	0x40007000
 8004e58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8004edc <HAL_RCC_OscConfig+0x538>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d030      	beq.n	8004ecc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d129      	bne.n	8004ecc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d122      	bne.n	8004ecc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d119      	bne.n	8004ecc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea2:	085b      	lsrs	r3, r3, #1
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d10f      	bne.n	8004ecc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d107      	bne.n	8004ecc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d001      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3718      	adds	r7, #24
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40023800 	.word	0x40023800

08004ee0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d101      	bne.n	8004ef2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e041      	b.n	8004f76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d106      	bne.n	8004f0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f7fc fee0 	bl	8001ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2202      	movs	r2, #2
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	4610      	mov	r0, r2
 8004f20:	f000 fc0c 	bl	800573c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b082      	sub	sp, #8
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e041      	b.n	8005014 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d106      	bne.n	8004faa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f839 	bl	800501c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2202      	movs	r2, #2
 8004fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	3304      	adds	r3, #4
 8004fba:	4619      	mov	r1, r3
 8004fbc:	4610      	mov	r0, r2
 8004fbe:	f000 fbbd 	bl	800573c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d109      	bne.n	8005054 <HAL_TIM_PWM_Start+0x24>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b01      	cmp	r3, #1
 800504a:	bf14      	ite	ne
 800504c:	2301      	movne	r3, #1
 800504e:	2300      	moveq	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	e022      	b.n	800509a <HAL_TIM_PWM_Start+0x6a>
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b04      	cmp	r3, #4
 8005058:	d109      	bne.n	800506e <HAL_TIM_PWM_Start+0x3e>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b01      	cmp	r3, #1
 8005064:	bf14      	ite	ne
 8005066:	2301      	movne	r3, #1
 8005068:	2300      	moveq	r3, #0
 800506a:	b2db      	uxtb	r3, r3
 800506c:	e015      	b.n	800509a <HAL_TIM_PWM_Start+0x6a>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d109      	bne.n	8005088 <HAL_TIM_PWM_Start+0x58>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b01      	cmp	r3, #1
 800507e:	bf14      	ite	ne
 8005080:	2301      	movne	r3, #1
 8005082:	2300      	moveq	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	e008      	b.n	800509a <HAL_TIM_PWM_Start+0x6a>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b01      	cmp	r3, #1
 8005092:	bf14      	ite	ne
 8005094:	2301      	movne	r3, #1
 8005096:	2300      	moveq	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e07c      	b.n	800519c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d104      	bne.n	80050b2 <HAL_TIM_PWM_Start+0x82>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2202      	movs	r2, #2
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050b0:	e013      	b.n	80050da <HAL_TIM_PWM_Start+0xaa>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	d104      	bne.n	80050c2 <HAL_TIM_PWM_Start+0x92>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050c0:	e00b      	b.n	80050da <HAL_TIM_PWM_Start+0xaa>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d104      	bne.n	80050d2 <HAL_TIM_PWM_Start+0xa2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050d0:	e003      	b.n	80050da <HAL_TIM_PWM_Start+0xaa>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2202      	movs	r2, #2
 80050d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2201      	movs	r2, #1
 80050e0:	6839      	ldr	r1, [r7, #0]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 fe1a 	bl	8005d1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a2d      	ldr	r2, [pc, #180]	@ (80051a4 <HAL_TIM_PWM_Start+0x174>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d004      	beq.n	80050fc <HAL_TIM_PWM_Start+0xcc>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a2c      	ldr	r2, [pc, #176]	@ (80051a8 <HAL_TIM_PWM_Start+0x178>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d101      	bne.n	8005100 <HAL_TIM_PWM_Start+0xd0>
 80050fc:	2301      	movs	r3, #1
 80050fe:	e000      	b.n	8005102 <HAL_TIM_PWM_Start+0xd2>
 8005100:	2300      	movs	r3, #0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d007      	beq.n	8005116 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005114:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a22      	ldr	r2, [pc, #136]	@ (80051a4 <HAL_TIM_PWM_Start+0x174>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d022      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005128:	d01d      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a1f      	ldr	r2, [pc, #124]	@ (80051ac <HAL_TIM_PWM_Start+0x17c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d018      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a1d      	ldr	r2, [pc, #116]	@ (80051b0 <HAL_TIM_PWM_Start+0x180>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d013      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a1c      	ldr	r2, [pc, #112]	@ (80051b4 <HAL_TIM_PWM_Start+0x184>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d00e      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a16      	ldr	r2, [pc, #88]	@ (80051a8 <HAL_TIM_PWM_Start+0x178>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d009      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a18      	ldr	r2, [pc, #96]	@ (80051b8 <HAL_TIM_PWM_Start+0x188>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d004      	beq.n	8005166 <HAL_TIM_PWM_Start+0x136>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a16      	ldr	r2, [pc, #88]	@ (80051bc <HAL_TIM_PWM_Start+0x18c>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d111      	bne.n	800518a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b06      	cmp	r3, #6
 8005176:	d010      	beq.n	800519a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f042 0201 	orr.w	r2, r2, #1
 8005186:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005188:	e007      	b.n	800519a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 0201 	orr.w	r2, r2, #1
 8005198:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40010000 	.word	0x40010000
 80051a8:	40010400 	.word	0x40010400
 80051ac:	40000400 	.word	0x40000400
 80051b0:	40000800 	.word	0x40000800
 80051b4:	40000c00 	.word	0x40000c00
 80051b8:	40014000 	.word	0x40014000
 80051bc:	40001800 	.word	0x40001800

080051c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e097      	b.n	8005304 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d106      	bne.n	80051ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f7fc fda7 	bl	8001d3c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2202      	movs	r2, #2
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6812      	ldr	r2, [r2, #0]
 8005200:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005204:	f023 0307 	bic.w	r3, r3, #7
 8005208:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3304      	adds	r3, #4
 8005212:	4619      	mov	r1, r3
 8005214:	4610      	mov	r0, r2
 8005216:	f000 fa91 	bl	800573c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	4313      	orrs	r3, r2
 800523a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005242:	f023 0303 	bic.w	r3, r3, #3
 8005246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	021b      	lsls	r3, r3, #8
 8005252:	4313      	orrs	r3, r2
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005260:	f023 030c 	bic.w	r3, r3, #12
 8005264:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800526c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005270:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	68da      	ldr	r2, [r3, #12]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	021b      	lsls	r3, r3, #8
 800527c:	4313      	orrs	r3, r2
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	011a      	lsls	r2, r3, #4
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	031b      	lsls	r3, r3, #12
 8005290:	4313      	orrs	r3, r2
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800529e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80052a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	011b      	lsls	r3, r3, #4
 80052b2:	4313      	orrs	r3, r2
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3718      	adds	r7, #24
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800531c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005324:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800532c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005334:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d110      	bne.n	800535e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d102      	bne.n	8005348 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005342:	7b7b      	ldrb	r3, [r7, #13]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d001      	beq.n	800534c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e069      	b.n	8005420 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800535c:	e031      	b.n	80053c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b04      	cmp	r3, #4
 8005362:	d110      	bne.n	8005386 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005364:	7bbb      	ldrb	r3, [r7, #14]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d102      	bne.n	8005370 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800536a:	7b3b      	ldrb	r3, [r7, #12]
 800536c:	2b01      	cmp	r3, #1
 800536e:	d001      	beq.n	8005374 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e055      	b.n	8005420 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2202      	movs	r2, #2
 8005378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2202      	movs	r2, #2
 8005380:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005384:	e01d      	b.n	80053c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005386:	7bfb      	ldrb	r3, [r7, #15]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d108      	bne.n	800539e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800538c:	7bbb      	ldrb	r3, [r7, #14]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d105      	bne.n	800539e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005392:	7b7b      	ldrb	r3, [r7, #13]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d102      	bne.n	800539e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005398:	7b3b      	ldrb	r3, [r7, #12]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d001      	beq.n	80053a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e03e      	b.n	8005420 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2202      	movs	r2, #2
 80053a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2202      	movs	r2, #2
 80053ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2202      	movs	r2, #2
 80053b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2202      	movs	r2, #2
 80053be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d003      	beq.n	80053d0 <HAL_TIM_Encoder_Start+0xc4>
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d008      	beq.n	80053e0 <HAL_TIM_Encoder_Start+0xd4>
 80053ce:	e00f      	b.n	80053f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2201      	movs	r2, #1
 80053d6:	2100      	movs	r1, #0
 80053d8:	4618      	mov	r0, r3
 80053da:	f000 fc9f 	bl	8005d1c <TIM_CCxChannelCmd>
      break;
 80053de:	e016      	b.n	800540e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2201      	movs	r2, #1
 80053e6:	2104      	movs	r1, #4
 80053e8:	4618      	mov	r0, r3
 80053ea:	f000 fc97 	bl	8005d1c <TIM_CCxChannelCmd>
      break;
 80053ee:	e00e      	b.n	800540e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2201      	movs	r2, #1
 80053f6:	2100      	movs	r1, #0
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fc8f 	bl	8005d1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2201      	movs	r2, #1
 8005404:	2104      	movs	r1, #4
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fc88 	bl	8005d1c <TIM_CCxChannelCmd>
      break;
 800540c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0201 	orr.w	r2, r2, #1
 800541c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800543e:	2b01      	cmp	r3, #1
 8005440:	d101      	bne.n	8005446 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005442:	2302      	movs	r3, #2
 8005444:	e0ae      	b.n	80055a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b0c      	cmp	r3, #12
 8005452:	f200 809f 	bhi.w	8005594 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005456:	a201      	add	r2, pc, #4	@ (adr r2, 800545c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545c:	08005491 	.word	0x08005491
 8005460:	08005595 	.word	0x08005595
 8005464:	08005595 	.word	0x08005595
 8005468:	08005595 	.word	0x08005595
 800546c:	080054d1 	.word	0x080054d1
 8005470:	08005595 	.word	0x08005595
 8005474:	08005595 	.word	0x08005595
 8005478:	08005595 	.word	0x08005595
 800547c:	08005513 	.word	0x08005513
 8005480:	08005595 	.word	0x08005595
 8005484:	08005595 	.word	0x08005595
 8005488:	08005595 	.word	0x08005595
 800548c:	08005553 	.word	0x08005553
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 f9f6 	bl	8005888 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699a      	ldr	r2, [r3, #24]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0208 	orr.w	r2, r2, #8
 80054aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0204 	bic.w	r2, r2, #4
 80054ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6999      	ldr	r1, [r3, #24]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	691a      	ldr	r2, [r3, #16]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	619a      	str	r2, [r3, #24]
      break;
 80054ce:	e064      	b.n	800559a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68b9      	ldr	r1, [r7, #8]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 fa46 	bl	8005968 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	699a      	ldr	r2, [r3, #24]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699a      	ldr	r2, [r3, #24]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6999      	ldr	r1, [r3, #24]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	021a      	lsls	r2, r3, #8
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	619a      	str	r2, [r3, #24]
      break;
 8005510:	e043      	b.n	800559a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68b9      	ldr	r1, [r7, #8]
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fa9b 	bl	8005a54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69da      	ldr	r2, [r3, #28]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f042 0208 	orr.w	r2, r2, #8
 800552c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	69da      	ldr	r2, [r3, #28]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0204 	bic.w	r2, r2, #4
 800553c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69d9      	ldr	r1, [r3, #28]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	691a      	ldr	r2, [r3, #16]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	430a      	orrs	r2, r1
 800554e:	61da      	str	r2, [r3, #28]
      break;
 8005550:	e023      	b.n	800559a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	4618      	mov	r0, r3
 800555a:	f000 faef 	bl	8005b3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69da      	ldr	r2, [r3, #28]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800556c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	69da      	ldr	r2, [r3, #28]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800557c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	69d9      	ldr	r1, [r3, #28]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	021a      	lsls	r2, r3, #8
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	61da      	str	r2, [r3, #28]
      break;
 8005592:	e002      	b.n	800559a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	75fb      	strb	r3, [r7, #23]
      break;
 8005598:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3718      	adds	r7, #24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d101      	bne.n	80055c8 <HAL_TIM_ConfigClockSource+0x1c>
 80055c4:	2302      	movs	r3, #2
 80055c6:	e0b4      	b.n	8005732 <HAL_TIM_ConfigClockSource+0x186>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005600:	d03e      	beq.n	8005680 <HAL_TIM_ConfigClockSource+0xd4>
 8005602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005606:	f200 8087 	bhi.w	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 800560a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800560e:	f000 8086 	beq.w	800571e <HAL_TIM_ConfigClockSource+0x172>
 8005612:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005616:	d87f      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005618:	2b70      	cmp	r3, #112	@ 0x70
 800561a:	d01a      	beq.n	8005652 <HAL_TIM_ConfigClockSource+0xa6>
 800561c:	2b70      	cmp	r3, #112	@ 0x70
 800561e:	d87b      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005620:	2b60      	cmp	r3, #96	@ 0x60
 8005622:	d050      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0x11a>
 8005624:	2b60      	cmp	r3, #96	@ 0x60
 8005626:	d877      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005628:	2b50      	cmp	r3, #80	@ 0x50
 800562a:	d03c      	beq.n	80056a6 <HAL_TIM_ConfigClockSource+0xfa>
 800562c:	2b50      	cmp	r3, #80	@ 0x50
 800562e:	d873      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005630:	2b40      	cmp	r3, #64	@ 0x40
 8005632:	d058      	beq.n	80056e6 <HAL_TIM_ConfigClockSource+0x13a>
 8005634:	2b40      	cmp	r3, #64	@ 0x40
 8005636:	d86f      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005638:	2b30      	cmp	r3, #48	@ 0x30
 800563a:	d064      	beq.n	8005706 <HAL_TIM_ConfigClockSource+0x15a>
 800563c:	2b30      	cmp	r3, #48	@ 0x30
 800563e:	d86b      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005640:	2b20      	cmp	r3, #32
 8005642:	d060      	beq.n	8005706 <HAL_TIM_ConfigClockSource+0x15a>
 8005644:	2b20      	cmp	r3, #32
 8005646:	d867      	bhi.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
 8005648:	2b00      	cmp	r3, #0
 800564a:	d05c      	beq.n	8005706 <HAL_TIM_ConfigClockSource+0x15a>
 800564c:	2b10      	cmp	r3, #16
 800564e:	d05a      	beq.n	8005706 <HAL_TIM_ConfigClockSource+0x15a>
 8005650:	e062      	b.n	8005718 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005662:	f000 fb3b 	bl	8005cdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005674:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	609a      	str	r2, [r3, #8]
      break;
 800567e:	e04f      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005690:	f000 fb24 	bl	8005cdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056a2:	609a      	str	r2, [r3, #8]
      break;
 80056a4:	e03c      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056b2:	461a      	mov	r2, r3
 80056b4:	f000 fa98 	bl	8005be8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2150      	movs	r1, #80	@ 0x50
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 faf1 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 80056c4:	e02c      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056d2:	461a      	mov	r2, r3
 80056d4:	f000 fab7 	bl	8005c46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2160      	movs	r1, #96	@ 0x60
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fae1 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 80056e4:	e01c      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056f2:	461a      	mov	r2, r3
 80056f4:	f000 fa78 	bl	8005be8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2140      	movs	r1, #64	@ 0x40
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 fad1 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 8005704:	e00c      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4619      	mov	r1, r3
 8005710:	4610      	mov	r0, r2
 8005712:	f000 fac8 	bl	8005ca6 <TIM_ITRx_SetConfig>
      break;
 8005716:	e003      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	73fb      	strb	r3, [r7, #15]
      break;
 800571c:	e000      	b.n	8005720 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800571e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005730:	7bfb      	ldrb	r3, [r7, #15]
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a43      	ldr	r2, [pc, #268]	@ (800585c <TIM_Base_SetConfig+0x120>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d013      	beq.n	800577c <TIM_Base_SetConfig+0x40>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800575a:	d00f      	beq.n	800577c <TIM_Base_SetConfig+0x40>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a40      	ldr	r2, [pc, #256]	@ (8005860 <TIM_Base_SetConfig+0x124>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d00b      	beq.n	800577c <TIM_Base_SetConfig+0x40>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a3f      	ldr	r2, [pc, #252]	@ (8005864 <TIM_Base_SetConfig+0x128>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d007      	beq.n	800577c <TIM_Base_SetConfig+0x40>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a3e      	ldr	r2, [pc, #248]	@ (8005868 <TIM_Base_SetConfig+0x12c>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d003      	beq.n	800577c <TIM_Base_SetConfig+0x40>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a3d      	ldr	r2, [pc, #244]	@ (800586c <TIM_Base_SetConfig+0x130>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d108      	bne.n	800578e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005782:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a32      	ldr	r2, [pc, #200]	@ (800585c <TIM_Base_SetConfig+0x120>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d02b      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800579c:	d027      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a2f      	ldr	r2, [pc, #188]	@ (8005860 <TIM_Base_SetConfig+0x124>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d023      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005864 <TIM_Base_SetConfig+0x128>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d01f      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005868 <TIM_Base_SetConfig+0x12c>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d01b      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a2c      	ldr	r2, [pc, #176]	@ (800586c <TIM_Base_SetConfig+0x130>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d017      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005870 <TIM_Base_SetConfig+0x134>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d013      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005874 <TIM_Base_SetConfig+0x138>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d00f      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a29      	ldr	r2, [pc, #164]	@ (8005878 <TIM_Base_SetConfig+0x13c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d00b      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a28      	ldr	r2, [pc, #160]	@ (800587c <TIM_Base_SetConfig+0x140>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d007      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a27      	ldr	r2, [pc, #156]	@ (8005880 <TIM_Base_SetConfig+0x144>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d003      	beq.n	80057ee <TIM_Base_SetConfig+0xb2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a26      	ldr	r2, [pc, #152]	@ (8005884 <TIM_Base_SetConfig+0x148>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d108      	bne.n	8005800 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	689a      	ldr	r2, [r3, #8]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a0e      	ldr	r2, [pc, #56]	@ (800585c <TIM_Base_SetConfig+0x120>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d003      	beq.n	800582e <TIM_Base_SetConfig+0xf2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a10      	ldr	r2, [pc, #64]	@ (800586c <TIM_Base_SetConfig+0x130>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d103      	bne.n	8005836 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	691a      	ldr	r2, [r3, #16]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f043 0204 	orr.w	r2, r3, #4
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2201      	movs	r2, #1
 8005846:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	601a      	str	r2, [r3, #0]
}
 800584e:	bf00      	nop
 8005850:	3714      	adds	r7, #20
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	40010000 	.word	0x40010000
 8005860:	40000400 	.word	0x40000400
 8005864:	40000800 	.word	0x40000800
 8005868:	40000c00 	.word	0x40000c00
 800586c:	40010400 	.word	0x40010400
 8005870:	40014000 	.word	0x40014000
 8005874:	40014400 	.word	0x40014400
 8005878:	40014800 	.word	0x40014800
 800587c:	40001800 	.word	0x40001800
 8005880:	40001c00 	.word	0x40001c00
 8005884:	40002000 	.word	0x40002000

08005888 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005888:	b480      	push	{r7}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	f023 0201 	bic.w	r2, r3, #1
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0303 	bic.w	r3, r3, #3
 80058be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	f023 0302 	bic.w	r3, r3, #2
 80058d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a20      	ldr	r2, [pc, #128]	@ (8005960 <TIM_OC1_SetConfig+0xd8>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d003      	beq.n	80058ec <TIM_OC1_SetConfig+0x64>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005964 <TIM_OC1_SetConfig+0xdc>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d10c      	bne.n	8005906 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 0308 	bic.w	r3, r3, #8
 80058f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f023 0304 	bic.w	r3, r3, #4
 8005904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a15      	ldr	r2, [pc, #84]	@ (8005960 <TIM_OC1_SetConfig+0xd8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d003      	beq.n	8005916 <TIM_OC1_SetConfig+0x8e>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a14      	ldr	r2, [pc, #80]	@ (8005964 <TIM_OC1_SetConfig+0xdc>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d111      	bne.n	800593a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800591c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	4313      	orrs	r3, r2
 8005938:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	621a      	str	r2, [r3, #32]
}
 8005954:	bf00      	nop
 8005956:	371c      	adds	r7, #28
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	40010000 	.word	0x40010000
 8005964:	40010400 	.word	0x40010400

08005968 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	f023 0210 	bic.w	r2, r3, #16
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800599e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	021b      	lsls	r3, r3, #8
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f023 0320 	bic.w	r3, r3, #32
 80059b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	011b      	lsls	r3, r3, #4
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	4313      	orrs	r3, r2
 80059be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a22      	ldr	r2, [pc, #136]	@ (8005a4c <TIM_OC2_SetConfig+0xe4>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d003      	beq.n	80059d0 <TIM_OC2_SetConfig+0x68>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a21      	ldr	r2, [pc, #132]	@ (8005a50 <TIM_OC2_SetConfig+0xe8>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d10d      	bne.n	80059ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	011b      	lsls	r3, r3, #4
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a17      	ldr	r2, [pc, #92]	@ (8005a4c <TIM_OC2_SetConfig+0xe4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d003      	beq.n	80059fc <TIM_OC2_SetConfig+0x94>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a16      	ldr	r2, [pc, #88]	@ (8005a50 <TIM_OC2_SetConfig+0xe8>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d113      	bne.n	8005a24 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	621a      	str	r2, [r3, #32]
}
 8005a3e:	bf00      	nop
 8005a40:	371c      	adds	r7, #28
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	40010400 	.word	0x40010400

08005a54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b087      	sub	sp, #28
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a1b      	ldr	r3, [r3, #32]
 8005a68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 0303 	bic.w	r3, r3, #3
 8005a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	021b      	lsls	r3, r3, #8
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a21      	ldr	r2, [pc, #132]	@ (8005b34 <TIM_OC3_SetConfig+0xe0>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d003      	beq.n	8005aba <TIM_OC3_SetConfig+0x66>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a20      	ldr	r2, [pc, #128]	@ (8005b38 <TIM_OC3_SetConfig+0xe4>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d10d      	bne.n	8005ad6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a16      	ldr	r2, [pc, #88]	@ (8005b34 <TIM_OC3_SetConfig+0xe0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d003      	beq.n	8005ae6 <TIM_OC3_SetConfig+0x92>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a15      	ldr	r2, [pc, #84]	@ (8005b38 <TIM_OC3_SetConfig+0xe4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d113      	bne.n	8005b0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	011b      	lsls	r3, r3, #4
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	621a      	str	r2, [r3, #32]
}
 8005b28:	bf00      	nop
 8005b2a:	371c      	adds	r7, #28
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr
 8005b34:	40010000 	.word	0x40010000
 8005b38:	40010400 	.word	0x40010400

08005b3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	021b      	lsls	r3, r3, #8
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	031b      	lsls	r3, r3, #12
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a12      	ldr	r2, [pc, #72]	@ (8005be0 <TIM_OC4_SetConfig+0xa4>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d003      	beq.n	8005ba4 <TIM_OC4_SetConfig+0x68>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a11      	ldr	r2, [pc, #68]	@ (8005be4 <TIM_OC4_SetConfig+0xa8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d109      	bne.n	8005bb8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005baa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	019b      	lsls	r3, r3, #6
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685a      	ldr	r2, [r3, #4]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	621a      	str	r2, [r3, #32]
}
 8005bd2:	bf00      	nop
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	40010000 	.word	0x40010000
 8005be4:	40010400 	.word	0x40010400

08005be8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	f023 0201 	bic.w	r2, r3, #1
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f023 030a 	bic.w	r3, r3, #10
 8005c24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	621a      	str	r2, [r3, #32]
}
 8005c3a:	bf00      	nop
 8005c3c:	371c      	adds	r7, #28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b087      	sub	sp, #28
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	60f8      	str	r0, [r7, #12]
 8005c4e:	60b9      	str	r1, [r7, #8]
 8005c50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	f023 0210 	bic.w	r2, r3, #16
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	031b      	lsls	r3, r3, #12
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	011b      	lsls	r3, r3, #4
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	621a      	str	r2, [r3, #32]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b085      	sub	sp, #20
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
 8005cae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	f043 0307 	orr.w	r3, r3, #7
 8005cc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	609a      	str	r2, [r3, #8]
}
 8005cd0:	bf00      	nop
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	021a      	lsls	r2, r3, #8
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	609a      	str	r2, [r3, #8]
}
 8005d10:	bf00      	nop
 8005d12:	371c      	adds	r7, #28
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f003 031f 	and.w	r3, r3, #31
 8005d2e:	2201      	movs	r2, #1
 8005d30:	fa02 f303 	lsl.w	r3, r2, r3
 8005d34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a1a      	ldr	r2, [r3, #32]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	43db      	mvns	r3, r3
 8005d3e:	401a      	ands	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6a1a      	ldr	r2, [r3, #32]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f003 031f 	and.w	r3, r3, #31
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	fa01 f303 	lsl.w	r3, r1, r3
 8005d54:	431a      	orrs	r2, r3
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	621a      	str	r2, [r3, #32]
}
 8005d5a:	bf00      	nop
 8005d5c:	371c      	adds	r7, #28
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	e05a      	b.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005da6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a21      	ldr	r2, [pc, #132]	@ (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d022      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dcc:	d01d      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d018      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d013      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a1a      	ldr	r2, [pc, #104]	@ (8005e50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d00e      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a18      	ldr	r2, [pc, #96]	@ (8005e54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d009      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a17      	ldr	r2, [pc, #92]	@ (8005e58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d004      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a15      	ldr	r2, [pc, #84]	@ (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d10c      	bne.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3714      	adds	r7, #20
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	40010000 	.word	0x40010000
 8005e48:	40000400 	.word	0x40000400
 8005e4c:	40000800 	.word	0x40000800
 8005e50:	40000c00 	.word	0x40000c00
 8005e54:	40010400 	.word	0x40010400
 8005e58:	40014000 	.word	0x40014000
 8005e5c:	40001800 	.word	0x40001800

08005e60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e042      	b.n	8005ef8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fc f802 	bl	8001e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2224      	movs	r2, #36	@ 0x24
 8005e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ea2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fdd3 	bl	8006a50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005eb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	695a      	ldr	r2, [r3, #20]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ec8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ed8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08a      	sub	sp, #40	@ 0x28
 8005f04:	af02      	add	r7, sp, #8
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	603b      	str	r3, [r7, #0]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b20      	cmp	r3, #32
 8005f1e:	d175      	bne.n	800600c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d002      	beq.n	8005f2c <HAL_UART_Transmit+0x2c>
 8005f26:	88fb      	ldrh	r3, [r7, #6]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e06e      	b.n	800600e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2221      	movs	r2, #33	@ 0x21
 8005f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f3e:	f7fc f9ed 	bl	800231c <HAL_GetTick>
 8005f42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	88fa      	ldrh	r2, [r7, #6]
 8005f48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	88fa      	ldrh	r2, [r7, #6]
 8005f4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f58:	d108      	bne.n	8005f6c <HAL_UART_Transmit+0x6c>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d104      	bne.n	8005f6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	61bb      	str	r3, [r7, #24]
 8005f6a:	e003      	b.n	8005f74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f70:	2300      	movs	r3, #0
 8005f72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f74:	e02e      	b.n	8005fd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	9300      	str	r3, [sp, #0]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	2180      	movs	r1, #128	@ 0x80
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f000 fb37 	bl	80065f4 <UART_WaitOnFlagUntilTimeout>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d005      	beq.n	8005f98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e03a      	b.n	800600e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10b      	bne.n	8005fb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	881b      	ldrh	r3, [r3, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	3302      	adds	r3, #2
 8005fb2:	61bb      	str	r3, [r7, #24]
 8005fb4:	e007      	b.n	8005fc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	781a      	ldrb	r2, [r3, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1cb      	bne.n	8005f76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	2140      	movs	r1, #64	@ 0x40
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 fb03 	bl	80065f4 <UART_WaitOnFlagUntilTimeout>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d005      	beq.n	8006000 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e006      	b.n	800600e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006008:	2300      	movs	r3, #0
 800600a:	e000      	b.n	800600e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800600c:	2302      	movs	r3, #2
  }
}
 800600e:	4618      	mov	r0, r3
 8006010:	3720      	adds	r7, #32
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	60f8      	str	r0, [r7, #12]
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	4613      	mov	r3, r2
 8006022:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b20      	cmp	r3, #32
 800602e:	d112      	bne.n	8006056 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <HAL_UART_Receive_IT+0x26>
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e00b      	b.n	8006058 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006046:	88fb      	ldrh	r3, [r7, #6]
 8006048:	461a      	mov	r2, r3
 800604a:	68b9      	ldr	r1, [r7, #8]
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	f000 fb2a 	bl	80066a6 <UART_Start_Receive_IT>
 8006052:	4603      	mov	r3, r0
 8006054:	e000      	b.n	8006058 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006056:	2302      	movs	r3, #2
  }
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b0ba      	sub	sp, #232	@ 0xe8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006086:	2300      	movs	r3, #0
 8006088:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800608c:	2300      	movs	r3, #0
 800608e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006096:	f003 030f 	and.w	r3, r3, #15
 800609a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800609e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10f      	bne.n	80060c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060aa:	f003 0320 	and.w	r3, r3, #32
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d009      	beq.n	80060c6 <HAL_UART_IRQHandler+0x66>
 80060b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060b6:	f003 0320 	and.w	r3, r3, #32
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fc07 	bl	80068d2 <UART_Receive_IT>
      return;
 80060c4:	e273      	b.n	80065ae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80060c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f000 80de 	beq.w	800628c <HAL_UART_IRQHandler+0x22c>
 80060d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d106      	bne.n	80060ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 80d1 	beq.w	800628c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00b      	beq.n	800610e <HAL_UART_IRQHandler+0xae>
 80060f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d005      	beq.n	800610e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006106:	f043 0201 	orr.w	r2, r3, #1
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800610e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006112:	f003 0304 	and.w	r3, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00b      	beq.n	8006132 <HAL_UART_IRQHandler+0xd2>
 800611a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d005      	beq.n	8006132 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612a:	f043 0202 	orr.w	r2, r3, #2
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00b      	beq.n	8006156 <HAL_UART_IRQHandler+0xf6>
 800613e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d005      	beq.n	8006156 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614e:	f043 0204 	orr.w	r2, r3, #4
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800615a:	f003 0308 	and.w	r3, r3, #8
 800615e:	2b00      	cmp	r3, #0
 8006160:	d011      	beq.n	8006186 <HAL_UART_IRQHandler+0x126>
 8006162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b00      	cmp	r3, #0
 800616c:	d105      	bne.n	800617a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800616e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d005      	beq.n	8006186 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617e:	f043 0208 	orr.w	r2, r3, #8
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800618a:	2b00      	cmp	r3, #0
 800618c:	f000 820a 	beq.w	80065a4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006194:	f003 0320 	and.w	r3, r3, #32
 8006198:	2b00      	cmp	r3, #0
 800619a:	d008      	beq.n	80061ae <HAL_UART_IRQHandler+0x14e>
 800619c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061a0:	f003 0320 	and.w	r3, r3, #32
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 fb92 	bl	80068d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061b8:	2b40      	cmp	r3, #64	@ 0x40
 80061ba:	bf0c      	ite	eq
 80061bc:	2301      	moveq	r3, #1
 80061be:	2300      	movne	r3, #0
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d103      	bne.n	80061da <HAL_UART_IRQHandler+0x17a>
 80061d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d04f      	beq.n	800627a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fa9d 	bl	800671a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ea:	2b40      	cmp	r3, #64	@ 0x40
 80061ec:	d141      	bne.n	8006272 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3314      	adds	r3, #20
 80061f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80061fc:	e853 3f00 	ldrex	r3, [r3]
 8006200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006208:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800620c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3314      	adds	r3, #20
 8006216:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800621a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800621e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006222:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006226:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1d9      	bne.n	80061ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800623e:	2b00      	cmp	r3, #0
 8006240:	d013      	beq.n	800626a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006246:	4a8a      	ldr	r2, [pc, #552]	@ (8006470 <HAL_UART_IRQHandler+0x410>)
 8006248:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800624e:	4618      	mov	r0, r3
 8006250:	f7fc fa15 	bl	800267e <HAL_DMA_Abort_IT>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d016      	beq.n	8006288 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800625e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006264:	4610      	mov	r0, r2
 8006266:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006268:	e00e      	b.n	8006288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f9ac 	bl	80065c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006270:	e00a      	b.n	8006288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f9a8 	bl	80065c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006278:	e006      	b.n	8006288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f9a4 	bl	80065c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006286:	e18d      	b.n	80065a4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006288:	bf00      	nop
    return;
 800628a:	e18b      	b.n	80065a4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006290:	2b01      	cmp	r3, #1
 8006292:	f040 8167 	bne.w	8006564 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800629a:	f003 0310 	and.w	r3, r3, #16
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 8160 	beq.w	8006564 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80062a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062a8:	f003 0310 	and.w	r3, r3, #16
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 8159 	beq.w	8006564 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062b2:	2300      	movs	r3, #0
 80062b4:	60bb      	str	r3, [r7, #8]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	60bb      	str	r3, [r7, #8]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	60bb      	str	r3, [r7, #8]
 80062c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d2:	2b40      	cmp	r3, #64	@ 0x40
 80062d4:	f040 80ce 	bne.w	8006474 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 80a9 	beq.w	8006440 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062f6:	429a      	cmp	r2, r3
 80062f8:	f080 80a2 	bcs.w	8006440 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006302:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800630e:	f000 8088 	beq.w	8006422 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	330c      	adds	r3, #12
 8006318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800632c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006330:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	330c      	adds	r3, #12
 800633a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800633e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800634a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800634e:	e841 2300 	strex	r3, r2, [r1]
 8006352:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1d9      	bne.n	8006312 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	3314      	adds	r3, #20
 8006364:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006366:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006368:	e853 3f00 	ldrex	r3, [r3]
 800636c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800636e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006370:	f023 0301 	bic.w	r3, r3, #1
 8006374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3314      	adds	r3, #20
 800637e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006382:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006386:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800638a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800638e:	e841 2300 	strex	r3, r2, [r1]
 8006392:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1e1      	bne.n	800635e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3314      	adds	r3, #20
 80063a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063a4:	e853 3f00 	ldrex	r3, [r3]
 80063a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80063aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3314      	adds	r3, #20
 80063ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80063be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80063c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80063c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80063c6:	e841 2300 	strex	r3, r2, [r1]
 80063ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80063cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1e3      	bne.n	800639a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2220      	movs	r2, #32
 80063d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	330c      	adds	r3, #12
 80063e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063f2:	f023 0310 	bic.w	r3, r3, #16
 80063f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	330c      	adds	r3, #12
 8006400:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006404:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006406:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800640a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e3      	bne.n	80063e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641c:	4618      	mov	r0, r3
 800641e:	f7fc f8be 	bl	800259e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2202      	movs	r2, #2
 8006426:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006430:	b29b      	uxth	r3, r3
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	b29b      	uxth	r3, r3
 8006436:	4619      	mov	r1, r3
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 f8cf 	bl	80065dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800643e:	e0b3      	b.n	80065a8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006444:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006448:	429a      	cmp	r2, r3
 800644a:	f040 80ad 	bne.w	80065a8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006458:	f040 80a6 	bne.w	80065a8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006466:	4619      	mov	r1, r3
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f8b7 	bl	80065dc <HAL_UARTEx_RxEventCallback>
      return;
 800646e:	e09b      	b.n	80065a8 <HAL_UART_IRQHandler+0x548>
 8006470:	080067e1 	.word	0x080067e1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800647c:	b29b      	uxth	r3, r3
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006488:	b29b      	uxth	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 808e 	beq.w	80065ac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006490:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 8089 	beq.w	80065ac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	330c      	adds	r3, #12
 80064a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a4:	e853 3f00 	ldrex	r3, [r3]
 80064a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	330c      	adds	r3, #12
 80064ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80064be:	647a      	str	r2, [r7, #68]	@ 0x44
 80064c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064c6:	e841 2300 	strex	r3, r2, [r1]
 80064ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1e3      	bne.n	800649a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	3314      	adds	r3, #20
 80064d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064dc:	e853 3f00 	ldrex	r3, [r3]
 80064e0:	623b      	str	r3, [r7, #32]
   return(result);
 80064e2:	6a3b      	ldr	r3, [r7, #32]
 80064e4:	f023 0301 	bic.w	r3, r3, #1
 80064e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	3314      	adds	r3, #20
 80064f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80064f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80064f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064fe:	e841 2300 	strex	r3, r2, [r1]
 8006502:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1e3      	bne.n	80064d2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2220      	movs	r2, #32
 800650e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	330c      	adds	r3, #12
 800651e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	e853 3f00 	ldrex	r3, [r3]
 8006526:	60fb      	str	r3, [r7, #12]
   return(result);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f023 0310 	bic.w	r3, r3, #16
 800652e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	330c      	adds	r3, #12
 8006538:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800653c:	61fa      	str	r2, [r7, #28]
 800653e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	69b9      	ldr	r1, [r7, #24]
 8006542:	69fa      	ldr	r2, [r7, #28]
 8006544:	e841 2300 	strex	r3, r2, [r1]
 8006548:	617b      	str	r3, [r7, #20]
   return(result);
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1e3      	bne.n	8006518 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800655a:	4619      	mov	r1, r3
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 f83d 	bl	80065dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006562:	e023      	b.n	80065ac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800656c:	2b00      	cmp	r3, #0
 800656e:	d009      	beq.n	8006584 <HAL_UART_IRQHandler+0x524>
 8006570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006578:	2b00      	cmp	r3, #0
 800657a:	d003      	beq.n	8006584 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f940 	bl	8006802 <UART_Transmit_IT>
    return;
 8006582:	e014      	b.n	80065ae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00e      	beq.n	80065ae <HAL_UART_IRQHandler+0x54e>
 8006590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006598:	2b00      	cmp	r3, #0
 800659a:	d008      	beq.n	80065ae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 f980 	bl	80068a2 <UART_EndTransmit_IT>
    return;
 80065a2:	e004      	b.n	80065ae <HAL_UART_IRQHandler+0x54e>
    return;
 80065a4:	bf00      	nop
 80065a6:	e002      	b.n	80065ae <HAL_UART_IRQHandler+0x54e>
      return;
 80065a8:	bf00      	nop
 80065aa:	e000      	b.n	80065ae <HAL_UART_IRQHandler+0x54e>
      return;
 80065ac:	bf00      	nop
  }
}
 80065ae:	37e8      	adds	r7, #232	@ 0xe8
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	460b      	mov	r3, r1
 80065e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065e8:	bf00      	nop
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	603b      	str	r3, [r7, #0]
 8006600:	4613      	mov	r3, r2
 8006602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006604:	e03b      	b.n	800667e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d037      	beq.n	800667e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800660e:	f7fb fe85 	bl	800231c <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	6a3a      	ldr	r2, [r7, #32]
 800661a:	429a      	cmp	r2, r3
 800661c:	d302      	bcc.n	8006624 <UART_WaitOnFlagUntilTimeout+0x30>
 800661e:	6a3b      	ldr	r3, [r7, #32]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e03a      	b.n	800669e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f003 0304 	and.w	r3, r3, #4
 8006632:	2b00      	cmp	r3, #0
 8006634:	d023      	beq.n	800667e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2b80      	cmp	r3, #128	@ 0x80
 800663a:	d020      	beq.n	800667e <UART_WaitOnFlagUntilTimeout+0x8a>
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	2b40      	cmp	r3, #64	@ 0x40
 8006640:	d01d      	beq.n	800667e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0308 	and.w	r3, r3, #8
 800664c:	2b08      	cmp	r3, #8
 800664e:	d116      	bne.n	800667e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006650:	2300      	movs	r3, #0
 8006652:	617b      	str	r3, [r7, #20]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	617b      	str	r3, [r7, #20]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	617b      	str	r3, [r7, #20]
 8006664:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 f857 	bl	800671a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2208      	movs	r2, #8
 8006670:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e00f      	b.n	800669e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	4013      	ands	r3, r2
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	429a      	cmp	r2, r3
 800668c:	bf0c      	ite	eq
 800668e:	2301      	moveq	r3, #1
 8006690:	2300      	movne	r3, #0
 8006692:	b2db      	uxtb	r3, r3
 8006694:	461a      	mov	r2, r3
 8006696:	79fb      	ldrb	r3, [r7, #7]
 8006698:	429a      	cmp	r2, r3
 800669a:	d0b4      	beq.n	8006606 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3718      	adds	r7, #24
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b085      	sub	sp, #20
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	4613      	mov	r3, r2
 80066b2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	68ba      	ldr	r2, [r7, #8]
 80066b8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	88fa      	ldrh	r2, [r7, #6]
 80066be:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	88fa      	ldrh	r2, [r7, #6]
 80066c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2222      	movs	r2, #34	@ 0x22
 80066d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d007      	beq.n	80066ec <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68da      	ldr	r2, [r3, #12]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066ea:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	695a      	ldr	r2, [r3, #20]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f042 0201 	orr.w	r2, r2, #1
 80066fa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68da      	ldr	r2, [r3, #12]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f042 0220 	orr.w	r2, r2, #32
 800670a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr

0800671a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800671a:	b480      	push	{r7}
 800671c:	b095      	sub	sp, #84	@ 0x54
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	330c      	adds	r3, #12
 8006728:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800672c:	e853 3f00 	ldrex	r3, [r3]
 8006730:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	330c      	adds	r3, #12
 8006740:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006742:	643a      	str	r2, [r7, #64]	@ 0x40
 8006744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006746:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800674a:	e841 2300 	strex	r3, r2, [r1]
 800674e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006752:	2b00      	cmp	r3, #0
 8006754:	d1e5      	bne.n	8006722 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	3314      	adds	r3, #20
 800675c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	6a3b      	ldr	r3, [r7, #32]
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	61fb      	str	r3, [r7, #28]
   return(result);
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	f023 0301 	bic.w	r3, r3, #1
 800676c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3314      	adds	r3, #20
 8006774:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006776:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006778:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800677c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e5      	bne.n	8006756 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678e:	2b01      	cmp	r3, #1
 8006790:	d119      	bne.n	80067c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	330c      	adds	r3, #12
 8006798:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	f023 0310 	bic.w	r3, r3, #16
 80067a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	330c      	adds	r3, #12
 80067b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067b2:	61ba      	str	r2, [r7, #24]
 80067b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	6979      	ldr	r1, [r7, #20]
 80067b8:	69ba      	ldr	r2, [r7, #24]
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	613b      	str	r3, [r7, #16]
   return(result);
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e5      	bne.n	8006792 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80067d4:	bf00      	nop
 80067d6:	3754      	adds	r7, #84	@ 0x54
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f7ff fee7 	bl	80065c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067fa:	bf00      	nop
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006802:	b480      	push	{r7}
 8006804:	b085      	sub	sp, #20
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006810:	b2db      	uxtb	r3, r3
 8006812:	2b21      	cmp	r3, #33	@ 0x21
 8006814:	d13e      	bne.n	8006894 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800681e:	d114      	bne.n	800684a <UART_Transmit_IT+0x48>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	691b      	ldr	r3, [r3, #16]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d110      	bne.n	800684a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	881b      	ldrh	r3, [r3, #0]
 8006832:	461a      	mov	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800683c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	1c9a      	adds	r2, r3, #2
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	621a      	str	r2, [r3, #32]
 8006848:	e008      	b.n	800685c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	1c59      	adds	r1, r3, #1
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	6211      	str	r1, [r2, #32]
 8006854:	781a      	ldrb	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006860:	b29b      	uxth	r3, r3
 8006862:	3b01      	subs	r3, #1
 8006864:	b29b      	uxth	r3, r3
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	4619      	mov	r1, r3
 800686a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800686c:	2b00      	cmp	r3, #0
 800686e:	d10f      	bne.n	8006890 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68da      	ldr	r2, [r3, #12]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800687e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68da      	ldr	r2, [r3, #12]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800688e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006890:	2300      	movs	r3, #0
 8006892:	e000      	b.n	8006896 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006894:	2302      	movs	r3, #2
  }
}
 8006896:	4618      	mov	r0, r3
 8006898:	3714      	adds	r7, #20
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr

080068a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b082      	sub	sp, #8
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2220      	movs	r2, #32
 80068be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f7ff fe76 	bl	80065b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3708      	adds	r7, #8
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b08c      	sub	sp, #48	@ 0x30
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80068da:	2300      	movs	r3, #0
 80068dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b22      	cmp	r3, #34	@ 0x22
 80068ec:	f040 80aa 	bne.w	8006a44 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068f8:	d115      	bne.n	8006926 <UART_Receive_IT+0x54>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d111      	bne.n	8006926 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006906:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	b29b      	uxth	r3, r3
 8006910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006914:	b29a      	uxth	r2, r3
 8006916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006918:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800691e:	1c9a      	adds	r2, r3, #2
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	629a      	str	r2, [r3, #40]	@ 0x28
 8006924:	e024      	b.n	8006970 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006934:	d007      	beq.n	8006946 <UART_Receive_IT+0x74>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10a      	bne.n	8006954 <UART_Receive_IT+0x82>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d106      	bne.n	8006954 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	b2da      	uxtb	r2, r3
 800694e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006950:	701a      	strb	r2, [r3, #0]
 8006952:	e008      	b.n	8006966 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	b2db      	uxtb	r3, r3
 800695c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006960:	b2da      	uxtb	r2, r3
 8006962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006964:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696a:	1c5a      	adds	r2, r3, #1
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006974:	b29b      	uxth	r3, r3
 8006976:	3b01      	subs	r3, #1
 8006978:	b29b      	uxth	r3, r3
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	4619      	mov	r1, r3
 800697e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006980:	2b00      	cmp	r3, #0
 8006982:	d15d      	bne.n	8006a40 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f022 0220 	bic.w	r2, r2, #32
 8006992:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68da      	ldr	r2, [r3, #12]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80069a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	695a      	ldr	r2, [r3, #20]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f022 0201 	bic.w	r2, r2, #1
 80069b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2220      	movs	r2, #32
 80069b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d135      	bne.n	8006a36 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	330c      	adds	r3, #12
 80069d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	e853 3f00 	ldrex	r3, [r3]
 80069de:	613b      	str	r3, [r7, #16]
   return(result);
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f023 0310 	bic.w	r3, r3, #16
 80069e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	330c      	adds	r3, #12
 80069ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f0:	623a      	str	r2, [r7, #32]
 80069f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f4:	69f9      	ldr	r1, [r7, #28]
 80069f6:	6a3a      	ldr	r2, [r7, #32]
 80069f8:	e841 2300 	strex	r3, r2, [r1]
 80069fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1e5      	bne.n	80069d0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0310 	and.w	r3, r3, #16
 8006a0e:	2b10      	cmp	r3, #16
 8006a10:	d10a      	bne.n	8006a28 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	60fb      	str	r3, [r7, #12]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	60fb      	str	r3, [r7, #12]
 8006a26:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f7ff fdd4 	bl	80065dc <HAL_UARTEx_RxEventCallback>
 8006a34:	e002      	b.n	8006a3c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7fa facc 	bl	8000fd4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	e002      	b.n	8006a46 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	e000      	b.n	8006a46 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a44:	2302      	movs	r3, #2
  }
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3730      	adds	r7, #48	@ 0x30
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
	...

08006a50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a54:	b0c0      	sub	sp, #256	@ 0x100
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a6c:	68d9      	ldr	r1, [r3, #12]
 8006a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	ea40 0301 	orr.w	r3, r0, r1
 8006a78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a7e:	689a      	ldr	r2, [r3, #8]
 8006a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	431a      	orrs	r2, r3
 8006a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	431a      	orrs	r2, r3
 8006a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006aa8:	f021 010c 	bic.w	r1, r1, #12
 8006aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ab6:	430b      	orrs	r3, r1
 8006ab8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aca:	6999      	ldr	r1, [r3, #24]
 8006acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	ea40 0301 	orr.w	r3, r0, r1
 8006ad6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	4b8f      	ldr	r3, [pc, #572]	@ (8006d1c <UART_SetConfig+0x2cc>)
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d005      	beq.n	8006af0 <UART_SetConfig+0xa0>
 8006ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	4b8d      	ldr	r3, [pc, #564]	@ (8006d20 <UART_SetConfig+0x2d0>)
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d104      	bne.n	8006afa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006af0:	f7fd f9ea 	bl	8003ec8 <HAL_RCC_GetPCLK2Freq>
 8006af4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006af8:	e003      	b.n	8006b02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006afa:	f7fd f9d1 	bl	8003ea0 <HAL_RCC_GetPCLK1Freq>
 8006afe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b0c:	f040 810c 	bne.w	8006d28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b14:	2200      	movs	r2, #0
 8006b16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006b1a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006b1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006b22:	4622      	mov	r2, r4
 8006b24:	462b      	mov	r3, r5
 8006b26:	1891      	adds	r1, r2, r2
 8006b28:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b2a:	415b      	adcs	r3, r3
 8006b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b32:	4621      	mov	r1, r4
 8006b34:	eb12 0801 	adds.w	r8, r2, r1
 8006b38:	4629      	mov	r1, r5
 8006b3a:	eb43 0901 	adc.w	r9, r3, r1
 8006b3e:	f04f 0200 	mov.w	r2, #0
 8006b42:	f04f 0300 	mov.w	r3, #0
 8006b46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b52:	4690      	mov	r8, r2
 8006b54:	4699      	mov	r9, r3
 8006b56:	4623      	mov	r3, r4
 8006b58:	eb18 0303 	adds.w	r3, r8, r3
 8006b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b60:	462b      	mov	r3, r5
 8006b62:	eb49 0303 	adc.w	r3, r9, r3
 8006b66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006b76:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b7e:	460b      	mov	r3, r1
 8006b80:	18db      	adds	r3, r3, r3
 8006b82:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b84:	4613      	mov	r3, r2
 8006b86:	eb42 0303 	adc.w	r3, r2, r3
 8006b8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006b90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006b94:	f7fa f852 	bl	8000c3c <__aeabi_uldivmod>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4b61      	ldr	r3, [pc, #388]	@ (8006d24 <UART_SetConfig+0x2d4>)
 8006b9e:	fba3 2302 	umull	r2, r3, r3, r2
 8006ba2:	095b      	lsrs	r3, r3, #5
 8006ba4:	011c      	lsls	r4, r3, #4
 8006ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006baa:	2200      	movs	r2, #0
 8006bac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006bb0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006bb4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006bb8:	4642      	mov	r2, r8
 8006bba:	464b      	mov	r3, r9
 8006bbc:	1891      	adds	r1, r2, r2
 8006bbe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006bc0:	415b      	adcs	r3, r3
 8006bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bc4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006bc8:	4641      	mov	r1, r8
 8006bca:	eb12 0a01 	adds.w	sl, r2, r1
 8006bce:	4649      	mov	r1, r9
 8006bd0:	eb43 0b01 	adc.w	fp, r3, r1
 8006bd4:	f04f 0200 	mov.w	r2, #0
 8006bd8:	f04f 0300 	mov.w	r3, #0
 8006bdc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006be0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006be4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006be8:	4692      	mov	sl, r2
 8006bea:	469b      	mov	fp, r3
 8006bec:	4643      	mov	r3, r8
 8006bee:	eb1a 0303 	adds.w	r3, sl, r3
 8006bf2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bf6:	464b      	mov	r3, r9
 8006bf8:	eb4b 0303 	adc.w	r3, fp, r3
 8006bfc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c0c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006c10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c14:	460b      	mov	r3, r1
 8006c16:	18db      	adds	r3, r3, r3
 8006c18:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	eb42 0303 	adc.w	r3, r2, r3
 8006c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006c26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c2a:	f7fa f807 	bl	8000c3c <__aeabi_uldivmod>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	460b      	mov	r3, r1
 8006c32:	4611      	mov	r1, r2
 8006c34:	4b3b      	ldr	r3, [pc, #236]	@ (8006d24 <UART_SetConfig+0x2d4>)
 8006c36:	fba3 2301 	umull	r2, r3, r3, r1
 8006c3a:	095b      	lsrs	r3, r3, #5
 8006c3c:	2264      	movs	r2, #100	@ 0x64
 8006c3e:	fb02 f303 	mul.w	r3, r2, r3
 8006c42:	1acb      	subs	r3, r1, r3
 8006c44:	00db      	lsls	r3, r3, #3
 8006c46:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006c4a:	4b36      	ldr	r3, [pc, #216]	@ (8006d24 <UART_SetConfig+0x2d4>)
 8006c4c:	fba3 2302 	umull	r2, r3, r3, r2
 8006c50:	095b      	lsrs	r3, r3, #5
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006c58:	441c      	add	r4, r3
 8006c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c64:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c6c:	4642      	mov	r2, r8
 8006c6e:	464b      	mov	r3, r9
 8006c70:	1891      	adds	r1, r2, r2
 8006c72:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006c74:	415b      	adcs	r3, r3
 8006c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c7c:	4641      	mov	r1, r8
 8006c7e:	1851      	adds	r1, r2, r1
 8006c80:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c82:	4649      	mov	r1, r9
 8006c84:	414b      	adcs	r3, r1
 8006c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c88:	f04f 0200 	mov.w	r2, #0
 8006c8c:	f04f 0300 	mov.w	r3, #0
 8006c90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006c94:	4659      	mov	r1, fp
 8006c96:	00cb      	lsls	r3, r1, #3
 8006c98:	4651      	mov	r1, sl
 8006c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c9e:	4651      	mov	r1, sl
 8006ca0:	00ca      	lsls	r2, r1, #3
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	4642      	mov	r2, r8
 8006caa:	189b      	adds	r3, r3, r2
 8006cac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006cb0:	464b      	mov	r3, r9
 8006cb2:	460a      	mov	r2, r1
 8006cb4:	eb42 0303 	adc.w	r3, r2, r3
 8006cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006cc8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ccc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	18db      	adds	r3, r3, r3
 8006cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	eb42 0303 	adc.w	r3, r2, r3
 8006cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ce2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006ce6:	f7f9 ffa9 	bl	8000c3c <__aeabi_uldivmod>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4b0d      	ldr	r3, [pc, #52]	@ (8006d24 <UART_SetConfig+0x2d4>)
 8006cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8006cf4:	095b      	lsrs	r3, r3, #5
 8006cf6:	2164      	movs	r1, #100	@ 0x64
 8006cf8:	fb01 f303 	mul.w	r3, r1, r3
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	00db      	lsls	r3, r3, #3
 8006d00:	3332      	adds	r3, #50	@ 0x32
 8006d02:	4a08      	ldr	r2, [pc, #32]	@ (8006d24 <UART_SetConfig+0x2d4>)
 8006d04:	fba2 2303 	umull	r2, r3, r2, r3
 8006d08:	095b      	lsrs	r3, r3, #5
 8006d0a:	f003 0207 	and.w	r2, r3, #7
 8006d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4422      	add	r2, r4
 8006d16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d18:	e106      	b.n	8006f28 <UART_SetConfig+0x4d8>
 8006d1a:	bf00      	nop
 8006d1c:	40011000 	.word	0x40011000
 8006d20:	40011400 	.word	0x40011400
 8006d24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d32:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d3a:	4642      	mov	r2, r8
 8006d3c:	464b      	mov	r3, r9
 8006d3e:	1891      	adds	r1, r2, r2
 8006d40:	6239      	str	r1, [r7, #32]
 8006d42:	415b      	adcs	r3, r3
 8006d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d4a:	4641      	mov	r1, r8
 8006d4c:	1854      	adds	r4, r2, r1
 8006d4e:	4649      	mov	r1, r9
 8006d50:	eb43 0501 	adc.w	r5, r3, r1
 8006d54:	f04f 0200 	mov.w	r2, #0
 8006d58:	f04f 0300 	mov.w	r3, #0
 8006d5c:	00eb      	lsls	r3, r5, #3
 8006d5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d62:	00e2      	lsls	r2, r4, #3
 8006d64:	4614      	mov	r4, r2
 8006d66:	461d      	mov	r5, r3
 8006d68:	4643      	mov	r3, r8
 8006d6a:	18e3      	adds	r3, r4, r3
 8006d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d70:	464b      	mov	r3, r9
 8006d72:	eb45 0303 	adc.w	r3, r5, r3
 8006d76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d86:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d8a:	f04f 0200 	mov.w	r2, #0
 8006d8e:	f04f 0300 	mov.w	r3, #0
 8006d92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006d96:	4629      	mov	r1, r5
 8006d98:	008b      	lsls	r3, r1, #2
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006da0:	4621      	mov	r1, r4
 8006da2:	008a      	lsls	r2, r1, #2
 8006da4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006da8:	f7f9 ff48 	bl	8000c3c <__aeabi_uldivmod>
 8006dac:	4602      	mov	r2, r0
 8006dae:	460b      	mov	r3, r1
 8006db0:	4b60      	ldr	r3, [pc, #384]	@ (8006f34 <UART_SetConfig+0x4e4>)
 8006db2:	fba3 2302 	umull	r2, r3, r3, r2
 8006db6:	095b      	lsrs	r3, r3, #5
 8006db8:	011c      	lsls	r4, r3, #4
 8006dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006dc4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006dc8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006dcc:	4642      	mov	r2, r8
 8006dce:	464b      	mov	r3, r9
 8006dd0:	1891      	adds	r1, r2, r2
 8006dd2:	61b9      	str	r1, [r7, #24]
 8006dd4:	415b      	adcs	r3, r3
 8006dd6:	61fb      	str	r3, [r7, #28]
 8006dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ddc:	4641      	mov	r1, r8
 8006dde:	1851      	adds	r1, r2, r1
 8006de0:	6139      	str	r1, [r7, #16]
 8006de2:	4649      	mov	r1, r9
 8006de4:	414b      	adcs	r3, r1
 8006de6:	617b      	str	r3, [r7, #20]
 8006de8:	f04f 0200 	mov.w	r2, #0
 8006dec:	f04f 0300 	mov.w	r3, #0
 8006df0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006df4:	4659      	mov	r1, fp
 8006df6:	00cb      	lsls	r3, r1, #3
 8006df8:	4651      	mov	r1, sl
 8006dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dfe:	4651      	mov	r1, sl
 8006e00:	00ca      	lsls	r2, r1, #3
 8006e02:	4610      	mov	r0, r2
 8006e04:	4619      	mov	r1, r3
 8006e06:	4603      	mov	r3, r0
 8006e08:	4642      	mov	r2, r8
 8006e0a:	189b      	adds	r3, r3, r2
 8006e0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e10:	464b      	mov	r3, r9
 8006e12:	460a      	mov	r2, r1
 8006e14:	eb42 0303 	adc.w	r3, r2, r3
 8006e18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e28:	f04f 0200 	mov.w	r2, #0
 8006e2c:	f04f 0300 	mov.w	r3, #0
 8006e30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e34:	4649      	mov	r1, r9
 8006e36:	008b      	lsls	r3, r1, #2
 8006e38:	4641      	mov	r1, r8
 8006e3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e3e:	4641      	mov	r1, r8
 8006e40:	008a      	lsls	r2, r1, #2
 8006e42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e46:	f7f9 fef9 	bl	8000c3c <__aeabi_uldivmod>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4611      	mov	r1, r2
 8006e50:	4b38      	ldr	r3, [pc, #224]	@ (8006f34 <UART_SetConfig+0x4e4>)
 8006e52:	fba3 2301 	umull	r2, r3, r3, r1
 8006e56:	095b      	lsrs	r3, r3, #5
 8006e58:	2264      	movs	r2, #100	@ 0x64
 8006e5a:	fb02 f303 	mul.w	r3, r2, r3
 8006e5e:	1acb      	subs	r3, r1, r3
 8006e60:	011b      	lsls	r3, r3, #4
 8006e62:	3332      	adds	r3, #50	@ 0x32
 8006e64:	4a33      	ldr	r2, [pc, #204]	@ (8006f34 <UART_SetConfig+0x4e4>)
 8006e66:	fba2 2303 	umull	r2, r3, r2, r3
 8006e6a:	095b      	lsrs	r3, r3, #5
 8006e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e70:	441c      	add	r4, r3
 8006e72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e76:	2200      	movs	r2, #0
 8006e78:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e7a:	677a      	str	r2, [r7, #116]	@ 0x74
 8006e7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006e80:	4642      	mov	r2, r8
 8006e82:	464b      	mov	r3, r9
 8006e84:	1891      	adds	r1, r2, r2
 8006e86:	60b9      	str	r1, [r7, #8]
 8006e88:	415b      	adcs	r3, r3
 8006e8a:	60fb      	str	r3, [r7, #12]
 8006e8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e90:	4641      	mov	r1, r8
 8006e92:	1851      	adds	r1, r2, r1
 8006e94:	6039      	str	r1, [r7, #0]
 8006e96:	4649      	mov	r1, r9
 8006e98:	414b      	adcs	r3, r1
 8006e9a:	607b      	str	r3, [r7, #4]
 8006e9c:	f04f 0200 	mov.w	r2, #0
 8006ea0:	f04f 0300 	mov.w	r3, #0
 8006ea4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ea8:	4659      	mov	r1, fp
 8006eaa:	00cb      	lsls	r3, r1, #3
 8006eac:	4651      	mov	r1, sl
 8006eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006eb2:	4651      	mov	r1, sl
 8006eb4:	00ca      	lsls	r2, r1, #3
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	4619      	mov	r1, r3
 8006eba:	4603      	mov	r3, r0
 8006ebc:	4642      	mov	r2, r8
 8006ebe:	189b      	adds	r3, r3, r2
 8006ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ec2:	464b      	mov	r3, r9
 8006ec4:	460a      	mov	r2, r1
 8006ec6:	eb42 0303 	adc.w	r3, r2, r3
 8006eca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ed6:	667a      	str	r2, [r7, #100]	@ 0x64
 8006ed8:	f04f 0200 	mov.w	r2, #0
 8006edc:	f04f 0300 	mov.w	r3, #0
 8006ee0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	008b      	lsls	r3, r1, #2
 8006ee8:	4641      	mov	r1, r8
 8006eea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006eee:	4641      	mov	r1, r8
 8006ef0:	008a      	lsls	r2, r1, #2
 8006ef2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006ef6:	f7f9 fea1 	bl	8000c3c <__aeabi_uldivmod>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	4b0d      	ldr	r3, [pc, #52]	@ (8006f34 <UART_SetConfig+0x4e4>)
 8006f00:	fba3 1302 	umull	r1, r3, r3, r2
 8006f04:	095b      	lsrs	r3, r3, #5
 8006f06:	2164      	movs	r1, #100	@ 0x64
 8006f08:	fb01 f303 	mul.w	r3, r1, r3
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	011b      	lsls	r3, r3, #4
 8006f10:	3332      	adds	r3, #50	@ 0x32
 8006f12:	4a08      	ldr	r2, [pc, #32]	@ (8006f34 <UART_SetConfig+0x4e4>)
 8006f14:	fba2 2303 	umull	r2, r3, r2, r3
 8006f18:	095b      	lsrs	r3, r3, #5
 8006f1a:	f003 020f 	and.w	r2, r3, #15
 8006f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4422      	add	r2, r4
 8006f26:	609a      	str	r2, [r3, #8]
}
 8006f28:	bf00      	nop
 8006f2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f34:	51eb851f 	.word	0x51eb851f

08006f38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f38:	b084      	sub	sp, #16
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
 8006f42:	f107 001c 	add.w	r0, r7, #28
 8006f46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d123      	bne.n	8006f9a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006f66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d105      	bne.n	8006f8e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 fa9a 	bl	80074c8 <USB_CoreReset>
 8006f94:	4603      	mov	r3, r0
 8006f96:	73fb      	strb	r3, [r7, #15]
 8006f98:	e01b      	b.n	8006fd2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 fa8e 	bl	80074c8 <USB_CoreReset>
 8006fac:	4603      	mov	r3, r0
 8006fae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006fb0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d106      	bne.n	8006fc6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fbc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8006fc4:	e005      	b.n	8006fd2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006fd2:	7fbb      	ldrb	r3, [r7, #30]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d10b      	bne.n	8006ff0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f043 0206 	orr.w	r2, r3, #6
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	f043 0220 	orr.w	r2, r3, #32
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ffc:	b004      	add	sp, #16
 8006ffe:	4770      	bx	lr

08007000 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f023 0201 	bic.w	r2, r3, #1
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	370c      	adds	r7, #12
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr

08007022 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007022:	b580      	push	{r7, lr}
 8007024:	b084      	sub	sp, #16
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
 800702a:	460b      	mov	r3, r1
 800702c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800702e:	2300      	movs	r3, #0
 8007030:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800703e:	78fb      	ldrb	r3, [r7, #3]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d115      	bne.n	8007070 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007050:	200a      	movs	r0, #10
 8007052:	f7fb f96f 	bl	8002334 <HAL_Delay>
      ms += 10U;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	330a      	adds	r3, #10
 800705a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 fa25 	bl	80074ac <USB_GetMode>
 8007062:	4603      	mov	r3, r0
 8007064:	2b01      	cmp	r3, #1
 8007066:	d01e      	beq.n	80070a6 <USB_SetCurrentMode+0x84>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2bc7      	cmp	r3, #199	@ 0xc7
 800706c:	d9f0      	bls.n	8007050 <USB_SetCurrentMode+0x2e>
 800706e:	e01a      	b.n	80070a6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007070:	78fb      	ldrb	r3, [r7, #3]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d115      	bne.n	80070a2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007082:	200a      	movs	r0, #10
 8007084:	f7fb f956 	bl	8002334 <HAL_Delay>
      ms += 10U;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	330a      	adds	r3, #10
 800708c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fa0c 	bl	80074ac <USB_GetMode>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d005      	beq.n	80070a6 <USB_SetCurrentMode+0x84>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2bc7      	cmp	r3, #199	@ 0xc7
 800709e:	d9f0      	bls.n	8007082 <USB_SetCurrentMode+0x60>
 80070a0:	e001      	b.n	80070a6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e005      	b.n	80070b2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2bc8      	cmp	r3, #200	@ 0xc8
 80070aa:	d101      	bne.n	80070b0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e000      	b.n	80070b2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
	...

080070bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070bc:	b084      	sub	sp, #16
 80070be:	b580      	push	{r7, lr}
 80070c0:	b086      	sub	sp, #24
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	6078      	str	r0, [r7, #4]
 80070c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80070ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80070ce:	2300      	movs	r3, #0
 80070d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80070d6:	2300      	movs	r3, #0
 80070d8:	613b      	str	r3, [r7, #16]
 80070da:	e009      	b.n	80070f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	3340      	adds	r3, #64	@ 0x40
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	4413      	add	r3, r2
 80070e6:	2200      	movs	r2, #0
 80070e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	3301      	adds	r3, #1
 80070ee:	613b      	str	r3, [r7, #16]
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	2b0e      	cmp	r3, #14
 80070f4:	d9f2      	bls.n	80070dc <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80070f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d11c      	bne.n	8007138 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800710c:	f043 0302 	orr.w	r3, r3, #2
 8007110:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007116:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	e005      	b.n	8007144 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800714a:	461a      	mov	r2, r3
 800714c:	2300      	movs	r3, #0
 800714e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007150:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007154:	2b01      	cmp	r3, #1
 8007156:	d10d      	bne.n	8007174 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007158:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800715c:	2b00      	cmp	r3, #0
 800715e:	d104      	bne.n	800716a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007160:	2100      	movs	r1, #0
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 f968 	bl	8007438 <USB_SetDevSpeed>
 8007168:	e008      	b.n	800717c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800716a:	2101      	movs	r1, #1
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 f963 	bl	8007438 <USB_SetDevSpeed>
 8007172:	e003      	b.n	800717c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007174:	2103      	movs	r1, #3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f95e 	bl	8007438 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800717c:	2110      	movs	r1, #16
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f8fa 	bl	8007378 <USB_FlushTxFifo>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f924 	bl	80073dc <USB_FlushRxFifo>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d001      	beq.n	800719e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a4:	461a      	mov	r2, r3
 80071a6:	2300      	movs	r3, #0
 80071a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071b0:	461a      	mov	r2, r3
 80071b2:	2300      	movs	r3, #0
 80071b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071bc:	461a      	mov	r2, r3
 80071be:	2300      	movs	r3, #0
 80071c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071c2:	2300      	movs	r3, #0
 80071c4:	613b      	str	r3, [r7, #16]
 80071c6:	e043      	b.n	8007250 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	015a      	lsls	r2, r3, #5
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	4413      	add	r3, r2
 80071d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071de:	d118      	bne.n	8007212 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10a      	bne.n	80071fc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	015a      	lsls	r2, r3, #5
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	4413      	add	r3, r2
 80071ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071f2:	461a      	mov	r2, r3
 80071f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80071f8:	6013      	str	r3, [r2, #0]
 80071fa:	e013      	b.n	8007224 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	015a      	lsls	r2, r3, #5
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	4413      	add	r3, r2
 8007204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007208:	461a      	mov	r2, r3
 800720a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800720e:	6013      	str	r3, [r2, #0]
 8007210:	e008      	b.n	8007224 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	015a      	lsls	r2, r3, #5
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	4413      	add	r3, r2
 800721a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800721e:	461a      	mov	r2, r3
 8007220:	2300      	movs	r3, #0
 8007222:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	015a      	lsls	r2, r3, #5
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	4413      	add	r3, r2
 800722c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007230:	461a      	mov	r2, r3
 8007232:	2300      	movs	r3, #0
 8007234:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	4413      	add	r3, r2
 800723e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007242:	461a      	mov	r2, r3
 8007244:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007248:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	3301      	adds	r3, #1
 800724e:	613b      	str	r3, [r7, #16]
 8007250:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007254:	461a      	mov	r2, r3
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	4293      	cmp	r3, r2
 800725a:	d3b5      	bcc.n	80071c8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800725c:	2300      	movs	r3, #0
 800725e:	613b      	str	r3, [r7, #16]
 8007260:	e043      	b.n	80072ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4413      	add	r3, r2
 800726a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007274:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007278:	d118      	bne.n	80072ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10a      	bne.n	8007296 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	015a      	lsls	r2, r3, #5
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	4413      	add	r3, r2
 8007288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800728c:	461a      	mov	r2, r3
 800728e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	e013      	b.n	80072be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	015a      	lsls	r2, r3, #5
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	4413      	add	r3, r2
 800729e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072a2:	461a      	mov	r2, r3
 80072a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80072a8:	6013      	str	r3, [r2, #0]
 80072aa:	e008      	b.n	80072be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b8:	461a      	mov	r2, r3
 80072ba:	2300      	movs	r3, #0
 80072bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ca:	461a      	mov	r2, r3
 80072cc:	2300      	movs	r3, #0
 80072ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	015a      	lsls	r2, r3, #5
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	4413      	add	r3, r2
 80072d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072dc:	461a      	mov	r2, r3
 80072de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80072e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	3301      	adds	r3, #1
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80072ee:	461a      	mov	r2, r3
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d3b5      	bcc.n	8007262 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007304:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007308:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007316:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007318:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800731c:	2b00      	cmp	r3, #0
 800731e:	d105      	bne.n	800732c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	699b      	ldr	r3, [r3, #24]
 8007324:	f043 0210 	orr.w	r2, r3, #16
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	699a      	ldr	r2, [r3, #24]
 8007330:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <USB_DevInit+0x2b8>)
 8007332:	4313      	orrs	r3, r2
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007338:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800733c:	2b00      	cmp	r3, #0
 800733e:	d005      	beq.n	800734c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	f043 0208 	orr.w	r2, r3, #8
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800734c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007350:	2b01      	cmp	r3, #1
 8007352:	d107      	bne.n	8007364 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	699b      	ldr	r3, [r3, #24]
 8007358:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800735c:	f043 0304 	orr.w	r3, r3, #4
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007364:	7dfb      	ldrb	r3, [r7, #23]
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007370:	b004      	add	sp, #16
 8007372:	4770      	bx	lr
 8007374:	803c3800 	.word	0x803c3800

08007378 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007382:	2300      	movs	r3, #0
 8007384:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	3301      	adds	r3, #1
 800738a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007392:	d901      	bls.n	8007398 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007394:	2303      	movs	r3, #3
 8007396:	e01b      	b.n	80073d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	2b00      	cmp	r3, #0
 800739e:	daf2      	bge.n	8007386 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	019b      	lsls	r3, r3, #6
 80073a8:	f043 0220 	orr.w	r2, r3, #32
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	3301      	adds	r3, #1
 80073b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073bc:	d901      	bls.n	80073c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e006      	b.n	80073d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	f003 0320 	and.w	r3, r3, #32
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	d0f0      	beq.n	80073b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073e4:	2300      	movs	r3, #0
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	3301      	adds	r3, #1
 80073ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073f4:	d901      	bls.n	80073fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e018      	b.n	800742c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	daf2      	bge.n	80073e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2210      	movs	r2, #16
 800740a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	3301      	adds	r3, #1
 8007410:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007418:	d901      	bls.n	800741e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e006      	b.n	800742c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	f003 0310 	and.w	r3, r3, #16
 8007426:	2b10      	cmp	r3, #16
 8007428:	d0f0      	beq.n	800740c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3714      	adds	r7, #20
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	460b      	mov	r3, r1
 8007442:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	78fb      	ldrb	r3, [r7, #3]
 8007452:	68f9      	ldr	r1, [r7, #12]
 8007454:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007458:	4313      	orrs	r3, r2
 800745a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3714      	adds	r7, #20
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr

0800746a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800746a:	b480      	push	{r7}
 800746c:	b085      	sub	sp, #20
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007484:	f023 0303 	bic.w	r3, r3, #3
 8007488:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007498:	f043 0302 	orr.w	r3, r3, #2
 800749c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3714      	adds	r7, #20
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	695b      	ldr	r3, [r3, #20]
 80074b8:	f003 0301 	and.w	r3, r3, #1
}
 80074bc:	4618      	mov	r0, r3
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3301      	adds	r3, #1
 80074d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074e0:	d901      	bls.n	80074e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e022      	b.n	800752c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	daf2      	bge.n	80074d4 <USB_CoreReset+0xc>

  count = 10U;
 80074ee:	230a      	movs	r3, #10
 80074f0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80074f2:	e002      	b.n	80074fa <USB_CoreReset+0x32>
  {
    count--;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1f9      	bne.n	80074f4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	f043 0201 	orr.w	r2, r3, #1
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	3301      	adds	r3, #1
 8007510:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007518:	d901      	bls.n	800751e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e006      	b.n	800752c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b01      	cmp	r3, #1
 8007528:	d0f0      	beq.n	800750c <USB_CoreReset+0x44>

  return HAL_OK;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3714      	adds	r7, #20
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <atof>:
 8007538:	2100      	movs	r1, #0
 800753a:	f000 be05 	b.w	8008148 <strtod>

0800753e <sulp>:
 800753e:	b570      	push	{r4, r5, r6, lr}
 8007540:	4604      	mov	r4, r0
 8007542:	460d      	mov	r5, r1
 8007544:	ec45 4b10 	vmov	d0, r4, r5
 8007548:	4616      	mov	r6, r2
 800754a:	f002 f869 	bl	8009620 <__ulp>
 800754e:	ec51 0b10 	vmov	r0, r1, d0
 8007552:	b17e      	cbz	r6, 8007574 <sulp+0x36>
 8007554:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007558:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800755c:	2b00      	cmp	r3, #0
 800755e:	dd09      	ble.n	8007574 <sulp+0x36>
 8007560:	051b      	lsls	r3, r3, #20
 8007562:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007566:	2400      	movs	r4, #0
 8007568:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800756c:	4622      	mov	r2, r4
 800756e:	462b      	mov	r3, r5
 8007570:	f7f9 f85a 	bl	8000628 <__aeabi_dmul>
 8007574:	ec41 0b10 	vmov	d0, r0, r1
 8007578:	bd70      	pop	{r4, r5, r6, pc}
 800757a:	0000      	movs	r0, r0
 800757c:	0000      	movs	r0, r0
	...

08007580 <_strtod_l>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	b09f      	sub	sp, #124	@ 0x7c
 8007586:	460c      	mov	r4, r1
 8007588:	9217      	str	r2, [sp, #92]	@ 0x5c
 800758a:	2200      	movs	r2, #0
 800758c:	921a      	str	r2, [sp, #104]	@ 0x68
 800758e:	9005      	str	r0, [sp, #20]
 8007590:	f04f 0a00 	mov.w	sl, #0
 8007594:	f04f 0b00 	mov.w	fp, #0
 8007598:	460a      	mov	r2, r1
 800759a:	9219      	str	r2, [sp, #100]	@ 0x64
 800759c:	7811      	ldrb	r1, [r2, #0]
 800759e:	292b      	cmp	r1, #43	@ 0x2b
 80075a0:	d04a      	beq.n	8007638 <_strtod_l+0xb8>
 80075a2:	d838      	bhi.n	8007616 <_strtod_l+0x96>
 80075a4:	290d      	cmp	r1, #13
 80075a6:	d832      	bhi.n	800760e <_strtod_l+0x8e>
 80075a8:	2908      	cmp	r1, #8
 80075aa:	d832      	bhi.n	8007612 <_strtod_l+0x92>
 80075ac:	2900      	cmp	r1, #0
 80075ae:	d03b      	beq.n	8007628 <_strtod_l+0xa8>
 80075b0:	2200      	movs	r2, #0
 80075b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80075b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80075b6:	782a      	ldrb	r2, [r5, #0]
 80075b8:	2a30      	cmp	r2, #48	@ 0x30
 80075ba:	f040 80b2 	bne.w	8007722 <_strtod_l+0x1a2>
 80075be:	786a      	ldrb	r2, [r5, #1]
 80075c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075c4:	2a58      	cmp	r2, #88	@ 0x58
 80075c6:	d16e      	bne.n	80076a6 <_strtod_l+0x126>
 80075c8:	9302      	str	r3, [sp, #8]
 80075ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075cc:	9301      	str	r3, [sp, #4]
 80075ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	4a8f      	ldr	r2, [pc, #572]	@ (8007810 <_strtod_l+0x290>)
 80075d4:	9805      	ldr	r0, [sp, #20]
 80075d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80075d8:	a919      	add	r1, sp, #100	@ 0x64
 80075da:	f001 f923 	bl	8008824 <__gethex>
 80075de:	f010 060f 	ands.w	r6, r0, #15
 80075e2:	4604      	mov	r4, r0
 80075e4:	d005      	beq.n	80075f2 <_strtod_l+0x72>
 80075e6:	2e06      	cmp	r6, #6
 80075e8:	d128      	bne.n	800763c <_strtod_l+0xbc>
 80075ea:	3501      	adds	r5, #1
 80075ec:	2300      	movs	r3, #0
 80075ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80075f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80075f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f040 858e 	bne.w	8008116 <_strtod_l+0xb96>
 80075fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075fc:	b1cb      	cbz	r3, 8007632 <_strtod_l+0xb2>
 80075fe:	4652      	mov	r2, sl
 8007600:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007604:	ec43 2b10 	vmov	d0, r2, r3
 8007608:	b01f      	add	sp, #124	@ 0x7c
 800760a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760e:	2920      	cmp	r1, #32
 8007610:	d1ce      	bne.n	80075b0 <_strtod_l+0x30>
 8007612:	3201      	adds	r2, #1
 8007614:	e7c1      	b.n	800759a <_strtod_l+0x1a>
 8007616:	292d      	cmp	r1, #45	@ 0x2d
 8007618:	d1ca      	bne.n	80075b0 <_strtod_l+0x30>
 800761a:	2101      	movs	r1, #1
 800761c:	910e      	str	r1, [sp, #56]	@ 0x38
 800761e:	1c51      	adds	r1, r2, #1
 8007620:	9119      	str	r1, [sp, #100]	@ 0x64
 8007622:	7852      	ldrb	r2, [r2, #1]
 8007624:	2a00      	cmp	r2, #0
 8007626:	d1c5      	bne.n	80075b4 <_strtod_l+0x34>
 8007628:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800762a:	9419      	str	r4, [sp, #100]	@ 0x64
 800762c:	2b00      	cmp	r3, #0
 800762e:	f040 8570 	bne.w	8008112 <_strtod_l+0xb92>
 8007632:	4652      	mov	r2, sl
 8007634:	465b      	mov	r3, fp
 8007636:	e7e5      	b.n	8007604 <_strtod_l+0x84>
 8007638:	2100      	movs	r1, #0
 800763a:	e7ef      	b.n	800761c <_strtod_l+0x9c>
 800763c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800763e:	b13a      	cbz	r2, 8007650 <_strtod_l+0xd0>
 8007640:	2135      	movs	r1, #53	@ 0x35
 8007642:	a81c      	add	r0, sp, #112	@ 0x70
 8007644:	f002 f8e6 	bl	8009814 <__copybits>
 8007648:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800764a:	9805      	ldr	r0, [sp, #20]
 800764c:	f001 fcbc 	bl	8008fc8 <_Bfree>
 8007650:	3e01      	subs	r6, #1
 8007652:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007654:	2e04      	cmp	r6, #4
 8007656:	d806      	bhi.n	8007666 <_strtod_l+0xe6>
 8007658:	e8df f006 	tbb	[pc, r6]
 800765c:	201d0314 	.word	0x201d0314
 8007660:	14          	.byte	0x14
 8007661:	00          	.byte	0x00
 8007662:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007666:	05e1      	lsls	r1, r4, #23
 8007668:	bf48      	it	mi
 800766a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800766e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007672:	0d1b      	lsrs	r3, r3, #20
 8007674:	051b      	lsls	r3, r3, #20
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1bb      	bne.n	80075f2 <_strtod_l+0x72>
 800767a:	f000 ffdb 	bl	8008634 <__errno>
 800767e:	2322      	movs	r3, #34	@ 0x22
 8007680:	6003      	str	r3, [r0, #0]
 8007682:	e7b6      	b.n	80075f2 <_strtod_l+0x72>
 8007684:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007688:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800768c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007690:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007694:	e7e7      	b.n	8007666 <_strtod_l+0xe6>
 8007696:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007818 <_strtod_l+0x298>
 800769a:	e7e4      	b.n	8007666 <_strtod_l+0xe6>
 800769c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80076a0:	f04f 3aff 	mov.w	sl, #4294967295
 80076a4:	e7df      	b.n	8007666 <_strtod_l+0xe6>
 80076a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076a8:	1c5a      	adds	r2, r3, #1
 80076aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80076ac:	785b      	ldrb	r3, [r3, #1]
 80076ae:	2b30      	cmp	r3, #48	@ 0x30
 80076b0:	d0f9      	beq.n	80076a6 <_strtod_l+0x126>
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d09d      	beq.n	80075f2 <_strtod_l+0x72>
 80076b6:	2301      	movs	r3, #1
 80076b8:	2700      	movs	r7, #0
 80076ba:	9308      	str	r3, [sp, #32]
 80076bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076be:	930c      	str	r3, [sp, #48]	@ 0x30
 80076c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80076c2:	46b9      	mov	r9, r7
 80076c4:	220a      	movs	r2, #10
 80076c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80076c8:	7805      	ldrb	r5, [r0, #0]
 80076ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80076ce:	b2d9      	uxtb	r1, r3
 80076d0:	2909      	cmp	r1, #9
 80076d2:	d928      	bls.n	8007726 <_strtod_l+0x1a6>
 80076d4:	494f      	ldr	r1, [pc, #316]	@ (8007814 <_strtod_l+0x294>)
 80076d6:	2201      	movs	r2, #1
 80076d8:	f000 ff54 	bl	8008584 <strncmp>
 80076dc:	2800      	cmp	r0, #0
 80076de:	d032      	beq.n	8007746 <_strtod_l+0x1c6>
 80076e0:	2000      	movs	r0, #0
 80076e2:	462a      	mov	r2, r5
 80076e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80076e6:	464d      	mov	r5, r9
 80076e8:	4603      	mov	r3, r0
 80076ea:	2a65      	cmp	r2, #101	@ 0x65
 80076ec:	d001      	beq.n	80076f2 <_strtod_l+0x172>
 80076ee:	2a45      	cmp	r2, #69	@ 0x45
 80076f0:	d114      	bne.n	800771c <_strtod_l+0x19c>
 80076f2:	b91d      	cbnz	r5, 80076fc <_strtod_l+0x17c>
 80076f4:	9a08      	ldr	r2, [sp, #32]
 80076f6:	4302      	orrs	r2, r0
 80076f8:	d096      	beq.n	8007628 <_strtod_l+0xa8>
 80076fa:	2500      	movs	r5, #0
 80076fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80076fe:	1c62      	adds	r2, r4, #1
 8007700:	9219      	str	r2, [sp, #100]	@ 0x64
 8007702:	7862      	ldrb	r2, [r4, #1]
 8007704:	2a2b      	cmp	r2, #43	@ 0x2b
 8007706:	d07a      	beq.n	80077fe <_strtod_l+0x27e>
 8007708:	2a2d      	cmp	r2, #45	@ 0x2d
 800770a:	d07e      	beq.n	800780a <_strtod_l+0x28a>
 800770c:	f04f 0c00 	mov.w	ip, #0
 8007710:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007714:	2909      	cmp	r1, #9
 8007716:	f240 8085 	bls.w	8007824 <_strtod_l+0x2a4>
 800771a:	9419      	str	r4, [sp, #100]	@ 0x64
 800771c:	f04f 0800 	mov.w	r8, #0
 8007720:	e0a5      	b.n	800786e <_strtod_l+0x2ee>
 8007722:	2300      	movs	r3, #0
 8007724:	e7c8      	b.n	80076b8 <_strtod_l+0x138>
 8007726:	f1b9 0f08 	cmp.w	r9, #8
 800772a:	bfd8      	it	le
 800772c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800772e:	f100 0001 	add.w	r0, r0, #1
 8007732:	bfda      	itte	le
 8007734:	fb02 3301 	mlale	r3, r2, r1, r3
 8007738:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800773a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800773e:	f109 0901 	add.w	r9, r9, #1
 8007742:	9019      	str	r0, [sp, #100]	@ 0x64
 8007744:	e7bf      	b.n	80076c6 <_strtod_l+0x146>
 8007746:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	9219      	str	r2, [sp, #100]	@ 0x64
 800774c:	785a      	ldrb	r2, [r3, #1]
 800774e:	f1b9 0f00 	cmp.w	r9, #0
 8007752:	d03b      	beq.n	80077cc <_strtod_l+0x24c>
 8007754:	900a      	str	r0, [sp, #40]	@ 0x28
 8007756:	464d      	mov	r5, r9
 8007758:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800775c:	2b09      	cmp	r3, #9
 800775e:	d912      	bls.n	8007786 <_strtod_l+0x206>
 8007760:	2301      	movs	r3, #1
 8007762:	e7c2      	b.n	80076ea <_strtod_l+0x16a>
 8007764:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007766:	1c5a      	adds	r2, r3, #1
 8007768:	9219      	str	r2, [sp, #100]	@ 0x64
 800776a:	785a      	ldrb	r2, [r3, #1]
 800776c:	3001      	adds	r0, #1
 800776e:	2a30      	cmp	r2, #48	@ 0x30
 8007770:	d0f8      	beq.n	8007764 <_strtod_l+0x1e4>
 8007772:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007776:	2b08      	cmp	r3, #8
 8007778:	f200 84d2 	bhi.w	8008120 <_strtod_l+0xba0>
 800777c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800777e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007780:	2000      	movs	r0, #0
 8007782:	930c      	str	r3, [sp, #48]	@ 0x30
 8007784:	4605      	mov	r5, r0
 8007786:	3a30      	subs	r2, #48	@ 0x30
 8007788:	f100 0301 	add.w	r3, r0, #1
 800778c:	d018      	beq.n	80077c0 <_strtod_l+0x240>
 800778e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007790:	4419      	add	r1, r3
 8007792:	910a      	str	r1, [sp, #40]	@ 0x28
 8007794:	462e      	mov	r6, r5
 8007796:	f04f 0e0a 	mov.w	lr, #10
 800779a:	1c71      	adds	r1, r6, #1
 800779c:	eba1 0c05 	sub.w	ip, r1, r5
 80077a0:	4563      	cmp	r3, ip
 80077a2:	dc15      	bgt.n	80077d0 <_strtod_l+0x250>
 80077a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80077a8:	182b      	adds	r3, r5, r0
 80077aa:	2b08      	cmp	r3, #8
 80077ac:	f105 0501 	add.w	r5, r5, #1
 80077b0:	4405      	add	r5, r0
 80077b2:	dc1a      	bgt.n	80077ea <_strtod_l+0x26a>
 80077b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80077b6:	230a      	movs	r3, #10
 80077b8:	fb03 2301 	mla	r3, r3, r1, r2
 80077bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077be:	2300      	movs	r3, #0
 80077c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077c2:	1c51      	adds	r1, r2, #1
 80077c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80077c6:	7852      	ldrb	r2, [r2, #1]
 80077c8:	4618      	mov	r0, r3
 80077ca:	e7c5      	b.n	8007758 <_strtod_l+0x1d8>
 80077cc:	4648      	mov	r0, r9
 80077ce:	e7ce      	b.n	800776e <_strtod_l+0x1ee>
 80077d0:	2e08      	cmp	r6, #8
 80077d2:	dc05      	bgt.n	80077e0 <_strtod_l+0x260>
 80077d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80077d6:	fb0e f606 	mul.w	r6, lr, r6
 80077da:	960b      	str	r6, [sp, #44]	@ 0x2c
 80077dc:	460e      	mov	r6, r1
 80077de:	e7dc      	b.n	800779a <_strtod_l+0x21a>
 80077e0:	2910      	cmp	r1, #16
 80077e2:	bfd8      	it	le
 80077e4:	fb0e f707 	mulle.w	r7, lr, r7
 80077e8:	e7f8      	b.n	80077dc <_strtod_l+0x25c>
 80077ea:	2b0f      	cmp	r3, #15
 80077ec:	bfdc      	itt	le
 80077ee:	230a      	movle	r3, #10
 80077f0:	fb03 2707 	mlale	r7, r3, r7, r2
 80077f4:	e7e3      	b.n	80077be <_strtod_l+0x23e>
 80077f6:	2300      	movs	r3, #0
 80077f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80077fa:	2301      	movs	r3, #1
 80077fc:	e77a      	b.n	80076f4 <_strtod_l+0x174>
 80077fe:	f04f 0c00 	mov.w	ip, #0
 8007802:	1ca2      	adds	r2, r4, #2
 8007804:	9219      	str	r2, [sp, #100]	@ 0x64
 8007806:	78a2      	ldrb	r2, [r4, #2]
 8007808:	e782      	b.n	8007710 <_strtod_l+0x190>
 800780a:	f04f 0c01 	mov.w	ip, #1
 800780e:	e7f8      	b.n	8007802 <_strtod_l+0x282>
 8007810:	0800a44c 	.word	0x0800a44c
 8007814:	0800a2d0 	.word	0x0800a2d0
 8007818:	7ff00000 	.word	0x7ff00000
 800781c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800781e:	1c51      	adds	r1, r2, #1
 8007820:	9119      	str	r1, [sp, #100]	@ 0x64
 8007822:	7852      	ldrb	r2, [r2, #1]
 8007824:	2a30      	cmp	r2, #48	@ 0x30
 8007826:	d0f9      	beq.n	800781c <_strtod_l+0x29c>
 8007828:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800782c:	2908      	cmp	r1, #8
 800782e:	f63f af75 	bhi.w	800771c <_strtod_l+0x19c>
 8007832:	3a30      	subs	r2, #48	@ 0x30
 8007834:	9209      	str	r2, [sp, #36]	@ 0x24
 8007836:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007838:	920f      	str	r2, [sp, #60]	@ 0x3c
 800783a:	f04f 080a 	mov.w	r8, #10
 800783e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007840:	1c56      	adds	r6, r2, #1
 8007842:	9619      	str	r6, [sp, #100]	@ 0x64
 8007844:	7852      	ldrb	r2, [r2, #1]
 8007846:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800784a:	f1be 0f09 	cmp.w	lr, #9
 800784e:	d939      	bls.n	80078c4 <_strtod_l+0x344>
 8007850:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007852:	1a76      	subs	r6, r6, r1
 8007854:	2e08      	cmp	r6, #8
 8007856:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800785a:	dc03      	bgt.n	8007864 <_strtod_l+0x2e4>
 800785c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800785e:	4588      	cmp	r8, r1
 8007860:	bfa8      	it	ge
 8007862:	4688      	movge	r8, r1
 8007864:	f1bc 0f00 	cmp.w	ip, #0
 8007868:	d001      	beq.n	800786e <_strtod_l+0x2ee>
 800786a:	f1c8 0800 	rsb	r8, r8, #0
 800786e:	2d00      	cmp	r5, #0
 8007870:	d14e      	bne.n	8007910 <_strtod_l+0x390>
 8007872:	9908      	ldr	r1, [sp, #32]
 8007874:	4308      	orrs	r0, r1
 8007876:	f47f aebc 	bne.w	80075f2 <_strtod_l+0x72>
 800787a:	2b00      	cmp	r3, #0
 800787c:	f47f aed4 	bne.w	8007628 <_strtod_l+0xa8>
 8007880:	2a69      	cmp	r2, #105	@ 0x69
 8007882:	d028      	beq.n	80078d6 <_strtod_l+0x356>
 8007884:	dc25      	bgt.n	80078d2 <_strtod_l+0x352>
 8007886:	2a49      	cmp	r2, #73	@ 0x49
 8007888:	d025      	beq.n	80078d6 <_strtod_l+0x356>
 800788a:	2a4e      	cmp	r2, #78	@ 0x4e
 800788c:	f47f aecc 	bne.w	8007628 <_strtod_l+0xa8>
 8007890:	499a      	ldr	r1, [pc, #616]	@ (8007afc <_strtod_l+0x57c>)
 8007892:	a819      	add	r0, sp, #100	@ 0x64
 8007894:	f001 f9e8 	bl	8008c68 <__match>
 8007898:	2800      	cmp	r0, #0
 800789a:	f43f aec5 	beq.w	8007628 <_strtod_l+0xa8>
 800789e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	2b28      	cmp	r3, #40	@ 0x28
 80078a4:	d12e      	bne.n	8007904 <_strtod_l+0x384>
 80078a6:	4996      	ldr	r1, [pc, #600]	@ (8007b00 <_strtod_l+0x580>)
 80078a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80078aa:	a819      	add	r0, sp, #100	@ 0x64
 80078ac:	f001 f9f0 	bl	8008c90 <__hexnan>
 80078b0:	2805      	cmp	r0, #5
 80078b2:	d127      	bne.n	8007904 <_strtod_l+0x384>
 80078b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80078b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80078ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80078be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80078c2:	e696      	b.n	80075f2 <_strtod_l+0x72>
 80078c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078c6:	fb08 2101 	mla	r1, r8, r1, r2
 80078ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80078ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80078d0:	e7b5      	b.n	800783e <_strtod_l+0x2be>
 80078d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80078d4:	e7da      	b.n	800788c <_strtod_l+0x30c>
 80078d6:	498b      	ldr	r1, [pc, #556]	@ (8007b04 <_strtod_l+0x584>)
 80078d8:	a819      	add	r0, sp, #100	@ 0x64
 80078da:	f001 f9c5 	bl	8008c68 <__match>
 80078de:	2800      	cmp	r0, #0
 80078e0:	f43f aea2 	beq.w	8007628 <_strtod_l+0xa8>
 80078e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078e6:	4988      	ldr	r1, [pc, #544]	@ (8007b08 <_strtod_l+0x588>)
 80078e8:	3b01      	subs	r3, #1
 80078ea:	a819      	add	r0, sp, #100	@ 0x64
 80078ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80078ee:	f001 f9bb 	bl	8008c68 <__match>
 80078f2:	b910      	cbnz	r0, 80078fa <_strtod_l+0x37a>
 80078f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078f6:	3301      	adds	r3, #1
 80078f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80078fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007b18 <_strtod_l+0x598>
 80078fe:	f04f 0a00 	mov.w	sl, #0
 8007902:	e676      	b.n	80075f2 <_strtod_l+0x72>
 8007904:	4881      	ldr	r0, [pc, #516]	@ (8007b0c <_strtod_l+0x58c>)
 8007906:	f000 fed3 	bl	80086b0 <nan>
 800790a:	ec5b ab10 	vmov	sl, fp, d0
 800790e:	e670      	b.n	80075f2 <_strtod_l+0x72>
 8007910:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007912:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007914:	eba8 0303 	sub.w	r3, r8, r3
 8007918:	f1b9 0f00 	cmp.w	r9, #0
 800791c:	bf08      	it	eq
 800791e:	46a9      	moveq	r9, r5
 8007920:	2d10      	cmp	r5, #16
 8007922:	9309      	str	r3, [sp, #36]	@ 0x24
 8007924:	462c      	mov	r4, r5
 8007926:	bfa8      	it	ge
 8007928:	2410      	movge	r4, #16
 800792a:	f7f8 fe03 	bl	8000534 <__aeabi_ui2d>
 800792e:	2d09      	cmp	r5, #9
 8007930:	4682      	mov	sl, r0
 8007932:	468b      	mov	fp, r1
 8007934:	dc13      	bgt.n	800795e <_strtod_l+0x3de>
 8007936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007938:	2b00      	cmp	r3, #0
 800793a:	f43f ae5a 	beq.w	80075f2 <_strtod_l+0x72>
 800793e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007940:	dd78      	ble.n	8007a34 <_strtod_l+0x4b4>
 8007942:	2b16      	cmp	r3, #22
 8007944:	dc5f      	bgt.n	8007a06 <_strtod_l+0x486>
 8007946:	4972      	ldr	r1, [pc, #456]	@ (8007b10 <_strtod_l+0x590>)
 8007948:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800794c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007950:	4652      	mov	r2, sl
 8007952:	465b      	mov	r3, fp
 8007954:	f7f8 fe68 	bl	8000628 <__aeabi_dmul>
 8007958:	4682      	mov	sl, r0
 800795a:	468b      	mov	fp, r1
 800795c:	e649      	b.n	80075f2 <_strtod_l+0x72>
 800795e:	4b6c      	ldr	r3, [pc, #432]	@ (8007b10 <_strtod_l+0x590>)
 8007960:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007964:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007968:	f7f8 fe5e 	bl	8000628 <__aeabi_dmul>
 800796c:	4682      	mov	sl, r0
 800796e:	4638      	mov	r0, r7
 8007970:	468b      	mov	fp, r1
 8007972:	f7f8 fddf 	bl	8000534 <__aeabi_ui2d>
 8007976:	4602      	mov	r2, r0
 8007978:	460b      	mov	r3, r1
 800797a:	4650      	mov	r0, sl
 800797c:	4659      	mov	r1, fp
 800797e:	f7f8 fc9d 	bl	80002bc <__adddf3>
 8007982:	2d0f      	cmp	r5, #15
 8007984:	4682      	mov	sl, r0
 8007986:	468b      	mov	fp, r1
 8007988:	ddd5      	ble.n	8007936 <_strtod_l+0x3b6>
 800798a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800798c:	1b2c      	subs	r4, r5, r4
 800798e:	441c      	add	r4, r3
 8007990:	2c00      	cmp	r4, #0
 8007992:	f340 8093 	ble.w	8007abc <_strtod_l+0x53c>
 8007996:	f014 030f 	ands.w	r3, r4, #15
 800799a:	d00a      	beq.n	80079b2 <_strtod_l+0x432>
 800799c:	495c      	ldr	r1, [pc, #368]	@ (8007b10 <_strtod_l+0x590>)
 800799e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079a2:	4652      	mov	r2, sl
 80079a4:	465b      	mov	r3, fp
 80079a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079aa:	f7f8 fe3d 	bl	8000628 <__aeabi_dmul>
 80079ae:	4682      	mov	sl, r0
 80079b0:	468b      	mov	fp, r1
 80079b2:	f034 040f 	bics.w	r4, r4, #15
 80079b6:	d073      	beq.n	8007aa0 <_strtod_l+0x520>
 80079b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80079bc:	dd49      	ble.n	8007a52 <_strtod_l+0x4d2>
 80079be:	2400      	movs	r4, #0
 80079c0:	46a0      	mov	r8, r4
 80079c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80079c4:	46a1      	mov	r9, r4
 80079c6:	9a05      	ldr	r2, [sp, #20]
 80079c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007b18 <_strtod_l+0x598>
 80079cc:	2322      	movs	r3, #34	@ 0x22
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	f04f 0a00 	mov.w	sl, #0
 80079d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f43f ae0b 	beq.w	80075f2 <_strtod_l+0x72>
 80079dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079de:	9805      	ldr	r0, [sp, #20]
 80079e0:	f001 faf2 	bl	8008fc8 <_Bfree>
 80079e4:	9805      	ldr	r0, [sp, #20]
 80079e6:	4649      	mov	r1, r9
 80079e8:	f001 faee 	bl	8008fc8 <_Bfree>
 80079ec:	9805      	ldr	r0, [sp, #20]
 80079ee:	4641      	mov	r1, r8
 80079f0:	f001 faea 	bl	8008fc8 <_Bfree>
 80079f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079f6:	9805      	ldr	r0, [sp, #20]
 80079f8:	f001 fae6 	bl	8008fc8 <_Bfree>
 80079fc:	9805      	ldr	r0, [sp, #20]
 80079fe:	4621      	mov	r1, r4
 8007a00:	f001 fae2 	bl	8008fc8 <_Bfree>
 8007a04:	e5f5      	b.n	80075f2 <_strtod_l+0x72>
 8007a06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	dbbc      	blt.n	800798a <_strtod_l+0x40a>
 8007a10:	4c3f      	ldr	r4, [pc, #252]	@ (8007b10 <_strtod_l+0x590>)
 8007a12:	f1c5 050f 	rsb	r5, r5, #15
 8007a16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007a1a:	4652      	mov	r2, sl
 8007a1c:	465b      	mov	r3, fp
 8007a1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a22:	f7f8 fe01 	bl	8000628 <__aeabi_dmul>
 8007a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a28:	1b5d      	subs	r5, r3, r5
 8007a2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007a2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007a32:	e78f      	b.n	8007954 <_strtod_l+0x3d4>
 8007a34:	3316      	adds	r3, #22
 8007a36:	dba8      	blt.n	800798a <_strtod_l+0x40a>
 8007a38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a3a:	eba3 0808 	sub.w	r8, r3, r8
 8007a3e:	4b34      	ldr	r3, [pc, #208]	@ (8007b10 <_strtod_l+0x590>)
 8007a40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007a44:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007a48:	4650      	mov	r0, sl
 8007a4a:	4659      	mov	r1, fp
 8007a4c:	f7f8 ff16 	bl	800087c <__aeabi_ddiv>
 8007a50:	e782      	b.n	8007958 <_strtod_l+0x3d8>
 8007a52:	2300      	movs	r3, #0
 8007a54:	4f2f      	ldr	r7, [pc, #188]	@ (8007b14 <_strtod_l+0x594>)
 8007a56:	1124      	asrs	r4, r4, #4
 8007a58:	4650      	mov	r0, sl
 8007a5a:	4659      	mov	r1, fp
 8007a5c:	461e      	mov	r6, r3
 8007a5e:	2c01      	cmp	r4, #1
 8007a60:	dc21      	bgt.n	8007aa6 <_strtod_l+0x526>
 8007a62:	b10b      	cbz	r3, 8007a68 <_strtod_l+0x4e8>
 8007a64:	4682      	mov	sl, r0
 8007a66:	468b      	mov	fp, r1
 8007a68:	492a      	ldr	r1, [pc, #168]	@ (8007b14 <_strtod_l+0x594>)
 8007a6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a72:	4652      	mov	r2, sl
 8007a74:	465b      	mov	r3, fp
 8007a76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a7a:	f7f8 fdd5 	bl	8000628 <__aeabi_dmul>
 8007a7e:	4b26      	ldr	r3, [pc, #152]	@ (8007b18 <_strtod_l+0x598>)
 8007a80:	460a      	mov	r2, r1
 8007a82:	400b      	ands	r3, r1
 8007a84:	4925      	ldr	r1, [pc, #148]	@ (8007b1c <_strtod_l+0x59c>)
 8007a86:	428b      	cmp	r3, r1
 8007a88:	4682      	mov	sl, r0
 8007a8a:	d898      	bhi.n	80079be <_strtod_l+0x43e>
 8007a8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007a90:	428b      	cmp	r3, r1
 8007a92:	bf86      	itte	hi
 8007a94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007b20 <_strtod_l+0x5a0>
 8007a98:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	9308      	str	r3, [sp, #32]
 8007aa4:	e076      	b.n	8007b94 <_strtod_l+0x614>
 8007aa6:	07e2      	lsls	r2, r4, #31
 8007aa8:	d504      	bpl.n	8007ab4 <_strtod_l+0x534>
 8007aaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aae:	f7f8 fdbb 	bl	8000628 <__aeabi_dmul>
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	3601      	adds	r6, #1
 8007ab6:	1064      	asrs	r4, r4, #1
 8007ab8:	3708      	adds	r7, #8
 8007aba:	e7d0      	b.n	8007a5e <_strtod_l+0x4de>
 8007abc:	d0f0      	beq.n	8007aa0 <_strtod_l+0x520>
 8007abe:	4264      	negs	r4, r4
 8007ac0:	f014 020f 	ands.w	r2, r4, #15
 8007ac4:	d00a      	beq.n	8007adc <_strtod_l+0x55c>
 8007ac6:	4b12      	ldr	r3, [pc, #72]	@ (8007b10 <_strtod_l+0x590>)
 8007ac8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007acc:	4650      	mov	r0, sl
 8007ace:	4659      	mov	r1, fp
 8007ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad4:	f7f8 fed2 	bl	800087c <__aeabi_ddiv>
 8007ad8:	4682      	mov	sl, r0
 8007ada:	468b      	mov	fp, r1
 8007adc:	1124      	asrs	r4, r4, #4
 8007ade:	d0df      	beq.n	8007aa0 <_strtod_l+0x520>
 8007ae0:	2c1f      	cmp	r4, #31
 8007ae2:	dd1f      	ble.n	8007b24 <_strtod_l+0x5a4>
 8007ae4:	2400      	movs	r4, #0
 8007ae6:	46a0      	mov	r8, r4
 8007ae8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007aea:	46a1      	mov	r9, r4
 8007aec:	9a05      	ldr	r2, [sp, #20]
 8007aee:	2322      	movs	r3, #34	@ 0x22
 8007af0:	f04f 0a00 	mov.w	sl, #0
 8007af4:	f04f 0b00 	mov.w	fp, #0
 8007af8:	6013      	str	r3, [r2, #0]
 8007afa:	e76b      	b.n	80079d4 <_strtod_l+0x454>
 8007afc:	0800a2db 	.word	0x0800a2db
 8007b00:	0800a438 	.word	0x0800a438
 8007b04:	0800a2d2 	.word	0x0800a2d2
 8007b08:	0800a2d5 	.word	0x0800a2d5
 8007b0c:	0800a435 	.word	0x0800a435
 8007b10:	0800a4c0 	.word	0x0800a4c0
 8007b14:	0800a498 	.word	0x0800a498
 8007b18:	7ff00000 	.word	0x7ff00000
 8007b1c:	7ca00000 	.word	0x7ca00000
 8007b20:	7fefffff 	.word	0x7fefffff
 8007b24:	f014 0310 	ands.w	r3, r4, #16
 8007b28:	bf18      	it	ne
 8007b2a:	236a      	movne	r3, #106	@ 0x6a
 8007b2c:	4ea9      	ldr	r6, [pc, #676]	@ (8007dd4 <_strtod_l+0x854>)
 8007b2e:	9308      	str	r3, [sp, #32]
 8007b30:	4650      	mov	r0, sl
 8007b32:	4659      	mov	r1, fp
 8007b34:	2300      	movs	r3, #0
 8007b36:	07e7      	lsls	r7, r4, #31
 8007b38:	d504      	bpl.n	8007b44 <_strtod_l+0x5c4>
 8007b3a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b3e:	f7f8 fd73 	bl	8000628 <__aeabi_dmul>
 8007b42:	2301      	movs	r3, #1
 8007b44:	1064      	asrs	r4, r4, #1
 8007b46:	f106 0608 	add.w	r6, r6, #8
 8007b4a:	d1f4      	bne.n	8007b36 <_strtod_l+0x5b6>
 8007b4c:	b10b      	cbz	r3, 8007b52 <_strtod_l+0x5d2>
 8007b4e:	4682      	mov	sl, r0
 8007b50:	468b      	mov	fp, r1
 8007b52:	9b08      	ldr	r3, [sp, #32]
 8007b54:	b1b3      	cbz	r3, 8007b84 <_strtod_l+0x604>
 8007b56:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007b5a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	4659      	mov	r1, fp
 8007b62:	dd0f      	ble.n	8007b84 <_strtod_l+0x604>
 8007b64:	2b1f      	cmp	r3, #31
 8007b66:	dd56      	ble.n	8007c16 <_strtod_l+0x696>
 8007b68:	2b34      	cmp	r3, #52	@ 0x34
 8007b6a:	bfde      	ittt	le
 8007b6c:	f04f 33ff 	movle.w	r3, #4294967295
 8007b70:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b74:	4093      	lslle	r3, r2
 8007b76:	f04f 0a00 	mov.w	sl, #0
 8007b7a:	bfcc      	ite	gt
 8007b7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b80:	ea03 0b01 	andle.w	fp, r3, r1
 8007b84:	2200      	movs	r2, #0
 8007b86:	2300      	movs	r3, #0
 8007b88:	4650      	mov	r0, sl
 8007b8a:	4659      	mov	r1, fp
 8007b8c:	f7f8 ffb4 	bl	8000af8 <__aeabi_dcmpeq>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	d1a7      	bne.n	8007ae4 <_strtod_l+0x564>
 8007b94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b96:	9300      	str	r3, [sp, #0]
 8007b98:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b9a:	9805      	ldr	r0, [sp, #20]
 8007b9c:	462b      	mov	r3, r5
 8007b9e:	464a      	mov	r2, r9
 8007ba0:	f001 fa7a 	bl	8009098 <__s2b>
 8007ba4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f43f af09 	beq.w	80079be <_strtod_l+0x43e>
 8007bac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bb0:	2a00      	cmp	r2, #0
 8007bb2:	eba3 0308 	sub.w	r3, r3, r8
 8007bb6:	bfa8      	it	ge
 8007bb8:	2300      	movge	r3, #0
 8007bba:	9312      	str	r3, [sp, #72]	@ 0x48
 8007bbc:	2400      	movs	r4, #0
 8007bbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007bc2:	9316      	str	r3, [sp, #88]	@ 0x58
 8007bc4:	46a0      	mov	r8, r4
 8007bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bc8:	9805      	ldr	r0, [sp, #20]
 8007bca:	6859      	ldr	r1, [r3, #4]
 8007bcc:	f001 f9bc 	bl	8008f48 <_Balloc>
 8007bd0:	4681      	mov	r9, r0
 8007bd2:	2800      	cmp	r0, #0
 8007bd4:	f43f aef7 	beq.w	80079c6 <_strtod_l+0x446>
 8007bd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bda:	691a      	ldr	r2, [r3, #16]
 8007bdc:	3202      	adds	r2, #2
 8007bde:	f103 010c 	add.w	r1, r3, #12
 8007be2:	0092      	lsls	r2, r2, #2
 8007be4:	300c      	adds	r0, #12
 8007be6:	f000 fd52 	bl	800868e <memcpy>
 8007bea:	ec4b ab10 	vmov	d0, sl, fp
 8007bee:	9805      	ldr	r0, [sp, #20]
 8007bf0:	aa1c      	add	r2, sp, #112	@ 0x70
 8007bf2:	a91b      	add	r1, sp, #108	@ 0x6c
 8007bf4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007bf8:	f001 fd82 	bl	8009700 <__d2b>
 8007bfc:	901a      	str	r0, [sp, #104]	@ 0x68
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	f43f aee1 	beq.w	80079c6 <_strtod_l+0x446>
 8007c04:	9805      	ldr	r0, [sp, #20]
 8007c06:	2101      	movs	r1, #1
 8007c08:	f001 fadc 	bl	80091c4 <__i2b>
 8007c0c:	4680      	mov	r8, r0
 8007c0e:	b948      	cbnz	r0, 8007c24 <_strtod_l+0x6a4>
 8007c10:	f04f 0800 	mov.w	r8, #0
 8007c14:	e6d7      	b.n	80079c6 <_strtod_l+0x446>
 8007c16:	f04f 32ff 	mov.w	r2, #4294967295
 8007c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1e:	ea03 0a0a 	and.w	sl, r3, sl
 8007c22:	e7af      	b.n	8007b84 <_strtod_l+0x604>
 8007c24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007c26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007c28:	2d00      	cmp	r5, #0
 8007c2a:	bfab      	itete	ge
 8007c2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007c2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007c30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007c32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007c34:	bfac      	ite	ge
 8007c36:	18ef      	addge	r7, r5, r3
 8007c38:	1b5e      	sublt	r6, r3, r5
 8007c3a:	9b08      	ldr	r3, [sp, #32]
 8007c3c:	1aed      	subs	r5, r5, r3
 8007c3e:	4415      	add	r5, r2
 8007c40:	4b65      	ldr	r3, [pc, #404]	@ (8007dd8 <_strtod_l+0x858>)
 8007c42:	3d01      	subs	r5, #1
 8007c44:	429d      	cmp	r5, r3
 8007c46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007c4a:	da50      	bge.n	8007cee <_strtod_l+0x76e>
 8007c4c:	1b5b      	subs	r3, r3, r5
 8007c4e:	2b1f      	cmp	r3, #31
 8007c50:	eba2 0203 	sub.w	r2, r2, r3
 8007c54:	f04f 0101 	mov.w	r1, #1
 8007c58:	dc3d      	bgt.n	8007cd6 <_strtod_l+0x756>
 8007c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c60:	2300      	movs	r3, #0
 8007c62:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c64:	18bd      	adds	r5, r7, r2
 8007c66:	9b08      	ldr	r3, [sp, #32]
 8007c68:	42af      	cmp	r7, r5
 8007c6a:	4416      	add	r6, r2
 8007c6c:	441e      	add	r6, r3
 8007c6e:	463b      	mov	r3, r7
 8007c70:	bfa8      	it	ge
 8007c72:	462b      	movge	r3, r5
 8007c74:	42b3      	cmp	r3, r6
 8007c76:	bfa8      	it	ge
 8007c78:	4633      	movge	r3, r6
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	bfc2      	ittt	gt
 8007c7e:	1aed      	subgt	r5, r5, r3
 8007c80:	1af6      	subgt	r6, r6, r3
 8007c82:	1aff      	subgt	r7, r7, r3
 8007c84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	dd16      	ble.n	8007cb8 <_strtod_l+0x738>
 8007c8a:	4641      	mov	r1, r8
 8007c8c:	9805      	ldr	r0, [sp, #20]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	f001 fb50 	bl	8009334 <__pow5mult>
 8007c94:	4680      	mov	r8, r0
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d0ba      	beq.n	8007c10 <_strtod_l+0x690>
 8007c9a:	4601      	mov	r1, r0
 8007c9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c9e:	9805      	ldr	r0, [sp, #20]
 8007ca0:	f001 faa6 	bl	80091f0 <__multiply>
 8007ca4:	900a      	str	r0, [sp, #40]	@ 0x28
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	f43f ae8d 	beq.w	80079c6 <_strtod_l+0x446>
 8007cac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cae:	9805      	ldr	r0, [sp, #20]
 8007cb0:	f001 f98a 	bl	8008fc8 <_Bfree>
 8007cb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cb8:	2d00      	cmp	r5, #0
 8007cba:	dc1d      	bgt.n	8007cf8 <_strtod_l+0x778>
 8007cbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	dd23      	ble.n	8007d0a <_strtod_l+0x78a>
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007cc6:	9805      	ldr	r0, [sp, #20]
 8007cc8:	f001 fb34 	bl	8009334 <__pow5mult>
 8007ccc:	4681      	mov	r9, r0
 8007cce:	b9e0      	cbnz	r0, 8007d0a <_strtod_l+0x78a>
 8007cd0:	f04f 0900 	mov.w	r9, #0
 8007cd4:	e677      	b.n	80079c6 <_strtod_l+0x446>
 8007cd6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007cda:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007cde:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007ce2:	35e2      	adds	r5, #226	@ 0xe2
 8007ce4:	fa01 f305 	lsl.w	r3, r1, r5
 8007ce8:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cea:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007cec:	e7ba      	b.n	8007c64 <_strtod_l+0x6e4>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007cf6:	e7b5      	b.n	8007c64 <_strtod_l+0x6e4>
 8007cf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cfa:	9805      	ldr	r0, [sp, #20]
 8007cfc:	462a      	mov	r2, r5
 8007cfe:	f001 fb73 	bl	80093e8 <__lshift>
 8007d02:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d1d9      	bne.n	8007cbc <_strtod_l+0x73c>
 8007d08:	e65d      	b.n	80079c6 <_strtod_l+0x446>
 8007d0a:	2e00      	cmp	r6, #0
 8007d0c:	dd07      	ble.n	8007d1e <_strtod_l+0x79e>
 8007d0e:	4649      	mov	r1, r9
 8007d10:	9805      	ldr	r0, [sp, #20]
 8007d12:	4632      	mov	r2, r6
 8007d14:	f001 fb68 	bl	80093e8 <__lshift>
 8007d18:	4681      	mov	r9, r0
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	d0d8      	beq.n	8007cd0 <_strtod_l+0x750>
 8007d1e:	2f00      	cmp	r7, #0
 8007d20:	dd08      	ble.n	8007d34 <_strtod_l+0x7b4>
 8007d22:	4641      	mov	r1, r8
 8007d24:	9805      	ldr	r0, [sp, #20]
 8007d26:	463a      	mov	r2, r7
 8007d28:	f001 fb5e 	bl	80093e8 <__lshift>
 8007d2c:	4680      	mov	r8, r0
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	f43f ae49 	beq.w	80079c6 <_strtod_l+0x446>
 8007d34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d36:	9805      	ldr	r0, [sp, #20]
 8007d38:	464a      	mov	r2, r9
 8007d3a:	f001 fbdd 	bl	80094f8 <__mdiff>
 8007d3e:	4604      	mov	r4, r0
 8007d40:	2800      	cmp	r0, #0
 8007d42:	f43f ae40 	beq.w	80079c6 <_strtod_l+0x446>
 8007d46:	68c3      	ldr	r3, [r0, #12]
 8007d48:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	60c3      	str	r3, [r0, #12]
 8007d4e:	4641      	mov	r1, r8
 8007d50:	f001 fbb6 	bl	80094c0 <__mcmp>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	da45      	bge.n	8007de4 <_strtod_l+0x864>
 8007d58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d5a:	ea53 030a 	orrs.w	r3, r3, sl
 8007d5e:	d16b      	bne.n	8007e38 <_strtod_l+0x8b8>
 8007d60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d167      	bne.n	8007e38 <_strtod_l+0x8b8>
 8007d68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d6c:	0d1b      	lsrs	r3, r3, #20
 8007d6e:	051b      	lsls	r3, r3, #20
 8007d70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d74:	d960      	bls.n	8007e38 <_strtod_l+0x8b8>
 8007d76:	6963      	ldr	r3, [r4, #20]
 8007d78:	b913      	cbnz	r3, 8007d80 <_strtod_l+0x800>
 8007d7a:	6923      	ldr	r3, [r4, #16]
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	dd5b      	ble.n	8007e38 <_strtod_l+0x8b8>
 8007d80:	4621      	mov	r1, r4
 8007d82:	2201      	movs	r2, #1
 8007d84:	9805      	ldr	r0, [sp, #20]
 8007d86:	f001 fb2f 	bl	80093e8 <__lshift>
 8007d8a:	4641      	mov	r1, r8
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	f001 fb97 	bl	80094c0 <__mcmp>
 8007d92:	2800      	cmp	r0, #0
 8007d94:	dd50      	ble.n	8007e38 <_strtod_l+0x8b8>
 8007d96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d9a:	9a08      	ldr	r2, [sp, #32]
 8007d9c:	0d1b      	lsrs	r3, r3, #20
 8007d9e:	051b      	lsls	r3, r3, #20
 8007da0:	2a00      	cmp	r2, #0
 8007da2:	d06a      	beq.n	8007e7a <_strtod_l+0x8fa>
 8007da4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007da8:	d867      	bhi.n	8007e7a <_strtod_l+0x8fa>
 8007daa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007dae:	f67f ae9d 	bls.w	8007aec <_strtod_l+0x56c>
 8007db2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ddc <_strtod_l+0x85c>)
 8007db4:	4650      	mov	r0, sl
 8007db6:	4659      	mov	r1, fp
 8007db8:	2200      	movs	r2, #0
 8007dba:	f7f8 fc35 	bl	8000628 <__aeabi_dmul>
 8007dbe:	4b08      	ldr	r3, [pc, #32]	@ (8007de0 <_strtod_l+0x860>)
 8007dc0:	400b      	ands	r3, r1
 8007dc2:	4682      	mov	sl, r0
 8007dc4:	468b      	mov	fp, r1
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f47f ae08 	bne.w	80079dc <_strtod_l+0x45c>
 8007dcc:	9a05      	ldr	r2, [sp, #20]
 8007dce:	2322      	movs	r3, #34	@ 0x22
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	e603      	b.n	80079dc <_strtod_l+0x45c>
 8007dd4:	0800a460 	.word	0x0800a460
 8007dd8:	fffffc02 	.word	0xfffffc02
 8007ddc:	39500000 	.word	0x39500000
 8007de0:	7ff00000 	.word	0x7ff00000
 8007de4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007de8:	d165      	bne.n	8007eb6 <_strtod_l+0x936>
 8007dea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007dec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007df0:	b35a      	cbz	r2, 8007e4a <_strtod_l+0x8ca>
 8007df2:	4a9f      	ldr	r2, [pc, #636]	@ (8008070 <_strtod_l+0xaf0>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d12b      	bne.n	8007e50 <_strtod_l+0x8d0>
 8007df8:	9b08      	ldr	r3, [sp, #32]
 8007dfa:	4651      	mov	r1, sl
 8007dfc:	b303      	cbz	r3, 8007e40 <_strtod_l+0x8c0>
 8007dfe:	4b9d      	ldr	r3, [pc, #628]	@ (8008074 <_strtod_l+0xaf4>)
 8007e00:	465a      	mov	r2, fp
 8007e02:	4013      	ands	r3, r2
 8007e04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007e08:	f04f 32ff 	mov.w	r2, #4294967295
 8007e0c:	d81b      	bhi.n	8007e46 <_strtod_l+0x8c6>
 8007e0e:	0d1b      	lsrs	r3, r3, #20
 8007e10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007e14:	fa02 f303 	lsl.w	r3, r2, r3
 8007e18:	4299      	cmp	r1, r3
 8007e1a:	d119      	bne.n	8007e50 <_strtod_l+0x8d0>
 8007e1c:	4b96      	ldr	r3, [pc, #600]	@ (8008078 <_strtod_l+0xaf8>)
 8007e1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d102      	bne.n	8007e2a <_strtod_l+0x8aa>
 8007e24:	3101      	adds	r1, #1
 8007e26:	f43f adce 	beq.w	80079c6 <_strtod_l+0x446>
 8007e2a:	4b92      	ldr	r3, [pc, #584]	@ (8008074 <_strtod_l+0xaf4>)
 8007e2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e2e:	401a      	ands	r2, r3
 8007e30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007e34:	f04f 0a00 	mov.w	sl, #0
 8007e38:	9b08      	ldr	r3, [sp, #32]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1b9      	bne.n	8007db2 <_strtod_l+0x832>
 8007e3e:	e5cd      	b.n	80079dc <_strtod_l+0x45c>
 8007e40:	f04f 33ff 	mov.w	r3, #4294967295
 8007e44:	e7e8      	b.n	8007e18 <_strtod_l+0x898>
 8007e46:	4613      	mov	r3, r2
 8007e48:	e7e6      	b.n	8007e18 <_strtod_l+0x898>
 8007e4a:	ea53 030a 	orrs.w	r3, r3, sl
 8007e4e:	d0a2      	beq.n	8007d96 <_strtod_l+0x816>
 8007e50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e52:	b1db      	cbz	r3, 8007e8c <_strtod_l+0x90c>
 8007e54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e56:	4213      	tst	r3, r2
 8007e58:	d0ee      	beq.n	8007e38 <_strtod_l+0x8b8>
 8007e5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e5c:	9a08      	ldr	r2, [sp, #32]
 8007e5e:	4650      	mov	r0, sl
 8007e60:	4659      	mov	r1, fp
 8007e62:	b1bb      	cbz	r3, 8007e94 <_strtod_l+0x914>
 8007e64:	f7ff fb6b 	bl	800753e <sulp>
 8007e68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e6c:	ec53 2b10 	vmov	r2, r3, d0
 8007e70:	f7f8 fa24 	bl	80002bc <__adddf3>
 8007e74:	4682      	mov	sl, r0
 8007e76:	468b      	mov	fp, r1
 8007e78:	e7de      	b.n	8007e38 <_strtod_l+0x8b8>
 8007e7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e86:	f04f 3aff 	mov.w	sl, #4294967295
 8007e8a:	e7d5      	b.n	8007e38 <_strtod_l+0x8b8>
 8007e8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e8e:	ea13 0f0a 	tst.w	r3, sl
 8007e92:	e7e1      	b.n	8007e58 <_strtod_l+0x8d8>
 8007e94:	f7ff fb53 	bl	800753e <sulp>
 8007e98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e9c:	ec53 2b10 	vmov	r2, r3, d0
 8007ea0:	f7f8 fa0a 	bl	80002b8 <__aeabi_dsub>
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	4682      	mov	sl, r0
 8007eaa:	468b      	mov	fp, r1
 8007eac:	f7f8 fe24 	bl	8000af8 <__aeabi_dcmpeq>
 8007eb0:	2800      	cmp	r0, #0
 8007eb2:	d0c1      	beq.n	8007e38 <_strtod_l+0x8b8>
 8007eb4:	e61a      	b.n	8007aec <_strtod_l+0x56c>
 8007eb6:	4641      	mov	r1, r8
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f001 fc79 	bl	80097b0 <__ratio>
 8007ebe:	ec57 6b10 	vmov	r6, r7, d0
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007ec8:	4630      	mov	r0, r6
 8007eca:	4639      	mov	r1, r7
 8007ecc:	f7f8 fe28 	bl	8000b20 <__aeabi_dcmple>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	d06f      	beq.n	8007fb4 <_strtod_l+0xa34>
 8007ed4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d17a      	bne.n	8007fd0 <_strtod_l+0xa50>
 8007eda:	f1ba 0f00 	cmp.w	sl, #0
 8007ede:	d158      	bne.n	8007f92 <_strtod_l+0xa12>
 8007ee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ee2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d15a      	bne.n	8007fa0 <_strtod_l+0xa20>
 8007eea:	4b64      	ldr	r3, [pc, #400]	@ (800807c <_strtod_l+0xafc>)
 8007eec:	2200      	movs	r2, #0
 8007eee:	4630      	mov	r0, r6
 8007ef0:	4639      	mov	r1, r7
 8007ef2:	f7f8 fe0b 	bl	8000b0c <__aeabi_dcmplt>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d159      	bne.n	8007fae <_strtod_l+0xa2e>
 8007efa:	4630      	mov	r0, r6
 8007efc:	4639      	mov	r1, r7
 8007efe:	4b60      	ldr	r3, [pc, #384]	@ (8008080 <_strtod_l+0xb00>)
 8007f00:	2200      	movs	r2, #0
 8007f02:	f7f8 fb91 	bl	8000628 <__aeabi_dmul>
 8007f06:	4606      	mov	r6, r0
 8007f08:	460f      	mov	r7, r1
 8007f0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007f0e:	9606      	str	r6, [sp, #24]
 8007f10:	9307      	str	r3, [sp, #28]
 8007f12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f16:	4d57      	ldr	r5, [pc, #348]	@ (8008074 <_strtod_l+0xaf4>)
 8007f18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007f1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f1e:	401d      	ands	r5, r3
 8007f20:	4b58      	ldr	r3, [pc, #352]	@ (8008084 <_strtod_l+0xb04>)
 8007f22:	429d      	cmp	r5, r3
 8007f24:	f040 80b2 	bne.w	800808c <_strtod_l+0xb0c>
 8007f28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007f2e:	ec4b ab10 	vmov	d0, sl, fp
 8007f32:	f001 fb75 	bl	8009620 <__ulp>
 8007f36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f3a:	ec51 0b10 	vmov	r0, r1, d0
 8007f3e:	f7f8 fb73 	bl	8000628 <__aeabi_dmul>
 8007f42:	4652      	mov	r2, sl
 8007f44:	465b      	mov	r3, fp
 8007f46:	f7f8 f9b9 	bl	80002bc <__adddf3>
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	4949      	ldr	r1, [pc, #292]	@ (8008074 <_strtod_l+0xaf4>)
 8007f4e:	4a4e      	ldr	r2, [pc, #312]	@ (8008088 <_strtod_l+0xb08>)
 8007f50:	4019      	ands	r1, r3
 8007f52:	4291      	cmp	r1, r2
 8007f54:	4682      	mov	sl, r0
 8007f56:	d942      	bls.n	8007fde <_strtod_l+0xa5e>
 8007f58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f5a:	4b47      	ldr	r3, [pc, #284]	@ (8008078 <_strtod_l+0xaf8>)
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d103      	bne.n	8007f68 <_strtod_l+0x9e8>
 8007f60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f62:	3301      	adds	r3, #1
 8007f64:	f43f ad2f 	beq.w	80079c6 <_strtod_l+0x446>
 8007f68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008078 <_strtod_l+0xaf8>
 8007f6c:	f04f 3aff 	mov.w	sl, #4294967295
 8007f70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f72:	9805      	ldr	r0, [sp, #20]
 8007f74:	f001 f828 	bl	8008fc8 <_Bfree>
 8007f78:	9805      	ldr	r0, [sp, #20]
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	f001 f824 	bl	8008fc8 <_Bfree>
 8007f80:	9805      	ldr	r0, [sp, #20]
 8007f82:	4641      	mov	r1, r8
 8007f84:	f001 f820 	bl	8008fc8 <_Bfree>
 8007f88:	9805      	ldr	r0, [sp, #20]
 8007f8a:	4621      	mov	r1, r4
 8007f8c:	f001 f81c 	bl	8008fc8 <_Bfree>
 8007f90:	e619      	b.n	8007bc6 <_strtod_l+0x646>
 8007f92:	f1ba 0f01 	cmp.w	sl, #1
 8007f96:	d103      	bne.n	8007fa0 <_strtod_l+0xa20>
 8007f98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	f43f ada6 	beq.w	8007aec <_strtod_l+0x56c>
 8007fa0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008050 <_strtod_l+0xad0>
 8007fa4:	4f35      	ldr	r7, [pc, #212]	@ (800807c <_strtod_l+0xafc>)
 8007fa6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007faa:	2600      	movs	r6, #0
 8007fac:	e7b1      	b.n	8007f12 <_strtod_l+0x992>
 8007fae:	4f34      	ldr	r7, [pc, #208]	@ (8008080 <_strtod_l+0xb00>)
 8007fb0:	2600      	movs	r6, #0
 8007fb2:	e7aa      	b.n	8007f0a <_strtod_l+0x98a>
 8007fb4:	4b32      	ldr	r3, [pc, #200]	@ (8008080 <_strtod_l+0xb00>)
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	4639      	mov	r1, r7
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f7f8 fb34 	bl	8000628 <__aeabi_dmul>
 8007fc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fc2:	4606      	mov	r6, r0
 8007fc4:	460f      	mov	r7, r1
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d09f      	beq.n	8007f0a <_strtod_l+0x98a>
 8007fca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007fce:	e7a0      	b.n	8007f12 <_strtod_l+0x992>
 8007fd0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008058 <_strtod_l+0xad8>
 8007fd4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007fd8:	ec57 6b17 	vmov	r6, r7, d7
 8007fdc:	e799      	b.n	8007f12 <_strtod_l+0x992>
 8007fde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007fe2:	9b08      	ldr	r3, [sp, #32]
 8007fe4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1c1      	bne.n	8007f70 <_strtod_l+0x9f0>
 8007fec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ff0:	0d1b      	lsrs	r3, r3, #20
 8007ff2:	051b      	lsls	r3, r3, #20
 8007ff4:	429d      	cmp	r5, r3
 8007ff6:	d1bb      	bne.n	8007f70 <_strtod_l+0x9f0>
 8007ff8:	4630      	mov	r0, r6
 8007ffa:	4639      	mov	r1, r7
 8007ffc:	f7f8 fe36 	bl	8000c6c <__aeabi_d2lz>
 8008000:	f7f8 fae4 	bl	80005cc <__aeabi_l2d>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4630      	mov	r0, r6
 800800a:	4639      	mov	r1, r7
 800800c:	f7f8 f954 	bl	80002b8 <__aeabi_dsub>
 8008010:	460b      	mov	r3, r1
 8008012:	4602      	mov	r2, r0
 8008014:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008018:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800801c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800801e:	ea46 060a 	orr.w	r6, r6, sl
 8008022:	431e      	orrs	r6, r3
 8008024:	d06f      	beq.n	8008106 <_strtod_l+0xb86>
 8008026:	a30e      	add	r3, pc, #56	@ (adr r3, 8008060 <_strtod_l+0xae0>)
 8008028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802c:	f7f8 fd6e 	bl	8000b0c <__aeabi_dcmplt>
 8008030:	2800      	cmp	r0, #0
 8008032:	f47f acd3 	bne.w	80079dc <_strtod_l+0x45c>
 8008036:	a30c      	add	r3, pc, #48	@ (adr r3, 8008068 <_strtod_l+0xae8>)
 8008038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008040:	f7f8 fd82 	bl	8000b48 <__aeabi_dcmpgt>
 8008044:	2800      	cmp	r0, #0
 8008046:	d093      	beq.n	8007f70 <_strtod_l+0x9f0>
 8008048:	e4c8      	b.n	80079dc <_strtod_l+0x45c>
 800804a:	bf00      	nop
 800804c:	f3af 8000 	nop.w
 8008050:	00000000 	.word	0x00000000
 8008054:	bff00000 	.word	0xbff00000
 8008058:	00000000 	.word	0x00000000
 800805c:	3ff00000 	.word	0x3ff00000
 8008060:	94a03595 	.word	0x94a03595
 8008064:	3fdfffff 	.word	0x3fdfffff
 8008068:	35afe535 	.word	0x35afe535
 800806c:	3fe00000 	.word	0x3fe00000
 8008070:	000fffff 	.word	0x000fffff
 8008074:	7ff00000 	.word	0x7ff00000
 8008078:	7fefffff 	.word	0x7fefffff
 800807c:	3ff00000 	.word	0x3ff00000
 8008080:	3fe00000 	.word	0x3fe00000
 8008084:	7fe00000 	.word	0x7fe00000
 8008088:	7c9fffff 	.word	0x7c9fffff
 800808c:	9b08      	ldr	r3, [sp, #32]
 800808e:	b323      	cbz	r3, 80080da <_strtod_l+0xb5a>
 8008090:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008094:	d821      	bhi.n	80080da <_strtod_l+0xb5a>
 8008096:	a328      	add	r3, pc, #160	@ (adr r3, 8008138 <_strtod_l+0xbb8>)
 8008098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809c:	4630      	mov	r0, r6
 800809e:	4639      	mov	r1, r7
 80080a0:	f7f8 fd3e 	bl	8000b20 <__aeabi_dcmple>
 80080a4:	b1a0      	cbz	r0, 80080d0 <_strtod_l+0xb50>
 80080a6:	4639      	mov	r1, r7
 80080a8:	4630      	mov	r0, r6
 80080aa:	f7f8 fd57 	bl	8000b5c <__aeabi_d2uiz>
 80080ae:	2801      	cmp	r0, #1
 80080b0:	bf38      	it	cc
 80080b2:	2001      	movcc	r0, #1
 80080b4:	f7f8 fa3e 	bl	8000534 <__aeabi_ui2d>
 80080b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080ba:	4606      	mov	r6, r0
 80080bc:	460f      	mov	r7, r1
 80080be:	b9fb      	cbnz	r3, 8008100 <_strtod_l+0xb80>
 80080c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80080c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80080c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80080c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80080cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80080d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80080d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80080d6:	1b5b      	subs	r3, r3, r5
 80080d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80080da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80080de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80080e2:	f001 fa9d 	bl	8009620 <__ulp>
 80080e6:	4650      	mov	r0, sl
 80080e8:	ec53 2b10 	vmov	r2, r3, d0
 80080ec:	4659      	mov	r1, fp
 80080ee:	f7f8 fa9b 	bl	8000628 <__aeabi_dmul>
 80080f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80080f6:	f7f8 f8e1 	bl	80002bc <__adddf3>
 80080fa:	4682      	mov	sl, r0
 80080fc:	468b      	mov	fp, r1
 80080fe:	e770      	b.n	8007fe2 <_strtod_l+0xa62>
 8008100:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008104:	e7e0      	b.n	80080c8 <_strtod_l+0xb48>
 8008106:	a30e      	add	r3, pc, #56	@ (adr r3, 8008140 <_strtod_l+0xbc0>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	f7f8 fcfe 	bl	8000b0c <__aeabi_dcmplt>
 8008110:	e798      	b.n	8008044 <_strtod_l+0xac4>
 8008112:	2300      	movs	r3, #0
 8008114:	930e      	str	r3, [sp, #56]	@ 0x38
 8008116:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008118:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800811a:	6013      	str	r3, [r2, #0]
 800811c:	f7ff ba6d 	b.w	80075fa <_strtod_l+0x7a>
 8008120:	2a65      	cmp	r2, #101	@ 0x65
 8008122:	f43f ab68 	beq.w	80077f6 <_strtod_l+0x276>
 8008126:	2a45      	cmp	r2, #69	@ 0x45
 8008128:	f43f ab65 	beq.w	80077f6 <_strtod_l+0x276>
 800812c:	2301      	movs	r3, #1
 800812e:	f7ff bba0 	b.w	8007872 <_strtod_l+0x2f2>
 8008132:	bf00      	nop
 8008134:	f3af 8000 	nop.w
 8008138:	ffc00000 	.word	0xffc00000
 800813c:	41dfffff 	.word	0x41dfffff
 8008140:	94a03595 	.word	0x94a03595
 8008144:	3fcfffff 	.word	0x3fcfffff

08008148 <strtod>:
 8008148:	460a      	mov	r2, r1
 800814a:	4601      	mov	r1, r0
 800814c:	4802      	ldr	r0, [pc, #8]	@ (8008158 <strtod+0x10>)
 800814e:	4b03      	ldr	r3, [pc, #12]	@ (800815c <strtod+0x14>)
 8008150:	6800      	ldr	r0, [r0, #0]
 8008152:	f7ff ba15 	b.w	8007580 <_strtod_l>
 8008156:	bf00      	nop
 8008158:	200001a4 	.word	0x200001a4
 800815c:	20000038 	.word	0x20000038

08008160 <std>:
 8008160:	2300      	movs	r3, #0
 8008162:	b510      	push	{r4, lr}
 8008164:	4604      	mov	r4, r0
 8008166:	e9c0 3300 	strd	r3, r3, [r0]
 800816a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800816e:	6083      	str	r3, [r0, #8]
 8008170:	8181      	strh	r1, [r0, #12]
 8008172:	6643      	str	r3, [r0, #100]	@ 0x64
 8008174:	81c2      	strh	r2, [r0, #14]
 8008176:	6183      	str	r3, [r0, #24]
 8008178:	4619      	mov	r1, r3
 800817a:	2208      	movs	r2, #8
 800817c:	305c      	adds	r0, #92	@ 0x5c
 800817e:	f000 f9f9 	bl	8008574 <memset>
 8008182:	4b0d      	ldr	r3, [pc, #52]	@ (80081b8 <std+0x58>)
 8008184:	6263      	str	r3, [r4, #36]	@ 0x24
 8008186:	4b0d      	ldr	r3, [pc, #52]	@ (80081bc <std+0x5c>)
 8008188:	62a3      	str	r3, [r4, #40]	@ 0x28
 800818a:	4b0d      	ldr	r3, [pc, #52]	@ (80081c0 <std+0x60>)
 800818c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800818e:	4b0d      	ldr	r3, [pc, #52]	@ (80081c4 <std+0x64>)
 8008190:	6323      	str	r3, [r4, #48]	@ 0x30
 8008192:	4b0d      	ldr	r3, [pc, #52]	@ (80081c8 <std+0x68>)
 8008194:	6224      	str	r4, [r4, #32]
 8008196:	429c      	cmp	r4, r3
 8008198:	d006      	beq.n	80081a8 <std+0x48>
 800819a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800819e:	4294      	cmp	r4, r2
 80081a0:	d002      	beq.n	80081a8 <std+0x48>
 80081a2:	33d0      	adds	r3, #208	@ 0xd0
 80081a4:	429c      	cmp	r4, r3
 80081a6:	d105      	bne.n	80081b4 <std+0x54>
 80081a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081b0:	f000 ba6a 	b.w	8008688 <__retarget_lock_init_recursive>
 80081b4:	bd10      	pop	{r4, pc}
 80081b6:	bf00      	nop
 80081b8:	080083c5 	.word	0x080083c5
 80081bc:	080083e7 	.word	0x080083e7
 80081c0:	0800841f 	.word	0x0800841f
 80081c4:	08008443 	.word	0x08008443
 80081c8:	200008a0 	.word	0x200008a0

080081cc <stdio_exit_handler>:
 80081cc:	4a02      	ldr	r2, [pc, #8]	@ (80081d8 <stdio_exit_handler+0xc>)
 80081ce:	4903      	ldr	r1, [pc, #12]	@ (80081dc <stdio_exit_handler+0x10>)
 80081d0:	4803      	ldr	r0, [pc, #12]	@ (80081e0 <stdio_exit_handler+0x14>)
 80081d2:	f000 b869 	b.w	80082a8 <_fwalk_sglue>
 80081d6:	bf00      	nop
 80081d8:	2000002c 	.word	0x2000002c
 80081dc:	08009f59 	.word	0x08009f59
 80081e0:	200001a8 	.word	0x200001a8

080081e4 <cleanup_stdio>:
 80081e4:	6841      	ldr	r1, [r0, #4]
 80081e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008218 <cleanup_stdio+0x34>)
 80081e8:	4299      	cmp	r1, r3
 80081ea:	b510      	push	{r4, lr}
 80081ec:	4604      	mov	r4, r0
 80081ee:	d001      	beq.n	80081f4 <cleanup_stdio+0x10>
 80081f0:	f001 feb2 	bl	8009f58 <_fflush_r>
 80081f4:	68a1      	ldr	r1, [r4, #8]
 80081f6:	4b09      	ldr	r3, [pc, #36]	@ (800821c <cleanup_stdio+0x38>)
 80081f8:	4299      	cmp	r1, r3
 80081fa:	d002      	beq.n	8008202 <cleanup_stdio+0x1e>
 80081fc:	4620      	mov	r0, r4
 80081fe:	f001 feab 	bl	8009f58 <_fflush_r>
 8008202:	68e1      	ldr	r1, [r4, #12]
 8008204:	4b06      	ldr	r3, [pc, #24]	@ (8008220 <cleanup_stdio+0x3c>)
 8008206:	4299      	cmp	r1, r3
 8008208:	d004      	beq.n	8008214 <cleanup_stdio+0x30>
 800820a:	4620      	mov	r0, r4
 800820c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008210:	f001 bea2 	b.w	8009f58 <_fflush_r>
 8008214:	bd10      	pop	{r4, pc}
 8008216:	bf00      	nop
 8008218:	200008a0 	.word	0x200008a0
 800821c:	20000908 	.word	0x20000908
 8008220:	20000970 	.word	0x20000970

08008224 <global_stdio_init.part.0>:
 8008224:	b510      	push	{r4, lr}
 8008226:	4b0b      	ldr	r3, [pc, #44]	@ (8008254 <global_stdio_init.part.0+0x30>)
 8008228:	4c0b      	ldr	r4, [pc, #44]	@ (8008258 <global_stdio_init.part.0+0x34>)
 800822a:	4a0c      	ldr	r2, [pc, #48]	@ (800825c <global_stdio_init.part.0+0x38>)
 800822c:	601a      	str	r2, [r3, #0]
 800822e:	4620      	mov	r0, r4
 8008230:	2200      	movs	r2, #0
 8008232:	2104      	movs	r1, #4
 8008234:	f7ff ff94 	bl	8008160 <std>
 8008238:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800823c:	2201      	movs	r2, #1
 800823e:	2109      	movs	r1, #9
 8008240:	f7ff ff8e 	bl	8008160 <std>
 8008244:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008248:	2202      	movs	r2, #2
 800824a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800824e:	2112      	movs	r1, #18
 8008250:	f7ff bf86 	b.w	8008160 <std>
 8008254:	200009d8 	.word	0x200009d8
 8008258:	200008a0 	.word	0x200008a0
 800825c:	080081cd 	.word	0x080081cd

08008260 <__sfp_lock_acquire>:
 8008260:	4801      	ldr	r0, [pc, #4]	@ (8008268 <__sfp_lock_acquire+0x8>)
 8008262:	f000 ba12 	b.w	800868a <__retarget_lock_acquire_recursive>
 8008266:	bf00      	nop
 8008268:	200009e1 	.word	0x200009e1

0800826c <__sfp_lock_release>:
 800826c:	4801      	ldr	r0, [pc, #4]	@ (8008274 <__sfp_lock_release+0x8>)
 800826e:	f000 ba0d 	b.w	800868c <__retarget_lock_release_recursive>
 8008272:	bf00      	nop
 8008274:	200009e1 	.word	0x200009e1

08008278 <__sinit>:
 8008278:	b510      	push	{r4, lr}
 800827a:	4604      	mov	r4, r0
 800827c:	f7ff fff0 	bl	8008260 <__sfp_lock_acquire>
 8008280:	6a23      	ldr	r3, [r4, #32]
 8008282:	b11b      	cbz	r3, 800828c <__sinit+0x14>
 8008284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008288:	f7ff bff0 	b.w	800826c <__sfp_lock_release>
 800828c:	4b04      	ldr	r3, [pc, #16]	@ (80082a0 <__sinit+0x28>)
 800828e:	6223      	str	r3, [r4, #32]
 8008290:	4b04      	ldr	r3, [pc, #16]	@ (80082a4 <__sinit+0x2c>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d1f5      	bne.n	8008284 <__sinit+0xc>
 8008298:	f7ff ffc4 	bl	8008224 <global_stdio_init.part.0>
 800829c:	e7f2      	b.n	8008284 <__sinit+0xc>
 800829e:	bf00      	nop
 80082a0:	080081e5 	.word	0x080081e5
 80082a4:	200009d8 	.word	0x200009d8

080082a8 <_fwalk_sglue>:
 80082a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082ac:	4607      	mov	r7, r0
 80082ae:	4688      	mov	r8, r1
 80082b0:	4614      	mov	r4, r2
 80082b2:	2600      	movs	r6, #0
 80082b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082b8:	f1b9 0901 	subs.w	r9, r9, #1
 80082bc:	d505      	bpl.n	80082ca <_fwalk_sglue+0x22>
 80082be:	6824      	ldr	r4, [r4, #0]
 80082c0:	2c00      	cmp	r4, #0
 80082c2:	d1f7      	bne.n	80082b4 <_fwalk_sglue+0xc>
 80082c4:	4630      	mov	r0, r6
 80082c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ca:	89ab      	ldrh	r3, [r5, #12]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d907      	bls.n	80082e0 <_fwalk_sglue+0x38>
 80082d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082d4:	3301      	adds	r3, #1
 80082d6:	d003      	beq.n	80082e0 <_fwalk_sglue+0x38>
 80082d8:	4629      	mov	r1, r5
 80082da:	4638      	mov	r0, r7
 80082dc:	47c0      	blx	r8
 80082de:	4306      	orrs	r6, r0
 80082e0:	3568      	adds	r5, #104	@ 0x68
 80082e2:	e7e9      	b.n	80082b8 <_fwalk_sglue+0x10>

080082e4 <iprintf>:
 80082e4:	b40f      	push	{r0, r1, r2, r3}
 80082e6:	b507      	push	{r0, r1, r2, lr}
 80082e8:	4906      	ldr	r1, [pc, #24]	@ (8008304 <iprintf+0x20>)
 80082ea:	ab04      	add	r3, sp, #16
 80082ec:	6808      	ldr	r0, [r1, #0]
 80082ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f2:	6881      	ldr	r1, [r0, #8]
 80082f4:	9301      	str	r3, [sp, #4]
 80082f6:	f001 fb07 	bl	8009908 <_vfiprintf_r>
 80082fa:	b003      	add	sp, #12
 80082fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008300:	b004      	add	sp, #16
 8008302:	4770      	bx	lr
 8008304:	200001a4 	.word	0x200001a4

08008308 <_puts_r>:
 8008308:	6a03      	ldr	r3, [r0, #32]
 800830a:	b570      	push	{r4, r5, r6, lr}
 800830c:	6884      	ldr	r4, [r0, #8]
 800830e:	4605      	mov	r5, r0
 8008310:	460e      	mov	r6, r1
 8008312:	b90b      	cbnz	r3, 8008318 <_puts_r+0x10>
 8008314:	f7ff ffb0 	bl	8008278 <__sinit>
 8008318:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800831a:	07db      	lsls	r3, r3, #31
 800831c:	d405      	bmi.n	800832a <_puts_r+0x22>
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	0598      	lsls	r0, r3, #22
 8008322:	d402      	bmi.n	800832a <_puts_r+0x22>
 8008324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008326:	f000 f9b0 	bl	800868a <__retarget_lock_acquire_recursive>
 800832a:	89a3      	ldrh	r3, [r4, #12]
 800832c:	0719      	lsls	r1, r3, #28
 800832e:	d502      	bpl.n	8008336 <_puts_r+0x2e>
 8008330:	6923      	ldr	r3, [r4, #16]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d135      	bne.n	80083a2 <_puts_r+0x9a>
 8008336:	4621      	mov	r1, r4
 8008338:	4628      	mov	r0, r5
 800833a:	f000 f8c5 	bl	80084c8 <__swsetup_r>
 800833e:	b380      	cbz	r0, 80083a2 <_puts_r+0x9a>
 8008340:	f04f 35ff 	mov.w	r5, #4294967295
 8008344:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008346:	07da      	lsls	r2, r3, #31
 8008348:	d405      	bmi.n	8008356 <_puts_r+0x4e>
 800834a:	89a3      	ldrh	r3, [r4, #12]
 800834c:	059b      	lsls	r3, r3, #22
 800834e:	d402      	bmi.n	8008356 <_puts_r+0x4e>
 8008350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008352:	f000 f99b 	bl	800868c <__retarget_lock_release_recursive>
 8008356:	4628      	mov	r0, r5
 8008358:	bd70      	pop	{r4, r5, r6, pc}
 800835a:	2b00      	cmp	r3, #0
 800835c:	da04      	bge.n	8008368 <_puts_r+0x60>
 800835e:	69a2      	ldr	r2, [r4, #24]
 8008360:	429a      	cmp	r2, r3
 8008362:	dc17      	bgt.n	8008394 <_puts_r+0x8c>
 8008364:	290a      	cmp	r1, #10
 8008366:	d015      	beq.n	8008394 <_puts_r+0x8c>
 8008368:	6823      	ldr	r3, [r4, #0]
 800836a:	1c5a      	adds	r2, r3, #1
 800836c:	6022      	str	r2, [r4, #0]
 800836e:	7019      	strb	r1, [r3, #0]
 8008370:	68a3      	ldr	r3, [r4, #8]
 8008372:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008376:	3b01      	subs	r3, #1
 8008378:	60a3      	str	r3, [r4, #8]
 800837a:	2900      	cmp	r1, #0
 800837c:	d1ed      	bne.n	800835a <_puts_r+0x52>
 800837e:	2b00      	cmp	r3, #0
 8008380:	da11      	bge.n	80083a6 <_puts_r+0x9e>
 8008382:	4622      	mov	r2, r4
 8008384:	210a      	movs	r1, #10
 8008386:	4628      	mov	r0, r5
 8008388:	f000 f85f 	bl	800844a <__swbuf_r>
 800838c:	3001      	adds	r0, #1
 800838e:	d0d7      	beq.n	8008340 <_puts_r+0x38>
 8008390:	250a      	movs	r5, #10
 8008392:	e7d7      	b.n	8008344 <_puts_r+0x3c>
 8008394:	4622      	mov	r2, r4
 8008396:	4628      	mov	r0, r5
 8008398:	f000 f857 	bl	800844a <__swbuf_r>
 800839c:	3001      	adds	r0, #1
 800839e:	d1e7      	bne.n	8008370 <_puts_r+0x68>
 80083a0:	e7ce      	b.n	8008340 <_puts_r+0x38>
 80083a2:	3e01      	subs	r6, #1
 80083a4:	e7e4      	b.n	8008370 <_puts_r+0x68>
 80083a6:	6823      	ldr	r3, [r4, #0]
 80083a8:	1c5a      	adds	r2, r3, #1
 80083aa:	6022      	str	r2, [r4, #0]
 80083ac:	220a      	movs	r2, #10
 80083ae:	701a      	strb	r2, [r3, #0]
 80083b0:	e7ee      	b.n	8008390 <_puts_r+0x88>
	...

080083b4 <puts>:
 80083b4:	4b02      	ldr	r3, [pc, #8]	@ (80083c0 <puts+0xc>)
 80083b6:	4601      	mov	r1, r0
 80083b8:	6818      	ldr	r0, [r3, #0]
 80083ba:	f7ff bfa5 	b.w	8008308 <_puts_r>
 80083be:	bf00      	nop
 80083c0:	200001a4 	.word	0x200001a4

080083c4 <__sread>:
 80083c4:	b510      	push	{r4, lr}
 80083c6:	460c      	mov	r4, r1
 80083c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083cc:	f000 f90e 	bl	80085ec <_read_r>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	bfab      	itete	ge
 80083d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80083d6:	89a3      	ldrhlt	r3, [r4, #12]
 80083d8:	181b      	addge	r3, r3, r0
 80083da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80083de:	bfac      	ite	ge
 80083e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80083e2:	81a3      	strhlt	r3, [r4, #12]
 80083e4:	bd10      	pop	{r4, pc}

080083e6 <__swrite>:
 80083e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ea:	461f      	mov	r7, r3
 80083ec:	898b      	ldrh	r3, [r1, #12]
 80083ee:	05db      	lsls	r3, r3, #23
 80083f0:	4605      	mov	r5, r0
 80083f2:	460c      	mov	r4, r1
 80083f4:	4616      	mov	r6, r2
 80083f6:	d505      	bpl.n	8008404 <__swrite+0x1e>
 80083f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083fc:	2302      	movs	r3, #2
 80083fe:	2200      	movs	r2, #0
 8008400:	f000 f8e2 	bl	80085c8 <_lseek_r>
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800840a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800840e:	81a3      	strh	r3, [r4, #12]
 8008410:	4632      	mov	r2, r6
 8008412:	463b      	mov	r3, r7
 8008414:	4628      	mov	r0, r5
 8008416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800841a:	f000 b8f9 	b.w	8008610 <_write_r>

0800841e <__sseek>:
 800841e:	b510      	push	{r4, lr}
 8008420:	460c      	mov	r4, r1
 8008422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008426:	f000 f8cf 	bl	80085c8 <_lseek_r>
 800842a:	1c43      	adds	r3, r0, #1
 800842c:	89a3      	ldrh	r3, [r4, #12]
 800842e:	bf15      	itete	ne
 8008430:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008432:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008436:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800843a:	81a3      	strheq	r3, [r4, #12]
 800843c:	bf18      	it	ne
 800843e:	81a3      	strhne	r3, [r4, #12]
 8008440:	bd10      	pop	{r4, pc}

08008442 <__sclose>:
 8008442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008446:	f000 b8af 	b.w	80085a8 <_close_r>

0800844a <__swbuf_r>:
 800844a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800844c:	460e      	mov	r6, r1
 800844e:	4614      	mov	r4, r2
 8008450:	4605      	mov	r5, r0
 8008452:	b118      	cbz	r0, 800845c <__swbuf_r+0x12>
 8008454:	6a03      	ldr	r3, [r0, #32]
 8008456:	b90b      	cbnz	r3, 800845c <__swbuf_r+0x12>
 8008458:	f7ff ff0e 	bl	8008278 <__sinit>
 800845c:	69a3      	ldr	r3, [r4, #24]
 800845e:	60a3      	str	r3, [r4, #8]
 8008460:	89a3      	ldrh	r3, [r4, #12]
 8008462:	071a      	lsls	r2, r3, #28
 8008464:	d501      	bpl.n	800846a <__swbuf_r+0x20>
 8008466:	6923      	ldr	r3, [r4, #16]
 8008468:	b943      	cbnz	r3, 800847c <__swbuf_r+0x32>
 800846a:	4621      	mov	r1, r4
 800846c:	4628      	mov	r0, r5
 800846e:	f000 f82b 	bl	80084c8 <__swsetup_r>
 8008472:	b118      	cbz	r0, 800847c <__swbuf_r+0x32>
 8008474:	f04f 37ff 	mov.w	r7, #4294967295
 8008478:	4638      	mov	r0, r7
 800847a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	6922      	ldr	r2, [r4, #16]
 8008480:	1a98      	subs	r0, r3, r2
 8008482:	6963      	ldr	r3, [r4, #20]
 8008484:	b2f6      	uxtb	r6, r6
 8008486:	4283      	cmp	r3, r0
 8008488:	4637      	mov	r7, r6
 800848a:	dc05      	bgt.n	8008498 <__swbuf_r+0x4e>
 800848c:	4621      	mov	r1, r4
 800848e:	4628      	mov	r0, r5
 8008490:	f001 fd62 	bl	8009f58 <_fflush_r>
 8008494:	2800      	cmp	r0, #0
 8008496:	d1ed      	bne.n	8008474 <__swbuf_r+0x2a>
 8008498:	68a3      	ldr	r3, [r4, #8]
 800849a:	3b01      	subs	r3, #1
 800849c:	60a3      	str	r3, [r4, #8]
 800849e:	6823      	ldr	r3, [r4, #0]
 80084a0:	1c5a      	adds	r2, r3, #1
 80084a2:	6022      	str	r2, [r4, #0]
 80084a4:	701e      	strb	r6, [r3, #0]
 80084a6:	6962      	ldr	r2, [r4, #20]
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d004      	beq.n	80084b8 <__swbuf_r+0x6e>
 80084ae:	89a3      	ldrh	r3, [r4, #12]
 80084b0:	07db      	lsls	r3, r3, #31
 80084b2:	d5e1      	bpl.n	8008478 <__swbuf_r+0x2e>
 80084b4:	2e0a      	cmp	r6, #10
 80084b6:	d1df      	bne.n	8008478 <__swbuf_r+0x2e>
 80084b8:	4621      	mov	r1, r4
 80084ba:	4628      	mov	r0, r5
 80084bc:	f001 fd4c 	bl	8009f58 <_fflush_r>
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d0d9      	beq.n	8008478 <__swbuf_r+0x2e>
 80084c4:	e7d6      	b.n	8008474 <__swbuf_r+0x2a>
	...

080084c8 <__swsetup_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4b29      	ldr	r3, [pc, #164]	@ (8008570 <__swsetup_r+0xa8>)
 80084cc:	4605      	mov	r5, r0
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	460c      	mov	r4, r1
 80084d2:	b118      	cbz	r0, 80084dc <__swsetup_r+0x14>
 80084d4:	6a03      	ldr	r3, [r0, #32]
 80084d6:	b90b      	cbnz	r3, 80084dc <__swsetup_r+0x14>
 80084d8:	f7ff fece 	bl	8008278 <__sinit>
 80084dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084e0:	0719      	lsls	r1, r3, #28
 80084e2:	d422      	bmi.n	800852a <__swsetup_r+0x62>
 80084e4:	06da      	lsls	r2, r3, #27
 80084e6:	d407      	bmi.n	80084f8 <__swsetup_r+0x30>
 80084e8:	2209      	movs	r2, #9
 80084ea:	602a      	str	r2, [r5, #0]
 80084ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084f0:	81a3      	strh	r3, [r4, #12]
 80084f2:	f04f 30ff 	mov.w	r0, #4294967295
 80084f6:	e033      	b.n	8008560 <__swsetup_r+0x98>
 80084f8:	0758      	lsls	r0, r3, #29
 80084fa:	d512      	bpl.n	8008522 <__swsetup_r+0x5a>
 80084fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084fe:	b141      	cbz	r1, 8008512 <__swsetup_r+0x4a>
 8008500:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008504:	4299      	cmp	r1, r3
 8008506:	d002      	beq.n	800850e <__swsetup_r+0x46>
 8008508:	4628      	mov	r0, r5
 800850a:	f000 f8d9 	bl	80086c0 <_free_r>
 800850e:	2300      	movs	r3, #0
 8008510:	6363      	str	r3, [r4, #52]	@ 0x34
 8008512:	89a3      	ldrh	r3, [r4, #12]
 8008514:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008518:	81a3      	strh	r3, [r4, #12]
 800851a:	2300      	movs	r3, #0
 800851c:	6063      	str	r3, [r4, #4]
 800851e:	6923      	ldr	r3, [r4, #16]
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f043 0308 	orr.w	r3, r3, #8
 8008528:	81a3      	strh	r3, [r4, #12]
 800852a:	6923      	ldr	r3, [r4, #16]
 800852c:	b94b      	cbnz	r3, 8008542 <__swsetup_r+0x7a>
 800852e:	89a3      	ldrh	r3, [r4, #12]
 8008530:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008538:	d003      	beq.n	8008542 <__swsetup_r+0x7a>
 800853a:	4621      	mov	r1, r4
 800853c:	4628      	mov	r0, r5
 800853e:	f001 fd59 	bl	8009ff4 <__smakebuf_r>
 8008542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008546:	f013 0201 	ands.w	r2, r3, #1
 800854a:	d00a      	beq.n	8008562 <__swsetup_r+0x9a>
 800854c:	2200      	movs	r2, #0
 800854e:	60a2      	str	r2, [r4, #8]
 8008550:	6962      	ldr	r2, [r4, #20]
 8008552:	4252      	negs	r2, r2
 8008554:	61a2      	str	r2, [r4, #24]
 8008556:	6922      	ldr	r2, [r4, #16]
 8008558:	b942      	cbnz	r2, 800856c <__swsetup_r+0xa4>
 800855a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800855e:	d1c5      	bne.n	80084ec <__swsetup_r+0x24>
 8008560:	bd38      	pop	{r3, r4, r5, pc}
 8008562:	0799      	lsls	r1, r3, #30
 8008564:	bf58      	it	pl
 8008566:	6962      	ldrpl	r2, [r4, #20]
 8008568:	60a2      	str	r2, [r4, #8]
 800856a:	e7f4      	b.n	8008556 <__swsetup_r+0x8e>
 800856c:	2000      	movs	r0, #0
 800856e:	e7f7      	b.n	8008560 <__swsetup_r+0x98>
 8008570:	200001a4 	.word	0x200001a4

08008574 <memset>:
 8008574:	4402      	add	r2, r0
 8008576:	4603      	mov	r3, r0
 8008578:	4293      	cmp	r3, r2
 800857a:	d100      	bne.n	800857e <memset+0xa>
 800857c:	4770      	bx	lr
 800857e:	f803 1b01 	strb.w	r1, [r3], #1
 8008582:	e7f9      	b.n	8008578 <memset+0x4>

08008584 <strncmp>:
 8008584:	b510      	push	{r4, lr}
 8008586:	b16a      	cbz	r2, 80085a4 <strncmp+0x20>
 8008588:	3901      	subs	r1, #1
 800858a:	1884      	adds	r4, r0, r2
 800858c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008590:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008594:	429a      	cmp	r2, r3
 8008596:	d103      	bne.n	80085a0 <strncmp+0x1c>
 8008598:	42a0      	cmp	r0, r4
 800859a:	d001      	beq.n	80085a0 <strncmp+0x1c>
 800859c:	2a00      	cmp	r2, #0
 800859e:	d1f5      	bne.n	800858c <strncmp+0x8>
 80085a0:	1ad0      	subs	r0, r2, r3
 80085a2:	bd10      	pop	{r4, pc}
 80085a4:	4610      	mov	r0, r2
 80085a6:	e7fc      	b.n	80085a2 <strncmp+0x1e>

080085a8 <_close_r>:
 80085a8:	b538      	push	{r3, r4, r5, lr}
 80085aa:	4d06      	ldr	r5, [pc, #24]	@ (80085c4 <_close_r+0x1c>)
 80085ac:	2300      	movs	r3, #0
 80085ae:	4604      	mov	r4, r0
 80085b0:	4608      	mov	r0, r1
 80085b2:	602b      	str	r3, [r5, #0]
 80085b4:	f7f9 fda6 	bl	8002104 <_close>
 80085b8:	1c43      	adds	r3, r0, #1
 80085ba:	d102      	bne.n	80085c2 <_close_r+0x1a>
 80085bc:	682b      	ldr	r3, [r5, #0]
 80085be:	b103      	cbz	r3, 80085c2 <_close_r+0x1a>
 80085c0:	6023      	str	r3, [r4, #0]
 80085c2:	bd38      	pop	{r3, r4, r5, pc}
 80085c4:	200009dc 	.word	0x200009dc

080085c8 <_lseek_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	4d07      	ldr	r5, [pc, #28]	@ (80085e8 <_lseek_r+0x20>)
 80085cc:	4604      	mov	r4, r0
 80085ce:	4608      	mov	r0, r1
 80085d0:	4611      	mov	r1, r2
 80085d2:	2200      	movs	r2, #0
 80085d4:	602a      	str	r2, [r5, #0]
 80085d6:	461a      	mov	r2, r3
 80085d8:	f7f9 fdbb 	bl	8002152 <_lseek>
 80085dc:	1c43      	adds	r3, r0, #1
 80085de:	d102      	bne.n	80085e6 <_lseek_r+0x1e>
 80085e0:	682b      	ldr	r3, [r5, #0]
 80085e2:	b103      	cbz	r3, 80085e6 <_lseek_r+0x1e>
 80085e4:	6023      	str	r3, [r4, #0]
 80085e6:	bd38      	pop	{r3, r4, r5, pc}
 80085e8:	200009dc 	.word	0x200009dc

080085ec <_read_r>:
 80085ec:	b538      	push	{r3, r4, r5, lr}
 80085ee:	4d07      	ldr	r5, [pc, #28]	@ (800860c <_read_r+0x20>)
 80085f0:	4604      	mov	r4, r0
 80085f2:	4608      	mov	r0, r1
 80085f4:	4611      	mov	r1, r2
 80085f6:	2200      	movs	r2, #0
 80085f8:	602a      	str	r2, [r5, #0]
 80085fa:	461a      	mov	r2, r3
 80085fc:	f7f9 fd65 	bl	80020ca <_read>
 8008600:	1c43      	adds	r3, r0, #1
 8008602:	d102      	bne.n	800860a <_read_r+0x1e>
 8008604:	682b      	ldr	r3, [r5, #0]
 8008606:	b103      	cbz	r3, 800860a <_read_r+0x1e>
 8008608:	6023      	str	r3, [r4, #0]
 800860a:	bd38      	pop	{r3, r4, r5, pc}
 800860c:	200009dc 	.word	0x200009dc

08008610 <_write_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	4d07      	ldr	r5, [pc, #28]	@ (8008630 <_write_r+0x20>)
 8008614:	4604      	mov	r4, r0
 8008616:	4608      	mov	r0, r1
 8008618:	4611      	mov	r1, r2
 800861a:	2200      	movs	r2, #0
 800861c:	602a      	str	r2, [r5, #0]
 800861e:	461a      	mov	r2, r3
 8008620:	f7f8 fd36 	bl	8001090 <_write>
 8008624:	1c43      	adds	r3, r0, #1
 8008626:	d102      	bne.n	800862e <_write_r+0x1e>
 8008628:	682b      	ldr	r3, [r5, #0]
 800862a:	b103      	cbz	r3, 800862e <_write_r+0x1e>
 800862c:	6023      	str	r3, [r4, #0]
 800862e:	bd38      	pop	{r3, r4, r5, pc}
 8008630:	200009dc 	.word	0x200009dc

08008634 <__errno>:
 8008634:	4b01      	ldr	r3, [pc, #4]	@ (800863c <__errno+0x8>)
 8008636:	6818      	ldr	r0, [r3, #0]
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	200001a4 	.word	0x200001a4

08008640 <__libc_init_array>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	4d0d      	ldr	r5, [pc, #52]	@ (8008678 <__libc_init_array+0x38>)
 8008644:	4c0d      	ldr	r4, [pc, #52]	@ (800867c <__libc_init_array+0x3c>)
 8008646:	1b64      	subs	r4, r4, r5
 8008648:	10a4      	asrs	r4, r4, #2
 800864a:	2600      	movs	r6, #0
 800864c:	42a6      	cmp	r6, r4
 800864e:	d109      	bne.n	8008664 <__libc_init_array+0x24>
 8008650:	4d0b      	ldr	r5, [pc, #44]	@ (8008680 <__libc_init_array+0x40>)
 8008652:	4c0c      	ldr	r4, [pc, #48]	@ (8008684 <__libc_init_array+0x44>)
 8008654:	f001 fdd4 	bl	800a200 <_init>
 8008658:	1b64      	subs	r4, r4, r5
 800865a:	10a4      	asrs	r4, r4, #2
 800865c:	2600      	movs	r6, #0
 800865e:	42a6      	cmp	r6, r4
 8008660:	d105      	bne.n	800866e <__libc_init_array+0x2e>
 8008662:	bd70      	pop	{r4, r5, r6, pc}
 8008664:	f855 3b04 	ldr.w	r3, [r5], #4
 8008668:	4798      	blx	r3
 800866a:	3601      	adds	r6, #1
 800866c:	e7ee      	b.n	800864c <__libc_init_array+0xc>
 800866e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008672:	4798      	blx	r3
 8008674:	3601      	adds	r6, #1
 8008676:	e7f2      	b.n	800865e <__libc_init_array+0x1e>
 8008678:	0800a694 	.word	0x0800a694
 800867c:	0800a694 	.word	0x0800a694
 8008680:	0800a694 	.word	0x0800a694
 8008684:	0800a698 	.word	0x0800a698

08008688 <__retarget_lock_init_recursive>:
 8008688:	4770      	bx	lr

0800868a <__retarget_lock_acquire_recursive>:
 800868a:	4770      	bx	lr

0800868c <__retarget_lock_release_recursive>:
 800868c:	4770      	bx	lr

0800868e <memcpy>:
 800868e:	440a      	add	r2, r1
 8008690:	4291      	cmp	r1, r2
 8008692:	f100 33ff 	add.w	r3, r0, #4294967295
 8008696:	d100      	bne.n	800869a <memcpy+0xc>
 8008698:	4770      	bx	lr
 800869a:	b510      	push	{r4, lr}
 800869c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086a4:	4291      	cmp	r1, r2
 80086a6:	d1f9      	bne.n	800869c <memcpy+0xe>
 80086a8:	bd10      	pop	{r4, pc}
 80086aa:	0000      	movs	r0, r0
 80086ac:	0000      	movs	r0, r0
	...

080086b0 <nan>:
 80086b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80086b8 <nan+0x8>
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop
 80086b8:	00000000 	.word	0x00000000
 80086bc:	7ff80000 	.word	0x7ff80000

080086c0 <_free_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	4605      	mov	r5, r0
 80086c4:	2900      	cmp	r1, #0
 80086c6:	d041      	beq.n	800874c <_free_r+0x8c>
 80086c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086cc:	1f0c      	subs	r4, r1, #4
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	bfb8      	it	lt
 80086d2:	18e4      	addlt	r4, r4, r3
 80086d4:	f000 fc2c 	bl	8008f30 <__malloc_lock>
 80086d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008750 <_free_r+0x90>)
 80086da:	6813      	ldr	r3, [r2, #0]
 80086dc:	b933      	cbnz	r3, 80086ec <_free_r+0x2c>
 80086de:	6063      	str	r3, [r4, #4]
 80086e0:	6014      	str	r4, [r2, #0]
 80086e2:	4628      	mov	r0, r5
 80086e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086e8:	f000 bc28 	b.w	8008f3c <__malloc_unlock>
 80086ec:	42a3      	cmp	r3, r4
 80086ee:	d908      	bls.n	8008702 <_free_r+0x42>
 80086f0:	6820      	ldr	r0, [r4, #0]
 80086f2:	1821      	adds	r1, r4, r0
 80086f4:	428b      	cmp	r3, r1
 80086f6:	bf01      	itttt	eq
 80086f8:	6819      	ldreq	r1, [r3, #0]
 80086fa:	685b      	ldreq	r3, [r3, #4]
 80086fc:	1809      	addeq	r1, r1, r0
 80086fe:	6021      	streq	r1, [r4, #0]
 8008700:	e7ed      	b.n	80086de <_free_r+0x1e>
 8008702:	461a      	mov	r2, r3
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	b10b      	cbz	r3, 800870c <_free_r+0x4c>
 8008708:	42a3      	cmp	r3, r4
 800870a:	d9fa      	bls.n	8008702 <_free_r+0x42>
 800870c:	6811      	ldr	r1, [r2, #0]
 800870e:	1850      	adds	r0, r2, r1
 8008710:	42a0      	cmp	r0, r4
 8008712:	d10b      	bne.n	800872c <_free_r+0x6c>
 8008714:	6820      	ldr	r0, [r4, #0]
 8008716:	4401      	add	r1, r0
 8008718:	1850      	adds	r0, r2, r1
 800871a:	4283      	cmp	r3, r0
 800871c:	6011      	str	r1, [r2, #0]
 800871e:	d1e0      	bne.n	80086e2 <_free_r+0x22>
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	6053      	str	r3, [r2, #4]
 8008726:	4408      	add	r0, r1
 8008728:	6010      	str	r0, [r2, #0]
 800872a:	e7da      	b.n	80086e2 <_free_r+0x22>
 800872c:	d902      	bls.n	8008734 <_free_r+0x74>
 800872e:	230c      	movs	r3, #12
 8008730:	602b      	str	r3, [r5, #0]
 8008732:	e7d6      	b.n	80086e2 <_free_r+0x22>
 8008734:	6820      	ldr	r0, [r4, #0]
 8008736:	1821      	adds	r1, r4, r0
 8008738:	428b      	cmp	r3, r1
 800873a:	bf04      	itt	eq
 800873c:	6819      	ldreq	r1, [r3, #0]
 800873e:	685b      	ldreq	r3, [r3, #4]
 8008740:	6063      	str	r3, [r4, #4]
 8008742:	bf04      	itt	eq
 8008744:	1809      	addeq	r1, r1, r0
 8008746:	6021      	streq	r1, [r4, #0]
 8008748:	6054      	str	r4, [r2, #4]
 800874a:	e7ca      	b.n	80086e2 <_free_r+0x22>
 800874c:	bd38      	pop	{r3, r4, r5, pc}
 800874e:	bf00      	nop
 8008750:	200009e8 	.word	0x200009e8

08008754 <rshift>:
 8008754:	6903      	ldr	r3, [r0, #16]
 8008756:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800875a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800875e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008762:	f100 0414 	add.w	r4, r0, #20
 8008766:	dd45      	ble.n	80087f4 <rshift+0xa0>
 8008768:	f011 011f 	ands.w	r1, r1, #31
 800876c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008770:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008774:	d10c      	bne.n	8008790 <rshift+0x3c>
 8008776:	f100 0710 	add.w	r7, r0, #16
 800877a:	4629      	mov	r1, r5
 800877c:	42b1      	cmp	r1, r6
 800877e:	d334      	bcc.n	80087ea <rshift+0x96>
 8008780:	1a9b      	subs	r3, r3, r2
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	1eea      	subs	r2, r5, #3
 8008786:	4296      	cmp	r6, r2
 8008788:	bf38      	it	cc
 800878a:	2300      	movcc	r3, #0
 800878c:	4423      	add	r3, r4
 800878e:	e015      	b.n	80087bc <rshift+0x68>
 8008790:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008794:	f1c1 0820 	rsb	r8, r1, #32
 8008798:	40cf      	lsrs	r7, r1
 800879a:	f105 0e04 	add.w	lr, r5, #4
 800879e:	46a1      	mov	r9, r4
 80087a0:	4576      	cmp	r6, lr
 80087a2:	46f4      	mov	ip, lr
 80087a4:	d815      	bhi.n	80087d2 <rshift+0x7e>
 80087a6:	1a9a      	subs	r2, r3, r2
 80087a8:	0092      	lsls	r2, r2, #2
 80087aa:	3a04      	subs	r2, #4
 80087ac:	3501      	adds	r5, #1
 80087ae:	42ae      	cmp	r6, r5
 80087b0:	bf38      	it	cc
 80087b2:	2200      	movcc	r2, #0
 80087b4:	18a3      	adds	r3, r4, r2
 80087b6:	50a7      	str	r7, [r4, r2]
 80087b8:	b107      	cbz	r7, 80087bc <rshift+0x68>
 80087ba:	3304      	adds	r3, #4
 80087bc:	1b1a      	subs	r2, r3, r4
 80087be:	42a3      	cmp	r3, r4
 80087c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80087c4:	bf08      	it	eq
 80087c6:	2300      	moveq	r3, #0
 80087c8:	6102      	str	r2, [r0, #16]
 80087ca:	bf08      	it	eq
 80087cc:	6143      	streq	r3, [r0, #20]
 80087ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087d2:	f8dc c000 	ldr.w	ip, [ip]
 80087d6:	fa0c fc08 	lsl.w	ip, ip, r8
 80087da:	ea4c 0707 	orr.w	r7, ip, r7
 80087de:	f849 7b04 	str.w	r7, [r9], #4
 80087e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80087e6:	40cf      	lsrs	r7, r1
 80087e8:	e7da      	b.n	80087a0 <rshift+0x4c>
 80087ea:	f851 cb04 	ldr.w	ip, [r1], #4
 80087ee:	f847 cf04 	str.w	ip, [r7, #4]!
 80087f2:	e7c3      	b.n	800877c <rshift+0x28>
 80087f4:	4623      	mov	r3, r4
 80087f6:	e7e1      	b.n	80087bc <rshift+0x68>

080087f8 <__hexdig_fun>:
 80087f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80087fc:	2b09      	cmp	r3, #9
 80087fe:	d802      	bhi.n	8008806 <__hexdig_fun+0xe>
 8008800:	3820      	subs	r0, #32
 8008802:	b2c0      	uxtb	r0, r0
 8008804:	4770      	bx	lr
 8008806:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800880a:	2b05      	cmp	r3, #5
 800880c:	d801      	bhi.n	8008812 <__hexdig_fun+0x1a>
 800880e:	3847      	subs	r0, #71	@ 0x47
 8008810:	e7f7      	b.n	8008802 <__hexdig_fun+0xa>
 8008812:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008816:	2b05      	cmp	r3, #5
 8008818:	d801      	bhi.n	800881e <__hexdig_fun+0x26>
 800881a:	3827      	subs	r0, #39	@ 0x27
 800881c:	e7f1      	b.n	8008802 <__hexdig_fun+0xa>
 800881e:	2000      	movs	r0, #0
 8008820:	4770      	bx	lr
	...

08008824 <__gethex>:
 8008824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	b085      	sub	sp, #20
 800882a:	468a      	mov	sl, r1
 800882c:	9302      	str	r3, [sp, #8]
 800882e:	680b      	ldr	r3, [r1, #0]
 8008830:	9001      	str	r0, [sp, #4]
 8008832:	4690      	mov	r8, r2
 8008834:	1c9c      	adds	r4, r3, #2
 8008836:	46a1      	mov	r9, r4
 8008838:	f814 0b01 	ldrb.w	r0, [r4], #1
 800883c:	2830      	cmp	r0, #48	@ 0x30
 800883e:	d0fa      	beq.n	8008836 <__gethex+0x12>
 8008840:	eba9 0303 	sub.w	r3, r9, r3
 8008844:	f1a3 0b02 	sub.w	fp, r3, #2
 8008848:	f7ff ffd6 	bl	80087f8 <__hexdig_fun>
 800884c:	4605      	mov	r5, r0
 800884e:	2800      	cmp	r0, #0
 8008850:	d168      	bne.n	8008924 <__gethex+0x100>
 8008852:	49a0      	ldr	r1, [pc, #640]	@ (8008ad4 <__gethex+0x2b0>)
 8008854:	2201      	movs	r2, #1
 8008856:	4648      	mov	r0, r9
 8008858:	f7ff fe94 	bl	8008584 <strncmp>
 800885c:	4607      	mov	r7, r0
 800885e:	2800      	cmp	r0, #0
 8008860:	d167      	bne.n	8008932 <__gethex+0x10e>
 8008862:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008866:	4626      	mov	r6, r4
 8008868:	f7ff ffc6 	bl	80087f8 <__hexdig_fun>
 800886c:	2800      	cmp	r0, #0
 800886e:	d062      	beq.n	8008936 <__gethex+0x112>
 8008870:	4623      	mov	r3, r4
 8008872:	7818      	ldrb	r0, [r3, #0]
 8008874:	2830      	cmp	r0, #48	@ 0x30
 8008876:	4699      	mov	r9, r3
 8008878:	f103 0301 	add.w	r3, r3, #1
 800887c:	d0f9      	beq.n	8008872 <__gethex+0x4e>
 800887e:	f7ff ffbb 	bl	80087f8 <__hexdig_fun>
 8008882:	fab0 f580 	clz	r5, r0
 8008886:	096d      	lsrs	r5, r5, #5
 8008888:	f04f 0b01 	mov.w	fp, #1
 800888c:	464a      	mov	r2, r9
 800888e:	4616      	mov	r6, r2
 8008890:	3201      	adds	r2, #1
 8008892:	7830      	ldrb	r0, [r6, #0]
 8008894:	f7ff ffb0 	bl	80087f8 <__hexdig_fun>
 8008898:	2800      	cmp	r0, #0
 800889a:	d1f8      	bne.n	800888e <__gethex+0x6a>
 800889c:	498d      	ldr	r1, [pc, #564]	@ (8008ad4 <__gethex+0x2b0>)
 800889e:	2201      	movs	r2, #1
 80088a0:	4630      	mov	r0, r6
 80088a2:	f7ff fe6f 	bl	8008584 <strncmp>
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d13f      	bne.n	800892a <__gethex+0x106>
 80088aa:	b944      	cbnz	r4, 80088be <__gethex+0x9a>
 80088ac:	1c74      	adds	r4, r6, #1
 80088ae:	4622      	mov	r2, r4
 80088b0:	4616      	mov	r6, r2
 80088b2:	3201      	adds	r2, #1
 80088b4:	7830      	ldrb	r0, [r6, #0]
 80088b6:	f7ff ff9f 	bl	80087f8 <__hexdig_fun>
 80088ba:	2800      	cmp	r0, #0
 80088bc:	d1f8      	bne.n	80088b0 <__gethex+0x8c>
 80088be:	1ba4      	subs	r4, r4, r6
 80088c0:	00a7      	lsls	r7, r4, #2
 80088c2:	7833      	ldrb	r3, [r6, #0]
 80088c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80088c8:	2b50      	cmp	r3, #80	@ 0x50
 80088ca:	d13e      	bne.n	800894a <__gethex+0x126>
 80088cc:	7873      	ldrb	r3, [r6, #1]
 80088ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80088d0:	d033      	beq.n	800893a <__gethex+0x116>
 80088d2:	2b2d      	cmp	r3, #45	@ 0x2d
 80088d4:	d034      	beq.n	8008940 <__gethex+0x11c>
 80088d6:	1c71      	adds	r1, r6, #1
 80088d8:	2400      	movs	r4, #0
 80088da:	7808      	ldrb	r0, [r1, #0]
 80088dc:	f7ff ff8c 	bl	80087f8 <__hexdig_fun>
 80088e0:	1e43      	subs	r3, r0, #1
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b18      	cmp	r3, #24
 80088e6:	d830      	bhi.n	800894a <__gethex+0x126>
 80088e8:	f1a0 0210 	sub.w	r2, r0, #16
 80088ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80088f0:	f7ff ff82 	bl	80087f8 <__hexdig_fun>
 80088f4:	f100 3cff 	add.w	ip, r0, #4294967295
 80088f8:	fa5f fc8c 	uxtb.w	ip, ip
 80088fc:	f1bc 0f18 	cmp.w	ip, #24
 8008900:	f04f 030a 	mov.w	r3, #10
 8008904:	d91e      	bls.n	8008944 <__gethex+0x120>
 8008906:	b104      	cbz	r4, 800890a <__gethex+0xe6>
 8008908:	4252      	negs	r2, r2
 800890a:	4417      	add	r7, r2
 800890c:	f8ca 1000 	str.w	r1, [sl]
 8008910:	b1ed      	cbz	r5, 800894e <__gethex+0x12a>
 8008912:	f1bb 0f00 	cmp.w	fp, #0
 8008916:	bf0c      	ite	eq
 8008918:	2506      	moveq	r5, #6
 800891a:	2500      	movne	r5, #0
 800891c:	4628      	mov	r0, r5
 800891e:	b005      	add	sp, #20
 8008920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008924:	2500      	movs	r5, #0
 8008926:	462c      	mov	r4, r5
 8008928:	e7b0      	b.n	800888c <__gethex+0x68>
 800892a:	2c00      	cmp	r4, #0
 800892c:	d1c7      	bne.n	80088be <__gethex+0x9a>
 800892e:	4627      	mov	r7, r4
 8008930:	e7c7      	b.n	80088c2 <__gethex+0x9e>
 8008932:	464e      	mov	r6, r9
 8008934:	462f      	mov	r7, r5
 8008936:	2501      	movs	r5, #1
 8008938:	e7c3      	b.n	80088c2 <__gethex+0x9e>
 800893a:	2400      	movs	r4, #0
 800893c:	1cb1      	adds	r1, r6, #2
 800893e:	e7cc      	b.n	80088da <__gethex+0xb6>
 8008940:	2401      	movs	r4, #1
 8008942:	e7fb      	b.n	800893c <__gethex+0x118>
 8008944:	fb03 0002 	mla	r0, r3, r2, r0
 8008948:	e7ce      	b.n	80088e8 <__gethex+0xc4>
 800894a:	4631      	mov	r1, r6
 800894c:	e7de      	b.n	800890c <__gethex+0xe8>
 800894e:	eba6 0309 	sub.w	r3, r6, r9
 8008952:	3b01      	subs	r3, #1
 8008954:	4629      	mov	r1, r5
 8008956:	2b07      	cmp	r3, #7
 8008958:	dc0a      	bgt.n	8008970 <__gethex+0x14c>
 800895a:	9801      	ldr	r0, [sp, #4]
 800895c:	f000 faf4 	bl	8008f48 <_Balloc>
 8008960:	4604      	mov	r4, r0
 8008962:	b940      	cbnz	r0, 8008976 <__gethex+0x152>
 8008964:	4b5c      	ldr	r3, [pc, #368]	@ (8008ad8 <__gethex+0x2b4>)
 8008966:	4602      	mov	r2, r0
 8008968:	21e4      	movs	r1, #228	@ 0xe4
 800896a:	485c      	ldr	r0, [pc, #368]	@ (8008adc <__gethex+0x2b8>)
 800896c:	f001 fbb0 	bl	800a0d0 <__assert_func>
 8008970:	3101      	adds	r1, #1
 8008972:	105b      	asrs	r3, r3, #1
 8008974:	e7ef      	b.n	8008956 <__gethex+0x132>
 8008976:	f100 0a14 	add.w	sl, r0, #20
 800897a:	2300      	movs	r3, #0
 800897c:	4655      	mov	r5, sl
 800897e:	469b      	mov	fp, r3
 8008980:	45b1      	cmp	r9, r6
 8008982:	d337      	bcc.n	80089f4 <__gethex+0x1d0>
 8008984:	f845 bb04 	str.w	fp, [r5], #4
 8008988:	eba5 050a 	sub.w	r5, r5, sl
 800898c:	10ad      	asrs	r5, r5, #2
 800898e:	6125      	str	r5, [r4, #16]
 8008990:	4658      	mov	r0, fp
 8008992:	f000 fbcb 	bl	800912c <__hi0bits>
 8008996:	016d      	lsls	r5, r5, #5
 8008998:	f8d8 6000 	ldr.w	r6, [r8]
 800899c:	1a2d      	subs	r5, r5, r0
 800899e:	42b5      	cmp	r5, r6
 80089a0:	dd54      	ble.n	8008a4c <__gethex+0x228>
 80089a2:	1bad      	subs	r5, r5, r6
 80089a4:	4629      	mov	r1, r5
 80089a6:	4620      	mov	r0, r4
 80089a8:	f000 ff57 	bl	800985a <__any_on>
 80089ac:	4681      	mov	r9, r0
 80089ae:	b178      	cbz	r0, 80089d0 <__gethex+0x1ac>
 80089b0:	1e6b      	subs	r3, r5, #1
 80089b2:	1159      	asrs	r1, r3, #5
 80089b4:	f003 021f 	and.w	r2, r3, #31
 80089b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80089bc:	f04f 0901 	mov.w	r9, #1
 80089c0:	fa09 f202 	lsl.w	r2, r9, r2
 80089c4:	420a      	tst	r2, r1
 80089c6:	d003      	beq.n	80089d0 <__gethex+0x1ac>
 80089c8:	454b      	cmp	r3, r9
 80089ca:	dc36      	bgt.n	8008a3a <__gethex+0x216>
 80089cc:	f04f 0902 	mov.w	r9, #2
 80089d0:	4629      	mov	r1, r5
 80089d2:	4620      	mov	r0, r4
 80089d4:	f7ff febe 	bl	8008754 <rshift>
 80089d8:	442f      	add	r7, r5
 80089da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089de:	42bb      	cmp	r3, r7
 80089e0:	da42      	bge.n	8008a68 <__gethex+0x244>
 80089e2:	9801      	ldr	r0, [sp, #4]
 80089e4:	4621      	mov	r1, r4
 80089e6:	f000 faef 	bl	8008fc8 <_Bfree>
 80089ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089ec:	2300      	movs	r3, #0
 80089ee:	6013      	str	r3, [r2, #0]
 80089f0:	25a3      	movs	r5, #163	@ 0xa3
 80089f2:	e793      	b.n	800891c <__gethex+0xf8>
 80089f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80089f8:	2a2e      	cmp	r2, #46	@ 0x2e
 80089fa:	d012      	beq.n	8008a22 <__gethex+0x1fe>
 80089fc:	2b20      	cmp	r3, #32
 80089fe:	d104      	bne.n	8008a0a <__gethex+0x1e6>
 8008a00:	f845 bb04 	str.w	fp, [r5], #4
 8008a04:	f04f 0b00 	mov.w	fp, #0
 8008a08:	465b      	mov	r3, fp
 8008a0a:	7830      	ldrb	r0, [r6, #0]
 8008a0c:	9303      	str	r3, [sp, #12]
 8008a0e:	f7ff fef3 	bl	80087f8 <__hexdig_fun>
 8008a12:	9b03      	ldr	r3, [sp, #12]
 8008a14:	f000 000f 	and.w	r0, r0, #15
 8008a18:	4098      	lsls	r0, r3
 8008a1a:	ea4b 0b00 	orr.w	fp, fp, r0
 8008a1e:	3304      	adds	r3, #4
 8008a20:	e7ae      	b.n	8008980 <__gethex+0x15c>
 8008a22:	45b1      	cmp	r9, r6
 8008a24:	d8ea      	bhi.n	80089fc <__gethex+0x1d8>
 8008a26:	492b      	ldr	r1, [pc, #172]	@ (8008ad4 <__gethex+0x2b0>)
 8008a28:	9303      	str	r3, [sp, #12]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f7ff fda9 	bl	8008584 <strncmp>
 8008a32:	9b03      	ldr	r3, [sp, #12]
 8008a34:	2800      	cmp	r0, #0
 8008a36:	d1e1      	bne.n	80089fc <__gethex+0x1d8>
 8008a38:	e7a2      	b.n	8008980 <__gethex+0x15c>
 8008a3a:	1ea9      	subs	r1, r5, #2
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f000 ff0c 	bl	800985a <__any_on>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	d0c2      	beq.n	80089cc <__gethex+0x1a8>
 8008a46:	f04f 0903 	mov.w	r9, #3
 8008a4a:	e7c1      	b.n	80089d0 <__gethex+0x1ac>
 8008a4c:	da09      	bge.n	8008a62 <__gethex+0x23e>
 8008a4e:	1b75      	subs	r5, r6, r5
 8008a50:	4621      	mov	r1, r4
 8008a52:	9801      	ldr	r0, [sp, #4]
 8008a54:	462a      	mov	r2, r5
 8008a56:	f000 fcc7 	bl	80093e8 <__lshift>
 8008a5a:	1b7f      	subs	r7, r7, r5
 8008a5c:	4604      	mov	r4, r0
 8008a5e:	f100 0a14 	add.w	sl, r0, #20
 8008a62:	f04f 0900 	mov.w	r9, #0
 8008a66:	e7b8      	b.n	80089da <__gethex+0x1b6>
 8008a68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a6c:	42bd      	cmp	r5, r7
 8008a6e:	dd6f      	ble.n	8008b50 <__gethex+0x32c>
 8008a70:	1bed      	subs	r5, r5, r7
 8008a72:	42ae      	cmp	r6, r5
 8008a74:	dc34      	bgt.n	8008ae0 <__gethex+0x2bc>
 8008a76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d022      	beq.n	8008ac4 <__gethex+0x2a0>
 8008a7e:	2b03      	cmp	r3, #3
 8008a80:	d024      	beq.n	8008acc <__gethex+0x2a8>
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d115      	bne.n	8008ab2 <__gethex+0x28e>
 8008a86:	42ae      	cmp	r6, r5
 8008a88:	d113      	bne.n	8008ab2 <__gethex+0x28e>
 8008a8a:	2e01      	cmp	r6, #1
 8008a8c:	d10b      	bne.n	8008aa6 <__gethex+0x282>
 8008a8e:	9a02      	ldr	r2, [sp, #8]
 8008a90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008a94:	6013      	str	r3, [r2, #0]
 8008a96:	2301      	movs	r3, #1
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	f8ca 3000 	str.w	r3, [sl]
 8008a9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008aa0:	2562      	movs	r5, #98	@ 0x62
 8008aa2:	601c      	str	r4, [r3, #0]
 8008aa4:	e73a      	b.n	800891c <__gethex+0xf8>
 8008aa6:	1e71      	subs	r1, r6, #1
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f000 fed6 	bl	800985a <__any_on>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d1ed      	bne.n	8008a8e <__gethex+0x26a>
 8008ab2:	9801      	ldr	r0, [sp, #4]
 8008ab4:	4621      	mov	r1, r4
 8008ab6:	f000 fa87 	bl	8008fc8 <_Bfree>
 8008aba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008abc:	2300      	movs	r3, #0
 8008abe:	6013      	str	r3, [r2, #0]
 8008ac0:	2550      	movs	r5, #80	@ 0x50
 8008ac2:	e72b      	b.n	800891c <__gethex+0xf8>
 8008ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d1f3      	bne.n	8008ab2 <__gethex+0x28e>
 8008aca:	e7e0      	b.n	8008a8e <__gethex+0x26a>
 8008acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1dd      	bne.n	8008a8e <__gethex+0x26a>
 8008ad2:	e7ee      	b.n	8008ab2 <__gethex+0x28e>
 8008ad4:	0800a2d0 	.word	0x0800a2d0
 8008ad8:	0800a2e6 	.word	0x0800a2e6
 8008adc:	0800a2f7 	.word	0x0800a2f7
 8008ae0:	1e6f      	subs	r7, r5, #1
 8008ae2:	f1b9 0f00 	cmp.w	r9, #0
 8008ae6:	d130      	bne.n	8008b4a <__gethex+0x326>
 8008ae8:	b127      	cbz	r7, 8008af4 <__gethex+0x2d0>
 8008aea:	4639      	mov	r1, r7
 8008aec:	4620      	mov	r0, r4
 8008aee:	f000 feb4 	bl	800985a <__any_on>
 8008af2:	4681      	mov	r9, r0
 8008af4:	117a      	asrs	r2, r7, #5
 8008af6:	2301      	movs	r3, #1
 8008af8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008afc:	f007 071f 	and.w	r7, r7, #31
 8008b00:	40bb      	lsls	r3, r7
 8008b02:	4213      	tst	r3, r2
 8008b04:	4629      	mov	r1, r5
 8008b06:	4620      	mov	r0, r4
 8008b08:	bf18      	it	ne
 8008b0a:	f049 0902 	orrne.w	r9, r9, #2
 8008b0e:	f7ff fe21 	bl	8008754 <rshift>
 8008b12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008b16:	1b76      	subs	r6, r6, r5
 8008b18:	2502      	movs	r5, #2
 8008b1a:	f1b9 0f00 	cmp.w	r9, #0
 8008b1e:	d047      	beq.n	8008bb0 <__gethex+0x38c>
 8008b20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d015      	beq.n	8008b54 <__gethex+0x330>
 8008b28:	2b03      	cmp	r3, #3
 8008b2a:	d017      	beq.n	8008b5c <__gethex+0x338>
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d109      	bne.n	8008b44 <__gethex+0x320>
 8008b30:	f019 0f02 	tst.w	r9, #2
 8008b34:	d006      	beq.n	8008b44 <__gethex+0x320>
 8008b36:	f8da 3000 	ldr.w	r3, [sl]
 8008b3a:	ea49 0903 	orr.w	r9, r9, r3
 8008b3e:	f019 0f01 	tst.w	r9, #1
 8008b42:	d10e      	bne.n	8008b62 <__gethex+0x33e>
 8008b44:	f045 0510 	orr.w	r5, r5, #16
 8008b48:	e032      	b.n	8008bb0 <__gethex+0x38c>
 8008b4a:	f04f 0901 	mov.w	r9, #1
 8008b4e:	e7d1      	b.n	8008af4 <__gethex+0x2d0>
 8008b50:	2501      	movs	r5, #1
 8008b52:	e7e2      	b.n	8008b1a <__gethex+0x2f6>
 8008b54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b56:	f1c3 0301 	rsb	r3, r3, #1
 8008b5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d0f0      	beq.n	8008b44 <__gethex+0x320>
 8008b62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008b66:	f104 0314 	add.w	r3, r4, #20
 8008b6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008b6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008b72:	f04f 0c00 	mov.w	ip, #0
 8008b76:	4618      	mov	r0, r3
 8008b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008b80:	d01b      	beq.n	8008bba <__gethex+0x396>
 8008b82:	3201      	adds	r2, #1
 8008b84:	6002      	str	r2, [r0, #0]
 8008b86:	2d02      	cmp	r5, #2
 8008b88:	f104 0314 	add.w	r3, r4, #20
 8008b8c:	d13c      	bne.n	8008c08 <__gethex+0x3e4>
 8008b8e:	f8d8 2000 	ldr.w	r2, [r8]
 8008b92:	3a01      	subs	r2, #1
 8008b94:	42b2      	cmp	r2, r6
 8008b96:	d109      	bne.n	8008bac <__gethex+0x388>
 8008b98:	1171      	asrs	r1, r6, #5
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ba0:	f006 061f 	and.w	r6, r6, #31
 8008ba4:	fa02 f606 	lsl.w	r6, r2, r6
 8008ba8:	421e      	tst	r6, r3
 8008baa:	d13a      	bne.n	8008c22 <__gethex+0x3fe>
 8008bac:	f045 0520 	orr.w	r5, r5, #32
 8008bb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bb2:	601c      	str	r4, [r3, #0]
 8008bb4:	9b02      	ldr	r3, [sp, #8]
 8008bb6:	601f      	str	r7, [r3, #0]
 8008bb8:	e6b0      	b.n	800891c <__gethex+0xf8>
 8008bba:	4299      	cmp	r1, r3
 8008bbc:	f843 cc04 	str.w	ip, [r3, #-4]
 8008bc0:	d8d9      	bhi.n	8008b76 <__gethex+0x352>
 8008bc2:	68a3      	ldr	r3, [r4, #8]
 8008bc4:	459b      	cmp	fp, r3
 8008bc6:	db17      	blt.n	8008bf8 <__gethex+0x3d4>
 8008bc8:	6861      	ldr	r1, [r4, #4]
 8008bca:	9801      	ldr	r0, [sp, #4]
 8008bcc:	3101      	adds	r1, #1
 8008bce:	f000 f9bb 	bl	8008f48 <_Balloc>
 8008bd2:	4681      	mov	r9, r0
 8008bd4:	b918      	cbnz	r0, 8008bde <__gethex+0x3ba>
 8008bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8008c40 <__gethex+0x41c>)
 8008bd8:	4602      	mov	r2, r0
 8008bda:	2184      	movs	r1, #132	@ 0x84
 8008bdc:	e6c5      	b.n	800896a <__gethex+0x146>
 8008bde:	6922      	ldr	r2, [r4, #16]
 8008be0:	3202      	adds	r2, #2
 8008be2:	f104 010c 	add.w	r1, r4, #12
 8008be6:	0092      	lsls	r2, r2, #2
 8008be8:	300c      	adds	r0, #12
 8008bea:	f7ff fd50 	bl	800868e <memcpy>
 8008bee:	4621      	mov	r1, r4
 8008bf0:	9801      	ldr	r0, [sp, #4]
 8008bf2:	f000 f9e9 	bl	8008fc8 <_Bfree>
 8008bf6:	464c      	mov	r4, r9
 8008bf8:	6923      	ldr	r3, [r4, #16]
 8008bfa:	1c5a      	adds	r2, r3, #1
 8008bfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c00:	6122      	str	r2, [r4, #16]
 8008c02:	2201      	movs	r2, #1
 8008c04:	615a      	str	r2, [r3, #20]
 8008c06:	e7be      	b.n	8008b86 <__gethex+0x362>
 8008c08:	6922      	ldr	r2, [r4, #16]
 8008c0a:	455a      	cmp	r2, fp
 8008c0c:	dd0b      	ble.n	8008c26 <__gethex+0x402>
 8008c0e:	2101      	movs	r1, #1
 8008c10:	4620      	mov	r0, r4
 8008c12:	f7ff fd9f 	bl	8008754 <rshift>
 8008c16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c1a:	3701      	adds	r7, #1
 8008c1c:	42bb      	cmp	r3, r7
 8008c1e:	f6ff aee0 	blt.w	80089e2 <__gethex+0x1be>
 8008c22:	2501      	movs	r5, #1
 8008c24:	e7c2      	b.n	8008bac <__gethex+0x388>
 8008c26:	f016 061f 	ands.w	r6, r6, #31
 8008c2a:	d0fa      	beq.n	8008c22 <__gethex+0x3fe>
 8008c2c:	4453      	add	r3, sl
 8008c2e:	f1c6 0620 	rsb	r6, r6, #32
 8008c32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008c36:	f000 fa79 	bl	800912c <__hi0bits>
 8008c3a:	42b0      	cmp	r0, r6
 8008c3c:	dbe7      	blt.n	8008c0e <__gethex+0x3ea>
 8008c3e:	e7f0      	b.n	8008c22 <__gethex+0x3fe>
 8008c40:	0800a2e6 	.word	0x0800a2e6

08008c44 <L_shift>:
 8008c44:	f1c2 0208 	rsb	r2, r2, #8
 8008c48:	0092      	lsls	r2, r2, #2
 8008c4a:	b570      	push	{r4, r5, r6, lr}
 8008c4c:	f1c2 0620 	rsb	r6, r2, #32
 8008c50:	6843      	ldr	r3, [r0, #4]
 8008c52:	6804      	ldr	r4, [r0, #0]
 8008c54:	fa03 f506 	lsl.w	r5, r3, r6
 8008c58:	432c      	orrs	r4, r5
 8008c5a:	40d3      	lsrs	r3, r2
 8008c5c:	6004      	str	r4, [r0, #0]
 8008c5e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008c62:	4288      	cmp	r0, r1
 8008c64:	d3f4      	bcc.n	8008c50 <L_shift+0xc>
 8008c66:	bd70      	pop	{r4, r5, r6, pc}

08008c68 <__match>:
 8008c68:	b530      	push	{r4, r5, lr}
 8008c6a:	6803      	ldr	r3, [r0, #0]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c72:	b914      	cbnz	r4, 8008c7a <__match+0x12>
 8008c74:	6003      	str	r3, [r0, #0]
 8008c76:	2001      	movs	r0, #1
 8008c78:	bd30      	pop	{r4, r5, pc}
 8008c7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008c82:	2d19      	cmp	r5, #25
 8008c84:	bf98      	it	ls
 8008c86:	3220      	addls	r2, #32
 8008c88:	42a2      	cmp	r2, r4
 8008c8a:	d0f0      	beq.n	8008c6e <__match+0x6>
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	e7f3      	b.n	8008c78 <__match+0x10>

08008c90 <__hexnan>:
 8008c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c94:	680b      	ldr	r3, [r1, #0]
 8008c96:	6801      	ldr	r1, [r0, #0]
 8008c98:	115e      	asrs	r6, r3, #5
 8008c9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008c9e:	f013 031f 	ands.w	r3, r3, #31
 8008ca2:	b087      	sub	sp, #28
 8008ca4:	bf18      	it	ne
 8008ca6:	3604      	addne	r6, #4
 8008ca8:	2500      	movs	r5, #0
 8008caa:	1f37      	subs	r7, r6, #4
 8008cac:	4682      	mov	sl, r0
 8008cae:	4690      	mov	r8, r2
 8008cb0:	9301      	str	r3, [sp, #4]
 8008cb2:	f846 5c04 	str.w	r5, [r6, #-4]
 8008cb6:	46b9      	mov	r9, r7
 8008cb8:	463c      	mov	r4, r7
 8008cba:	9502      	str	r5, [sp, #8]
 8008cbc:	46ab      	mov	fp, r5
 8008cbe:	784a      	ldrb	r2, [r1, #1]
 8008cc0:	1c4b      	adds	r3, r1, #1
 8008cc2:	9303      	str	r3, [sp, #12]
 8008cc4:	b342      	cbz	r2, 8008d18 <__hexnan+0x88>
 8008cc6:	4610      	mov	r0, r2
 8008cc8:	9105      	str	r1, [sp, #20]
 8008cca:	9204      	str	r2, [sp, #16]
 8008ccc:	f7ff fd94 	bl	80087f8 <__hexdig_fun>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	d151      	bne.n	8008d78 <__hexnan+0xe8>
 8008cd4:	9a04      	ldr	r2, [sp, #16]
 8008cd6:	9905      	ldr	r1, [sp, #20]
 8008cd8:	2a20      	cmp	r2, #32
 8008cda:	d818      	bhi.n	8008d0e <__hexnan+0x7e>
 8008cdc:	9b02      	ldr	r3, [sp, #8]
 8008cde:	459b      	cmp	fp, r3
 8008ce0:	dd13      	ble.n	8008d0a <__hexnan+0x7a>
 8008ce2:	454c      	cmp	r4, r9
 8008ce4:	d206      	bcs.n	8008cf4 <__hexnan+0x64>
 8008ce6:	2d07      	cmp	r5, #7
 8008ce8:	dc04      	bgt.n	8008cf4 <__hexnan+0x64>
 8008cea:	462a      	mov	r2, r5
 8008cec:	4649      	mov	r1, r9
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f7ff ffa8 	bl	8008c44 <L_shift>
 8008cf4:	4544      	cmp	r4, r8
 8008cf6:	d952      	bls.n	8008d9e <__hexnan+0x10e>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	f1a4 0904 	sub.w	r9, r4, #4
 8008cfe:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d02:	f8cd b008 	str.w	fp, [sp, #8]
 8008d06:	464c      	mov	r4, r9
 8008d08:	461d      	mov	r5, r3
 8008d0a:	9903      	ldr	r1, [sp, #12]
 8008d0c:	e7d7      	b.n	8008cbe <__hexnan+0x2e>
 8008d0e:	2a29      	cmp	r2, #41	@ 0x29
 8008d10:	d157      	bne.n	8008dc2 <__hexnan+0x132>
 8008d12:	3102      	adds	r1, #2
 8008d14:	f8ca 1000 	str.w	r1, [sl]
 8008d18:	f1bb 0f00 	cmp.w	fp, #0
 8008d1c:	d051      	beq.n	8008dc2 <__hexnan+0x132>
 8008d1e:	454c      	cmp	r4, r9
 8008d20:	d206      	bcs.n	8008d30 <__hexnan+0xa0>
 8008d22:	2d07      	cmp	r5, #7
 8008d24:	dc04      	bgt.n	8008d30 <__hexnan+0xa0>
 8008d26:	462a      	mov	r2, r5
 8008d28:	4649      	mov	r1, r9
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f7ff ff8a 	bl	8008c44 <L_shift>
 8008d30:	4544      	cmp	r4, r8
 8008d32:	d936      	bls.n	8008da2 <__hexnan+0x112>
 8008d34:	f1a8 0204 	sub.w	r2, r8, #4
 8008d38:	4623      	mov	r3, r4
 8008d3a:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d3e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008d42:	429f      	cmp	r7, r3
 8008d44:	d2f9      	bcs.n	8008d3a <__hexnan+0xaa>
 8008d46:	1b3b      	subs	r3, r7, r4
 8008d48:	f023 0303 	bic.w	r3, r3, #3
 8008d4c:	3304      	adds	r3, #4
 8008d4e:	3401      	adds	r4, #1
 8008d50:	3e03      	subs	r6, #3
 8008d52:	42b4      	cmp	r4, r6
 8008d54:	bf88      	it	hi
 8008d56:	2304      	movhi	r3, #4
 8008d58:	4443      	add	r3, r8
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f843 2b04 	str.w	r2, [r3], #4
 8008d60:	429f      	cmp	r7, r3
 8008d62:	d2fb      	bcs.n	8008d5c <__hexnan+0xcc>
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	b91b      	cbnz	r3, 8008d70 <__hexnan+0xe0>
 8008d68:	4547      	cmp	r7, r8
 8008d6a:	d128      	bne.n	8008dbe <__hexnan+0x12e>
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	603b      	str	r3, [r7, #0]
 8008d70:	2005      	movs	r0, #5
 8008d72:	b007      	add	sp, #28
 8008d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d78:	3501      	adds	r5, #1
 8008d7a:	2d08      	cmp	r5, #8
 8008d7c:	f10b 0b01 	add.w	fp, fp, #1
 8008d80:	dd06      	ble.n	8008d90 <__hexnan+0x100>
 8008d82:	4544      	cmp	r4, r8
 8008d84:	d9c1      	bls.n	8008d0a <__hexnan+0x7a>
 8008d86:	2300      	movs	r3, #0
 8008d88:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d8c:	2501      	movs	r5, #1
 8008d8e:	3c04      	subs	r4, #4
 8008d90:	6822      	ldr	r2, [r4, #0]
 8008d92:	f000 000f 	and.w	r0, r0, #15
 8008d96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008d9a:	6020      	str	r0, [r4, #0]
 8008d9c:	e7b5      	b.n	8008d0a <__hexnan+0x7a>
 8008d9e:	2508      	movs	r5, #8
 8008da0:	e7b3      	b.n	8008d0a <__hexnan+0x7a>
 8008da2:	9b01      	ldr	r3, [sp, #4]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d0dd      	beq.n	8008d64 <__hexnan+0xd4>
 8008da8:	f1c3 0320 	rsb	r3, r3, #32
 8008dac:	f04f 32ff 	mov.w	r2, #4294967295
 8008db0:	40da      	lsrs	r2, r3
 8008db2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008db6:	4013      	ands	r3, r2
 8008db8:	f846 3c04 	str.w	r3, [r6, #-4]
 8008dbc:	e7d2      	b.n	8008d64 <__hexnan+0xd4>
 8008dbe:	3f04      	subs	r7, #4
 8008dc0:	e7d0      	b.n	8008d64 <__hexnan+0xd4>
 8008dc2:	2004      	movs	r0, #4
 8008dc4:	e7d5      	b.n	8008d72 <__hexnan+0xe2>
	...

08008dc8 <sbrk_aligned>:
 8008dc8:	b570      	push	{r4, r5, r6, lr}
 8008dca:	4e0f      	ldr	r6, [pc, #60]	@ (8008e08 <sbrk_aligned+0x40>)
 8008dcc:	460c      	mov	r4, r1
 8008dce:	6831      	ldr	r1, [r6, #0]
 8008dd0:	4605      	mov	r5, r0
 8008dd2:	b911      	cbnz	r1, 8008dda <sbrk_aligned+0x12>
 8008dd4:	f001 f96c 	bl	800a0b0 <_sbrk_r>
 8008dd8:	6030      	str	r0, [r6, #0]
 8008dda:	4621      	mov	r1, r4
 8008ddc:	4628      	mov	r0, r5
 8008dde:	f001 f967 	bl	800a0b0 <_sbrk_r>
 8008de2:	1c43      	adds	r3, r0, #1
 8008de4:	d103      	bne.n	8008dee <sbrk_aligned+0x26>
 8008de6:	f04f 34ff 	mov.w	r4, #4294967295
 8008dea:	4620      	mov	r0, r4
 8008dec:	bd70      	pop	{r4, r5, r6, pc}
 8008dee:	1cc4      	adds	r4, r0, #3
 8008df0:	f024 0403 	bic.w	r4, r4, #3
 8008df4:	42a0      	cmp	r0, r4
 8008df6:	d0f8      	beq.n	8008dea <sbrk_aligned+0x22>
 8008df8:	1a21      	subs	r1, r4, r0
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	f001 f958 	bl	800a0b0 <_sbrk_r>
 8008e00:	3001      	adds	r0, #1
 8008e02:	d1f2      	bne.n	8008dea <sbrk_aligned+0x22>
 8008e04:	e7ef      	b.n	8008de6 <sbrk_aligned+0x1e>
 8008e06:	bf00      	nop
 8008e08:	200009e4 	.word	0x200009e4

08008e0c <_malloc_r>:
 8008e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e10:	1ccd      	adds	r5, r1, #3
 8008e12:	f025 0503 	bic.w	r5, r5, #3
 8008e16:	3508      	adds	r5, #8
 8008e18:	2d0c      	cmp	r5, #12
 8008e1a:	bf38      	it	cc
 8008e1c:	250c      	movcc	r5, #12
 8008e1e:	2d00      	cmp	r5, #0
 8008e20:	4606      	mov	r6, r0
 8008e22:	db01      	blt.n	8008e28 <_malloc_r+0x1c>
 8008e24:	42a9      	cmp	r1, r5
 8008e26:	d904      	bls.n	8008e32 <_malloc_r+0x26>
 8008e28:	230c      	movs	r3, #12
 8008e2a:	6033      	str	r3, [r6, #0]
 8008e2c:	2000      	movs	r0, #0
 8008e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f08 <_malloc_r+0xfc>
 8008e36:	f000 f87b 	bl	8008f30 <__malloc_lock>
 8008e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e3e:	461c      	mov	r4, r3
 8008e40:	bb44      	cbnz	r4, 8008e94 <_malloc_r+0x88>
 8008e42:	4629      	mov	r1, r5
 8008e44:	4630      	mov	r0, r6
 8008e46:	f7ff ffbf 	bl	8008dc8 <sbrk_aligned>
 8008e4a:	1c43      	adds	r3, r0, #1
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	d158      	bne.n	8008f02 <_malloc_r+0xf6>
 8008e50:	f8d8 4000 	ldr.w	r4, [r8]
 8008e54:	4627      	mov	r7, r4
 8008e56:	2f00      	cmp	r7, #0
 8008e58:	d143      	bne.n	8008ee2 <_malloc_r+0xd6>
 8008e5a:	2c00      	cmp	r4, #0
 8008e5c:	d04b      	beq.n	8008ef6 <_malloc_r+0xea>
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	4639      	mov	r1, r7
 8008e62:	4630      	mov	r0, r6
 8008e64:	eb04 0903 	add.w	r9, r4, r3
 8008e68:	f001 f922 	bl	800a0b0 <_sbrk_r>
 8008e6c:	4581      	cmp	r9, r0
 8008e6e:	d142      	bne.n	8008ef6 <_malloc_r+0xea>
 8008e70:	6821      	ldr	r1, [r4, #0]
 8008e72:	1a6d      	subs	r5, r5, r1
 8008e74:	4629      	mov	r1, r5
 8008e76:	4630      	mov	r0, r6
 8008e78:	f7ff ffa6 	bl	8008dc8 <sbrk_aligned>
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	d03a      	beq.n	8008ef6 <_malloc_r+0xea>
 8008e80:	6823      	ldr	r3, [r4, #0]
 8008e82:	442b      	add	r3, r5
 8008e84:	6023      	str	r3, [r4, #0]
 8008e86:	f8d8 3000 	ldr.w	r3, [r8]
 8008e8a:	685a      	ldr	r2, [r3, #4]
 8008e8c:	bb62      	cbnz	r2, 8008ee8 <_malloc_r+0xdc>
 8008e8e:	f8c8 7000 	str.w	r7, [r8]
 8008e92:	e00f      	b.n	8008eb4 <_malloc_r+0xa8>
 8008e94:	6822      	ldr	r2, [r4, #0]
 8008e96:	1b52      	subs	r2, r2, r5
 8008e98:	d420      	bmi.n	8008edc <_malloc_r+0xd0>
 8008e9a:	2a0b      	cmp	r2, #11
 8008e9c:	d917      	bls.n	8008ece <_malloc_r+0xc2>
 8008e9e:	1961      	adds	r1, r4, r5
 8008ea0:	42a3      	cmp	r3, r4
 8008ea2:	6025      	str	r5, [r4, #0]
 8008ea4:	bf18      	it	ne
 8008ea6:	6059      	strne	r1, [r3, #4]
 8008ea8:	6863      	ldr	r3, [r4, #4]
 8008eaa:	bf08      	it	eq
 8008eac:	f8c8 1000 	streq.w	r1, [r8]
 8008eb0:	5162      	str	r2, [r4, r5]
 8008eb2:	604b      	str	r3, [r1, #4]
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	f000 f841 	bl	8008f3c <__malloc_unlock>
 8008eba:	f104 000b 	add.w	r0, r4, #11
 8008ebe:	1d23      	adds	r3, r4, #4
 8008ec0:	f020 0007 	bic.w	r0, r0, #7
 8008ec4:	1ac2      	subs	r2, r0, r3
 8008ec6:	bf1c      	itt	ne
 8008ec8:	1a1b      	subne	r3, r3, r0
 8008eca:	50a3      	strne	r3, [r4, r2]
 8008ecc:	e7af      	b.n	8008e2e <_malloc_r+0x22>
 8008ece:	6862      	ldr	r2, [r4, #4]
 8008ed0:	42a3      	cmp	r3, r4
 8008ed2:	bf0c      	ite	eq
 8008ed4:	f8c8 2000 	streq.w	r2, [r8]
 8008ed8:	605a      	strne	r2, [r3, #4]
 8008eda:	e7eb      	b.n	8008eb4 <_malloc_r+0xa8>
 8008edc:	4623      	mov	r3, r4
 8008ede:	6864      	ldr	r4, [r4, #4]
 8008ee0:	e7ae      	b.n	8008e40 <_malloc_r+0x34>
 8008ee2:	463c      	mov	r4, r7
 8008ee4:	687f      	ldr	r7, [r7, #4]
 8008ee6:	e7b6      	b.n	8008e56 <_malloc_r+0x4a>
 8008ee8:	461a      	mov	r2, r3
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	42a3      	cmp	r3, r4
 8008eee:	d1fb      	bne.n	8008ee8 <_malloc_r+0xdc>
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	6053      	str	r3, [r2, #4]
 8008ef4:	e7de      	b.n	8008eb4 <_malloc_r+0xa8>
 8008ef6:	230c      	movs	r3, #12
 8008ef8:	6033      	str	r3, [r6, #0]
 8008efa:	4630      	mov	r0, r6
 8008efc:	f000 f81e 	bl	8008f3c <__malloc_unlock>
 8008f00:	e794      	b.n	8008e2c <_malloc_r+0x20>
 8008f02:	6005      	str	r5, [r0, #0]
 8008f04:	e7d6      	b.n	8008eb4 <_malloc_r+0xa8>
 8008f06:	bf00      	nop
 8008f08:	200009e8 	.word	0x200009e8

08008f0c <__ascii_mbtowc>:
 8008f0c:	b082      	sub	sp, #8
 8008f0e:	b901      	cbnz	r1, 8008f12 <__ascii_mbtowc+0x6>
 8008f10:	a901      	add	r1, sp, #4
 8008f12:	b142      	cbz	r2, 8008f26 <__ascii_mbtowc+0x1a>
 8008f14:	b14b      	cbz	r3, 8008f2a <__ascii_mbtowc+0x1e>
 8008f16:	7813      	ldrb	r3, [r2, #0]
 8008f18:	600b      	str	r3, [r1, #0]
 8008f1a:	7812      	ldrb	r2, [r2, #0]
 8008f1c:	1e10      	subs	r0, r2, #0
 8008f1e:	bf18      	it	ne
 8008f20:	2001      	movne	r0, #1
 8008f22:	b002      	add	sp, #8
 8008f24:	4770      	bx	lr
 8008f26:	4610      	mov	r0, r2
 8008f28:	e7fb      	b.n	8008f22 <__ascii_mbtowc+0x16>
 8008f2a:	f06f 0001 	mvn.w	r0, #1
 8008f2e:	e7f8      	b.n	8008f22 <__ascii_mbtowc+0x16>

08008f30 <__malloc_lock>:
 8008f30:	4801      	ldr	r0, [pc, #4]	@ (8008f38 <__malloc_lock+0x8>)
 8008f32:	f7ff bbaa 	b.w	800868a <__retarget_lock_acquire_recursive>
 8008f36:	bf00      	nop
 8008f38:	200009e0 	.word	0x200009e0

08008f3c <__malloc_unlock>:
 8008f3c:	4801      	ldr	r0, [pc, #4]	@ (8008f44 <__malloc_unlock+0x8>)
 8008f3e:	f7ff bba5 	b.w	800868c <__retarget_lock_release_recursive>
 8008f42:	bf00      	nop
 8008f44:	200009e0 	.word	0x200009e0

08008f48 <_Balloc>:
 8008f48:	b570      	push	{r4, r5, r6, lr}
 8008f4a:	69c6      	ldr	r6, [r0, #28]
 8008f4c:	4604      	mov	r4, r0
 8008f4e:	460d      	mov	r5, r1
 8008f50:	b976      	cbnz	r6, 8008f70 <_Balloc+0x28>
 8008f52:	2010      	movs	r0, #16
 8008f54:	f001 f8ee 	bl	800a134 <malloc>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	61e0      	str	r0, [r4, #28]
 8008f5c:	b920      	cbnz	r0, 8008f68 <_Balloc+0x20>
 8008f5e:	4b18      	ldr	r3, [pc, #96]	@ (8008fc0 <_Balloc+0x78>)
 8008f60:	4818      	ldr	r0, [pc, #96]	@ (8008fc4 <_Balloc+0x7c>)
 8008f62:	216b      	movs	r1, #107	@ 0x6b
 8008f64:	f001 f8b4 	bl	800a0d0 <__assert_func>
 8008f68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f6c:	6006      	str	r6, [r0, #0]
 8008f6e:	60c6      	str	r6, [r0, #12]
 8008f70:	69e6      	ldr	r6, [r4, #28]
 8008f72:	68f3      	ldr	r3, [r6, #12]
 8008f74:	b183      	cbz	r3, 8008f98 <_Balloc+0x50>
 8008f76:	69e3      	ldr	r3, [r4, #28]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f7e:	b9b8      	cbnz	r0, 8008fb0 <_Balloc+0x68>
 8008f80:	2101      	movs	r1, #1
 8008f82:	fa01 f605 	lsl.w	r6, r1, r5
 8008f86:	1d72      	adds	r2, r6, #5
 8008f88:	0092      	lsls	r2, r2, #2
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f001 f8be 	bl	800a10c <_calloc_r>
 8008f90:	b160      	cbz	r0, 8008fac <_Balloc+0x64>
 8008f92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f96:	e00e      	b.n	8008fb6 <_Balloc+0x6e>
 8008f98:	2221      	movs	r2, #33	@ 0x21
 8008f9a:	2104      	movs	r1, #4
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	f001 f8b5 	bl	800a10c <_calloc_r>
 8008fa2:	69e3      	ldr	r3, [r4, #28]
 8008fa4:	60f0      	str	r0, [r6, #12]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d1e4      	bne.n	8008f76 <_Balloc+0x2e>
 8008fac:	2000      	movs	r0, #0
 8008fae:	bd70      	pop	{r4, r5, r6, pc}
 8008fb0:	6802      	ldr	r2, [r0, #0]
 8008fb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fbc:	e7f7      	b.n	8008fae <_Balloc+0x66>
 8008fbe:	bf00      	nop
 8008fc0:	0800a357 	.word	0x0800a357
 8008fc4:	0800a36e 	.word	0x0800a36e

08008fc8 <_Bfree>:
 8008fc8:	b570      	push	{r4, r5, r6, lr}
 8008fca:	69c6      	ldr	r6, [r0, #28]
 8008fcc:	4605      	mov	r5, r0
 8008fce:	460c      	mov	r4, r1
 8008fd0:	b976      	cbnz	r6, 8008ff0 <_Bfree+0x28>
 8008fd2:	2010      	movs	r0, #16
 8008fd4:	f001 f8ae 	bl	800a134 <malloc>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	61e8      	str	r0, [r5, #28]
 8008fdc:	b920      	cbnz	r0, 8008fe8 <_Bfree+0x20>
 8008fde:	4b09      	ldr	r3, [pc, #36]	@ (8009004 <_Bfree+0x3c>)
 8008fe0:	4809      	ldr	r0, [pc, #36]	@ (8009008 <_Bfree+0x40>)
 8008fe2:	218f      	movs	r1, #143	@ 0x8f
 8008fe4:	f001 f874 	bl	800a0d0 <__assert_func>
 8008fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fec:	6006      	str	r6, [r0, #0]
 8008fee:	60c6      	str	r6, [r0, #12]
 8008ff0:	b13c      	cbz	r4, 8009002 <_Bfree+0x3a>
 8008ff2:	69eb      	ldr	r3, [r5, #28]
 8008ff4:	6862      	ldr	r2, [r4, #4]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ffc:	6021      	str	r1, [r4, #0]
 8008ffe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009002:	bd70      	pop	{r4, r5, r6, pc}
 8009004:	0800a357 	.word	0x0800a357
 8009008:	0800a36e 	.word	0x0800a36e

0800900c <__multadd>:
 800900c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009010:	690d      	ldr	r5, [r1, #16]
 8009012:	4607      	mov	r7, r0
 8009014:	460c      	mov	r4, r1
 8009016:	461e      	mov	r6, r3
 8009018:	f101 0c14 	add.w	ip, r1, #20
 800901c:	2000      	movs	r0, #0
 800901e:	f8dc 3000 	ldr.w	r3, [ip]
 8009022:	b299      	uxth	r1, r3
 8009024:	fb02 6101 	mla	r1, r2, r1, r6
 8009028:	0c1e      	lsrs	r6, r3, #16
 800902a:	0c0b      	lsrs	r3, r1, #16
 800902c:	fb02 3306 	mla	r3, r2, r6, r3
 8009030:	b289      	uxth	r1, r1
 8009032:	3001      	adds	r0, #1
 8009034:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009038:	4285      	cmp	r5, r0
 800903a:	f84c 1b04 	str.w	r1, [ip], #4
 800903e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009042:	dcec      	bgt.n	800901e <__multadd+0x12>
 8009044:	b30e      	cbz	r6, 800908a <__multadd+0x7e>
 8009046:	68a3      	ldr	r3, [r4, #8]
 8009048:	42ab      	cmp	r3, r5
 800904a:	dc19      	bgt.n	8009080 <__multadd+0x74>
 800904c:	6861      	ldr	r1, [r4, #4]
 800904e:	4638      	mov	r0, r7
 8009050:	3101      	adds	r1, #1
 8009052:	f7ff ff79 	bl	8008f48 <_Balloc>
 8009056:	4680      	mov	r8, r0
 8009058:	b928      	cbnz	r0, 8009066 <__multadd+0x5a>
 800905a:	4602      	mov	r2, r0
 800905c:	4b0c      	ldr	r3, [pc, #48]	@ (8009090 <__multadd+0x84>)
 800905e:	480d      	ldr	r0, [pc, #52]	@ (8009094 <__multadd+0x88>)
 8009060:	21ba      	movs	r1, #186	@ 0xba
 8009062:	f001 f835 	bl	800a0d0 <__assert_func>
 8009066:	6922      	ldr	r2, [r4, #16]
 8009068:	3202      	adds	r2, #2
 800906a:	f104 010c 	add.w	r1, r4, #12
 800906e:	0092      	lsls	r2, r2, #2
 8009070:	300c      	adds	r0, #12
 8009072:	f7ff fb0c 	bl	800868e <memcpy>
 8009076:	4621      	mov	r1, r4
 8009078:	4638      	mov	r0, r7
 800907a:	f7ff ffa5 	bl	8008fc8 <_Bfree>
 800907e:	4644      	mov	r4, r8
 8009080:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009084:	3501      	adds	r5, #1
 8009086:	615e      	str	r6, [r3, #20]
 8009088:	6125      	str	r5, [r4, #16]
 800908a:	4620      	mov	r0, r4
 800908c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009090:	0800a2e6 	.word	0x0800a2e6
 8009094:	0800a36e 	.word	0x0800a36e

08009098 <__s2b>:
 8009098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800909c:	460c      	mov	r4, r1
 800909e:	4615      	mov	r5, r2
 80090a0:	461f      	mov	r7, r3
 80090a2:	2209      	movs	r2, #9
 80090a4:	3308      	adds	r3, #8
 80090a6:	4606      	mov	r6, r0
 80090a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80090ac:	2100      	movs	r1, #0
 80090ae:	2201      	movs	r2, #1
 80090b0:	429a      	cmp	r2, r3
 80090b2:	db09      	blt.n	80090c8 <__s2b+0x30>
 80090b4:	4630      	mov	r0, r6
 80090b6:	f7ff ff47 	bl	8008f48 <_Balloc>
 80090ba:	b940      	cbnz	r0, 80090ce <__s2b+0x36>
 80090bc:	4602      	mov	r2, r0
 80090be:	4b19      	ldr	r3, [pc, #100]	@ (8009124 <__s2b+0x8c>)
 80090c0:	4819      	ldr	r0, [pc, #100]	@ (8009128 <__s2b+0x90>)
 80090c2:	21d3      	movs	r1, #211	@ 0xd3
 80090c4:	f001 f804 	bl	800a0d0 <__assert_func>
 80090c8:	0052      	lsls	r2, r2, #1
 80090ca:	3101      	adds	r1, #1
 80090cc:	e7f0      	b.n	80090b0 <__s2b+0x18>
 80090ce:	9b08      	ldr	r3, [sp, #32]
 80090d0:	6143      	str	r3, [r0, #20]
 80090d2:	2d09      	cmp	r5, #9
 80090d4:	f04f 0301 	mov.w	r3, #1
 80090d8:	6103      	str	r3, [r0, #16]
 80090da:	dd16      	ble.n	800910a <__s2b+0x72>
 80090dc:	f104 0909 	add.w	r9, r4, #9
 80090e0:	46c8      	mov	r8, r9
 80090e2:	442c      	add	r4, r5
 80090e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80090e8:	4601      	mov	r1, r0
 80090ea:	3b30      	subs	r3, #48	@ 0x30
 80090ec:	220a      	movs	r2, #10
 80090ee:	4630      	mov	r0, r6
 80090f0:	f7ff ff8c 	bl	800900c <__multadd>
 80090f4:	45a0      	cmp	r8, r4
 80090f6:	d1f5      	bne.n	80090e4 <__s2b+0x4c>
 80090f8:	f1a5 0408 	sub.w	r4, r5, #8
 80090fc:	444c      	add	r4, r9
 80090fe:	1b2d      	subs	r5, r5, r4
 8009100:	1963      	adds	r3, r4, r5
 8009102:	42bb      	cmp	r3, r7
 8009104:	db04      	blt.n	8009110 <__s2b+0x78>
 8009106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800910a:	340a      	adds	r4, #10
 800910c:	2509      	movs	r5, #9
 800910e:	e7f6      	b.n	80090fe <__s2b+0x66>
 8009110:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009114:	4601      	mov	r1, r0
 8009116:	3b30      	subs	r3, #48	@ 0x30
 8009118:	220a      	movs	r2, #10
 800911a:	4630      	mov	r0, r6
 800911c:	f7ff ff76 	bl	800900c <__multadd>
 8009120:	e7ee      	b.n	8009100 <__s2b+0x68>
 8009122:	bf00      	nop
 8009124:	0800a2e6 	.word	0x0800a2e6
 8009128:	0800a36e 	.word	0x0800a36e

0800912c <__hi0bits>:
 800912c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009130:	4603      	mov	r3, r0
 8009132:	bf36      	itet	cc
 8009134:	0403      	lslcc	r3, r0, #16
 8009136:	2000      	movcs	r0, #0
 8009138:	2010      	movcc	r0, #16
 800913a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800913e:	bf3c      	itt	cc
 8009140:	021b      	lslcc	r3, r3, #8
 8009142:	3008      	addcc	r0, #8
 8009144:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009148:	bf3c      	itt	cc
 800914a:	011b      	lslcc	r3, r3, #4
 800914c:	3004      	addcc	r0, #4
 800914e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009152:	bf3c      	itt	cc
 8009154:	009b      	lslcc	r3, r3, #2
 8009156:	3002      	addcc	r0, #2
 8009158:	2b00      	cmp	r3, #0
 800915a:	db05      	blt.n	8009168 <__hi0bits+0x3c>
 800915c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009160:	f100 0001 	add.w	r0, r0, #1
 8009164:	bf08      	it	eq
 8009166:	2020      	moveq	r0, #32
 8009168:	4770      	bx	lr

0800916a <__lo0bits>:
 800916a:	6803      	ldr	r3, [r0, #0]
 800916c:	4602      	mov	r2, r0
 800916e:	f013 0007 	ands.w	r0, r3, #7
 8009172:	d00b      	beq.n	800918c <__lo0bits+0x22>
 8009174:	07d9      	lsls	r1, r3, #31
 8009176:	d421      	bmi.n	80091bc <__lo0bits+0x52>
 8009178:	0798      	lsls	r0, r3, #30
 800917a:	bf49      	itett	mi
 800917c:	085b      	lsrmi	r3, r3, #1
 800917e:	089b      	lsrpl	r3, r3, #2
 8009180:	2001      	movmi	r0, #1
 8009182:	6013      	strmi	r3, [r2, #0]
 8009184:	bf5c      	itt	pl
 8009186:	6013      	strpl	r3, [r2, #0]
 8009188:	2002      	movpl	r0, #2
 800918a:	4770      	bx	lr
 800918c:	b299      	uxth	r1, r3
 800918e:	b909      	cbnz	r1, 8009194 <__lo0bits+0x2a>
 8009190:	0c1b      	lsrs	r3, r3, #16
 8009192:	2010      	movs	r0, #16
 8009194:	b2d9      	uxtb	r1, r3
 8009196:	b909      	cbnz	r1, 800919c <__lo0bits+0x32>
 8009198:	3008      	adds	r0, #8
 800919a:	0a1b      	lsrs	r3, r3, #8
 800919c:	0719      	lsls	r1, r3, #28
 800919e:	bf04      	itt	eq
 80091a0:	091b      	lsreq	r3, r3, #4
 80091a2:	3004      	addeq	r0, #4
 80091a4:	0799      	lsls	r1, r3, #30
 80091a6:	bf04      	itt	eq
 80091a8:	089b      	lsreq	r3, r3, #2
 80091aa:	3002      	addeq	r0, #2
 80091ac:	07d9      	lsls	r1, r3, #31
 80091ae:	d403      	bmi.n	80091b8 <__lo0bits+0x4e>
 80091b0:	085b      	lsrs	r3, r3, #1
 80091b2:	f100 0001 	add.w	r0, r0, #1
 80091b6:	d003      	beq.n	80091c0 <__lo0bits+0x56>
 80091b8:	6013      	str	r3, [r2, #0]
 80091ba:	4770      	bx	lr
 80091bc:	2000      	movs	r0, #0
 80091be:	4770      	bx	lr
 80091c0:	2020      	movs	r0, #32
 80091c2:	4770      	bx	lr

080091c4 <__i2b>:
 80091c4:	b510      	push	{r4, lr}
 80091c6:	460c      	mov	r4, r1
 80091c8:	2101      	movs	r1, #1
 80091ca:	f7ff febd 	bl	8008f48 <_Balloc>
 80091ce:	4602      	mov	r2, r0
 80091d0:	b928      	cbnz	r0, 80091de <__i2b+0x1a>
 80091d2:	4b05      	ldr	r3, [pc, #20]	@ (80091e8 <__i2b+0x24>)
 80091d4:	4805      	ldr	r0, [pc, #20]	@ (80091ec <__i2b+0x28>)
 80091d6:	f240 1145 	movw	r1, #325	@ 0x145
 80091da:	f000 ff79 	bl	800a0d0 <__assert_func>
 80091de:	2301      	movs	r3, #1
 80091e0:	6144      	str	r4, [r0, #20]
 80091e2:	6103      	str	r3, [r0, #16]
 80091e4:	bd10      	pop	{r4, pc}
 80091e6:	bf00      	nop
 80091e8:	0800a2e6 	.word	0x0800a2e6
 80091ec:	0800a36e 	.word	0x0800a36e

080091f0 <__multiply>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	4617      	mov	r7, r2
 80091f6:	690a      	ldr	r2, [r1, #16]
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	429a      	cmp	r2, r3
 80091fc:	bfa8      	it	ge
 80091fe:	463b      	movge	r3, r7
 8009200:	4689      	mov	r9, r1
 8009202:	bfa4      	itt	ge
 8009204:	460f      	movge	r7, r1
 8009206:	4699      	movge	r9, r3
 8009208:	693d      	ldr	r5, [r7, #16]
 800920a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	6879      	ldr	r1, [r7, #4]
 8009212:	eb05 060a 	add.w	r6, r5, sl
 8009216:	42b3      	cmp	r3, r6
 8009218:	b085      	sub	sp, #20
 800921a:	bfb8      	it	lt
 800921c:	3101      	addlt	r1, #1
 800921e:	f7ff fe93 	bl	8008f48 <_Balloc>
 8009222:	b930      	cbnz	r0, 8009232 <__multiply+0x42>
 8009224:	4602      	mov	r2, r0
 8009226:	4b41      	ldr	r3, [pc, #260]	@ (800932c <__multiply+0x13c>)
 8009228:	4841      	ldr	r0, [pc, #260]	@ (8009330 <__multiply+0x140>)
 800922a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800922e:	f000 ff4f 	bl	800a0d0 <__assert_func>
 8009232:	f100 0414 	add.w	r4, r0, #20
 8009236:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800923a:	4623      	mov	r3, r4
 800923c:	2200      	movs	r2, #0
 800923e:	4573      	cmp	r3, lr
 8009240:	d320      	bcc.n	8009284 <__multiply+0x94>
 8009242:	f107 0814 	add.w	r8, r7, #20
 8009246:	f109 0114 	add.w	r1, r9, #20
 800924a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800924e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009252:	9302      	str	r3, [sp, #8]
 8009254:	1beb      	subs	r3, r5, r7
 8009256:	3b15      	subs	r3, #21
 8009258:	f023 0303 	bic.w	r3, r3, #3
 800925c:	3304      	adds	r3, #4
 800925e:	3715      	adds	r7, #21
 8009260:	42bd      	cmp	r5, r7
 8009262:	bf38      	it	cc
 8009264:	2304      	movcc	r3, #4
 8009266:	9301      	str	r3, [sp, #4]
 8009268:	9b02      	ldr	r3, [sp, #8]
 800926a:	9103      	str	r1, [sp, #12]
 800926c:	428b      	cmp	r3, r1
 800926e:	d80c      	bhi.n	800928a <__multiply+0x9a>
 8009270:	2e00      	cmp	r6, #0
 8009272:	dd03      	ble.n	800927c <__multiply+0x8c>
 8009274:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009278:	2b00      	cmp	r3, #0
 800927a:	d055      	beq.n	8009328 <__multiply+0x138>
 800927c:	6106      	str	r6, [r0, #16]
 800927e:	b005      	add	sp, #20
 8009280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009284:	f843 2b04 	str.w	r2, [r3], #4
 8009288:	e7d9      	b.n	800923e <__multiply+0x4e>
 800928a:	f8b1 a000 	ldrh.w	sl, [r1]
 800928e:	f1ba 0f00 	cmp.w	sl, #0
 8009292:	d01f      	beq.n	80092d4 <__multiply+0xe4>
 8009294:	46c4      	mov	ip, r8
 8009296:	46a1      	mov	r9, r4
 8009298:	2700      	movs	r7, #0
 800929a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800929e:	f8d9 3000 	ldr.w	r3, [r9]
 80092a2:	fa1f fb82 	uxth.w	fp, r2
 80092a6:	b29b      	uxth	r3, r3
 80092a8:	fb0a 330b 	mla	r3, sl, fp, r3
 80092ac:	443b      	add	r3, r7
 80092ae:	f8d9 7000 	ldr.w	r7, [r9]
 80092b2:	0c12      	lsrs	r2, r2, #16
 80092b4:	0c3f      	lsrs	r7, r7, #16
 80092b6:	fb0a 7202 	mla	r2, sl, r2, r7
 80092ba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80092be:	b29b      	uxth	r3, r3
 80092c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092c4:	4565      	cmp	r5, ip
 80092c6:	f849 3b04 	str.w	r3, [r9], #4
 80092ca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80092ce:	d8e4      	bhi.n	800929a <__multiply+0xaa>
 80092d0:	9b01      	ldr	r3, [sp, #4]
 80092d2:	50e7      	str	r7, [r4, r3]
 80092d4:	9b03      	ldr	r3, [sp, #12]
 80092d6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092da:	3104      	adds	r1, #4
 80092dc:	f1b9 0f00 	cmp.w	r9, #0
 80092e0:	d020      	beq.n	8009324 <__multiply+0x134>
 80092e2:	6823      	ldr	r3, [r4, #0]
 80092e4:	4647      	mov	r7, r8
 80092e6:	46a4      	mov	ip, r4
 80092e8:	f04f 0a00 	mov.w	sl, #0
 80092ec:	f8b7 b000 	ldrh.w	fp, [r7]
 80092f0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80092f4:	fb09 220b 	mla	r2, r9, fp, r2
 80092f8:	4452      	add	r2, sl
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009300:	f84c 3b04 	str.w	r3, [ip], #4
 8009304:	f857 3b04 	ldr.w	r3, [r7], #4
 8009308:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800930c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009310:	fb09 330a 	mla	r3, r9, sl, r3
 8009314:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009318:	42bd      	cmp	r5, r7
 800931a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800931e:	d8e5      	bhi.n	80092ec <__multiply+0xfc>
 8009320:	9a01      	ldr	r2, [sp, #4]
 8009322:	50a3      	str	r3, [r4, r2]
 8009324:	3404      	adds	r4, #4
 8009326:	e79f      	b.n	8009268 <__multiply+0x78>
 8009328:	3e01      	subs	r6, #1
 800932a:	e7a1      	b.n	8009270 <__multiply+0x80>
 800932c:	0800a2e6 	.word	0x0800a2e6
 8009330:	0800a36e 	.word	0x0800a36e

08009334 <__pow5mult>:
 8009334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009338:	4615      	mov	r5, r2
 800933a:	f012 0203 	ands.w	r2, r2, #3
 800933e:	4607      	mov	r7, r0
 8009340:	460e      	mov	r6, r1
 8009342:	d007      	beq.n	8009354 <__pow5mult+0x20>
 8009344:	4c25      	ldr	r4, [pc, #148]	@ (80093dc <__pow5mult+0xa8>)
 8009346:	3a01      	subs	r2, #1
 8009348:	2300      	movs	r3, #0
 800934a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800934e:	f7ff fe5d 	bl	800900c <__multadd>
 8009352:	4606      	mov	r6, r0
 8009354:	10ad      	asrs	r5, r5, #2
 8009356:	d03d      	beq.n	80093d4 <__pow5mult+0xa0>
 8009358:	69fc      	ldr	r4, [r7, #28]
 800935a:	b97c      	cbnz	r4, 800937c <__pow5mult+0x48>
 800935c:	2010      	movs	r0, #16
 800935e:	f000 fee9 	bl	800a134 <malloc>
 8009362:	4602      	mov	r2, r0
 8009364:	61f8      	str	r0, [r7, #28]
 8009366:	b928      	cbnz	r0, 8009374 <__pow5mult+0x40>
 8009368:	4b1d      	ldr	r3, [pc, #116]	@ (80093e0 <__pow5mult+0xac>)
 800936a:	481e      	ldr	r0, [pc, #120]	@ (80093e4 <__pow5mult+0xb0>)
 800936c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009370:	f000 feae 	bl	800a0d0 <__assert_func>
 8009374:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009378:	6004      	str	r4, [r0, #0]
 800937a:	60c4      	str	r4, [r0, #12]
 800937c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009380:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009384:	b94c      	cbnz	r4, 800939a <__pow5mult+0x66>
 8009386:	f240 2171 	movw	r1, #625	@ 0x271
 800938a:	4638      	mov	r0, r7
 800938c:	f7ff ff1a 	bl	80091c4 <__i2b>
 8009390:	2300      	movs	r3, #0
 8009392:	f8c8 0008 	str.w	r0, [r8, #8]
 8009396:	4604      	mov	r4, r0
 8009398:	6003      	str	r3, [r0, #0]
 800939a:	f04f 0900 	mov.w	r9, #0
 800939e:	07eb      	lsls	r3, r5, #31
 80093a0:	d50a      	bpl.n	80093b8 <__pow5mult+0x84>
 80093a2:	4631      	mov	r1, r6
 80093a4:	4622      	mov	r2, r4
 80093a6:	4638      	mov	r0, r7
 80093a8:	f7ff ff22 	bl	80091f0 <__multiply>
 80093ac:	4631      	mov	r1, r6
 80093ae:	4680      	mov	r8, r0
 80093b0:	4638      	mov	r0, r7
 80093b2:	f7ff fe09 	bl	8008fc8 <_Bfree>
 80093b6:	4646      	mov	r6, r8
 80093b8:	106d      	asrs	r5, r5, #1
 80093ba:	d00b      	beq.n	80093d4 <__pow5mult+0xa0>
 80093bc:	6820      	ldr	r0, [r4, #0]
 80093be:	b938      	cbnz	r0, 80093d0 <__pow5mult+0x9c>
 80093c0:	4622      	mov	r2, r4
 80093c2:	4621      	mov	r1, r4
 80093c4:	4638      	mov	r0, r7
 80093c6:	f7ff ff13 	bl	80091f0 <__multiply>
 80093ca:	6020      	str	r0, [r4, #0]
 80093cc:	f8c0 9000 	str.w	r9, [r0]
 80093d0:	4604      	mov	r4, r0
 80093d2:	e7e4      	b.n	800939e <__pow5mult+0x6a>
 80093d4:	4630      	mov	r0, r6
 80093d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093da:	bf00      	nop
 80093dc:	0800a488 	.word	0x0800a488
 80093e0:	0800a357 	.word	0x0800a357
 80093e4:	0800a36e 	.word	0x0800a36e

080093e8 <__lshift>:
 80093e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093ec:	460c      	mov	r4, r1
 80093ee:	6849      	ldr	r1, [r1, #4]
 80093f0:	6923      	ldr	r3, [r4, #16]
 80093f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093f6:	68a3      	ldr	r3, [r4, #8]
 80093f8:	4607      	mov	r7, r0
 80093fa:	4691      	mov	r9, r2
 80093fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009400:	f108 0601 	add.w	r6, r8, #1
 8009404:	42b3      	cmp	r3, r6
 8009406:	db0b      	blt.n	8009420 <__lshift+0x38>
 8009408:	4638      	mov	r0, r7
 800940a:	f7ff fd9d 	bl	8008f48 <_Balloc>
 800940e:	4605      	mov	r5, r0
 8009410:	b948      	cbnz	r0, 8009426 <__lshift+0x3e>
 8009412:	4602      	mov	r2, r0
 8009414:	4b28      	ldr	r3, [pc, #160]	@ (80094b8 <__lshift+0xd0>)
 8009416:	4829      	ldr	r0, [pc, #164]	@ (80094bc <__lshift+0xd4>)
 8009418:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800941c:	f000 fe58 	bl	800a0d0 <__assert_func>
 8009420:	3101      	adds	r1, #1
 8009422:	005b      	lsls	r3, r3, #1
 8009424:	e7ee      	b.n	8009404 <__lshift+0x1c>
 8009426:	2300      	movs	r3, #0
 8009428:	f100 0114 	add.w	r1, r0, #20
 800942c:	f100 0210 	add.w	r2, r0, #16
 8009430:	4618      	mov	r0, r3
 8009432:	4553      	cmp	r3, sl
 8009434:	db33      	blt.n	800949e <__lshift+0xb6>
 8009436:	6920      	ldr	r0, [r4, #16]
 8009438:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800943c:	f104 0314 	add.w	r3, r4, #20
 8009440:	f019 091f 	ands.w	r9, r9, #31
 8009444:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009448:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800944c:	d02b      	beq.n	80094a6 <__lshift+0xbe>
 800944e:	f1c9 0e20 	rsb	lr, r9, #32
 8009452:	468a      	mov	sl, r1
 8009454:	2200      	movs	r2, #0
 8009456:	6818      	ldr	r0, [r3, #0]
 8009458:	fa00 f009 	lsl.w	r0, r0, r9
 800945c:	4310      	orrs	r0, r2
 800945e:	f84a 0b04 	str.w	r0, [sl], #4
 8009462:	f853 2b04 	ldr.w	r2, [r3], #4
 8009466:	459c      	cmp	ip, r3
 8009468:	fa22 f20e 	lsr.w	r2, r2, lr
 800946c:	d8f3      	bhi.n	8009456 <__lshift+0x6e>
 800946e:	ebac 0304 	sub.w	r3, ip, r4
 8009472:	3b15      	subs	r3, #21
 8009474:	f023 0303 	bic.w	r3, r3, #3
 8009478:	3304      	adds	r3, #4
 800947a:	f104 0015 	add.w	r0, r4, #21
 800947e:	4560      	cmp	r0, ip
 8009480:	bf88      	it	hi
 8009482:	2304      	movhi	r3, #4
 8009484:	50ca      	str	r2, [r1, r3]
 8009486:	b10a      	cbz	r2, 800948c <__lshift+0xa4>
 8009488:	f108 0602 	add.w	r6, r8, #2
 800948c:	3e01      	subs	r6, #1
 800948e:	4638      	mov	r0, r7
 8009490:	612e      	str	r6, [r5, #16]
 8009492:	4621      	mov	r1, r4
 8009494:	f7ff fd98 	bl	8008fc8 <_Bfree>
 8009498:	4628      	mov	r0, r5
 800949a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800949e:	f842 0f04 	str.w	r0, [r2, #4]!
 80094a2:	3301      	adds	r3, #1
 80094a4:	e7c5      	b.n	8009432 <__lshift+0x4a>
 80094a6:	3904      	subs	r1, #4
 80094a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80094ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80094b0:	459c      	cmp	ip, r3
 80094b2:	d8f9      	bhi.n	80094a8 <__lshift+0xc0>
 80094b4:	e7ea      	b.n	800948c <__lshift+0xa4>
 80094b6:	bf00      	nop
 80094b8:	0800a2e6 	.word	0x0800a2e6
 80094bc:	0800a36e 	.word	0x0800a36e

080094c0 <__mcmp>:
 80094c0:	690a      	ldr	r2, [r1, #16]
 80094c2:	4603      	mov	r3, r0
 80094c4:	6900      	ldr	r0, [r0, #16]
 80094c6:	1a80      	subs	r0, r0, r2
 80094c8:	b530      	push	{r4, r5, lr}
 80094ca:	d10e      	bne.n	80094ea <__mcmp+0x2a>
 80094cc:	3314      	adds	r3, #20
 80094ce:	3114      	adds	r1, #20
 80094d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80094d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094e0:	4295      	cmp	r5, r2
 80094e2:	d003      	beq.n	80094ec <__mcmp+0x2c>
 80094e4:	d205      	bcs.n	80094f2 <__mcmp+0x32>
 80094e6:	f04f 30ff 	mov.w	r0, #4294967295
 80094ea:	bd30      	pop	{r4, r5, pc}
 80094ec:	42a3      	cmp	r3, r4
 80094ee:	d3f3      	bcc.n	80094d8 <__mcmp+0x18>
 80094f0:	e7fb      	b.n	80094ea <__mcmp+0x2a>
 80094f2:	2001      	movs	r0, #1
 80094f4:	e7f9      	b.n	80094ea <__mcmp+0x2a>
	...

080094f8 <__mdiff>:
 80094f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094fc:	4689      	mov	r9, r1
 80094fe:	4606      	mov	r6, r0
 8009500:	4611      	mov	r1, r2
 8009502:	4648      	mov	r0, r9
 8009504:	4614      	mov	r4, r2
 8009506:	f7ff ffdb 	bl	80094c0 <__mcmp>
 800950a:	1e05      	subs	r5, r0, #0
 800950c:	d112      	bne.n	8009534 <__mdiff+0x3c>
 800950e:	4629      	mov	r1, r5
 8009510:	4630      	mov	r0, r6
 8009512:	f7ff fd19 	bl	8008f48 <_Balloc>
 8009516:	4602      	mov	r2, r0
 8009518:	b928      	cbnz	r0, 8009526 <__mdiff+0x2e>
 800951a:	4b3f      	ldr	r3, [pc, #252]	@ (8009618 <__mdiff+0x120>)
 800951c:	f240 2137 	movw	r1, #567	@ 0x237
 8009520:	483e      	ldr	r0, [pc, #248]	@ (800961c <__mdiff+0x124>)
 8009522:	f000 fdd5 	bl	800a0d0 <__assert_func>
 8009526:	2301      	movs	r3, #1
 8009528:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800952c:	4610      	mov	r0, r2
 800952e:	b003      	add	sp, #12
 8009530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009534:	bfbc      	itt	lt
 8009536:	464b      	movlt	r3, r9
 8009538:	46a1      	movlt	r9, r4
 800953a:	4630      	mov	r0, r6
 800953c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009540:	bfba      	itte	lt
 8009542:	461c      	movlt	r4, r3
 8009544:	2501      	movlt	r5, #1
 8009546:	2500      	movge	r5, #0
 8009548:	f7ff fcfe 	bl	8008f48 <_Balloc>
 800954c:	4602      	mov	r2, r0
 800954e:	b918      	cbnz	r0, 8009558 <__mdiff+0x60>
 8009550:	4b31      	ldr	r3, [pc, #196]	@ (8009618 <__mdiff+0x120>)
 8009552:	f240 2145 	movw	r1, #581	@ 0x245
 8009556:	e7e3      	b.n	8009520 <__mdiff+0x28>
 8009558:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800955c:	6926      	ldr	r6, [r4, #16]
 800955e:	60c5      	str	r5, [r0, #12]
 8009560:	f109 0310 	add.w	r3, r9, #16
 8009564:	f109 0514 	add.w	r5, r9, #20
 8009568:	f104 0e14 	add.w	lr, r4, #20
 800956c:	f100 0b14 	add.w	fp, r0, #20
 8009570:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009574:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009578:	9301      	str	r3, [sp, #4]
 800957a:	46d9      	mov	r9, fp
 800957c:	f04f 0c00 	mov.w	ip, #0
 8009580:	9b01      	ldr	r3, [sp, #4]
 8009582:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009586:	f853 af04 	ldr.w	sl, [r3, #4]!
 800958a:	9301      	str	r3, [sp, #4]
 800958c:	fa1f f38a 	uxth.w	r3, sl
 8009590:	4619      	mov	r1, r3
 8009592:	b283      	uxth	r3, r0
 8009594:	1acb      	subs	r3, r1, r3
 8009596:	0c00      	lsrs	r0, r0, #16
 8009598:	4463      	add	r3, ip
 800959a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800959e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80095a8:	4576      	cmp	r6, lr
 80095aa:	f849 3b04 	str.w	r3, [r9], #4
 80095ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095b2:	d8e5      	bhi.n	8009580 <__mdiff+0x88>
 80095b4:	1b33      	subs	r3, r6, r4
 80095b6:	3b15      	subs	r3, #21
 80095b8:	f023 0303 	bic.w	r3, r3, #3
 80095bc:	3415      	adds	r4, #21
 80095be:	3304      	adds	r3, #4
 80095c0:	42a6      	cmp	r6, r4
 80095c2:	bf38      	it	cc
 80095c4:	2304      	movcc	r3, #4
 80095c6:	441d      	add	r5, r3
 80095c8:	445b      	add	r3, fp
 80095ca:	461e      	mov	r6, r3
 80095cc:	462c      	mov	r4, r5
 80095ce:	4544      	cmp	r4, r8
 80095d0:	d30e      	bcc.n	80095f0 <__mdiff+0xf8>
 80095d2:	f108 0103 	add.w	r1, r8, #3
 80095d6:	1b49      	subs	r1, r1, r5
 80095d8:	f021 0103 	bic.w	r1, r1, #3
 80095dc:	3d03      	subs	r5, #3
 80095de:	45a8      	cmp	r8, r5
 80095e0:	bf38      	it	cc
 80095e2:	2100      	movcc	r1, #0
 80095e4:	440b      	add	r3, r1
 80095e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095ea:	b191      	cbz	r1, 8009612 <__mdiff+0x11a>
 80095ec:	6117      	str	r7, [r2, #16]
 80095ee:	e79d      	b.n	800952c <__mdiff+0x34>
 80095f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80095f4:	46e6      	mov	lr, ip
 80095f6:	0c08      	lsrs	r0, r1, #16
 80095f8:	fa1c fc81 	uxtah	ip, ip, r1
 80095fc:	4471      	add	r1, lr
 80095fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009602:	b289      	uxth	r1, r1
 8009604:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009608:	f846 1b04 	str.w	r1, [r6], #4
 800960c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009610:	e7dd      	b.n	80095ce <__mdiff+0xd6>
 8009612:	3f01      	subs	r7, #1
 8009614:	e7e7      	b.n	80095e6 <__mdiff+0xee>
 8009616:	bf00      	nop
 8009618:	0800a2e6 	.word	0x0800a2e6
 800961c:	0800a36e 	.word	0x0800a36e

08009620 <__ulp>:
 8009620:	b082      	sub	sp, #8
 8009622:	ed8d 0b00 	vstr	d0, [sp]
 8009626:	9a01      	ldr	r2, [sp, #4]
 8009628:	4b0f      	ldr	r3, [pc, #60]	@ (8009668 <__ulp+0x48>)
 800962a:	4013      	ands	r3, r2
 800962c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009630:	2b00      	cmp	r3, #0
 8009632:	dc08      	bgt.n	8009646 <__ulp+0x26>
 8009634:	425b      	negs	r3, r3
 8009636:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800963a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800963e:	da04      	bge.n	800964a <__ulp+0x2a>
 8009640:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009644:	4113      	asrs	r3, r2
 8009646:	2200      	movs	r2, #0
 8009648:	e008      	b.n	800965c <__ulp+0x3c>
 800964a:	f1a2 0314 	sub.w	r3, r2, #20
 800964e:	2b1e      	cmp	r3, #30
 8009650:	bfda      	itte	le
 8009652:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009656:	40da      	lsrle	r2, r3
 8009658:	2201      	movgt	r2, #1
 800965a:	2300      	movs	r3, #0
 800965c:	4619      	mov	r1, r3
 800965e:	4610      	mov	r0, r2
 8009660:	ec41 0b10 	vmov	d0, r0, r1
 8009664:	b002      	add	sp, #8
 8009666:	4770      	bx	lr
 8009668:	7ff00000 	.word	0x7ff00000

0800966c <__b2d>:
 800966c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009670:	6906      	ldr	r6, [r0, #16]
 8009672:	f100 0814 	add.w	r8, r0, #20
 8009676:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800967a:	1f37      	subs	r7, r6, #4
 800967c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009680:	4610      	mov	r0, r2
 8009682:	f7ff fd53 	bl	800912c <__hi0bits>
 8009686:	f1c0 0320 	rsb	r3, r0, #32
 800968a:	280a      	cmp	r0, #10
 800968c:	600b      	str	r3, [r1, #0]
 800968e:	491b      	ldr	r1, [pc, #108]	@ (80096fc <__b2d+0x90>)
 8009690:	dc15      	bgt.n	80096be <__b2d+0x52>
 8009692:	f1c0 0c0b 	rsb	ip, r0, #11
 8009696:	fa22 f30c 	lsr.w	r3, r2, ip
 800969a:	45b8      	cmp	r8, r7
 800969c:	ea43 0501 	orr.w	r5, r3, r1
 80096a0:	bf34      	ite	cc
 80096a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80096a6:	2300      	movcs	r3, #0
 80096a8:	3015      	adds	r0, #21
 80096aa:	fa02 f000 	lsl.w	r0, r2, r0
 80096ae:	fa23 f30c 	lsr.w	r3, r3, ip
 80096b2:	4303      	orrs	r3, r0
 80096b4:	461c      	mov	r4, r3
 80096b6:	ec45 4b10 	vmov	d0, r4, r5
 80096ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096be:	45b8      	cmp	r8, r7
 80096c0:	bf3a      	itte	cc
 80096c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80096c6:	f1a6 0708 	subcc.w	r7, r6, #8
 80096ca:	2300      	movcs	r3, #0
 80096cc:	380b      	subs	r0, #11
 80096ce:	d012      	beq.n	80096f6 <__b2d+0x8a>
 80096d0:	f1c0 0120 	rsb	r1, r0, #32
 80096d4:	fa23 f401 	lsr.w	r4, r3, r1
 80096d8:	4082      	lsls	r2, r0
 80096da:	4322      	orrs	r2, r4
 80096dc:	4547      	cmp	r7, r8
 80096de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80096e2:	bf8c      	ite	hi
 80096e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80096e8:	2200      	movls	r2, #0
 80096ea:	4083      	lsls	r3, r0
 80096ec:	40ca      	lsrs	r2, r1
 80096ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80096f2:	4313      	orrs	r3, r2
 80096f4:	e7de      	b.n	80096b4 <__b2d+0x48>
 80096f6:	ea42 0501 	orr.w	r5, r2, r1
 80096fa:	e7db      	b.n	80096b4 <__b2d+0x48>
 80096fc:	3ff00000 	.word	0x3ff00000

08009700 <__d2b>:
 8009700:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009704:	460f      	mov	r7, r1
 8009706:	2101      	movs	r1, #1
 8009708:	ec59 8b10 	vmov	r8, r9, d0
 800970c:	4616      	mov	r6, r2
 800970e:	f7ff fc1b 	bl	8008f48 <_Balloc>
 8009712:	4604      	mov	r4, r0
 8009714:	b930      	cbnz	r0, 8009724 <__d2b+0x24>
 8009716:	4602      	mov	r2, r0
 8009718:	4b23      	ldr	r3, [pc, #140]	@ (80097a8 <__d2b+0xa8>)
 800971a:	4824      	ldr	r0, [pc, #144]	@ (80097ac <__d2b+0xac>)
 800971c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009720:	f000 fcd6 	bl	800a0d0 <__assert_func>
 8009724:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009728:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800972c:	b10d      	cbz	r5, 8009732 <__d2b+0x32>
 800972e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009732:	9301      	str	r3, [sp, #4]
 8009734:	f1b8 0300 	subs.w	r3, r8, #0
 8009738:	d023      	beq.n	8009782 <__d2b+0x82>
 800973a:	4668      	mov	r0, sp
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	f7ff fd14 	bl	800916a <__lo0bits>
 8009742:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009746:	b1d0      	cbz	r0, 800977e <__d2b+0x7e>
 8009748:	f1c0 0320 	rsb	r3, r0, #32
 800974c:	fa02 f303 	lsl.w	r3, r2, r3
 8009750:	430b      	orrs	r3, r1
 8009752:	40c2      	lsrs	r2, r0
 8009754:	6163      	str	r3, [r4, #20]
 8009756:	9201      	str	r2, [sp, #4]
 8009758:	9b01      	ldr	r3, [sp, #4]
 800975a:	61a3      	str	r3, [r4, #24]
 800975c:	2b00      	cmp	r3, #0
 800975e:	bf0c      	ite	eq
 8009760:	2201      	moveq	r2, #1
 8009762:	2202      	movne	r2, #2
 8009764:	6122      	str	r2, [r4, #16]
 8009766:	b1a5      	cbz	r5, 8009792 <__d2b+0x92>
 8009768:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800976c:	4405      	add	r5, r0
 800976e:	603d      	str	r5, [r7, #0]
 8009770:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009774:	6030      	str	r0, [r6, #0]
 8009776:	4620      	mov	r0, r4
 8009778:	b003      	add	sp, #12
 800977a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800977e:	6161      	str	r1, [r4, #20]
 8009780:	e7ea      	b.n	8009758 <__d2b+0x58>
 8009782:	a801      	add	r0, sp, #4
 8009784:	f7ff fcf1 	bl	800916a <__lo0bits>
 8009788:	9b01      	ldr	r3, [sp, #4]
 800978a:	6163      	str	r3, [r4, #20]
 800978c:	3020      	adds	r0, #32
 800978e:	2201      	movs	r2, #1
 8009790:	e7e8      	b.n	8009764 <__d2b+0x64>
 8009792:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009796:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800979a:	6038      	str	r0, [r7, #0]
 800979c:	6918      	ldr	r0, [r3, #16]
 800979e:	f7ff fcc5 	bl	800912c <__hi0bits>
 80097a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097a6:	e7e5      	b.n	8009774 <__d2b+0x74>
 80097a8:	0800a2e6 	.word	0x0800a2e6
 80097ac:	0800a36e 	.word	0x0800a36e

080097b0 <__ratio>:
 80097b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b4:	b085      	sub	sp, #20
 80097b6:	e9cd 1000 	strd	r1, r0, [sp]
 80097ba:	a902      	add	r1, sp, #8
 80097bc:	f7ff ff56 	bl	800966c <__b2d>
 80097c0:	9800      	ldr	r0, [sp, #0]
 80097c2:	a903      	add	r1, sp, #12
 80097c4:	ec55 4b10 	vmov	r4, r5, d0
 80097c8:	f7ff ff50 	bl	800966c <__b2d>
 80097cc:	9b01      	ldr	r3, [sp, #4]
 80097ce:	6919      	ldr	r1, [r3, #16]
 80097d0:	9b00      	ldr	r3, [sp, #0]
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	1ac9      	subs	r1, r1, r3
 80097d6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80097da:	1a9b      	subs	r3, r3, r2
 80097dc:	ec5b ab10 	vmov	sl, fp, d0
 80097e0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	bfce      	itee	gt
 80097e8:	462a      	movgt	r2, r5
 80097ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80097ee:	465a      	movle	r2, fp
 80097f0:	462f      	mov	r7, r5
 80097f2:	46d9      	mov	r9, fp
 80097f4:	bfcc      	ite	gt
 80097f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80097fa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80097fe:	464b      	mov	r3, r9
 8009800:	4652      	mov	r2, sl
 8009802:	4620      	mov	r0, r4
 8009804:	4639      	mov	r1, r7
 8009806:	f7f7 f839 	bl	800087c <__aeabi_ddiv>
 800980a:	ec41 0b10 	vmov	d0, r0, r1
 800980e:	b005      	add	sp, #20
 8009810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009814 <__copybits>:
 8009814:	3901      	subs	r1, #1
 8009816:	b570      	push	{r4, r5, r6, lr}
 8009818:	1149      	asrs	r1, r1, #5
 800981a:	6914      	ldr	r4, [r2, #16]
 800981c:	3101      	adds	r1, #1
 800981e:	f102 0314 	add.w	r3, r2, #20
 8009822:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009826:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800982a:	1f05      	subs	r5, r0, #4
 800982c:	42a3      	cmp	r3, r4
 800982e:	d30c      	bcc.n	800984a <__copybits+0x36>
 8009830:	1aa3      	subs	r3, r4, r2
 8009832:	3b11      	subs	r3, #17
 8009834:	f023 0303 	bic.w	r3, r3, #3
 8009838:	3211      	adds	r2, #17
 800983a:	42a2      	cmp	r2, r4
 800983c:	bf88      	it	hi
 800983e:	2300      	movhi	r3, #0
 8009840:	4418      	add	r0, r3
 8009842:	2300      	movs	r3, #0
 8009844:	4288      	cmp	r0, r1
 8009846:	d305      	bcc.n	8009854 <__copybits+0x40>
 8009848:	bd70      	pop	{r4, r5, r6, pc}
 800984a:	f853 6b04 	ldr.w	r6, [r3], #4
 800984e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009852:	e7eb      	b.n	800982c <__copybits+0x18>
 8009854:	f840 3b04 	str.w	r3, [r0], #4
 8009858:	e7f4      	b.n	8009844 <__copybits+0x30>

0800985a <__any_on>:
 800985a:	f100 0214 	add.w	r2, r0, #20
 800985e:	6900      	ldr	r0, [r0, #16]
 8009860:	114b      	asrs	r3, r1, #5
 8009862:	4298      	cmp	r0, r3
 8009864:	b510      	push	{r4, lr}
 8009866:	db11      	blt.n	800988c <__any_on+0x32>
 8009868:	dd0a      	ble.n	8009880 <__any_on+0x26>
 800986a:	f011 011f 	ands.w	r1, r1, #31
 800986e:	d007      	beq.n	8009880 <__any_on+0x26>
 8009870:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009874:	fa24 f001 	lsr.w	r0, r4, r1
 8009878:	fa00 f101 	lsl.w	r1, r0, r1
 800987c:	428c      	cmp	r4, r1
 800987e:	d10b      	bne.n	8009898 <__any_on+0x3e>
 8009880:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009884:	4293      	cmp	r3, r2
 8009886:	d803      	bhi.n	8009890 <__any_on+0x36>
 8009888:	2000      	movs	r0, #0
 800988a:	bd10      	pop	{r4, pc}
 800988c:	4603      	mov	r3, r0
 800988e:	e7f7      	b.n	8009880 <__any_on+0x26>
 8009890:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009894:	2900      	cmp	r1, #0
 8009896:	d0f5      	beq.n	8009884 <__any_on+0x2a>
 8009898:	2001      	movs	r0, #1
 800989a:	e7f6      	b.n	800988a <__any_on+0x30>

0800989c <__ascii_wctomb>:
 800989c:	4603      	mov	r3, r0
 800989e:	4608      	mov	r0, r1
 80098a0:	b141      	cbz	r1, 80098b4 <__ascii_wctomb+0x18>
 80098a2:	2aff      	cmp	r2, #255	@ 0xff
 80098a4:	d904      	bls.n	80098b0 <__ascii_wctomb+0x14>
 80098a6:	228a      	movs	r2, #138	@ 0x8a
 80098a8:	601a      	str	r2, [r3, #0]
 80098aa:	f04f 30ff 	mov.w	r0, #4294967295
 80098ae:	4770      	bx	lr
 80098b0:	700a      	strb	r2, [r1, #0]
 80098b2:	2001      	movs	r0, #1
 80098b4:	4770      	bx	lr

080098b6 <__sfputc_r>:
 80098b6:	6893      	ldr	r3, [r2, #8]
 80098b8:	3b01      	subs	r3, #1
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	b410      	push	{r4}
 80098be:	6093      	str	r3, [r2, #8]
 80098c0:	da08      	bge.n	80098d4 <__sfputc_r+0x1e>
 80098c2:	6994      	ldr	r4, [r2, #24]
 80098c4:	42a3      	cmp	r3, r4
 80098c6:	db01      	blt.n	80098cc <__sfputc_r+0x16>
 80098c8:	290a      	cmp	r1, #10
 80098ca:	d103      	bne.n	80098d4 <__sfputc_r+0x1e>
 80098cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098d0:	f7fe bdbb 	b.w	800844a <__swbuf_r>
 80098d4:	6813      	ldr	r3, [r2, #0]
 80098d6:	1c58      	adds	r0, r3, #1
 80098d8:	6010      	str	r0, [r2, #0]
 80098da:	7019      	strb	r1, [r3, #0]
 80098dc:	4608      	mov	r0, r1
 80098de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <__sfputs_r>:
 80098e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098e6:	4606      	mov	r6, r0
 80098e8:	460f      	mov	r7, r1
 80098ea:	4614      	mov	r4, r2
 80098ec:	18d5      	adds	r5, r2, r3
 80098ee:	42ac      	cmp	r4, r5
 80098f0:	d101      	bne.n	80098f6 <__sfputs_r+0x12>
 80098f2:	2000      	movs	r0, #0
 80098f4:	e007      	b.n	8009906 <__sfputs_r+0x22>
 80098f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098fa:	463a      	mov	r2, r7
 80098fc:	4630      	mov	r0, r6
 80098fe:	f7ff ffda 	bl	80098b6 <__sfputc_r>
 8009902:	1c43      	adds	r3, r0, #1
 8009904:	d1f3      	bne.n	80098ee <__sfputs_r+0xa>
 8009906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009908 <_vfiprintf_r>:
 8009908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800990c:	460d      	mov	r5, r1
 800990e:	b09d      	sub	sp, #116	@ 0x74
 8009910:	4614      	mov	r4, r2
 8009912:	4698      	mov	r8, r3
 8009914:	4606      	mov	r6, r0
 8009916:	b118      	cbz	r0, 8009920 <_vfiprintf_r+0x18>
 8009918:	6a03      	ldr	r3, [r0, #32]
 800991a:	b90b      	cbnz	r3, 8009920 <_vfiprintf_r+0x18>
 800991c:	f7fe fcac 	bl	8008278 <__sinit>
 8009920:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009922:	07d9      	lsls	r1, r3, #31
 8009924:	d405      	bmi.n	8009932 <_vfiprintf_r+0x2a>
 8009926:	89ab      	ldrh	r3, [r5, #12]
 8009928:	059a      	lsls	r2, r3, #22
 800992a:	d402      	bmi.n	8009932 <_vfiprintf_r+0x2a>
 800992c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800992e:	f7fe feac 	bl	800868a <__retarget_lock_acquire_recursive>
 8009932:	89ab      	ldrh	r3, [r5, #12]
 8009934:	071b      	lsls	r3, r3, #28
 8009936:	d501      	bpl.n	800993c <_vfiprintf_r+0x34>
 8009938:	692b      	ldr	r3, [r5, #16]
 800993a:	b99b      	cbnz	r3, 8009964 <_vfiprintf_r+0x5c>
 800993c:	4629      	mov	r1, r5
 800993e:	4630      	mov	r0, r6
 8009940:	f7fe fdc2 	bl	80084c8 <__swsetup_r>
 8009944:	b170      	cbz	r0, 8009964 <_vfiprintf_r+0x5c>
 8009946:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009948:	07dc      	lsls	r4, r3, #31
 800994a:	d504      	bpl.n	8009956 <_vfiprintf_r+0x4e>
 800994c:	f04f 30ff 	mov.w	r0, #4294967295
 8009950:	b01d      	add	sp, #116	@ 0x74
 8009952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009956:	89ab      	ldrh	r3, [r5, #12]
 8009958:	0598      	lsls	r0, r3, #22
 800995a:	d4f7      	bmi.n	800994c <_vfiprintf_r+0x44>
 800995c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800995e:	f7fe fe95 	bl	800868c <__retarget_lock_release_recursive>
 8009962:	e7f3      	b.n	800994c <_vfiprintf_r+0x44>
 8009964:	2300      	movs	r3, #0
 8009966:	9309      	str	r3, [sp, #36]	@ 0x24
 8009968:	2320      	movs	r3, #32
 800996a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800996e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009972:	2330      	movs	r3, #48	@ 0x30
 8009974:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b24 <_vfiprintf_r+0x21c>
 8009978:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800997c:	f04f 0901 	mov.w	r9, #1
 8009980:	4623      	mov	r3, r4
 8009982:	469a      	mov	sl, r3
 8009984:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009988:	b10a      	cbz	r2, 800998e <_vfiprintf_r+0x86>
 800998a:	2a25      	cmp	r2, #37	@ 0x25
 800998c:	d1f9      	bne.n	8009982 <_vfiprintf_r+0x7a>
 800998e:	ebba 0b04 	subs.w	fp, sl, r4
 8009992:	d00b      	beq.n	80099ac <_vfiprintf_r+0xa4>
 8009994:	465b      	mov	r3, fp
 8009996:	4622      	mov	r2, r4
 8009998:	4629      	mov	r1, r5
 800999a:	4630      	mov	r0, r6
 800999c:	f7ff ffa2 	bl	80098e4 <__sfputs_r>
 80099a0:	3001      	adds	r0, #1
 80099a2:	f000 80a7 	beq.w	8009af4 <_vfiprintf_r+0x1ec>
 80099a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a8:	445a      	add	r2, fp
 80099aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80099ac:	f89a 3000 	ldrb.w	r3, [sl]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f000 809f 	beq.w	8009af4 <_vfiprintf_r+0x1ec>
 80099b6:	2300      	movs	r3, #0
 80099b8:	f04f 32ff 	mov.w	r2, #4294967295
 80099bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099c0:	f10a 0a01 	add.w	sl, sl, #1
 80099c4:	9304      	str	r3, [sp, #16]
 80099c6:	9307      	str	r3, [sp, #28]
 80099c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ce:	4654      	mov	r4, sl
 80099d0:	2205      	movs	r2, #5
 80099d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099d6:	4853      	ldr	r0, [pc, #332]	@ (8009b24 <_vfiprintf_r+0x21c>)
 80099d8:	f7f6 fc1a 	bl	8000210 <memchr>
 80099dc:	9a04      	ldr	r2, [sp, #16]
 80099de:	b9d8      	cbnz	r0, 8009a18 <_vfiprintf_r+0x110>
 80099e0:	06d1      	lsls	r1, r2, #27
 80099e2:	bf44      	itt	mi
 80099e4:	2320      	movmi	r3, #32
 80099e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099ea:	0713      	lsls	r3, r2, #28
 80099ec:	bf44      	itt	mi
 80099ee:	232b      	movmi	r3, #43	@ 0x2b
 80099f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099f4:	f89a 3000 	ldrb.w	r3, [sl]
 80099f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80099fa:	d015      	beq.n	8009a28 <_vfiprintf_r+0x120>
 80099fc:	9a07      	ldr	r2, [sp, #28]
 80099fe:	4654      	mov	r4, sl
 8009a00:	2000      	movs	r0, #0
 8009a02:	f04f 0c0a 	mov.w	ip, #10
 8009a06:	4621      	mov	r1, r4
 8009a08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a0c:	3b30      	subs	r3, #48	@ 0x30
 8009a0e:	2b09      	cmp	r3, #9
 8009a10:	d94b      	bls.n	8009aaa <_vfiprintf_r+0x1a2>
 8009a12:	b1b0      	cbz	r0, 8009a42 <_vfiprintf_r+0x13a>
 8009a14:	9207      	str	r2, [sp, #28]
 8009a16:	e014      	b.n	8009a42 <_vfiprintf_r+0x13a>
 8009a18:	eba0 0308 	sub.w	r3, r0, r8
 8009a1c:	fa09 f303 	lsl.w	r3, r9, r3
 8009a20:	4313      	orrs	r3, r2
 8009a22:	9304      	str	r3, [sp, #16]
 8009a24:	46a2      	mov	sl, r4
 8009a26:	e7d2      	b.n	80099ce <_vfiprintf_r+0xc6>
 8009a28:	9b03      	ldr	r3, [sp, #12]
 8009a2a:	1d19      	adds	r1, r3, #4
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	9103      	str	r1, [sp, #12]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	bfbb      	ittet	lt
 8009a34:	425b      	neglt	r3, r3
 8009a36:	f042 0202 	orrlt.w	r2, r2, #2
 8009a3a:	9307      	strge	r3, [sp, #28]
 8009a3c:	9307      	strlt	r3, [sp, #28]
 8009a3e:	bfb8      	it	lt
 8009a40:	9204      	strlt	r2, [sp, #16]
 8009a42:	7823      	ldrb	r3, [r4, #0]
 8009a44:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a46:	d10a      	bne.n	8009a5e <_vfiprintf_r+0x156>
 8009a48:	7863      	ldrb	r3, [r4, #1]
 8009a4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a4c:	d132      	bne.n	8009ab4 <_vfiprintf_r+0x1ac>
 8009a4e:	9b03      	ldr	r3, [sp, #12]
 8009a50:	1d1a      	adds	r2, r3, #4
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	9203      	str	r2, [sp, #12]
 8009a56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a5a:	3402      	adds	r4, #2
 8009a5c:	9305      	str	r3, [sp, #20]
 8009a5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b34 <_vfiprintf_r+0x22c>
 8009a62:	7821      	ldrb	r1, [r4, #0]
 8009a64:	2203      	movs	r2, #3
 8009a66:	4650      	mov	r0, sl
 8009a68:	f7f6 fbd2 	bl	8000210 <memchr>
 8009a6c:	b138      	cbz	r0, 8009a7e <_vfiprintf_r+0x176>
 8009a6e:	9b04      	ldr	r3, [sp, #16]
 8009a70:	eba0 000a 	sub.w	r0, r0, sl
 8009a74:	2240      	movs	r2, #64	@ 0x40
 8009a76:	4082      	lsls	r2, r0
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	3401      	adds	r4, #1
 8009a7c:	9304      	str	r3, [sp, #16]
 8009a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a82:	4829      	ldr	r0, [pc, #164]	@ (8009b28 <_vfiprintf_r+0x220>)
 8009a84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a88:	2206      	movs	r2, #6
 8009a8a:	f7f6 fbc1 	bl	8000210 <memchr>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d03f      	beq.n	8009b12 <_vfiprintf_r+0x20a>
 8009a92:	4b26      	ldr	r3, [pc, #152]	@ (8009b2c <_vfiprintf_r+0x224>)
 8009a94:	bb1b      	cbnz	r3, 8009ade <_vfiprintf_r+0x1d6>
 8009a96:	9b03      	ldr	r3, [sp, #12]
 8009a98:	3307      	adds	r3, #7
 8009a9a:	f023 0307 	bic.w	r3, r3, #7
 8009a9e:	3308      	adds	r3, #8
 8009aa0:	9303      	str	r3, [sp, #12]
 8009aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aa4:	443b      	add	r3, r7
 8009aa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009aa8:	e76a      	b.n	8009980 <_vfiprintf_r+0x78>
 8009aaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aae:	460c      	mov	r4, r1
 8009ab0:	2001      	movs	r0, #1
 8009ab2:	e7a8      	b.n	8009a06 <_vfiprintf_r+0xfe>
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	3401      	adds	r4, #1
 8009ab8:	9305      	str	r3, [sp, #20]
 8009aba:	4619      	mov	r1, r3
 8009abc:	f04f 0c0a 	mov.w	ip, #10
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ac6:	3a30      	subs	r2, #48	@ 0x30
 8009ac8:	2a09      	cmp	r2, #9
 8009aca:	d903      	bls.n	8009ad4 <_vfiprintf_r+0x1cc>
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d0c6      	beq.n	8009a5e <_vfiprintf_r+0x156>
 8009ad0:	9105      	str	r1, [sp, #20]
 8009ad2:	e7c4      	b.n	8009a5e <_vfiprintf_r+0x156>
 8009ad4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ad8:	4604      	mov	r4, r0
 8009ada:	2301      	movs	r3, #1
 8009adc:	e7f0      	b.n	8009ac0 <_vfiprintf_r+0x1b8>
 8009ade:	ab03      	add	r3, sp, #12
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	462a      	mov	r2, r5
 8009ae4:	4b12      	ldr	r3, [pc, #72]	@ (8009b30 <_vfiprintf_r+0x228>)
 8009ae6:	a904      	add	r1, sp, #16
 8009ae8:	4630      	mov	r0, r6
 8009aea:	f3af 8000 	nop.w
 8009aee:	4607      	mov	r7, r0
 8009af0:	1c78      	adds	r0, r7, #1
 8009af2:	d1d6      	bne.n	8009aa2 <_vfiprintf_r+0x19a>
 8009af4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009af6:	07d9      	lsls	r1, r3, #31
 8009af8:	d405      	bmi.n	8009b06 <_vfiprintf_r+0x1fe>
 8009afa:	89ab      	ldrh	r3, [r5, #12]
 8009afc:	059a      	lsls	r2, r3, #22
 8009afe:	d402      	bmi.n	8009b06 <_vfiprintf_r+0x1fe>
 8009b00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b02:	f7fe fdc3 	bl	800868c <__retarget_lock_release_recursive>
 8009b06:	89ab      	ldrh	r3, [r5, #12]
 8009b08:	065b      	lsls	r3, r3, #25
 8009b0a:	f53f af1f 	bmi.w	800994c <_vfiprintf_r+0x44>
 8009b0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b10:	e71e      	b.n	8009950 <_vfiprintf_r+0x48>
 8009b12:	ab03      	add	r3, sp, #12
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	462a      	mov	r2, r5
 8009b18:	4b05      	ldr	r3, [pc, #20]	@ (8009b30 <_vfiprintf_r+0x228>)
 8009b1a:	a904      	add	r1, sp, #16
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	f000 f879 	bl	8009c14 <_printf_i>
 8009b22:	e7e4      	b.n	8009aee <_vfiprintf_r+0x1e6>
 8009b24:	0800a3c7 	.word	0x0800a3c7
 8009b28:	0800a3d1 	.word	0x0800a3d1
 8009b2c:	00000000 	.word	0x00000000
 8009b30:	080098e5 	.word	0x080098e5
 8009b34:	0800a3cd 	.word	0x0800a3cd

08009b38 <_printf_common>:
 8009b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3c:	4616      	mov	r6, r2
 8009b3e:	4698      	mov	r8, r3
 8009b40:	688a      	ldr	r2, [r1, #8]
 8009b42:	690b      	ldr	r3, [r1, #16]
 8009b44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	bfb8      	it	lt
 8009b4c:	4613      	movlt	r3, r2
 8009b4e:	6033      	str	r3, [r6, #0]
 8009b50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b54:	4607      	mov	r7, r0
 8009b56:	460c      	mov	r4, r1
 8009b58:	b10a      	cbz	r2, 8009b5e <_printf_common+0x26>
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	6033      	str	r3, [r6, #0]
 8009b5e:	6823      	ldr	r3, [r4, #0]
 8009b60:	0699      	lsls	r1, r3, #26
 8009b62:	bf42      	ittt	mi
 8009b64:	6833      	ldrmi	r3, [r6, #0]
 8009b66:	3302      	addmi	r3, #2
 8009b68:	6033      	strmi	r3, [r6, #0]
 8009b6a:	6825      	ldr	r5, [r4, #0]
 8009b6c:	f015 0506 	ands.w	r5, r5, #6
 8009b70:	d106      	bne.n	8009b80 <_printf_common+0x48>
 8009b72:	f104 0a19 	add.w	sl, r4, #25
 8009b76:	68e3      	ldr	r3, [r4, #12]
 8009b78:	6832      	ldr	r2, [r6, #0]
 8009b7a:	1a9b      	subs	r3, r3, r2
 8009b7c:	42ab      	cmp	r3, r5
 8009b7e:	dc26      	bgt.n	8009bce <_printf_common+0x96>
 8009b80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009b84:	6822      	ldr	r2, [r4, #0]
 8009b86:	3b00      	subs	r3, #0
 8009b88:	bf18      	it	ne
 8009b8a:	2301      	movne	r3, #1
 8009b8c:	0692      	lsls	r2, r2, #26
 8009b8e:	d42b      	bmi.n	8009be8 <_printf_common+0xb0>
 8009b90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009b94:	4641      	mov	r1, r8
 8009b96:	4638      	mov	r0, r7
 8009b98:	47c8      	blx	r9
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	d01e      	beq.n	8009bdc <_printf_common+0xa4>
 8009b9e:	6823      	ldr	r3, [r4, #0]
 8009ba0:	6922      	ldr	r2, [r4, #16]
 8009ba2:	f003 0306 	and.w	r3, r3, #6
 8009ba6:	2b04      	cmp	r3, #4
 8009ba8:	bf02      	ittt	eq
 8009baa:	68e5      	ldreq	r5, [r4, #12]
 8009bac:	6833      	ldreq	r3, [r6, #0]
 8009bae:	1aed      	subeq	r5, r5, r3
 8009bb0:	68a3      	ldr	r3, [r4, #8]
 8009bb2:	bf0c      	ite	eq
 8009bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bb8:	2500      	movne	r5, #0
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	bfc4      	itt	gt
 8009bbe:	1a9b      	subgt	r3, r3, r2
 8009bc0:	18ed      	addgt	r5, r5, r3
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	341a      	adds	r4, #26
 8009bc6:	42b5      	cmp	r5, r6
 8009bc8:	d11a      	bne.n	8009c00 <_printf_common+0xc8>
 8009bca:	2000      	movs	r0, #0
 8009bcc:	e008      	b.n	8009be0 <_printf_common+0xa8>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	4652      	mov	r2, sl
 8009bd2:	4641      	mov	r1, r8
 8009bd4:	4638      	mov	r0, r7
 8009bd6:	47c8      	blx	r9
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d103      	bne.n	8009be4 <_printf_common+0xac>
 8009bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8009be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be4:	3501      	adds	r5, #1
 8009be6:	e7c6      	b.n	8009b76 <_printf_common+0x3e>
 8009be8:	18e1      	adds	r1, r4, r3
 8009bea:	1c5a      	adds	r2, r3, #1
 8009bec:	2030      	movs	r0, #48	@ 0x30
 8009bee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009bf2:	4422      	add	r2, r4
 8009bf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009bf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009bfc:	3302      	adds	r3, #2
 8009bfe:	e7c7      	b.n	8009b90 <_printf_common+0x58>
 8009c00:	2301      	movs	r3, #1
 8009c02:	4622      	mov	r2, r4
 8009c04:	4641      	mov	r1, r8
 8009c06:	4638      	mov	r0, r7
 8009c08:	47c8      	blx	r9
 8009c0a:	3001      	adds	r0, #1
 8009c0c:	d0e6      	beq.n	8009bdc <_printf_common+0xa4>
 8009c0e:	3601      	adds	r6, #1
 8009c10:	e7d9      	b.n	8009bc6 <_printf_common+0x8e>
	...

08009c14 <_printf_i>:
 8009c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c18:	7e0f      	ldrb	r7, [r1, #24]
 8009c1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c1c:	2f78      	cmp	r7, #120	@ 0x78
 8009c1e:	4691      	mov	r9, r2
 8009c20:	4680      	mov	r8, r0
 8009c22:	460c      	mov	r4, r1
 8009c24:	469a      	mov	sl, r3
 8009c26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c2a:	d807      	bhi.n	8009c3c <_printf_i+0x28>
 8009c2c:	2f62      	cmp	r7, #98	@ 0x62
 8009c2e:	d80a      	bhi.n	8009c46 <_printf_i+0x32>
 8009c30:	2f00      	cmp	r7, #0
 8009c32:	f000 80d1 	beq.w	8009dd8 <_printf_i+0x1c4>
 8009c36:	2f58      	cmp	r7, #88	@ 0x58
 8009c38:	f000 80b8 	beq.w	8009dac <_printf_i+0x198>
 8009c3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c44:	e03a      	b.n	8009cbc <_printf_i+0xa8>
 8009c46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c4a:	2b15      	cmp	r3, #21
 8009c4c:	d8f6      	bhi.n	8009c3c <_printf_i+0x28>
 8009c4e:	a101      	add	r1, pc, #4	@ (adr r1, 8009c54 <_printf_i+0x40>)
 8009c50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c54:	08009cad 	.word	0x08009cad
 8009c58:	08009cc1 	.word	0x08009cc1
 8009c5c:	08009c3d 	.word	0x08009c3d
 8009c60:	08009c3d 	.word	0x08009c3d
 8009c64:	08009c3d 	.word	0x08009c3d
 8009c68:	08009c3d 	.word	0x08009c3d
 8009c6c:	08009cc1 	.word	0x08009cc1
 8009c70:	08009c3d 	.word	0x08009c3d
 8009c74:	08009c3d 	.word	0x08009c3d
 8009c78:	08009c3d 	.word	0x08009c3d
 8009c7c:	08009c3d 	.word	0x08009c3d
 8009c80:	08009dbf 	.word	0x08009dbf
 8009c84:	08009ceb 	.word	0x08009ceb
 8009c88:	08009d79 	.word	0x08009d79
 8009c8c:	08009c3d 	.word	0x08009c3d
 8009c90:	08009c3d 	.word	0x08009c3d
 8009c94:	08009de1 	.word	0x08009de1
 8009c98:	08009c3d 	.word	0x08009c3d
 8009c9c:	08009ceb 	.word	0x08009ceb
 8009ca0:	08009c3d 	.word	0x08009c3d
 8009ca4:	08009c3d 	.word	0x08009c3d
 8009ca8:	08009d81 	.word	0x08009d81
 8009cac:	6833      	ldr	r3, [r6, #0]
 8009cae:	1d1a      	adds	r2, r3, #4
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	6032      	str	r2, [r6, #0]
 8009cb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009cb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e09c      	b.n	8009dfa <_printf_i+0x1e6>
 8009cc0:	6833      	ldr	r3, [r6, #0]
 8009cc2:	6820      	ldr	r0, [r4, #0]
 8009cc4:	1d19      	adds	r1, r3, #4
 8009cc6:	6031      	str	r1, [r6, #0]
 8009cc8:	0606      	lsls	r6, r0, #24
 8009cca:	d501      	bpl.n	8009cd0 <_printf_i+0xbc>
 8009ccc:	681d      	ldr	r5, [r3, #0]
 8009cce:	e003      	b.n	8009cd8 <_printf_i+0xc4>
 8009cd0:	0645      	lsls	r5, r0, #25
 8009cd2:	d5fb      	bpl.n	8009ccc <_printf_i+0xb8>
 8009cd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cd8:	2d00      	cmp	r5, #0
 8009cda:	da03      	bge.n	8009ce4 <_printf_i+0xd0>
 8009cdc:	232d      	movs	r3, #45	@ 0x2d
 8009cde:	426d      	negs	r5, r5
 8009ce0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ce4:	4858      	ldr	r0, [pc, #352]	@ (8009e48 <_printf_i+0x234>)
 8009ce6:	230a      	movs	r3, #10
 8009ce8:	e011      	b.n	8009d0e <_printf_i+0xfa>
 8009cea:	6821      	ldr	r1, [r4, #0]
 8009cec:	6833      	ldr	r3, [r6, #0]
 8009cee:	0608      	lsls	r0, r1, #24
 8009cf0:	f853 5b04 	ldr.w	r5, [r3], #4
 8009cf4:	d402      	bmi.n	8009cfc <_printf_i+0xe8>
 8009cf6:	0649      	lsls	r1, r1, #25
 8009cf8:	bf48      	it	mi
 8009cfa:	b2ad      	uxthmi	r5, r5
 8009cfc:	2f6f      	cmp	r7, #111	@ 0x6f
 8009cfe:	4852      	ldr	r0, [pc, #328]	@ (8009e48 <_printf_i+0x234>)
 8009d00:	6033      	str	r3, [r6, #0]
 8009d02:	bf14      	ite	ne
 8009d04:	230a      	movne	r3, #10
 8009d06:	2308      	moveq	r3, #8
 8009d08:	2100      	movs	r1, #0
 8009d0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d0e:	6866      	ldr	r6, [r4, #4]
 8009d10:	60a6      	str	r6, [r4, #8]
 8009d12:	2e00      	cmp	r6, #0
 8009d14:	db05      	blt.n	8009d22 <_printf_i+0x10e>
 8009d16:	6821      	ldr	r1, [r4, #0]
 8009d18:	432e      	orrs	r6, r5
 8009d1a:	f021 0104 	bic.w	r1, r1, #4
 8009d1e:	6021      	str	r1, [r4, #0]
 8009d20:	d04b      	beq.n	8009dba <_printf_i+0x1a6>
 8009d22:	4616      	mov	r6, r2
 8009d24:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d28:	fb03 5711 	mls	r7, r3, r1, r5
 8009d2c:	5dc7      	ldrb	r7, [r0, r7]
 8009d2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d32:	462f      	mov	r7, r5
 8009d34:	42bb      	cmp	r3, r7
 8009d36:	460d      	mov	r5, r1
 8009d38:	d9f4      	bls.n	8009d24 <_printf_i+0x110>
 8009d3a:	2b08      	cmp	r3, #8
 8009d3c:	d10b      	bne.n	8009d56 <_printf_i+0x142>
 8009d3e:	6823      	ldr	r3, [r4, #0]
 8009d40:	07df      	lsls	r7, r3, #31
 8009d42:	d508      	bpl.n	8009d56 <_printf_i+0x142>
 8009d44:	6923      	ldr	r3, [r4, #16]
 8009d46:	6861      	ldr	r1, [r4, #4]
 8009d48:	4299      	cmp	r1, r3
 8009d4a:	bfde      	ittt	le
 8009d4c:	2330      	movle	r3, #48	@ 0x30
 8009d4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d56:	1b92      	subs	r2, r2, r6
 8009d58:	6122      	str	r2, [r4, #16]
 8009d5a:	f8cd a000 	str.w	sl, [sp]
 8009d5e:	464b      	mov	r3, r9
 8009d60:	aa03      	add	r2, sp, #12
 8009d62:	4621      	mov	r1, r4
 8009d64:	4640      	mov	r0, r8
 8009d66:	f7ff fee7 	bl	8009b38 <_printf_common>
 8009d6a:	3001      	adds	r0, #1
 8009d6c:	d14a      	bne.n	8009e04 <_printf_i+0x1f0>
 8009d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d72:	b004      	add	sp, #16
 8009d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d78:	6823      	ldr	r3, [r4, #0]
 8009d7a:	f043 0320 	orr.w	r3, r3, #32
 8009d7e:	6023      	str	r3, [r4, #0]
 8009d80:	4832      	ldr	r0, [pc, #200]	@ (8009e4c <_printf_i+0x238>)
 8009d82:	2778      	movs	r7, #120	@ 0x78
 8009d84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	6831      	ldr	r1, [r6, #0]
 8009d8c:	061f      	lsls	r7, r3, #24
 8009d8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009d92:	d402      	bmi.n	8009d9a <_printf_i+0x186>
 8009d94:	065f      	lsls	r7, r3, #25
 8009d96:	bf48      	it	mi
 8009d98:	b2ad      	uxthmi	r5, r5
 8009d9a:	6031      	str	r1, [r6, #0]
 8009d9c:	07d9      	lsls	r1, r3, #31
 8009d9e:	bf44      	itt	mi
 8009da0:	f043 0320 	orrmi.w	r3, r3, #32
 8009da4:	6023      	strmi	r3, [r4, #0]
 8009da6:	b11d      	cbz	r5, 8009db0 <_printf_i+0x19c>
 8009da8:	2310      	movs	r3, #16
 8009daa:	e7ad      	b.n	8009d08 <_printf_i+0xf4>
 8009dac:	4826      	ldr	r0, [pc, #152]	@ (8009e48 <_printf_i+0x234>)
 8009dae:	e7e9      	b.n	8009d84 <_printf_i+0x170>
 8009db0:	6823      	ldr	r3, [r4, #0]
 8009db2:	f023 0320 	bic.w	r3, r3, #32
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	e7f6      	b.n	8009da8 <_printf_i+0x194>
 8009dba:	4616      	mov	r6, r2
 8009dbc:	e7bd      	b.n	8009d3a <_printf_i+0x126>
 8009dbe:	6833      	ldr	r3, [r6, #0]
 8009dc0:	6825      	ldr	r5, [r4, #0]
 8009dc2:	6961      	ldr	r1, [r4, #20]
 8009dc4:	1d18      	adds	r0, r3, #4
 8009dc6:	6030      	str	r0, [r6, #0]
 8009dc8:	062e      	lsls	r6, r5, #24
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	d501      	bpl.n	8009dd2 <_printf_i+0x1be>
 8009dce:	6019      	str	r1, [r3, #0]
 8009dd0:	e002      	b.n	8009dd8 <_printf_i+0x1c4>
 8009dd2:	0668      	lsls	r0, r5, #25
 8009dd4:	d5fb      	bpl.n	8009dce <_printf_i+0x1ba>
 8009dd6:	8019      	strh	r1, [r3, #0]
 8009dd8:	2300      	movs	r3, #0
 8009dda:	6123      	str	r3, [r4, #16]
 8009ddc:	4616      	mov	r6, r2
 8009dde:	e7bc      	b.n	8009d5a <_printf_i+0x146>
 8009de0:	6833      	ldr	r3, [r6, #0]
 8009de2:	1d1a      	adds	r2, r3, #4
 8009de4:	6032      	str	r2, [r6, #0]
 8009de6:	681e      	ldr	r6, [r3, #0]
 8009de8:	6862      	ldr	r2, [r4, #4]
 8009dea:	2100      	movs	r1, #0
 8009dec:	4630      	mov	r0, r6
 8009dee:	f7f6 fa0f 	bl	8000210 <memchr>
 8009df2:	b108      	cbz	r0, 8009df8 <_printf_i+0x1e4>
 8009df4:	1b80      	subs	r0, r0, r6
 8009df6:	6060      	str	r0, [r4, #4]
 8009df8:	6863      	ldr	r3, [r4, #4]
 8009dfa:	6123      	str	r3, [r4, #16]
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e02:	e7aa      	b.n	8009d5a <_printf_i+0x146>
 8009e04:	6923      	ldr	r3, [r4, #16]
 8009e06:	4632      	mov	r2, r6
 8009e08:	4649      	mov	r1, r9
 8009e0a:	4640      	mov	r0, r8
 8009e0c:	47d0      	blx	sl
 8009e0e:	3001      	adds	r0, #1
 8009e10:	d0ad      	beq.n	8009d6e <_printf_i+0x15a>
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	079b      	lsls	r3, r3, #30
 8009e16:	d413      	bmi.n	8009e40 <_printf_i+0x22c>
 8009e18:	68e0      	ldr	r0, [r4, #12]
 8009e1a:	9b03      	ldr	r3, [sp, #12]
 8009e1c:	4298      	cmp	r0, r3
 8009e1e:	bfb8      	it	lt
 8009e20:	4618      	movlt	r0, r3
 8009e22:	e7a6      	b.n	8009d72 <_printf_i+0x15e>
 8009e24:	2301      	movs	r3, #1
 8009e26:	4632      	mov	r2, r6
 8009e28:	4649      	mov	r1, r9
 8009e2a:	4640      	mov	r0, r8
 8009e2c:	47d0      	blx	sl
 8009e2e:	3001      	adds	r0, #1
 8009e30:	d09d      	beq.n	8009d6e <_printf_i+0x15a>
 8009e32:	3501      	adds	r5, #1
 8009e34:	68e3      	ldr	r3, [r4, #12]
 8009e36:	9903      	ldr	r1, [sp, #12]
 8009e38:	1a5b      	subs	r3, r3, r1
 8009e3a:	42ab      	cmp	r3, r5
 8009e3c:	dcf2      	bgt.n	8009e24 <_printf_i+0x210>
 8009e3e:	e7eb      	b.n	8009e18 <_printf_i+0x204>
 8009e40:	2500      	movs	r5, #0
 8009e42:	f104 0619 	add.w	r6, r4, #25
 8009e46:	e7f5      	b.n	8009e34 <_printf_i+0x220>
 8009e48:	0800a3d8 	.word	0x0800a3d8
 8009e4c:	0800a3e9 	.word	0x0800a3e9

08009e50 <__sflush_r>:
 8009e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e58:	0716      	lsls	r6, r2, #28
 8009e5a:	4605      	mov	r5, r0
 8009e5c:	460c      	mov	r4, r1
 8009e5e:	d454      	bmi.n	8009f0a <__sflush_r+0xba>
 8009e60:	684b      	ldr	r3, [r1, #4]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	dc02      	bgt.n	8009e6c <__sflush_r+0x1c>
 8009e66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	dd48      	ble.n	8009efe <__sflush_r+0xae>
 8009e6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e6e:	2e00      	cmp	r6, #0
 8009e70:	d045      	beq.n	8009efe <__sflush_r+0xae>
 8009e72:	2300      	movs	r3, #0
 8009e74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e78:	682f      	ldr	r7, [r5, #0]
 8009e7a:	6a21      	ldr	r1, [r4, #32]
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	d030      	beq.n	8009ee2 <__sflush_r+0x92>
 8009e80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e82:	89a3      	ldrh	r3, [r4, #12]
 8009e84:	0759      	lsls	r1, r3, #29
 8009e86:	d505      	bpl.n	8009e94 <__sflush_r+0x44>
 8009e88:	6863      	ldr	r3, [r4, #4]
 8009e8a:	1ad2      	subs	r2, r2, r3
 8009e8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e8e:	b10b      	cbz	r3, 8009e94 <__sflush_r+0x44>
 8009e90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e92:	1ad2      	subs	r2, r2, r3
 8009e94:	2300      	movs	r3, #0
 8009e96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e98:	6a21      	ldr	r1, [r4, #32]
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	47b0      	blx	r6
 8009e9e:	1c43      	adds	r3, r0, #1
 8009ea0:	89a3      	ldrh	r3, [r4, #12]
 8009ea2:	d106      	bne.n	8009eb2 <__sflush_r+0x62>
 8009ea4:	6829      	ldr	r1, [r5, #0]
 8009ea6:	291d      	cmp	r1, #29
 8009ea8:	d82b      	bhi.n	8009f02 <__sflush_r+0xb2>
 8009eaa:	4a2a      	ldr	r2, [pc, #168]	@ (8009f54 <__sflush_r+0x104>)
 8009eac:	40ca      	lsrs	r2, r1
 8009eae:	07d6      	lsls	r6, r2, #31
 8009eb0:	d527      	bpl.n	8009f02 <__sflush_r+0xb2>
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	6062      	str	r2, [r4, #4]
 8009eb6:	04d9      	lsls	r1, r3, #19
 8009eb8:	6922      	ldr	r2, [r4, #16]
 8009eba:	6022      	str	r2, [r4, #0]
 8009ebc:	d504      	bpl.n	8009ec8 <__sflush_r+0x78>
 8009ebe:	1c42      	adds	r2, r0, #1
 8009ec0:	d101      	bne.n	8009ec6 <__sflush_r+0x76>
 8009ec2:	682b      	ldr	r3, [r5, #0]
 8009ec4:	b903      	cbnz	r3, 8009ec8 <__sflush_r+0x78>
 8009ec6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009eca:	602f      	str	r7, [r5, #0]
 8009ecc:	b1b9      	cbz	r1, 8009efe <__sflush_r+0xae>
 8009ece:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ed2:	4299      	cmp	r1, r3
 8009ed4:	d002      	beq.n	8009edc <__sflush_r+0x8c>
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f7fe fbf2 	bl	80086c0 <_free_r>
 8009edc:	2300      	movs	r3, #0
 8009ede:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ee0:	e00d      	b.n	8009efe <__sflush_r+0xae>
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	47b0      	blx	r6
 8009ee8:	4602      	mov	r2, r0
 8009eea:	1c50      	adds	r0, r2, #1
 8009eec:	d1c9      	bne.n	8009e82 <__sflush_r+0x32>
 8009eee:	682b      	ldr	r3, [r5, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d0c6      	beq.n	8009e82 <__sflush_r+0x32>
 8009ef4:	2b1d      	cmp	r3, #29
 8009ef6:	d001      	beq.n	8009efc <__sflush_r+0xac>
 8009ef8:	2b16      	cmp	r3, #22
 8009efa:	d11e      	bne.n	8009f3a <__sflush_r+0xea>
 8009efc:	602f      	str	r7, [r5, #0]
 8009efe:	2000      	movs	r0, #0
 8009f00:	e022      	b.n	8009f48 <__sflush_r+0xf8>
 8009f02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f06:	b21b      	sxth	r3, r3
 8009f08:	e01b      	b.n	8009f42 <__sflush_r+0xf2>
 8009f0a:	690f      	ldr	r7, [r1, #16]
 8009f0c:	2f00      	cmp	r7, #0
 8009f0e:	d0f6      	beq.n	8009efe <__sflush_r+0xae>
 8009f10:	0793      	lsls	r3, r2, #30
 8009f12:	680e      	ldr	r6, [r1, #0]
 8009f14:	bf08      	it	eq
 8009f16:	694b      	ldreq	r3, [r1, #20]
 8009f18:	600f      	str	r7, [r1, #0]
 8009f1a:	bf18      	it	ne
 8009f1c:	2300      	movne	r3, #0
 8009f1e:	eba6 0807 	sub.w	r8, r6, r7
 8009f22:	608b      	str	r3, [r1, #8]
 8009f24:	f1b8 0f00 	cmp.w	r8, #0
 8009f28:	dde9      	ble.n	8009efe <__sflush_r+0xae>
 8009f2a:	6a21      	ldr	r1, [r4, #32]
 8009f2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f2e:	4643      	mov	r3, r8
 8009f30:	463a      	mov	r2, r7
 8009f32:	4628      	mov	r0, r5
 8009f34:	47b0      	blx	r6
 8009f36:	2800      	cmp	r0, #0
 8009f38:	dc08      	bgt.n	8009f4c <__sflush_r+0xfc>
 8009f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f42:	81a3      	strh	r3, [r4, #12]
 8009f44:	f04f 30ff 	mov.w	r0, #4294967295
 8009f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f4c:	4407      	add	r7, r0
 8009f4e:	eba8 0800 	sub.w	r8, r8, r0
 8009f52:	e7e7      	b.n	8009f24 <__sflush_r+0xd4>
 8009f54:	20400001 	.word	0x20400001

08009f58 <_fflush_r>:
 8009f58:	b538      	push	{r3, r4, r5, lr}
 8009f5a:	690b      	ldr	r3, [r1, #16]
 8009f5c:	4605      	mov	r5, r0
 8009f5e:	460c      	mov	r4, r1
 8009f60:	b913      	cbnz	r3, 8009f68 <_fflush_r+0x10>
 8009f62:	2500      	movs	r5, #0
 8009f64:	4628      	mov	r0, r5
 8009f66:	bd38      	pop	{r3, r4, r5, pc}
 8009f68:	b118      	cbz	r0, 8009f72 <_fflush_r+0x1a>
 8009f6a:	6a03      	ldr	r3, [r0, #32]
 8009f6c:	b90b      	cbnz	r3, 8009f72 <_fflush_r+0x1a>
 8009f6e:	f7fe f983 	bl	8008278 <__sinit>
 8009f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d0f3      	beq.n	8009f62 <_fflush_r+0xa>
 8009f7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f7c:	07d0      	lsls	r0, r2, #31
 8009f7e:	d404      	bmi.n	8009f8a <_fflush_r+0x32>
 8009f80:	0599      	lsls	r1, r3, #22
 8009f82:	d402      	bmi.n	8009f8a <_fflush_r+0x32>
 8009f84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f86:	f7fe fb80 	bl	800868a <__retarget_lock_acquire_recursive>
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	4621      	mov	r1, r4
 8009f8e:	f7ff ff5f 	bl	8009e50 <__sflush_r>
 8009f92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f94:	07da      	lsls	r2, r3, #31
 8009f96:	4605      	mov	r5, r0
 8009f98:	d4e4      	bmi.n	8009f64 <_fflush_r+0xc>
 8009f9a:	89a3      	ldrh	r3, [r4, #12]
 8009f9c:	059b      	lsls	r3, r3, #22
 8009f9e:	d4e1      	bmi.n	8009f64 <_fflush_r+0xc>
 8009fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fa2:	f7fe fb73 	bl	800868c <__retarget_lock_release_recursive>
 8009fa6:	e7dd      	b.n	8009f64 <_fflush_r+0xc>

08009fa8 <__swhatbuf_r>:
 8009fa8:	b570      	push	{r4, r5, r6, lr}
 8009faa:	460c      	mov	r4, r1
 8009fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fb0:	2900      	cmp	r1, #0
 8009fb2:	b096      	sub	sp, #88	@ 0x58
 8009fb4:	4615      	mov	r5, r2
 8009fb6:	461e      	mov	r6, r3
 8009fb8:	da0d      	bge.n	8009fd6 <__swhatbuf_r+0x2e>
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009fc0:	f04f 0100 	mov.w	r1, #0
 8009fc4:	bf14      	ite	ne
 8009fc6:	2340      	movne	r3, #64	@ 0x40
 8009fc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009fcc:	2000      	movs	r0, #0
 8009fce:	6031      	str	r1, [r6, #0]
 8009fd0:	602b      	str	r3, [r5, #0]
 8009fd2:	b016      	add	sp, #88	@ 0x58
 8009fd4:	bd70      	pop	{r4, r5, r6, pc}
 8009fd6:	466a      	mov	r2, sp
 8009fd8:	f000 f848 	bl	800a06c <_fstat_r>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	dbec      	blt.n	8009fba <__swhatbuf_r+0x12>
 8009fe0:	9901      	ldr	r1, [sp, #4]
 8009fe2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009fe6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009fea:	4259      	negs	r1, r3
 8009fec:	4159      	adcs	r1, r3
 8009fee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ff2:	e7eb      	b.n	8009fcc <__swhatbuf_r+0x24>

08009ff4 <__smakebuf_r>:
 8009ff4:	898b      	ldrh	r3, [r1, #12]
 8009ff6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ff8:	079d      	lsls	r5, r3, #30
 8009ffa:	4606      	mov	r6, r0
 8009ffc:	460c      	mov	r4, r1
 8009ffe:	d507      	bpl.n	800a010 <__smakebuf_r+0x1c>
 800a000:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a004:	6023      	str	r3, [r4, #0]
 800a006:	6123      	str	r3, [r4, #16]
 800a008:	2301      	movs	r3, #1
 800a00a:	6163      	str	r3, [r4, #20]
 800a00c:	b003      	add	sp, #12
 800a00e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a010:	ab01      	add	r3, sp, #4
 800a012:	466a      	mov	r2, sp
 800a014:	f7ff ffc8 	bl	8009fa8 <__swhatbuf_r>
 800a018:	9f00      	ldr	r7, [sp, #0]
 800a01a:	4605      	mov	r5, r0
 800a01c:	4639      	mov	r1, r7
 800a01e:	4630      	mov	r0, r6
 800a020:	f7fe fef4 	bl	8008e0c <_malloc_r>
 800a024:	b948      	cbnz	r0, 800a03a <__smakebuf_r+0x46>
 800a026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a02a:	059a      	lsls	r2, r3, #22
 800a02c:	d4ee      	bmi.n	800a00c <__smakebuf_r+0x18>
 800a02e:	f023 0303 	bic.w	r3, r3, #3
 800a032:	f043 0302 	orr.w	r3, r3, #2
 800a036:	81a3      	strh	r3, [r4, #12]
 800a038:	e7e2      	b.n	800a000 <__smakebuf_r+0xc>
 800a03a:	89a3      	ldrh	r3, [r4, #12]
 800a03c:	6020      	str	r0, [r4, #0]
 800a03e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a042:	81a3      	strh	r3, [r4, #12]
 800a044:	9b01      	ldr	r3, [sp, #4]
 800a046:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a04a:	b15b      	cbz	r3, 800a064 <__smakebuf_r+0x70>
 800a04c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a050:	4630      	mov	r0, r6
 800a052:	f000 f81d 	bl	800a090 <_isatty_r>
 800a056:	b128      	cbz	r0, 800a064 <__smakebuf_r+0x70>
 800a058:	89a3      	ldrh	r3, [r4, #12]
 800a05a:	f023 0303 	bic.w	r3, r3, #3
 800a05e:	f043 0301 	orr.w	r3, r3, #1
 800a062:	81a3      	strh	r3, [r4, #12]
 800a064:	89a3      	ldrh	r3, [r4, #12]
 800a066:	431d      	orrs	r5, r3
 800a068:	81a5      	strh	r5, [r4, #12]
 800a06a:	e7cf      	b.n	800a00c <__smakebuf_r+0x18>

0800a06c <_fstat_r>:
 800a06c:	b538      	push	{r3, r4, r5, lr}
 800a06e:	4d07      	ldr	r5, [pc, #28]	@ (800a08c <_fstat_r+0x20>)
 800a070:	2300      	movs	r3, #0
 800a072:	4604      	mov	r4, r0
 800a074:	4608      	mov	r0, r1
 800a076:	4611      	mov	r1, r2
 800a078:	602b      	str	r3, [r5, #0]
 800a07a:	f7f8 f84f 	bl	800211c <_fstat>
 800a07e:	1c43      	adds	r3, r0, #1
 800a080:	d102      	bne.n	800a088 <_fstat_r+0x1c>
 800a082:	682b      	ldr	r3, [r5, #0]
 800a084:	b103      	cbz	r3, 800a088 <_fstat_r+0x1c>
 800a086:	6023      	str	r3, [r4, #0]
 800a088:	bd38      	pop	{r3, r4, r5, pc}
 800a08a:	bf00      	nop
 800a08c:	200009dc 	.word	0x200009dc

0800a090 <_isatty_r>:
 800a090:	b538      	push	{r3, r4, r5, lr}
 800a092:	4d06      	ldr	r5, [pc, #24]	@ (800a0ac <_isatty_r+0x1c>)
 800a094:	2300      	movs	r3, #0
 800a096:	4604      	mov	r4, r0
 800a098:	4608      	mov	r0, r1
 800a09a:	602b      	str	r3, [r5, #0]
 800a09c:	f7f8 f84e 	bl	800213c <_isatty>
 800a0a0:	1c43      	adds	r3, r0, #1
 800a0a2:	d102      	bne.n	800a0aa <_isatty_r+0x1a>
 800a0a4:	682b      	ldr	r3, [r5, #0]
 800a0a6:	b103      	cbz	r3, 800a0aa <_isatty_r+0x1a>
 800a0a8:	6023      	str	r3, [r4, #0]
 800a0aa:	bd38      	pop	{r3, r4, r5, pc}
 800a0ac:	200009dc 	.word	0x200009dc

0800a0b0 <_sbrk_r>:
 800a0b0:	b538      	push	{r3, r4, r5, lr}
 800a0b2:	4d06      	ldr	r5, [pc, #24]	@ (800a0cc <_sbrk_r+0x1c>)
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	4608      	mov	r0, r1
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	f7f8 f856 	bl	800216c <_sbrk>
 800a0c0:	1c43      	adds	r3, r0, #1
 800a0c2:	d102      	bne.n	800a0ca <_sbrk_r+0x1a>
 800a0c4:	682b      	ldr	r3, [r5, #0]
 800a0c6:	b103      	cbz	r3, 800a0ca <_sbrk_r+0x1a>
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	bd38      	pop	{r3, r4, r5, pc}
 800a0cc:	200009dc 	.word	0x200009dc

0800a0d0 <__assert_func>:
 800a0d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a0d2:	4614      	mov	r4, r2
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	4b09      	ldr	r3, [pc, #36]	@ (800a0fc <__assert_func+0x2c>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4605      	mov	r5, r0
 800a0dc:	68d8      	ldr	r0, [r3, #12]
 800a0de:	b14c      	cbz	r4, 800a0f4 <__assert_func+0x24>
 800a0e0:	4b07      	ldr	r3, [pc, #28]	@ (800a100 <__assert_func+0x30>)
 800a0e2:	9100      	str	r1, [sp, #0]
 800a0e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0e8:	4906      	ldr	r1, [pc, #24]	@ (800a104 <__assert_func+0x34>)
 800a0ea:	462b      	mov	r3, r5
 800a0ec:	f000 f82a 	bl	800a144 <fiprintf>
 800a0f0:	f000 f83a 	bl	800a168 <abort>
 800a0f4:	4b04      	ldr	r3, [pc, #16]	@ (800a108 <__assert_func+0x38>)
 800a0f6:	461c      	mov	r4, r3
 800a0f8:	e7f3      	b.n	800a0e2 <__assert_func+0x12>
 800a0fa:	bf00      	nop
 800a0fc:	200001a4 	.word	0x200001a4
 800a100:	0800a3fa 	.word	0x0800a3fa
 800a104:	0800a407 	.word	0x0800a407
 800a108:	0800a435 	.word	0x0800a435

0800a10c <_calloc_r>:
 800a10c:	b570      	push	{r4, r5, r6, lr}
 800a10e:	fba1 5402 	umull	r5, r4, r1, r2
 800a112:	b934      	cbnz	r4, 800a122 <_calloc_r+0x16>
 800a114:	4629      	mov	r1, r5
 800a116:	f7fe fe79 	bl	8008e0c <_malloc_r>
 800a11a:	4606      	mov	r6, r0
 800a11c:	b928      	cbnz	r0, 800a12a <_calloc_r+0x1e>
 800a11e:	4630      	mov	r0, r6
 800a120:	bd70      	pop	{r4, r5, r6, pc}
 800a122:	220c      	movs	r2, #12
 800a124:	6002      	str	r2, [r0, #0]
 800a126:	2600      	movs	r6, #0
 800a128:	e7f9      	b.n	800a11e <_calloc_r+0x12>
 800a12a:	462a      	mov	r2, r5
 800a12c:	4621      	mov	r1, r4
 800a12e:	f7fe fa21 	bl	8008574 <memset>
 800a132:	e7f4      	b.n	800a11e <_calloc_r+0x12>

0800a134 <malloc>:
 800a134:	4b02      	ldr	r3, [pc, #8]	@ (800a140 <malloc+0xc>)
 800a136:	4601      	mov	r1, r0
 800a138:	6818      	ldr	r0, [r3, #0]
 800a13a:	f7fe be67 	b.w	8008e0c <_malloc_r>
 800a13e:	bf00      	nop
 800a140:	200001a4 	.word	0x200001a4

0800a144 <fiprintf>:
 800a144:	b40e      	push	{r1, r2, r3}
 800a146:	b503      	push	{r0, r1, lr}
 800a148:	4601      	mov	r1, r0
 800a14a:	ab03      	add	r3, sp, #12
 800a14c:	4805      	ldr	r0, [pc, #20]	@ (800a164 <fiprintf+0x20>)
 800a14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a152:	6800      	ldr	r0, [r0, #0]
 800a154:	9301      	str	r3, [sp, #4]
 800a156:	f7ff fbd7 	bl	8009908 <_vfiprintf_r>
 800a15a:	b002      	add	sp, #8
 800a15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a160:	b003      	add	sp, #12
 800a162:	4770      	bx	lr
 800a164:	200001a4 	.word	0x200001a4

0800a168 <abort>:
 800a168:	b508      	push	{r3, lr}
 800a16a:	2006      	movs	r0, #6
 800a16c:	f000 f82c 	bl	800a1c8 <raise>
 800a170:	2001      	movs	r0, #1
 800a172:	f7f7 ff9f 	bl	80020b4 <_exit>

0800a176 <_raise_r>:
 800a176:	291f      	cmp	r1, #31
 800a178:	b538      	push	{r3, r4, r5, lr}
 800a17a:	4605      	mov	r5, r0
 800a17c:	460c      	mov	r4, r1
 800a17e:	d904      	bls.n	800a18a <_raise_r+0x14>
 800a180:	2316      	movs	r3, #22
 800a182:	6003      	str	r3, [r0, #0]
 800a184:	f04f 30ff 	mov.w	r0, #4294967295
 800a188:	bd38      	pop	{r3, r4, r5, pc}
 800a18a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a18c:	b112      	cbz	r2, 800a194 <_raise_r+0x1e>
 800a18e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a192:	b94b      	cbnz	r3, 800a1a8 <_raise_r+0x32>
 800a194:	4628      	mov	r0, r5
 800a196:	f000 f831 	bl	800a1fc <_getpid_r>
 800a19a:	4622      	mov	r2, r4
 800a19c:	4601      	mov	r1, r0
 800a19e:	4628      	mov	r0, r5
 800a1a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1a4:	f000 b818 	b.w	800a1d8 <_kill_r>
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d00a      	beq.n	800a1c2 <_raise_r+0x4c>
 800a1ac:	1c59      	adds	r1, r3, #1
 800a1ae:	d103      	bne.n	800a1b8 <_raise_r+0x42>
 800a1b0:	2316      	movs	r3, #22
 800a1b2:	6003      	str	r3, [r0, #0]
 800a1b4:	2001      	movs	r0, #1
 800a1b6:	e7e7      	b.n	800a188 <_raise_r+0x12>
 800a1b8:	2100      	movs	r1, #0
 800a1ba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a1be:	4620      	mov	r0, r4
 800a1c0:	4798      	blx	r3
 800a1c2:	2000      	movs	r0, #0
 800a1c4:	e7e0      	b.n	800a188 <_raise_r+0x12>
	...

0800a1c8 <raise>:
 800a1c8:	4b02      	ldr	r3, [pc, #8]	@ (800a1d4 <raise+0xc>)
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	6818      	ldr	r0, [r3, #0]
 800a1ce:	f7ff bfd2 	b.w	800a176 <_raise_r>
 800a1d2:	bf00      	nop
 800a1d4:	200001a4 	.word	0x200001a4

0800a1d8 <_kill_r>:
 800a1d8:	b538      	push	{r3, r4, r5, lr}
 800a1da:	4d07      	ldr	r5, [pc, #28]	@ (800a1f8 <_kill_r+0x20>)
 800a1dc:	2300      	movs	r3, #0
 800a1de:	4604      	mov	r4, r0
 800a1e0:	4608      	mov	r0, r1
 800a1e2:	4611      	mov	r1, r2
 800a1e4:	602b      	str	r3, [r5, #0]
 800a1e6:	f7f7 ff55 	bl	8002094 <_kill>
 800a1ea:	1c43      	adds	r3, r0, #1
 800a1ec:	d102      	bne.n	800a1f4 <_kill_r+0x1c>
 800a1ee:	682b      	ldr	r3, [r5, #0]
 800a1f0:	b103      	cbz	r3, 800a1f4 <_kill_r+0x1c>
 800a1f2:	6023      	str	r3, [r4, #0]
 800a1f4:	bd38      	pop	{r3, r4, r5, pc}
 800a1f6:	bf00      	nop
 800a1f8:	200009dc 	.word	0x200009dc

0800a1fc <_getpid_r>:
 800a1fc:	f7f7 bf42 	b.w	8002084 <_getpid>

0800a200 <_init>:
 800a200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a202:	bf00      	nop
 800a204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a206:	bc08      	pop	{r3}
 800a208:	469e      	mov	lr, r3
 800a20a:	4770      	bx	lr

0800a20c <_fini>:
 800a20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a20e:	bf00      	nop
 800a210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a212:	bc08      	pop	{r3}
 800a214:	469e      	mov	lr, r3
 800a216:	4770      	bx	lr
