LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY decode IS
PORT ( w : IN
STD_LOGIC_VECTOR(2 DOWNTO 0) ;
En : IN
STD_LOGIC ;
y : OUT STD_LOGIC_VECTOR(0 TO 7) ) ;
END decode ;

ARCHITECTURE Behavior OF decode IS
SIGNAL Enw : STD_LOGIC_VECTOR(3 DOWNTO 0) ;
BEGIN
Enw <= En & w ;
WITH Enw SELECT
y <= "10000000" WHEN "1000",
"01000000" WHEN "1001",
"00100000" WHEN "1010",
"00010000" WHEN "1011",
"00001000" WHEN "1100",
"00000100" WHEN "1101",
"00000010" WHEN "1110",
"00000001" WHEN "1111",
"00000000" WHEN OTHERS ;
END Behavior ;
registers
LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity reg IS
PORT (A : in std_logic_vector(7 DOWNTO 0); -- 8-bit A input
        res, clk : in std_logic ;
        Q : out std_logic_vector(7 DOWNTO 0)) ; -- 8-bit output
END reg;

-- A = 37, A(base2)=00100101
-- B = 29, B(base2)=00011101

ARCHITECTURE behavior OF reg IS
BEGIN
    PROCESS (res, clk)
    BEGIN
        IF res = '0' THEN
            Q <= "00000000";
        ELSIF (clk'EVENT AND clk = '1') THEN
            Q <= A ;
        END IF ;
    END PROCESS ;
END behavior ;