haslink	,	V_105
nr_controllers	,	V_133
spin_lock_init	,	F_82
mvebu_mbus_get_pcie_mem_aperture	,	F_65
pci_bus	,	V_30
PCI_CLASS_BRIDGE_PCI	,	V_61
mvebu_pcie_handle_membase_change	,	F_26
PCIE_WIN5_REMAP_OFF	,	V_16
mvebu_sw_pci_bridge_read	,	F_29
bar	,	V_82
dev	,	V_114
PCI_CLASS_REVISION	,	V_74
pci_scan_child_bus	,	F_46
mvebu_sw_pci_bridge	,	V_59
pna	,	V_151
irq_create_of_mapping	,	F_43
PCI_COMMAND_IO	,	V_25
io_attr	,	V_52
devfn	,	V_32
rangesz	,	V_150
mvebu_pcie_ops	,	V_123
size	,	V_12
of_node	,	V_158
bridge	,	V_42
GFP_KERNEL	,	V_160
device	,	V_64
of_n_addr_cells	,	F_58
PCIE_WIN04_REMAP_OFF	,	F_13
of_clk_get_by_name	,	F_79
__be32	,	T_8
scan	,	V_135
mvebu_pcie_handle_iobase_change	,	F_22
mbus_dram_target_info	,	V_10
ports	,	V_101
secondary_status	,	V_89
device_node	,	V_140
of_property_read_u32	,	F_73
pci_common_init	,	F_51
vendor	,	V_62
rlen	,	V_148
PCIE_CMD_OFF	,	V_24
where	,	V_33
DT_TYPE_MEM32	,	V_156
tgt	,	V_143
stat	,	V_7
controller	,	V_119
devm_ioremap_resource	,	F_55
u8	,	T_5
PCIE_STAT_LINK_DOWN	,	V_5
i	,	V_13
pci_create_root_bus	,	F_45
regs	,	V_142
ENOENT	,	V_157
"PCIe%d.%d: link down\n"	,	L_13
fls	,	F_14
mvebu_pcie_rd_conf	,	F_37
of_pci_get_devfn	,	F_76
cs	,	V_19
"marvell,pcie-lane"	,	L_7
mvebu_sw_pci_bridge_write	,	F_30
mvebu_pcie_link_up	,	F_1
nports	,	V_100
PCI_BASE_ADDRESS_1	,	V_81
phys_addr_t	,	T_4
PCI_BASE_ADDRESS_0	,	V_80
pcie	,	V_48
platform_device	,	V_139
ERR_PTR	,	F_54
PCIE_BAR_LO_OFF	,	F_9
mvebu_pcie	,	V_96
bus	,	V_31
__iomem	,	T_7
dn	,	V_168
align	,	V_126
primary_bus	,	V_87
DT_CPUADDR_TO_TARGET	,	F_61
iolimitupper	,	V_44
reg	,	V_94
mvebu_sw_pci_bridge_init	,	F_28
PCI_COMMAND	,	V_72
io_offset	,	V_109
kasprintf	,	F_75
PCIE_MASK_OFF	,	V_28
of_device_is_available	,	F_72
memwin_base	,	V_55
iobaseupper	,	V_45
ret	,	V_39
iowin_size	,	V_47
res	,	V_125
"failed to parse bus-range property: %d\n"	,	L_4
membase	,	V_54
PCI_ROM_ADDRESS1	,	V_93
"invalid I/O aperture size\n"	,	L_3
PCIBIOS_DEVICE_NOT_FOUND	,	V_104
spin_unlock_irqrestore	,	F_36
PCIE_CONF_DATA_OFF	,	V_37
pci_dev	,	V_113
ops	,	V_137
port	,	V_2
PCIE_WIN04_BASE_OFF	,	F_12
name	,	V_166
DT_FLAGS_TO_TYPE	,	F_60
child	,	V_159
iounmap	,	F_80
mvebu_pcie_scan_bus	,	F_44
bist	,	V_78
PCIE_STAT_OFF	,	V_4
cache_line_size	,	V_68
mvebu_pcie_driver	,	V_169
interface	,	V_75
sys	,	V_98
dev_err	,	F_67
rtype	,	V_154
align_resource	,	V_138
end	,	V_163
PCIE_WIN5_BASE_OFF	,	V_15
class	,	V_60
mask	,	V_23
memlimit	,	V_53
map_irq	,	V_136
conf_lock	,	V_106
PCI_COMMAND_MEMORY	,	V_26
start	,	V_50
PCI_PRIMARY_BUS	,	V_83
mv_mbus_dram_info	,	F_7
setup	,	V_134
mvebu_mbus_del_window	,	F_23
mvebu_pcie_setup	,	F_38
base	,	V_3
mvebu_mbus_add_window_by_id	,	F_27
"PCIe%d.%d: cannot get tgt/attr for mem window\n"	,	L_9
mvebu_pcie_set_local_dev_nr	,	F_5
realio	,	V_108
ENOMEM	,	V_161
mem_attr	,	V_58
secondary_bus	,	V_86
PCIBIOS_BAD_REGISTER_NUMBER	,	V_40
MARVELL_EMULATED_PCI_PCI_BRIDGE_ID	,	V_65
IORESOURCE_IO	,	V_127
dev_info	,	F_78
mvebu_pcie_hw_rd_conf	,	F_18
PCI_IO_RANGE_TYPE_32	,	V_69
hw	,	V_132
number	,	V_35
round_up	,	F_48
IO_SPACE_LIMIT	,	V_164
dram	,	V_11
pci_add_resource	,	F_40
val	,	V_34
clk	,	V_167
io	,	V_49
mem_target	,	V_57
PCI_VENDOR_ID_MARVELL	,	V_63
secondary_latency_timer	,	V_84
of_irq	,	V_117
header_type	,	V_66
cmd	,	V_22
PCI_COMMAND_MASTER	,	V_27
mvebu_pcie_port	,	V_1
mvebu_pcie_set_local_bus_nr	,	F_3
specifier	,	V_120
of_irq_map_pci	,	F_42
PCIE_CONF_ADDR	,	F_19
private_data	,	V_99
of_address_to_resource	,	F_53
flags	,	V_103
resource_size_t	,	T_6
range	,	V_147
of_get_property	,	F_57
PCI_PREF_MEMORY_BASE	,	V_91
PCI_IO_BASE	,	V_88
for_each_child_of_node	,	F_71
u16	,	T_3
mvebu_pcie_enable	,	F_50
mvebu_mbus_get_pcie_io_aperture	,	F_68
PCIE_WIN5_CTRL_OFF	,	V_14
clk_prepare_enable	,	F_81
cpuaddr	,	V_153
PCIE_STAT_DEV	,	V_9
PCIE_WIN04_CTRL_OFF	,	F_11
of_read_number	,	F_59
"PCIe%d.%d: cannot get tgt/attr for io window\n"	,	L_10
err	,	V_95
PCI_IO_BASE_UPPER16	,	V_92
max	,	F_49
io_target	,	V_51
platform_driver_probe	,	F_84
PCIE_BAR_HI_OFF	,	F_10
"invalid memory aperture size\n"	,	L_2
pci_sys_data	,	V_97
"PCIe%d.%d: link up\n"	,	L_12
PCI_VENDOR_ID	,	V_71
subordinate_bus	,	V_85
PCIE_MASK_ENABLE_INTS	,	V_29
EINVAL	,	V_152
PCI_SLOT	,	F_34
PCIBIOS_MIN_IO	,	V_162
__init	,	T_2
iowin_base	,	V_46
mvebu_pcie_map_registers	,	F_52
iobase	,	V_41
mvebu_pcie_align_resource	,	F_47
mbus_attr	,	V_20
mvebu_pcie_hw_wr_conf	,	F_20
"marvell,pcie-port"	,	L_5
"ignoring PCIe DT node, missing pcie-port property\n"	,	L_6
mvebu_pcie_map_irq	,	F_41
num_cs	,	V_17
pdev	,	V_121
pin	,	V_116
u32	,	T_1
hw_pci	,	V_131
"ranges"	,	L_1
sysdata	,	V_102
mvebu_mbus_add_window_remap_by_id	,	F_24
PCIE_CONF_ADDR_OFF	,	V_36
resource	,	V_124
DT_CPUADDR_TO_ATTR	,	F_62
"pcie%d.%d"	,	L_8
mvebu_pcie_init	,	F_83
mvebu_pcie_setup_wins	,	F_6
mvebu_pcie_find_port	,	F_32
oirq	,	V_118
iolimit	,	V_43
revision	,	V_76
SZ_1M	,	V_130
na	,	V_145
spin_lock_irqsave	,	F_35
SZ_64K	,	V_128
"PCIe%d.%d: cannot get clock\n"	,	L_14
mvebu_get_tgt_attr	,	F_56
busn	,	V_112
devm_kzalloc	,	F_64
"PCIe%d.%d: cannot map registers\n"	,	L_11
np	,	V_141
PCI_MEMORY_BASE	,	V_90
nr	,	V_6
nranges	,	V_149
ns	,	V_146
slot	,	V_115
sys_to_pcie	,	F_31
readw	,	F_16
mem	,	V_110
mbus_dram_target_id	,	V_21
pci_add_resource_offset	,	F_39
mbus_dram_window	,	V_18
IORESOURCE_MEM	,	V_129
attr	,	V_144
value	,	V_70
lane	,	V_165
busnr	,	V_122
of_pci_parse_bus_range	,	F_70
readl	,	F_2
writel	,	F_4
memwin_size	,	V_56
DT_TYPE_IO	,	V_155
PCI_CACHE_LINE_SIZE	,	V_77
mvebu_pcie_wr_conf	,	F_33
resources	,	V_107
dev_warn	,	F_74
pci_ioremap_io	,	F_25
writeb	,	F_21
latency_timer	,	V_79
mvebu_pcie_probe	,	F_63
command	,	V_73
writew	,	F_17
PCIE_BAR_CTRL_OFF	,	F_8
mvebu_pcie_setup_hw	,	F_15
PCIBIOS_SUCCESSFUL	,	V_38
mem_offset	,	V_111
resource_size	,	F_66
u64	,	T_9
min_t	,	F_69
PCI_HEADER_TYPE_BRIDGE	,	V_67
PCIE_STAT_BUS	,	V_8
IS_ERR	,	F_77
