<<<<<<< Updated upstream
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1672265629325 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672265629333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672265629350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672265629350 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1672265629547 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672265629555 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672265629726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672265629726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672265629726 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672265629726 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672265629732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672265629732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~LVDS41p/nCEO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672265629732 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672265629732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672265629969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672265629970 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1672265629977 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1672265629977 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      ADDR\[2\] " "   1.000      ADDR\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|DECFIFO " "   1.000 CPU_SM:u_CPU_SM\|DECFIFO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|INCNI " "   1.000 CPU_SM:u_CPU_SM\|INCNI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|INCNO " "   1.000 CPU_SM:u_CPU_SM\|INCNO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|PAS " "   1.000 CPU_SM:u_CPU_SM\|PAS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|PDS " "   1.000 CPU_SM:u_CPU_SM\|PDS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          LHW " "   1.000          LHW" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          LLW " "   1.000          LLW" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "   1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         SCLK " "   1.000         SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|INCBO_o " "   1.000 SCSI_SM:u_SCSI_SM\|INCBO_o" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " "   1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " "   1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " "   1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\] " "   1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1672265629977 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1672265629977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|BGACK " "Destination node CPU_SM:u_CPU_SM\|BGACK" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 34 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|BGACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|DACK_o " "Destination node SCSI_SM:u_SCSI_SM\|DACK_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|DACK_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|RE_o " "Destination node SCSI_SM:u_SCSI_SM\|RE_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 40 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|RE_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[4\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[3\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[1\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[2\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|INCFIFO " "Destination node CPU_SM:u_CPU_SM\|INCFIFO" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 60 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|INCFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Destination node registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1672265630056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672265630056 ""}  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630059 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PDS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PDS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS_O_ " "Destination node DS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCSI_SM:u_SCSI_SM\|nLS2CPU  " "Automatically promoted node SCSI_SM:u_SCSI_SM\|nLS2CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_DSACK~4 " "Destination node _DSACK~4" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 36 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { _DSACK~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|CDSACK_~0 " "Destination node SCSI_SM:u_SCSI_SM\|CDSACK_~0" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|CDSACK_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672265630060 ""}  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 80 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|nLS2CPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672265630060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672265630207 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672265630210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672265630213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672265630215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672265630221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672265630226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672265630227 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672265630227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672265630278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672265630281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672265630281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672265630322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672265630701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672265631038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672265631045 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672265632175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672265632175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672265632327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672265634057 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672265634057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672265635273 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.42 " "Total time spent on timing analysis during the Fitter is 1.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672265635295 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672265635303 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_INT 0 " "Pin \"_INT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BR 0 " "Pin \"_BR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSX0 0 " "Pin \"_CSX0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSX1 0 " "Pin \"_CSX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIZ1 0 " "Pin \"SIZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_W 0 " "Pin \"R_W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AS 0 " "Pin \"_AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DS 0 " "Pin \"_DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[0\] 0 " "Pin \"_DSACK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[1\] 0 " "Pin \"_DSACK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[8\] 0 " "Pin \"DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[9\] 0 " "Pin \"DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[10\] 0 " "Pin \"DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[11\] 0 " "Pin \"DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[12\] 0 " "Pin \"DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[13\] 0 " "Pin \"DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[14\] 0 " "Pin \"DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[15\] 0 " "Pin \"DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[16\] 0 " "Pin \"DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[17\] 0 " "Pin \"DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[18\] 0 " "Pin \"DATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[19\] 0 " "Pin \"DATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[20\] 0 " "Pin \"DATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[21\] 0 " "Pin \"DATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[22\] 0 " "Pin \"DATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[23\] 0 " "Pin \"DATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[24\] 0 " "Pin \"DATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[25\] 0 " "Pin \"DATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[26\] 0 " "Pin \"DATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[27\] 0 " "Pin \"DATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[28\] 0 " "Pin \"DATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[29\] 0 " "Pin \"DATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[30\] 0 " "Pin \"DATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[31\] 0 " "Pin \"DATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BGACK 0 " "Pin \"_BGACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[0\] 0 " "Pin \"PD_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[1\] 0 " "Pin \"PD_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[2\] 0 " "Pin \"PD_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[3\] 0 " "Pin \"PD_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[4\] 0 " "Pin \"PD_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[5\] 0 " "Pin \"PD_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[6\] 0 " "Pin \"PD_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[7\] 0 " "Pin \"PD_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[8\] 0 " "Pin \"PD_PORT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[9\] 0 " "Pin \"PD_PORT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[10\] 0 " "Pin \"PD_PORT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[11\] 0 " "Pin \"PD_PORT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[12\] 0 " "Pin \"PD_PORT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[13\] 0 " "Pin \"PD_PORT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[14\] 0 " "Pin \"PD_PORT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[15\] 0 " "Pin \"PD_PORT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DMAEN 0 " "Pin \"_DMAEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DACK 0 " "Pin \"_DACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOR 0 " "Pin \"_IOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOW 0 " "Pin \"_IOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSS 0 " "Pin \"_CSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_RD 0 " "Pin \"_LED_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_WR 0 " "Pin \"_LED_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_DMA 0 " "Pin \"_LED_DMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672265635335 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1672265635335 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672265635951 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672265636033 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672265636477 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672265636653 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[8\] a permanently disabled " "Pin PD_PORT\[8\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[8] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[8\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[9\] a permanently disabled " "Pin PD_PORT\[9\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[9] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[9\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[10\] a permanently disabled " "Pin PD_PORT\[10\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[10] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[10\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[11\] a permanently disabled " "Pin PD_PORT\[11\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[11] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[11\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[12\] a permanently disabled " "Pin PD_PORT\[12\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[12] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[12\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[13\] a permanently disabled " "Pin PD_PORT\[13\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[13] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[13\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[14\] a permanently disabled " "Pin PD_PORT\[14\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[14] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[14\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[15\] a permanently disabled " "Pin PD_PORT\[15\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[15] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[15\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1672265636697 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1672265636697 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1672265636700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672265636841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672265637074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 22:13:57 2022 " "Processing ended: Wed Dec 28 22:13:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672265637074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672265637074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672265637074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672265637074 ""}
=======
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1672353658488 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672353658497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672353658547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672353658549 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672353658757 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672353658767 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672353658994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672353658994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1672353658994 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1672353658994 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1454 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672353659004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1455 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672353659004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1672353659004 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1672353659004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672353659220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672353659220 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672353659228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|BGACK " "Destination node CPU_SM:u_CPU_SM\|BGACK" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 34 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|BGACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|DACK_o " "Destination node SCSI_SM:u_SCSI_SM\|DACK_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|DACK_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|RE_o " "Destination node SCSI_SM:u_SCSI_SM\|RE_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 40 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|RE_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[4\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[3\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[1\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[2\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 166 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|INCFIFO " "Destination node CPU_SM:u_CPU_SM\|INCFIFO" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 60 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|INCFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Destination node registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1672353659260 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672353659260 ""}  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659260 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672353659261 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PDS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PDS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS_O_ " "Destination node DS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672353659261 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCSI_SM:u_SCSI_SM\|nLS2CPU  " "Automatically promoted node SCSI_SM:u_SCSI_SM\|nLS2CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_DSACK~4 " "Destination node _DSACK~4" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 36 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { _DSACK~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|CDSACK_~0 " "Destination node SCSI_SM:u_SCSI_SM\|CDSACK_~0" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|CDSACK_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1672353659261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1672353659261 ""}  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 80 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|nLS2CPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1672353659261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672353659406 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672353659407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1672353659408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672353659410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672353659413 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672353659420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672353659423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672353659424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672353659487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1672353659488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672353659488 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672353659531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672353659934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672353660257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672353660265 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672353661548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672353661549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672353661706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1672353663528 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672353663528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672353664958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1672353664960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672353664960 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1672353664975 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672353664979 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_INT 0 " "Pin \"_INT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BR 0 " "Pin \"_BR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIZ1 0 " "Pin \"SIZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_W 0 " "Pin \"R_W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AS 0 " "Pin \"_AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DS 0 " "Pin \"_DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[0\] 0 " "Pin \"_DSACK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[1\] 0 " "Pin \"_DSACK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[8\] 0 " "Pin \"DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[9\] 0 " "Pin \"DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[10\] 0 " "Pin \"DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[11\] 0 " "Pin \"DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[12\] 0 " "Pin \"DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[13\] 0 " "Pin \"DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[14\] 0 " "Pin \"DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[15\] 0 " "Pin \"DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[16\] 0 " "Pin \"DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[17\] 0 " "Pin \"DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[18\] 0 " "Pin \"DATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[19\] 0 " "Pin \"DATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[20\] 0 " "Pin \"DATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[21\] 0 " "Pin \"DATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[22\] 0 " "Pin \"DATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[23\] 0 " "Pin \"DATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[24\] 0 " "Pin \"DATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[25\] 0 " "Pin \"DATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[26\] 0 " "Pin \"DATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[27\] 0 " "Pin \"DATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[28\] 0 " "Pin \"DATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[29\] 0 " "Pin \"DATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[30\] 0 " "Pin \"DATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[31\] 0 " "Pin \"DATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BGACK 0 " "Pin \"_BGACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[0\] 0 " "Pin \"PD_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[1\] 0 " "Pin \"PD_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[2\] 0 " "Pin \"PD_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[3\] 0 " "Pin \"PD_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[4\] 0 " "Pin \"PD_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[5\] 0 " "Pin \"PD_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[6\] 0 " "Pin \"PD_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[7\] 0 " "Pin \"PD_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DMAEN 0 " "Pin \"_DMAEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DACK 0 " "Pin \"_DACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOR 0 " "Pin \"_IOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOW 0 " "Pin \"_IOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSS 0 " "Pin \"_CSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_RD 0 " "Pin \"_LED_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_WR 0 " "Pin \"_LED_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_DMA 0 " "Pin \"_LED_DMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OWN_ 0 " "Pin \"OWN_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OE_ 0 " "Pin \"DATA_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1672353665006 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1672353665006 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672353665425 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672353665460 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672353665871 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672353666043 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1672353666067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672353666198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672353666438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 22:41:06 2022 " "Processing ended: Thu Dec 29 22:41:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672353666438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672353666438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672353666438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672353666438 ""}
>>>>>>> Stashed changes
