// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/27/2023 19:24:48"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Top (
	clock,
	reset,
	start,
	processorReady,
	processDone);
input 	clock;
input 	reset;
input 	start;
output 	processorReady;
output 	processDone;

// Design Ports Information
// processorReady	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// processDone	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("main_v.sdo");
// synopsys translate_on

wire \multi_core_processor|core[0].CPU|alu|Add0~23_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~0 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~1 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~2 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~3 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~4 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~5 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~6 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~7 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~8 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~9 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~10 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~11 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~4_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~6_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~8_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~10_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~14_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~16_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~0_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~6_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~8_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~10_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~12_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~14_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~28 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~27_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~30_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~31 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~33_combout ;
wire \IM|memory~0_combout ;
wire \IM|memory~5_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1~regout ;
wire \IM|memory~7_combout ;
wire \IM|memory~8_combout ;
wire \IM|memory~9_combout ;
wire \IM|memory~10_combout ;
wire \IM|memory~11_combout ;
wire \IM|memory~12_combout ;
wire \IM|memory~13_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~15_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~17_combout ;
wire \IM|memory~14_combout ;
wire \IM|memory~15_combout ;
wire \IM|memory~18_combout ;
wire \IM|memory~21_combout ;
wire \IM|memory~23_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~23_combout ;
wire \IM|memory~26_combout ;
wire \IM|memory~27_combout ;
wire \IM|memory~28_combout ;
wire \IM|memory~29_combout ;
wire \IM|memory~30_combout ;
wire \IM|memory~31_combout ;
wire \IM|memory~32_combout ;
wire \IM|memory~33_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~84_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr18~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~89_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~99_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr12~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux3~2_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~0_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~1_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~2_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~3_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~4_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~6_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~6_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~6_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~7_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~4_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~10_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~43_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~3_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~58_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~111_combout ;
wire \dataMemWrEn~0_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~18_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~19_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~19_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~20_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~22_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~22_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~24_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~26_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~32_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~35_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~9_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~10_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~26_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~28_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~29_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~32_combout ;
wire \IM|memory~39_combout ;
wire \multi_core_processor|core[0].CPU|RL|temp[11]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \start~combout ;
wire \currentState~8_combout ;
wire \currentState.process_exicute~regout ;
wire \InsAddr[3]~7_combout ;
wire \InsAddr[1]~5_combout ;
wire \IM|memory~3_combout ;
wire \IM|memory~2_combout ;
wire \IM|memory~4_combout ;
wire \IM|memory~1_combout ;
wire \IM|memory~6_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~13_combout ;
wire \reset~combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~82_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~30_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~24_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~122_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~117_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~5_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~118_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~120_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~86_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~83_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~108_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~112_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~98_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC3~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~97_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~103_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~95_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr8~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~125_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STR1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~110_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~93_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STR2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~94_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~104_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr18~3_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~107_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~123_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~124_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr18~4_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~121_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~90_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~87_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~100_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~116_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~88_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~101_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr18~2_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr18~combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~92_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector2~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector2~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~13_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~115_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|IR|temp[1]~0_combout ;
wire \multi_core_processor|core[0].CPU|IR|temp[1]~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr12~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ;
wire \multi_core_processor|core[0].CPU|IR|temp[1]~2_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~109_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout ;
wire \multi_core_processor|core[0].CPU|PC|value[1]~2_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr9~1_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~12_cout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~13_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr3~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~114_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~113_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ;
wire \multi_core_processor|core[0].CPU|R|temp~24_combout ;
wire \multi_core_processor|core[0].CPU|R1|temp[0]~feeder_combout ;
wire \multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~0_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~26_combout ;
wire \multi_core_processor|core[0].CPU|RC|value[4]~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~6_combout ;
wire \multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ;
wire \multi_core_processor|core[0].CPU|R|temp[4]~13_combout ;
wire \DataMemIn[0]~8_combout ;
wire \multi_core_processor|core[0].CPU|AR|temp[0]~feeder_combout ;
wire \multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ;
wire \MemAddr[0]~0_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~1 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~2_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~25_combout ;
wire \multi_core_processor|core[0].CPU|RQ|value[1]~feeder_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~106_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ;
wire \multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~1 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~2_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~25_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~105_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~0_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~26_combout ;
wire \multi_core_processor|core[0].CPU|RP|value[9]~0_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~1 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~2_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~25_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~4_combout ;
wire \DataMemIn[1]~7_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~3 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~4_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~24_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~4_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~2_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~23_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~23_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~4_combout ;
wire \DataMemIn[3]~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~2_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~3_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mux1~0_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~31_combout ;
wire \~GND~combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~2_combout ;
wire \DataMemIn[5]~3_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~15_combout ;
wire \MemAddr[6]~6_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~3 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~5 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~7 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~9 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~10_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~21_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~11 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~12_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux5~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux5~1_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~21_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~3 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~4_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~24_combout ;
wire \multi_core_processor|core[0].CPU|RQ|value[2]~feeder_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~5 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~7 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~9 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~11 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~13 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~15 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~16_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~18_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr11~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~2_combout ;
wire \multi_core_processor|core[0].CPU|RL|temp[8]~feeder_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~1_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux3~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux3~4_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~15 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~16_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~18_combout ;
wire \DataMemIn[7]~1_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~29_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~36_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~26 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~27_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~38 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~44_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~8_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~8_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~8_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~8_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~8_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~6_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~17_combout ;
wire \multi_core_processor|core[0].CPU|R1|temp[10]~feeder_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~6_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~7_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~17 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~27_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~29_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~28 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~30_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~32_combout ;
wire \multi_core_processor|core[0].CPU|R|temp[10]~feeder_combout ;
wire \DataMemIn[10]~10_combout ;
wire \MemAddr[10]~10_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|bus|Mux0~2_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux0~3_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~17 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~28 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~30_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~32_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~31 ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~33_combout ;
wire \multi_core_processor|core[0].CPU|RQ|Add0~35_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux0~4_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~31 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~33_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~35_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \multi_core_processor|core[0].CPU|bus|Mux0~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux0~1_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux0~5_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~18_combout ;
wire \DataMemIn[11]~11_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~4_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux1~8_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~0 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~1 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~2 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~3 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~4 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~5 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~6 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~7 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~8 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~9 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~10 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~11 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~55_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~56_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~50_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~45 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~51_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~12_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~48_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~49_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~11_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~63_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~64_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~2_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~28 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~29_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~34_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~35_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~0_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~30 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~37_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~41_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~42_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~10_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|bus|Mux2~2_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux2~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux2~4_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~21_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~2_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~5 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~6_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~23_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~7 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~8_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~22_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~9 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~11 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~12_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~20_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~13 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~15 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~17 ;
wire \multi_core_processor|core[0].CPU|RP|Add0~27_combout ;
wire \multi_core_processor|core[0].CPU|RP|Add0~29_combout ;
wire \multi_core_processor|core[0].CPU|R|temp[9]~feeder_combout ;
wire \DataMemIn[9]~9_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \multi_core_processor|core[0].CPU|bus|Mux2~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux2~1_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux2~5_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~16_combout ;
wire \MemAddr[9]~9_combout ;
wire \DataMemIn[8]~0_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \multi_core_processor|core[0].CPU|bus|Mux3~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux3~1_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux3~5_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~12_combout ;
wire \MemAddr[8]~8_combout ;
wire \DataMemIn[6]~2_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \multi_core_processor|core[0].CPU|bus|Mux5~2_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux5~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux5~4_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux5~5_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~20_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~13 ;
wire \multi_core_processor|core[0].CPU|RC|Add0~14_combout ;
wire \multi_core_processor|core[0].CPU|RC|Add0~19_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~0_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~2_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux4~4_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~14_combout ;
wire \MemAddr[7]~7_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~4_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux6~7_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~5_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~22 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~24 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~25_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~61_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~65_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~3_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~dataout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~57_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~66_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~4_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|R|temp~19_combout ;
wire \MemAddr[5]~5_combout ;
wire \DataMemIn[4]~4_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~3_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~4_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux7~7_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~20_combout ;
wire \MemAddr[4]~4_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~6_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux8~7_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~21_combout ;
wire \MemAddr[3]~3_combout ;
wire \DataMemIn[2]~6_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~6_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~7_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~22_combout ;
wire \MemAddr[2]~2_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~5_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~6_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~7_combout ;
wire \multi_core_processor|core[0].CPU|R|temp~23_combout ;
wire \MemAddr[1]~1_combout ;
wire \DM|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~7_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~8_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~9_combout ;
wire \multi_core_processor|core[0].CPU|bus|Mux11~10_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~dataout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~32_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~33_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~9_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~14 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~15_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~39_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~40_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~8_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|bus|Mux10~2_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~9_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~16 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~17_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~46_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~47_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~7_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|bus|Mux9~2_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~8_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~18 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~19_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~53_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~54_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp~6_combout ;
wire \multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~20 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~21_combout ;
wire \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \multi_core_processor|core[0].CPU|alu|Add0~59_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~60_combout ;
wire \multi_core_processor|core[0].CPU|alu|Add0~62_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~5_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~0_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~1_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~2_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~4_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~6_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~7_combout ;
wire \multi_core_processor|core[0].CPU|Z|temp~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~91_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1~regout ;
wire \multi_core_processor|core[0].CPU|IR|temp[1]~3_combout ;
wire \multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~1 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~2_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~102_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~21_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~119_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~96_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ;
wire \multi_core_processor|core[0].CPU|PC|value[1]~0_combout ;
wire \multi_core_processor|core[0].CPU|PC|value[1]~1_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~3 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~5 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~6_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~23_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~7 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~9 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~11 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~13 ;
wire \multi_core_processor|core[0].CPU|PC|Add0~14_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~16_combout ;
wire \InsAddr[7]~0_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~12_combout ;
wire \IM|memory~37_combout ;
wire \IM|memory~34_combout ;
wire \IM|memory~35_combout ;
wire \IM|memory~36_combout ;
wire \IM|memory~38_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~33_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~0_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~20_combout ;
wire \InsAddr[0]~4_combout ;
wire \IM|memory~19_combout ;
wire \IM|memory~20_combout ;
wire \IM|memory~22_combout ;
wire \IM|memory~24_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~22_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~8_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~19_combout ;
wire \InsAddr[4]~3_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~27_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~14_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~4_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~22_combout ;
wire \InsAddr[2]~6_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~16_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~18_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~19_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~20_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~10_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~18_combout ;
wire \InsAddr[5]~2_combout ;
wire \IM|memory~16_combout ;
wire \IM|memory~40_combout ;
wire \IM|memory~17_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~21_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~12_combout ;
wire \multi_core_processor|core[0].CPU|PC|Add0~17_combout ;
wire \InsAddr[6]~1_combout ;
wire \IM|memory~25_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~31_combout ;
wire \multi_core_processor|core[2].CPU|IR|temp~25_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector1~0_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ;
wire \currentState~6_combout ;
wire \currentState~7_combout ;
wire \currentState.idle~regout ;
wire \processStart~combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~6_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~7_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Decoder0~12_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~4_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~5_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|Selector0~8_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState~81_combout ;
wire \multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ;
wire [7:0] \multi_core_processor|core[0].CPU|PC|value ;
wire [7:0] \IM|addr_reg ;
wire [11:0] \multi_core_processor|core[0].CPU|RC|value ;
wire [11:0] \multi_core_processor|core[0].CPU|AR|temp ;
wire [7:0] \multi_core_processor|core[0].CPU|IR|temp ;
wire [11:0] \multi_core_processor|core[0].CPU|R|temp ;
wire [11:0] \multi_core_processor|core[0].CPU|RL|temp ;
wire [11:0] \multi_core_processor|core[0].CPU|RP|value ;
wire [11:0] \multi_core_processor|core[0].CPU|RQ|value ;
wire [11:0] \multi_core_processor|core[0].CPU|R1|temp ;

wire [1:0] \DM|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \DM|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \DM|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \DM|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [1:0] \DM|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [35:0] \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \DM|memory_rtl_0|auto_generated|ram_block1a7~portadataout  = \DM|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a8  = \DM|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \DM|memory_rtl_0|auto_generated|ram_block1a5~portadataout  = \DM|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a6  = \DM|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \DM|memory_rtl_0|auto_generated|ram_block1a3~portadataout  = \DM|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a4  = \DM|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \DM|memory_rtl_0|auto_generated|ram_block1a1~portadataout  = \DM|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a2  = \DM|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \DM|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a9  = \DM|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~0  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~1  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~2  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~3  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~4  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~5  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~6  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~7  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~8  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~9  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~10  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~11  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~dataout  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT1  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT2  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT3  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT4  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT5  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT6  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT7  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT8  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT9  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT10  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT11  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT12  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT13  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT14  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT15  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT16  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT17  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT18  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT19  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT20  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT21  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT22  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT23  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \DM|memory_rtl_0|auto_generated|ram_block1a10~portadataout  = \DM|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \DM|memory_rtl_0|auto_generated|ram_block1a11  = \DM|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~0  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~1  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~2  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~3  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~4  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~5  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~6  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~7  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~8  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~9  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~10  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~11  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~dataout  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT1  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT2  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT3  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT4  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT5  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT6  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT7  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT8  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT9  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT10  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT11  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT12  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT13  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT14  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT15  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT16  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT17  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT18  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT19  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT20  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT21  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT22  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT23  = \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCFF_X34_Y27_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [8]));

// Location: LCFF_X33_Y27_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [7]));

// Location: LCFF_X34_Y26_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [7]));

// Location: LCFF_X34_Y26_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [6]));

// Location: LCFF_X33_Y26_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [4]));

// Location: LCFF_X33_Y27_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [4]));

// Location: LCFF_X33_Y27_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [2]));

// Location: LCFF_X34_Y26_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [0]));

// Location: LCCOMB_X36_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~23 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~23_combout  = ((\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout  $ (\multi_core_processor|core[0].CPU|alu|Add0~5_combout  $ (!\multi_core_processor|core[0].CPU|alu|Add0~22 )))) # (GND)
// \multi_core_processor|core[0].CPU|alu|Add0~24  = CARRY((\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~5_combout ) # (!\multi_core_processor|core[0].CPU|alu|Add0~22 ))) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~5_combout  & !\multi_core_processor|core[0].CPU|alu|Add0~22 )))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~22 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~23_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~24 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~23 .lut_mask = 16'h698E;
defparam \multi_core_processor|core[0].CPU|alu|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y27_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [10]));

// Location: LCFF_X34_Y27_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [11]));

// Location: LCCOMB_X36_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~4_combout  = (\multi_core_processor|core[0].CPU|RC|value [2] & (\multi_core_processor|core[0].CPU|RC|Add0~3  $ (GND))) # (!\multi_core_processor|core[0].CPU|RC|value [2] & 
// (!\multi_core_processor|core[0].CPU|RC|Add0~3  & VCC))
// \multi_core_processor|core[0].CPU|RC|Add0~5  = CARRY((\multi_core_processor|core[0].CPU|RC|value [2] & !\multi_core_processor|core[0].CPU|RC|Add0~3 ))

	.dataa(\multi_core_processor|core[0].CPU|RC|value [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~3 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~4_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~5 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~4 .lut_mask = 16'hA50A;
defparam \multi_core_processor|core[0].CPU|RC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~6_combout  = (\multi_core_processor|core[0].CPU|RC|value [3] & (!\multi_core_processor|core[0].CPU|RC|Add0~5 )) # (!\multi_core_processor|core[0].CPU|RC|value [3] & ((\multi_core_processor|core[0].CPU|RC|Add0~5 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RC|Add0~7  = CARRY((!\multi_core_processor|core[0].CPU|RC|Add0~5 ) # (!\multi_core_processor|core[0].CPU|RC|value [3]))

	.dataa(\multi_core_processor|core[0].CPU|RC|value [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~5 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~6_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~7 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~6 .lut_mask = 16'h5A5F;
defparam \multi_core_processor|core[0].CPU|RC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~8_combout  = (\multi_core_processor|core[0].CPU|RC|value [4] & (\multi_core_processor|core[0].CPU|RC|Add0~7  $ (GND))) # (!\multi_core_processor|core[0].CPU|RC|value [4] & 
// (!\multi_core_processor|core[0].CPU|RC|Add0~7  & VCC))
// \multi_core_processor|core[0].CPU|RC|Add0~9  = CARRY((\multi_core_processor|core[0].CPU|RC|value [4] & !\multi_core_processor|core[0].CPU|RC|Add0~7 ))

	.dataa(\multi_core_processor|core[0].CPU|RC|value [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~7 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~8_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~9 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~8 .lut_mask = 16'hA50A;
defparam \multi_core_processor|core[0].CPU|RC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~10_combout  = (\multi_core_processor|core[0].CPU|RP|value [5] & (!\multi_core_processor|core[0].CPU|RP|Add0~9 )) # (!\multi_core_processor|core[0].CPU|RP|value [5] & ((\multi_core_processor|core[0].CPU|RP|Add0~9 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RP|Add0~11  = CARRY((!\multi_core_processor|core[0].CPU|RP|Add0~9 ) # (!\multi_core_processor|core[0].CPU|RP|value [5]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~9 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~10_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~11 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~10 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RP|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~14 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~14_combout  = (\multi_core_processor|core[0].CPU|RP|value [7] & (!\multi_core_processor|core[0].CPU|RP|Add0~13 )) # (!\multi_core_processor|core[0].CPU|RP|value [7] & ((\multi_core_processor|core[0].CPU|RP|Add0~13 
// ) # (GND)))
// \multi_core_processor|core[0].CPU|RP|Add0~15  = CARRY((!\multi_core_processor|core[0].CPU|RP|Add0~13 ) # (!\multi_core_processor|core[0].CPU|RP|value [7]))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~13 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~14_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~15 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~14 .lut_mask = 16'h5A5F;
defparam \multi_core_processor|core[0].CPU|RP|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~16 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~16_combout  = (\multi_core_processor|core[0].CPU|RP|value [8] & (\multi_core_processor|core[0].CPU|RP|Add0~15  $ (GND))) # (!\multi_core_processor|core[0].CPU|RP|value [8] & 
// (!\multi_core_processor|core[0].CPU|RP|Add0~15  & VCC))
// \multi_core_processor|core[0].CPU|RP|Add0~17  = CARRY((\multi_core_processor|core[0].CPU|RP|value [8] & !\multi_core_processor|core[0].CPU|RP|Add0~15 ))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~15 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~16_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~17 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~16 .lut_mask = 16'hA50A;
defparam \multi_core_processor|core[0].CPU|RP|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~0_combout  = \multi_core_processor|core[0].CPU|RQ|value [0] $ (VCC)
// \multi_core_processor|core[0].CPU|RQ|Add0~1  = CARRY(\multi_core_processor|core[0].CPU|RQ|value [0])

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~0_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~1 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~0 .lut_mask = 16'h55AA;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~6_combout  = (\multi_core_processor|core[0].CPU|RQ|value [3] & (!\multi_core_processor|core[0].CPU|RQ|Add0~5 )) # (!\multi_core_processor|core[0].CPU|RQ|value [3] & ((\multi_core_processor|core[0].CPU|RQ|Add0~5 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RQ|Add0~7  = CARRY((!\multi_core_processor|core[0].CPU|RQ|Add0~5 ) # (!\multi_core_processor|core[0].CPU|RQ|value [3]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~5 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~6_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~7 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~6 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~8_combout  = (\multi_core_processor|core[0].CPU|RQ|value [4] & (\multi_core_processor|core[0].CPU|RQ|Add0~7  $ (GND))) # (!\multi_core_processor|core[0].CPU|RQ|value [4] & 
// (!\multi_core_processor|core[0].CPU|RQ|Add0~7  & VCC))
// \multi_core_processor|core[0].CPU|RQ|Add0~9  = CARRY((\multi_core_processor|core[0].CPU|RQ|value [4] & !\multi_core_processor|core[0].CPU|RQ|Add0~7 ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~7 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~8_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~9 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~8 .lut_mask = 16'hA50A;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~10_combout  = (\multi_core_processor|core[0].CPU|RQ|value [5] & (!\multi_core_processor|core[0].CPU|RQ|Add0~9 )) # (!\multi_core_processor|core[0].CPU|RQ|value [5] & ((\multi_core_processor|core[0].CPU|RQ|Add0~9 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RQ|Add0~11  = CARRY((!\multi_core_processor|core[0].CPU|RQ|Add0~9 ) # (!\multi_core_processor|core[0].CPU|RQ|value [5]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~9 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~10_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~11 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~10 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~12_combout  = (\multi_core_processor|core[0].CPU|RQ|value [6] & (\multi_core_processor|core[0].CPU|RQ|Add0~11  $ (GND))) # (!\multi_core_processor|core[0].CPU|RQ|value [6] & 
// (!\multi_core_processor|core[0].CPU|RQ|Add0~11  & VCC))
// \multi_core_processor|core[0].CPU|RQ|Add0~13  = CARRY((\multi_core_processor|core[0].CPU|RQ|value [6] & !\multi_core_processor|core[0].CPU|RQ|Add0~11 ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~11 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~12_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~13 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~12 .lut_mask = 16'hA50A;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~14 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~14_combout  = (\multi_core_processor|core[0].CPU|RQ|value [7] & (!\multi_core_processor|core[0].CPU|RQ|Add0~13 )) # (!\multi_core_processor|core[0].CPU|RQ|value [7] & ((\multi_core_processor|core[0].CPU|RQ|Add0~13 
// ) # (GND)))
// \multi_core_processor|core[0].CPU|RQ|Add0~15  = CARRY((!\multi_core_processor|core[0].CPU|RQ|Add0~13 ) # (!\multi_core_processor|core[0].CPU|RQ|value [7]))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~13 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~14_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~15 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~14 .lut_mask = 16'h5A5F;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~27 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~27_combout  = (\multi_core_processor|core[0].CPU|RP|value [9] & (!\multi_core_processor|core[0].CPU|RP|Add0~17 )) # (!\multi_core_processor|core[0].CPU|RP|value [9] & ((\multi_core_processor|core[0].CPU|RP|Add0~17 
// ) # (GND)))
// \multi_core_processor|core[0].CPU|RP|Add0~28  = CARRY((!\multi_core_processor|core[0].CPU|RP|Add0~17 ) # (!\multi_core_processor|core[0].CPU|RP|value [9]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~17 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~27_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~28 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~27 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RP|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~27 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~27_combout  = (\multi_core_processor|core[0].CPU|RQ|value [9] & (!\multi_core_processor|core[0].CPU|RQ|Add0~17 )) # (!\multi_core_processor|core[0].CPU|RQ|value [9] & ((\multi_core_processor|core[0].CPU|RQ|Add0~17 
// ) # (GND)))
// \multi_core_processor|core[0].CPU|RQ|Add0~28  = CARRY((!\multi_core_processor|core[0].CPU|RQ|Add0~17 ) # (!\multi_core_processor|core[0].CPU|RQ|value [9]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~17 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~27_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~28 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~27 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~30 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~30_combout  = (\multi_core_processor|core[0].CPU|RP|value [10] & (\multi_core_processor|core[0].CPU|RP|Add0~28  $ (GND))) # (!\multi_core_processor|core[0].CPU|RP|value [10] & 
// (!\multi_core_processor|core[0].CPU|RP|Add0~28  & VCC))
// \multi_core_processor|core[0].CPU|RP|Add0~31  = CARRY((\multi_core_processor|core[0].CPU|RP|value [10] & !\multi_core_processor|core[0].CPU|RP|Add0~28 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~28 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~30_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~31 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~30 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RP|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~33 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~33_combout  = \multi_core_processor|core[0].CPU|RP|Add0~31  $ (\multi_core_processor|core[0].CPU|RP|value [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|RP|value [11]),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~31 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~33 .lut_mask = 16'h0FF0;
defparam \multi_core_processor|core[0].CPU|RP|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \IM|memory~0 (
// Equation(s):
// \IM|memory~0_combout  = (\IM|addr_reg [1] & (\IM|addr_reg [2] $ (((\IM|addr_reg [3] & !\IM|addr_reg [0]))))) # (!\IM|addr_reg [1] & ((\IM|addr_reg [3] & (\IM|addr_reg [2] & !\IM|addr_reg [0])) # (!\IM|addr_reg [3] & ((\IM|addr_reg [0])))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~0 .lut_mask = 16'h8D68;
defparam \IM|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneii_lcell_comb \IM|memory~5 (
// Equation(s):
// \IM|memory~5_combout  = (\IM|addr_reg [2] & (\IM|addr_reg [4] & (!\IM|addr_reg [1] & \IM|addr_reg [0]))) # (!\IM|addr_reg [2] & (\IM|addr_reg [1] & ((!\IM|addr_reg [0]) # (!\IM|addr_reg [4]))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~5 .lut_mask = 16'h1850;
defparam \IM|memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~84_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1~regout ));

// Location: LCFF_X32_Y25_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1~regout ));

// Location: LCCOMB_X32_Y29_N4
cycloneii_lcell_comb \IM|memory~7 (
// Equation(s):
// \IM|memory~7_combout  = (\IM|addr_reg [0] & ((\IM|addr_reg [1]) # ((!\IM|addr_reg [2] & !\IM|addr_reg [3])))) # (!\IM|addr_reg [0] & (!\IM|addr_reg [2] & (\IM|addr_reg [3])))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [3]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~7 .lut_mask = 16'hF144;
defparam \IM|memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneii_lcell_comb \IM|memory~8 (
// Equation(s):
// \IM|memory~8_combout  = (\IM|addr_reg [0] & (\IM|addr_reg [1] $ (((\IM|addr_reg [5]) # (\IM|addr_reg [3]))))) # (!\IM|addr_reg [0] & (\IM|addr_reg [3] & (\IM|addr_reg [5] $ (!\IM|addr_reg [1]))))

	.dataa(\IM|addr_reg [0]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\IM|memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~8 .lut_mask = 16'h42B8;
defparam \IM|memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneii_lcell_comb \IM|memory~9 (
// Equation(s):
// \IM|memory~9_combout  = (\IM|addr_reg [1] & ((\IM|addr_reg [5] & ((\IM|addr_reg [0]))) # (!\IM|addr_reg [5] & (!\IM|addr_reg [3] & !\IM|addr_reg [0])))) # (!\IM|addr_reg [1] & ((\IM|addr_reg [5]) # ((\IM|addr_reg [3]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~9 .lut_mask = 16'hDC56;
defparam \IM|memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneii_lcell_comb \IM|memory~10 (
// Equation(s):
// \IM|memory~10_combout  = (\IM|addr_reg [3] & (\IM|addr_reg [1] $ ((!\IM|addr_reg [5])))) # (!\IM|addr_reg [3] & ((\IM|addr_reg [1] & ((\IM|addr_reg [0]))) # (!\IM|addr_reg [1] & (\IM|addr_reg [5] & !\IM|addr_reg [0]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~10 .lut_mask = 16'h9A94;
defparam \IM|memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneii_lcell_comb \IM|memory~11 (
// Equation(s):
// \IM|memory~11_combout  = (\IM|addr_reg [4] & (((\IM|addr_reg [2])))) # (!\IM|addr_reg [4] & ((\IM|addr_reg [2] & ((\IM|memory~9_combout ))) # (!\IM|addr_reg [2] & (\IM|memory~10_combout ))))

	.dataa(\IM|memory~10_combout ),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [2]),
	.datad(\IM|memory~9_combout ),
	.cin(gnd),
	.combout(\IM|memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~11 .lut_mask = 16'hF2C2;
defparam \IM|memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cycloneii_lcell_comb \IM|memory~12 (
// Equation(s):
// \IM|memory~12_combout  = (\IM|addr_reg [0] & ((\IM|addr_reg [1]) # ((!\IM|addr_reg [5])))) # (!\IM|addr_reg [0] & ((\IM|addr_reg [3]) # (\IM|addr_reg [1] $ (\IM|addr_reg [5]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~12 .lut_mask = 16'hBBF6;
defparam \IM|memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneii_lcell_comb \IM|memory~13 (
// Equation(s):
// \IM|memory~13_combout  = (\IM|memory~11_combout  & ((\IM|memory~12_combout ) # ((!\IM|addr_reg [4])))) # (!\IM|memory~11_combout  & (((\IM|addr_reg [4] & !\IM|memory~8_combout ))))

	.dataa(\IM|memory~12_combout ),
	.datab(\IM|memory~11_combout ),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|memory~8_combout ),
	.cin(gnd),
	.combout(\IM|memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~13 .lut_mask = 16'h8CBC;
defparam \IM|memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~15 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~15_combout  = (\IM|addr_reg [5] & (\IM|addr_reg [4] & ((\IM|addr_reg [1])))) # (!\IM|addr_reg [5] & (\IM|addr_reg [3] & ((\IM|addr_reg [4]) # (!\IM|addr_reg [1]))))

	.dataa(\IM|addr_reg [4]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~15 .lut_mask = 16'hA830;
defparam \multi_core_processor|core[2].CPU|IR|temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~17 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~17_combout  = (\multi_core_processor|core[2].CPU|IR|temp~15_combout  & (\IM|addr_reg [4] $ (((!\IM|addr_reg [2] & !\multi_core_processor|core[2].CPU|IR|temp~16_combout ))))) # 
// (!\multi_core_processor|core[2].CPU|IR|temp~15_combout  & (\multi_core_processor|core[2].CPU|IR|temp~16_combout  & (\IM|addr_reg [2] $ (\IM|addr_reg [4]))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~15_combout ),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [4]),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~16_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~17_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~17 .lut_mask = 16'hB482;
defparam \multi_core_processor|core[2].CPU|IR|temp~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneii_lcell_comb \IM|memory~14 (
// Equation(s):
// \IM|memory~14_combout  = (!\IM|addr_reg [2] & (!\IM|addr_reg [0] & ((\IM|addr_reg [3]) # (\IM|addr_reg [1]))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [3]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~14 .lut_mask = 16'h0054;
defparam \IM|memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneii_lcell_comb \IM|memory~15 (
// Equation(s):
// \IM|memory~15_combout  = (\IM|addr_reg [1] & (!\IM|addr_reg [5] & (\IM|addr_reg [2] & !\IM|addr_reg [0]))) # (!\IM|addr_reg [1] & (!\IM|addr_reg [2] & (\IM|addr_reg [5] $ (\IM|addr_reg [0]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [2]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~15 .lut_mask = 16'h0124;
defparam \IM|memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneii_lcell_comb \IM|memory~18 (
// Equation(s):
// \IM|memory~18_combout  = (\IM|addr_reg [3] & ((\IM|addr_reg [2] & ((\IM|addr_reg [0]))) # (!\IM|addr_reg [2] & (\IM|addr_reg [1] & !\IM|addr_reg [0]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~18 .lut_mask = 16'hC020;
defparam \IM|memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneii_lcell_comb \IM|memory~21 (
// Equation(s):
// \IM|memory~21_combout  = (\IM|addr_reg [0] & ((\IM|addr_reg [1] & ((!\IM|addr_reg [3]))) # (!\IM|addr_reg [1] & (!\IM|addr_reg [5] & \IM|addr_reg [3]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~21 .lut_mask = 16'h1A00;
defparam \IM|memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneii_lcell_comb \IM|memory~23 (
// Equation(s):
// \IM|memory~23_combout  = (\IM|addr_reg [0] & (\IM|addr_reg [5] & (\IM|addr_reg [3]))) # (!\IM|addr_reg [0] & (\IM|addr_reg [1] $ (((!\IM|addr_reg [5] & \IM|addr_reg [3])))))

	.dataa(\IM|addr_reg [0]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\IM|memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~23 .lut_mask = 16'hC590;
defparam \IM|memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~23 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~23_combout  = (\IM|addr_reg [1] & (\IM|addr_reg [3] & (\IM|addr_reg [4] $ (\IM|addr_reg [5])))) # (!\IM|addr_reg [1] & (!\IM|addr_reg [3] & (!\IM|addr_reg [4] & \IM|addr_reg [5])))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [3]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [5]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~23 .lut_mask = 16'h0980;
defparam \multi_core_processor|core[2].CPU|IR|temp~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneii_lcell_comb \IM|memory~26 (
// Equation(s):
// \IM|memory~26_combout  = (\IM|addr_reg [2] & ((\IM|addr_reg [0] $ (!\IM|addr_reg [4])) # (!\IM|addr_reg [3]))) # (!\IM|addr_reg [2] & (\IM|addr_reg [0] $ (((\IM|addr_reg [4])))))

	.dataa(\IM|addr_reg [0]),
	.datab(\IM|addr_reg [3]),
	.datac(\IM|addr_reg [2]),
	.datad(\IM|addr_reg [4]),
	.cin(gnd),
	.combout(\IM|memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~26 .lut_mask = 16'hB57A;
defparam \IM|memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneii_lcell_comb \IM|memory~27 (
// Equation(s):
// \IM|memory~27_combout  = (\IM|addr_reg [3] & ((\IM|addr_reg [4]) # ((\IM|addr_reg [2] & !\IM|addr_reg [0])))) # (!\IM|addr_reg [3] & (\IM|addr_reg [2] $ (((\IM|addr_reg [0])))))

	.dataa(\IM|addr_reg [3]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~27 .lut_mask = 16'hB1EC;
defparam \IM|memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneii_lcell_comb \IM|memory~28 (
// Equation(s):
// \IM|memory~28_combout  = (\IM|addr_reg [3] & (\IM|addr_reg [0] $ (((\IM|addr_reg [2]) # (\IM|addr_reg [4]))))) # (!\IM|addr_reg [3] & (!\IM|addr_reg [2] & (\IM|addr_reg [4] & \IM|addr_reg [0])))

	.dataa(\IM|addr_reg [3]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~28 .lut_mask = 16'h12A8;
defparam \IM|memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cycloneii_lcell_comb \IM|memory~29 (
// Equation(s):
// \IM|memory~29_combout  = (\IM|addr_reg [1] & (((\IM|memory~27_combout ) # (\IM|addr_reg [5])))) # (!\IM|addr_reg [1] & (\IM|memory~28_combout  & ((!\IM|addr_reg [5]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|memory~28_combout ),
	.datac(\IM|memory~27_combout ),
	.datad(\IM|addr_reg [5]),
	.cin(gnd),
	.combout(\IM|memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~29 .lut_mask = 16'hAAE4;
defparam \IM|memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneii_lcell_comb \IM|memory~30 (
// Equation(s):
// \IM|memory~30_combout  = (\IM|addr_reg [3] & (!\IM|addr_reg [2] & (!\IM|addr_reg [4] & !\IM|addr_reg [0]))) # (!\IM|addr_reg [3] & (\IM|addr_reg [4] & (\IM|addr_reg [2] $ (!\IM|addr_reg [0]))))

	.dataa(\IM|addr_reg [3]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~30 .lut_mask = 16'h4012;
defparam \IM|memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneii_lcell_comb \IM|memory~31 (
// Equation(s):
// \IM|memory~31_combout  = (\IM|memory~29_combout  & (((!\IM|addr_reg [5])) # (!\IM|memory~30_combout ))) # (!\IM|memory~29_combout  & (((\IM|memory~26_combout  & \IM|addr_reg [5]))))

	.dataa(\IM|memory~30_combout ),
	.datab(\IM|memory~26_combout ),
	.datac(\IM|memory~29_combout ),
	.datad(\IM|addr_reg [5]),
	.cin(gnd),
	.combout(\IM|memory~31_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~31 .lut_mask = 16'h5CF0;
defparam \IM|memory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneii_lcell_comb \IM|memory~32 (
// Equation(s):
// \IM|memory~32_combout  = (!\IM|addr_reg [0] & (!\IM|addr_reg [2] & (!\IM|addr_reg [3] & !\IM|addr_reg [1])))

	.dataa(\IM|addr_reg [0]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\IM|memory~32_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~32 .lut_mask = 16'h0001;
defparam \IM|memory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneii_lcell_comb \IM|memory~33 (
// Equation(s):
// \IM|memory~33_combout  = (\IM|addr_reg [2] & ((\IM|addr_reg [1] & (\IM|addr_reg [3])) # (!\IM|addr_reg [1] & ((\IM|addr_reg [0]))))) # (!\IM|addr_reg [2] & ((\IM|addr_reg [0]) # (\IM|addr_reg [1] $ (\IM|addr_reg [3]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~33_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~33 .lut_mask = 16'hF792;
defparam \IM|memory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~84 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~84_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~84_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~84 .lut_mask = 16'h00CC;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr18~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr18~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~0 .lut_mask = 16'hFFFE;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC2~regout ));

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~89 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~89_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~89_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~89 .lut_mask = 16'h00F0;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~111_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2~regout ));

// Location: LCCOMB_X32_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~99 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~99_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1~regout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~99_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~99 .lut_mask = 16'h5500;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr12~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr12~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12~0 .lut_mask = 16'hFEFF;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux3~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux3~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux3~2 .lut_mask = 16'h0030;
defparam \multi_core_processor|core[0].CPU|bus|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (\multi_core_processor|core[0].CPU|bus|Mux3~5_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~0 .lut_mask = 16'h0550;
defparam \multi_core_processor|core[0].CPU|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [7]));

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~1_combout  = (!\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ) # (!\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~1 .lut_mask = 16'h0FFF;
defparam \multi_core_processor|core[0].CPU|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~1_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~2 .lut_mask = 16'h1211;
defparam \multi_core_processor|core[0].CPU|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~3_combout  = (!\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ) # (!\multi_core_processor|core[0].CPU|bus|Mux4~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~3 .lut_mask = 16'h0FFF;
defparam \multi_core_processor|core[0].CPU|alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~4_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~3_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~4 .lut_mask = 16'h0605;
defparam \multi_core_processor|core[0].CPU|alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (\multi_core_processor|core[0].CPU|RC|value [5] & (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ) # (\multi_core_processor|core[0].CPU|RQ|value [5]))))

	.dataa(\multi_core_processor|core[0].CPU|RC|value [5]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datad(\multi_core_processor|core[0].CPU|RQ|value [5]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~5 .lut_mask = 16'h3B38;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [5]));

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~6_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux6~5_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [5]))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux6~5_combout  & (\multi_core_processor|core[0].CPU|RP|value [5])))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((\multi_core_processor|core[0].CPU|bus|Mux6~5_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(\multi_core_processor|core[0].CPU|RP|value [5]),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux6~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|R1|temp [5]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~6 .lut_mask = 16'hF858;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|RC|value [4] & !\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|RQ|value [4]) # ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [4]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~5 .lut_mask = 16'h0FCA;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [4]));

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~6_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux7~5_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [4]))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux7~5_combout  & (\multi_core_processor|core[0].CPU|RP|value [4])))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((\multi_core_processor|core[0].CPU|bus|Mux7~5_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(\multi_core_processor|core[0].CPU|RP|value [4]),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [4]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux7~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~6 .lut_mask = 16'hF588;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~6_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ) # 
// (\multi_core_processor|core[0].CPU|bus|Mux7~7_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~6 .lut_mask = 16'h0312;
defparam \multi_core_processor|core[0].CPU|alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~7_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ) # 
// (\multi_core_processor|core[0].CPU|bus|Mux8~7_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~7 .lut_mask = 16'h0514;
defparam \multi_core_processor|core[0].CPU|alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~4_combout  = (\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~4 .lut_mask = 16'hF000;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~10_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ) # (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ) # 
// (\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~10 .lut_mask = 16'hAFBE;
defparam \multi_core_processor|core[0].CPU|alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~43 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~43_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (\multi_core_processor|core[0].CPU|bus|Mux1~8_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~43 .lut_mask = 16'h1144;
defparam \multi_core_processor|core[0].CPU|alu|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RL|temp[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [11]));

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~3_combout  = (!\multi_core_processor|core[0].CPU|alu|Add0~56_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~54_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~51_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~51_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~56_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~3 .lut_mask = 16'h0007;
defparam \multi_core_processor|core[0].CPU|Z|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~58 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~58_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (\multi_core_processor|core[0].CPU|alu|Add0~23_combout )) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & \multi_core_processor|core[0].CPU|alu|Add0~57_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~23_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~57_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~58 .lut_mask = 16'hACA0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~111 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~111_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~111_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~111 .lut_mask = 16'h5500;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneii_lcell_comb \dataMemWrEn~0 (
// Equation(s):
// \dataMemWrEn~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout  & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout ),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\dataMemWrEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMemWrEn~0 .lut_mask = 16'h0F00;
defparam \dataMemWrEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~18 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~18_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|RP|Add0~16_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~16_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~18 .lut_mask = 16'hFC30;
defparam \multi_core_processor|core[0].CPU|RP|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~19 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~19_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|RP|Add0~14_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~14_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~19 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|RP|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~19 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~19_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~14_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RQ|Add0~14_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~19 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~20 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~20_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~12_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RQ|Add0~12_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~20 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~22 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~22_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux7~2_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~8_combout ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|Add0~8_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~22 .lut_mask = 16'hFCAA;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~22 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~22_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux7~2_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (((\multi_core_processor|core[0].CPU|RC|Add0~8_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~8_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~22 .lut_mask = 16'hEEF0;
defparam \multi_core_processor|core[0].CPU|RC|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~24 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~24_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux9~7_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (((\multi_core_processor|core[0].CPU|RC|Add0~4_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.datad(\multi_core_processor|core[0].CPU|RC|Add0~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~24 .lut_mask = 16'hFBC8;
defparam \multi_core_processor|core[0].CPU|RC|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~26 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~26_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux11~9_combout 
// )))) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (((\multi_core_processor|core[0].CPU|RQ|Add0~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|RQ|Add0~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~26 .lut_mask = 16'hFAD8;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~32 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~32_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|RP|Add0~30_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~30_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~32 .lut_mask = 16'hFC30;
defparam \multi_core_processor|core[0].CPU|RP|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~35 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~35_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|bus|Mux0~5_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|RP|Add0~33_combout )))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|RP|Add0~33_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~35 .lut_mask = 16'hAFA0;
defparam \multi_core_processor|core[0].CPU|RP|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~9 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~9_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout  & (((\multi_core_processor|core[0].CPU|IR|temp [2]) # (!\multi_core_processor|core[0].CPU|IR|temp [1])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~9 .lut_mask = 16'h0D0F;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~10_combout  = (\multi_core_processor|core[0].CPU|IR|temp [3] & (!\multi_core_processor|core[0].CPU|IR|temp [0] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  & 
// !\multi_core_processor|core[0].CPU|IR|temp [1])))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~10 .lut_mask = 16'h0020;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~26 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~26_combout  = (!\IM|memory~0_combout  & (!\IM|addr_reg [5] & (!\IM|addr_reg [4] & \IM|addr_reg [6])))

	.dataa(\IM|memory~0_combout ),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~26_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~26 .lut_mask = 16'h0100;
defparam \multi_core_processor|core[2].CPU|IR|temp~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~28 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~28_combout  = (!\IM|addr_reg [4] & (!\IM|addr_reg [5] & (\IM|memory~14_combout  & \IM|addr_reg [6])))

	.dataa(\IM|addr_reg [4]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|memory~14_combout ),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~28_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~28 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[2].CPU|IR|temp~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~29 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~29_combout  = (\IM|memory~18_combout  & (!\IM|addr_reg [5] & (!\IM|addr_reg [4] & \IM|addr_reg [6])))

	.dataa(\IM|memory~18_combout ),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~29_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~29 .lut_mask = 16'h0200;
defparam \multi_core_processor|core[2].CPU|IR|temp~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~32 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~32_combout  = (!\IM|addr_reg [5] & ((\IM|addr_reg [4] & (\IM|memory~32_combout )) # (!\IM|addr_reg [4] & ((\IM|memory~33_combout )))))

	.dataa(\IM|memory~32_combout ),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|memory~33_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~32_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~32 .lut_mask = 16'h2320;
defparam \multi_core_processor|core[2].CPU|IR|temp~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneii_lcell_comb \IM|memory~39 (
// Equation(s):
// \IM|memory~39_combout  = (\IM|addr_reg [2] & (((!\IM|addr_reg [0] & !\IM|addr_reg [1])))) # (!\IM|addr_reg [2] & (\IM|addr_reg [5] & (\IM|addr_reg [0] & \IM|addr_reg [1])))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [0]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\IM|memory~39_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~39 .lut_mask = 16'h400A;
defparam \IM|memory~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RL|temp[11]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|RL|temp[11]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|R|temp~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RL|temp[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RL|temp[11]~feeder .lut_mask = 16'hF0F0;
defparam \multi_core_processor|core[0].CPU|RL|temp[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \currentState~8 (
// Equation(s):
// \currentState~8_combout  = (!\reset~combout  & ((\currentState.process_exicute~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout )) # (!\currentState.process_exicute~regout  & ((\processStart~combout )))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ),
	.datac(\currentState.process_exicute~regout ),
	.datad(\processStart~combout ),
	.cin(gnd),
	.combout(\currentState~8_combout ),
	.cout());
// synopsys translate_off
defparam \currentState~8 .lut_mask = 16'h1510;
defparam \currentState~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N11
cycloneii_lcell_ff \currentState.process_exicute (
	.clk(\clock~clkctrl_outclk ),
	.datain(\currentState~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\currentState.process_exicute~regout ));

// Location: LCCOMB_X32_Y29_N0
cycloneii_lcell_comb \InsAddr[3]~7 (
// Equation(s):
// \InsAddr[3]~7_combout  = (\multi_core_processor|core[0].CPU|PC|value [3] & \currentState.process_exicute~regout )

	.dataa(\multi_core_processor|core[0].CPU|PC|value [3]),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\InsAddr[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[3]~7 .lut_mask = 16'hA0A0;
defparam \InsAddr[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N1
cycloneii_lcell_ff \IM|addr_reg[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[3]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [3]));

// Location: LCCOMB_X32_Y29_N16
cycloneii_lcell_comb \InsAddr[1]~5 (
// Equation(s):
// \InsAddr[1]~5_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|PC|value [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value [1]),
	.cin(gnd),
	.combout(\InsAddr[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[1]~5 .lut_mask = 16'hF000;
defparam \InsAddr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N17
cycloneii_lcell_ff \IM|addr_reg[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[1]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [1]));

// Location: LCCOMB_X34_Y28_N20
cycloneii_lcell_comb \IM|memory~3 (
// Equation(s):
// \IM|memory~3_combout  = (\IM|addr_reg [2] & (\IM|addr_reg [4] & (!\IM|addr_reg [1] & \IM|addr_reg [0]))) # (!\IM|addr_reg [2] & (!\IM|addr_reg [0] & (\IM|addr_reg [4] $ (\IM|addr_reg [1]))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~3 .lut_mask = 16'h0814;
defparam \IM|memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneii_lcell_comb \IM|memory~2 (
// Equation(s):
// \IM|memory~2_combout  = \IM|addr_reg [2] $ (((\IM|addr_reg [4] & ((!\IM|addr_reg [0]) # (!\IM|addr_reg [1]))) # (!\IM|addr_reg [4] & ((\IM|addr_reg [1]) # (\IM|addr_reg [0])))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~2 .lut_mask = 16'h9556;
defparam \IM|memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneii_lcell_comb \IM|memory~4 (
// Equation(s):
// \IM|memory~4_combout  = (\IM|addr_reg [5] & ((\IM|addr_reg [3]) # ((\IM|memory~2_combout )))) # (!\IM|addr_reg [5] & (!\IM|addr_reg [3] & (!\IM|memory~3_combout )))

	.dataa(\IM|addr_reg [5]),
	.datab(\IM|addr_reg [3]),
	.datac(\IM|memory~3_combout ),
	.datad(\IM|memory~2_combout ),
	.cin(gnd),
	.combout(\IM|memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~4 .lut_mask = 16'hAB89;
defparam \IM|memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneii_lcell_comb \IM|memory~1 (
// Equation(s):
// \IM|memory~1_combout  = (\IM|addr_reg [4] & (((\IM|addr_reg [1]) # (!\IM|addr_reg [0])) # (!\IM|addr_reg [2]))) # (!\IM|addr_reg [4] & ((\IM|addr_reg [0]) # (\IM|addr_reg [2] $ (\IM|addr_reg [1]))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~1 .lut_mask = 16'hF7DE;
defparam \IM|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneii_lcell_comb \IM|memory~6 (
// Equation(s):
// \IM|memory~6_combout  = (\IM|memory~4_combout  & (((!\IM|addr_reg [3])) # (!\IM|memory~5_combout ))) # (!\IM|memory~4_combout  & (((\IM|addr_reg [3] & \IM|memory~1_combout ))))

	.dataa(\IM|memory~5_combout ),
	.datab(\IM|memory~4_combout ),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|memory~1_combout ),
	.cin(gnd),
	.combout(\IM|memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~6 .lut_mask = 16'h7C4C;
defparam \IM|memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~13 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~13_combout  = (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & ((\multi_core_processor|core[2].CPU|IR|temp~26_combout ) # ((!\IM|addr_reg [6] & \IM|memory~6_combout ))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~26_combout ),
	.datab(\IM|addr_reg [6]),
	.datac(\IM|memory~6_combout ),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~13_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~13 .lut_mask = 16'hBA00;
defparam \multi_core_processor|core[2].CPU|IR|temp~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~82 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~82_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1~regout  & !\reset~combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~82_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~82 .lut_mask = 16'h00AA;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~82_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ));

// Location: LCCOMB_X33_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~85 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~85 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~30 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~30_combout  = (\IM|addr_reg [2] & (!\IM|addr_reg [7] & (!\reset~combout  & !\IM|addr_reg [6])))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [7]),
	.datac(\reset~combout ),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~30_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~30 .lut_mask = 16'h0002;
defparam \multi_core_processor|core[2].CPU|IR|temp~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~24 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~24_combout  = (\multi_core_processor|core[2].CPU|IR|temp~23_combout  & (\multi_core_processor|core[2].CPU|IR|temp~30_combout  & (\IM|addr_reg [1] $ (!\IM|addr_reg [0]))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~23_combout ),
	.datab(\multi_core_processor|core[2].CPU|IR|temp~30_combout ),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~24_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~24 .lut_mask = 16'h8008;
defparam \multi_core_processor|core[2].CPU|IR|temp~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [7]));

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [4] & (!\multi_core_processor|core[0].CPU|IR|temp [5] & (!\multi_core_processor|core[0].CPU|IR|temp [7] & 
// !\multi_core_processor|core[0].CPU|IR|temp [6])))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [5]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [7]),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout  = (\multi_core_processor|core[0].CPU|IR|temp [2] & (!\multi_core_processor|core[0].CPU|IR|temp [1] & (\multi_core_processor|core[0].CPU|IR|temp [0] & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~3 .lut_mask = 16'h2000;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~122 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~122_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [3] & !\reset~combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~122_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~122 .lut_mask = 16'h0080;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~122_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout ));

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  & (!\multi_core_processor|core[0].CPU|IR|temp [2] & \multi_core_processor|core[0].CPU|IR|temp [1]))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~4 .lut_mask = 16'h0A00;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~117 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~117_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [0] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout  & (!\multi_core_processor|core[0].CPU|IR|temp [3] & 
// \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~117_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~117 .lut_mask = 16'h0400;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~117_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ));

// Location: LCCOMB_X32_Y28_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr8~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~3 .lut_mask = 16'h0011;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~5_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|alu|Add0~60_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~5 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|ACC|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~118 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~118_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout  & (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [4] & !\reset~combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~118_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~118 .lut_mask = 16'h0080;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~118_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ));

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~120 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~120_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout  & (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & 
// (!\multi_core_processor|core[0].CPU|IR|temp [4] & !\reset~combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~120_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~120 .lut_mask = 16'h0008;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~120_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ));

// Location: LCCOMB_X32_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~86 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~86_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & (!\multi_core_processor|core[0].CPU|IR|temp [3] & (\multi_core_processor|core[0].CPU|IR|temp [0] & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~86_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~86 .lut_mask = 16'h2000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~86_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1~regout ));

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~83 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~83_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1~regout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~83_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~83 .lut_mask = 16'h5500;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1~regout ));

// Location: LCCOMB_X32_Y28_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~108 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~108_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~108_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~108 .lut_mask = 16'h00CC;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~108_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout ));

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~112 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~112_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~112_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~112 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N19
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~112_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2~regout ));

// Location: LCCOMB_X32_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~98 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~98_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~98_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~98 .lut_mask = 16'h00F0;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC3~regout ));

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~97 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~97_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout  & (\multi_core_processor|core[0].CPU|IR|temp [6] & (\multi_core_processor|core[0].CPU|IR|temp [4] & 
// \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~97_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~97 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout ));

// Location: LCCOMB_X32_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr18~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC2~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC3~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC3~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~1 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [1] & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15 .lut_mask = 16'h3300;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~103 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~103_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout  & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [2] & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~103_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~103 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ));

// Location: LCCOMB_X31_Y28_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~95 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~95_combout  = (\multi_core_processor|core[0].CPU|IR|temp [0] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout  & (\multi_core_processor|core[0].CPU|IR|temp [3] & 
// \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~95_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~95 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ));

// Location: LCCOMB_X32_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr8~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr8~1_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.ADD1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~1 .lut_mask = 16'h0033;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr8~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout  & \multi_core_processor|core[0].CPU|controlUnit|WideOr8~1_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~2 .lut_mask = 16'h2000;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp[7]~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout  = (\reset~combout ) # ((!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp[7]~1 .lut_mask = 16'hBBFF;
defparam \multi_core_processor|core[0].CPU|ACC|temp[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  = (((\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout )) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr2 .lut_mask = 16'hFF7F;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~125 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~125_combout  = (!\reset~combout  & (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & (!\multi_core_processor|core[0].CPU|IR|temp [3] & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout )))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~125_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~125 .lut_mask = 16'h0400;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N19
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STR1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~125_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR1~regout ));

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~110 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~110_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.STR1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~110_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~110 .lut_mask = 16'h00CC;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1~regout ));

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~93 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~93_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~93_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~93 .lut_mask = 16'h00F0;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STR2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR2~regout ));

// Location: LCCOMB_X31_Y28_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~94 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~94_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2~regout  & !\reset~combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~94_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~94 .lut_mask = 16'h00AA;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3~regout ));

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr12~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1~regout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.STR2~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR_DELAY1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR3~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12~2 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [6] & !\multi_core_processor|core[0].CPU|IR|temp [5])

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [5]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7 .lut_mask = 16'h0033;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~104 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~104_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout  & (\multi_core_processor|core[0].CPU|IR|temp [4] & 
// (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~104_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~104 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~104_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1~regout ));

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr18~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr18~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~3 .lut_mask = 16'hFFFE;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout  = (\multi_core_processor|core[0].CPU|IR|temp [2] & (\multi_core_processor|core[0].CPU|IR|temp [0] & \multi_core_processor|core[0].CPU|IR|temp [1]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5 .lut_mask = 16'hC000;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [7] & (\multi_core_processor|core[0].CPU|IR|temp [5] & (\multi_core_processor|core[0].CPU|IR|temp [3] & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [7]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [5]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6 .lut_mask = 16'h4000;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~107 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~107_combout  = (\multi_core_processor|core[0].CPU|IR|temp [6] & (!\multi_core_processor|core[0].CPU|IR|temp [4] & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~107_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~107 .lut_mask = 16'h2000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~107_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1~regout ));

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~9 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout  = (\multi_core_processor|core[0].CPU|IR|temp [3] & (!\multi_core_processor|core[0].CPU|IR|temp [7] & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [7]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~9 .lut_mask = 16'h0A00;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout  = (\multi_core_processor|core[0].CPU|IR|temp [6] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout  & !\multi_core_processor|core[0].CPU|IR|temp [5]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout ),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [5]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10 .lut_mask = 16'h00C0;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~123 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~123_combout  = (!\reset~combout  & (!\multi_core_processor|core[0].CPU|IR|temp [4] & (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout )))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~123_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~123 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~123_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ));

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~124 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~124_combout  = (!\reset~combout  & (\multi_core_processor|core[0].CPU|IR|temp [4] & (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout )))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~124_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~124 .lut_mask = 16'h4000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~124_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1~regout ));

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr18~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr18~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~4 .lut_mask = 16'hFFFE;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~121 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~121_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [0] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout  & (\multi_core_processor|core[0].CPU|IR|temp [3] & 
// \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~121_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~121 .lut_mask = 16'h4000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ));

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~90 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~90_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout  & (!\multi_core_processor|core[0].CPU|IR|temp 
// [3] & \multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~90_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~90 .lut_mask = 16'h0800;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1~regout ));

// Location: LCCOMB_X32_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~87 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~87_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~87_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~87 .lut_mask = 16'h00CC;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1~regout ));

// Location: LCCOMB_X32_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~100 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~100_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~100_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~100 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N9
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~100_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2~regout ));

// Location: LCCOMB_X33_Y28_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~11 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout  = (\multi_core_processor|core[0].CPU|IR|temp [3] & !\multi_core_processor|core[0].CPU|IR|temp [0])

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~11 .lut_mask = 16'h0C0C;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~14 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [2] & (!\multi_core_processor|core[0].CPU|IR|temp [1] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~11_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~14 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~116 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~116_combout  = (!\reset~combout  & (!\multi_core_processor|core[0].CPU|Z|temp~regout  & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout )))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|Z|temp~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~116_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~116 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~116_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1~regout ));

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~88 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~88_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~88_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~88 .lut_mask = 16'h00CC;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1~regout ));

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~101 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~101_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~101_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~101 .lut_mask = 16'h00F0;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N19
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~101_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2~regout ));

// Location: LCCOMB_X32_Y28_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr9~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr9~0 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr18~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr18~2_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr18~0_combout ) # (((\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout )) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~2 .lut_mask = 16'hFBFF;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr18 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr18~combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr18~3_combout ) # ((\multi_core_processor|core[0].CPU|controlUnit|WideOr18~4_combout ) # 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr18~2_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~3_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18 .lut_mask = 16'hFFFC;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1~regout ));

// Location: LCCOMB_X33_Y28_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [3] & !\multi_core_processor|core[0].CPU|IR|temp [0])

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~1 .lut_mask = 16'h0303;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~92 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~92_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [2] & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout  & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~92_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~92 .lut_mask = 16'h4000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~92_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1~regout ));

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector2~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector2~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1~regout ) # ((!\currentState.idle~regout  & (\start~combout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout )))

	.dataa(\currentState.idle~regout ),
	.datab(\start~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector2~0 .lut_mask = 16'hFF04;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector2~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector2~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.STR2~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|Selector2~0_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Selector2~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector2~1 .lut_mask = 16'hFFFE;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N9
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1~regout ));

// Location: LCCOMB_X33_Y28_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~13 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~13_combout  = (\multi_core_processor|core[0].CPU|IR|temp [2] & (!\multi_core_processor|core[0].CPU|IR|temp [3] & (!\multi_core_processor|core[0].CPU|IR|temp [0] & 
// \multi_core_processor|core[0].CPU|IR|temp [1])))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~13 .lut_mask = 16'h0200;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~115 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~115_combout  = (!\reset~combout  & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~13_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout )))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~13_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~115_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~115 .lut_mask = 16'h4000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~115_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1~regout ));

// Location: LCCOMB_X32_Y28_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|IR|temp[1]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|IR|temp[1]~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1~regout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR_DELAY1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|IR|temp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~0 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|IR|temp[1]~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|IR|temp[1]~1_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1~regout  & 
// \multi_core_processor|core[0].CPU|IR|temp[1]~0_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH_DELAY1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH1~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|IR|temp[1]~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|IR|temp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~1 .lut_mask = 16'h1100;
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr12~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr12~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1~regout ) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.NOP1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12~1 .lut_mask = 16'hFEFF;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~0_combout ) # (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~1_combout ) # 
// (!\multi_core_processor|core[0].CPU|IR|temp[1]~1_combout )) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp[1]~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12 .lut_mask = 16'hFFBF;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr10~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RP1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr10~0 .lut_mask = 16'hFFFE;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|IR|temp[1]~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|IR|temp[1]~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1~regout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP_DELAY1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|IR|temp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~2 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~109 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~109_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1~regout  & !\reset~combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~109_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~109 .lut_mask = 16'h00AA;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout ));

// Location: LCCOMB_X32_Y28_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|value[1]~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|value[1]~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|value[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|value[1]~2 .lut_mask = 16'h0055;
defparam \multi_core_processor|core[0].CPU|PC|value[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr9~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr9~1_combout  = (((!\multi_core_processor|core[0].CPU|PC|value[1]~2_combout ) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout )) # 
// (!\multi_core_processor|core[0].CPU|IR|temp[1]~2_combout )) # (!\multi_core_processor|core[0].CPU|IR|temp[1]~3_combout )

	.dataa(\multi_core_processor|core[0].CPU|IR|temp[1]~3_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp[1]~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value[1]~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr9~1 .lut_mask = 16'h7FFF;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  = ((\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ) # 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~1_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2 .lut_mask = 16'hFFFD;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & !\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~5 .lut_mask = 16'h0002;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~12_cout  = CARRY((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & !\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~12_cout ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~12 .lut_mask = 16'h0022;
defparam \multi_core_processor|core[0].CPU|alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~13 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~13_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~10_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~12_cout  & VCC)) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~12_cout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~10_combout  & 
// ((\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~12_cout )) # (!\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~12_cout ) 
// # (GND)))))
// \multi_core_processor|core[0].CPU|alu|Add0~14  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~10_combout  & (!\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~12_cout )) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~10_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~12_cout ) # (!\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~10_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~12_cout ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~13_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~14 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~13 .lut_mask = 16'h9617;
defparam \multi_core_processor|core[0].CPU|alu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr3~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr3~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.INCAC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.SUB1~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr3~0 .lut_mask = 16'h0303;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~114 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~114_combout  = (\multi_core_processor|core[0].CPU|IR|temp [2] & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout  & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~114_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~114 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~114_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1~regout ));

// Location: LCCOMB_X32_Y27_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~113 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~113_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~113_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~113 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~113_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1~regout ));

// Location: LCCOMB_X32_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr8~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC_DELAY1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC_DELAY2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~0 .lut_mask = 16'h000F;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ) # (((!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout ) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr3~0_combout )) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr18~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr3 .lut_mask = 16'hBFFF;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~24 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~24_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & 
// \multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~24_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~24 .lut_mask = 16'h5450;
defparam \multi_core_processor|core[0].CPU|R|temp~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R1|temp[0]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|R1|temp[0]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp~24_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R1|temp[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R1|temp[0]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|R1|temp[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R1|temp[6]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R1|temp[6]~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1~regout ) # (\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R1_AC1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R1|temp[6]~0 .lut_mask = 16'hFFCC;
defparam \multi_core_processor|core[0].CPU|R1|temp[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R1|temp[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [0]));

// Location: LCCOMB_X36_Y27_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~0_combout  = \multi_core_processor|core[0].CPU|RC|value [0] $ (VCC)
// \multi_core_processor|core[0].CPU|RC|Add0~1  = CARRY(\multi_core_processor|core[0].CPU|RC|value [0])

	.dataa(\multi_core_processor|core[0].CPU|RC|value [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~0_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~1 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~0 .lut_mask = 16'h55AA;
defparam \multi_core_processor|core[0].CPU|RC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~26 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~26_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux11~9_combout 
// )))) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (((\multi_core_processor|core[0].CPU|RC|Add0~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~26 .lut_mask = 16'hFCB8;
defparam \multi_core_processor|core[0].CPU|RC|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|value[4]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|value[4]~0_combout  = (\reset~combout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ))

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|value[4]~0 .lut_mask = 16'hFFFC;
defparam \multi_core_processor|core[0].CPU|RC|value[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [0]));

// Location: LCCOMB_X32_Y28_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr11~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout  & 
// (\multi_core_processor|core[0].CPU|PC|value[1]~2_combout  & \multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.datac(\multi_core_processor|core[0].CPU|PC|value[1]~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr11~1 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|RP|value [0])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|RC|value [0]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [0]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [0]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~5 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~6_combout  = (\multi_core_processor|core[0].CPU|bus|Mux11~5_combout  & (((\multi_core_processor|core[0].CPU|R1|temp [0]) # (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout )))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux11~5_combout  & (\multi_core_processor|core[0].CPU|RQ|value [0] & ((!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [0]),
	.datab(\multi_core_processor|core[0].CPU|R1|temp [0]),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux11~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~6 .lut_mask = 16'hF0CA;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RL|temp[2]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RL|temp[2]~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1~regout ) # (\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RL_AC1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RL|temp[2]~0 .lut_mask = 16'hFFCC;
defparam \multi_core_processor|core[0].CPU|RL|temp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [0]));

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp[4]~13 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp[4]~13_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1~regout ) # (\reset~combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_R_AC1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp[4]~13 .lut_mask = 16'hFFCC;
defparam \multi_core_processor|core[0].CPU|R|temp[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [0]));

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \DataMemIn[0]~8 (
// Equation(s):
// \DataMemIn[0]~8_combout  = (\multi_core_processor|core[0].CPU|R|temp [0] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|R|temp [0]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\DataMemIn[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[0]~8 .lut_mask = 16'hF000;
defparam \DataMemIn[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|AR|temp[0]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|AR|temp[0]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp~24_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|AR|temp[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|AR|temp[0]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|AR|temp[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|AR|temp[4]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|AR|temp[4]~0_combout  = ((\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1~regout ) # ((\reset~combout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.STR1~regout ))) # 
// (!\multi_core_processor|core[0].CPU|PC|value[1]~2_combout )

	.dataa(\multi_core_processor|core[0].CPU|PC|value[1]~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDAC1~regout ),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.STR1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|AR|temp[4]~0 .lut_mask = 16'hFFFD;
defparam \multi_core_processor|core[0].CPU|AR|temp[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|AR|temp[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [0]));

// Location: LCCOMB_X27_Y27_N4
cycloneii_lcell_comb \MemAddr[0]~0 (
// Equation(s):
// \MemAddr[0]~0_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|AR|temp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|AR|temp [0]),
	.cin(gnd),
	.combout(\MemAddr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[0]~0 .lut_mask = 16'hF000;
defparam \MemAddr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~2_combout  = (\multi_core_processor|core[0].CPU|RQ|value [1] & (!\multi_core_processor|core[0].CPU|RQ|Add0~1 )) # (!\multi_core_processor|core[0].CPU|RQ|value [1] & ((\multi_core_processor|core[0].CPU|RQ|Add0~1 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RQ|Add0~3  = CARRY((!\multi_core_processor|core[0].CPU|RQ|Add0~1 ) # (!\multi_core_processor|core[0].CPU|RQ|value [1]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~1 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~2_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~3 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~2 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~25 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~25_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux10~2_combout 
// )))) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~2_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|RQ|Add0~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~25 .lut_mask = 16'hEEE4;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|value[1]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|value[1]~feeder_combout  = \multi_core_processor|core[0].CPU|RQ|Add0~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|RQ|Add0~25_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|value[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|value[1]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|RQ|value[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~106 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~106_combout  = (!\multi_core_processor|core[0].CPU|IR|temp [6] & (\multi_core_processor|core[0].CPU|IR|temp [4] & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~106_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~106 .lut_mask = 16'h4000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~106_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ));

// Location: LCCOMB_X33_Y26_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|value[3]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|value[3]~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ) # ((\reset~combout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|value[3]~0 .lut_mask = 16'hFFFC;
defparam \multi_core_processor|core[0].CPU|RQ|value[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|value[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [1]));

// Location: LCFF_X32_Y27_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [1]));

// Location: LCCOMB_X36_Y27_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~2_combout  = (\multi_core_processor|core[0].CPU|RC|value [1] & (!\multi_core_processor|core[0].CPU|RC|Add0~1 )) # (!\multi_core_processor|core[0].CPU|RC|value [1] & ((\multi_core_processor|core[0].CPU|RC|Add0~1 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RC|Add0~3  = CARRY((!\multi_core_processor|core[0].CPU|RC|Add0~1 ) # (!\multi_core_processor|core[0].CPU|RC|value [1]))

	.dataa(\multi_core_processor|core[0].CPU|RC|value [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~1 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~2_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~3 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~2 .lut_mask = 16'h5A5F;
defparam \multi_core_processor|core[0].CPU|RC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~25 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~25_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux10~2_combout 
// )))) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (((\multi_core_processor|core[0].CPU|RC|Add0~2_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|RC|Add0~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~25 .lut_mask = 16'hFBC8;
defparam \multi_core_processor|core[0].CPU|RC|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [1]));

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~105 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~105_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & (!\multi_core_processor|core[0].CPU|IR|temp [6] & 
// (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout  & !\multi_core_processor|core[0].CPU|IR|temp [4])))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~6_combout ),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~105_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~105 .lut_mask = 16'h0020;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState~105_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ));

// Location: LCCOMB_X34_Y27_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~0_combout  = \multi_core_processor|core[0].CPU|RP|value [0] $ (VCC)
// \multi_core_processor|core[0].CPU|RP|Add0~1  = CARRY(\multi_core_processor|core[0].CPU|RP|value [0])

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~0_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~1 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~0 .lut_mask = 16'h33CC;
defparam \multi_core_processor|core[0].CPU|RP|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~26 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~26_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux11~9_combout 
// )))) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (((\multi_core_processor|core[0].CPU|RP|Add0~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux11~4_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~26 .lut_mask = 16'hFCB8;
defparam \multi_core_processor|core[0].CPU|RP|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|value[9]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|value[9]~0_combout  = (\reset~combout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ) # (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ))

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MUL1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|value[9]~0 .lut_mask = 16'hFFFC;
defparam \multi_core_processor|core[0].CPU|RP|value[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N19
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [0]));

// Location: LCCOMB_X34_Y27_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~2_combout  = (\multi_core_processor|core[0].CPU|RP|value [1] & (!\multi_core_processor|core[0].CPU|RP|Add0~1 )) # (!\multi_core_processor|core[0].CPU|RP|value [1] & ((\multi_core_processor|core[0].CPU|RP|Add0~1 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RP|Add0~3  = CARRY((!\multi_core_processor|core[0].CPU|RP|Add0~1 ) # (!\multi_core_processor|core[0].CPU|RP|value [1]))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~1 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~2_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~3 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~2 .lut_mask = 16'h5A5F;
defparam \multi_core_processor|core[0].CPU|RP|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~25 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~25_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux10~7_combout 
// )))) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (((\multi_core_processor|core[0].CPU|RP|Add0~2_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~25 .lut_mask = 16'hFAD8;
defparam \multi_core_processor|core[0].CPU|RP|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [1]));

// Location: LCCOMB_X32_Y27_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|RP|value [1]))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|RC|value [1])))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|RC|value [1]),
	.datac(\multi_core_processor|core[0].CPU|RP|value [1]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~3 .lut_mask = 16'hF588;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux10~3_combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux10~3_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [1]))) # (!\multi_core_processor|core[0].CPU|bus|Mux10~3_combout  & 
// (\multi_core_processor|core[0].CPU|RQ|value [1]))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [1]),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [1]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~4 .lut_mask = 16'hFA44;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [1]));

// Location: LCFF_X31_Y27_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R|temp~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [1]));

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \DataMemIn[1]~7 (
// Equation(s):
// \DataMemIn[1]~7_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [1])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp [1]),
	.cin(gnd),
	.combout(\DataMemIn[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[1]~7 .lut_mask = 16'hAA00;
defparam \DataMemIn[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [2]));

// Location: LCCOMB_X34_Y27_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~4_combout  = (\multi_core_processor|core[0].CPU|RP|value [2] & (\multi_core_processor|core[0].CPU|RP|Add0~3  $ (GND))) # (!\multi_core_processor|core[0].CPU|RP|value [2] & 
// (!\multi_core_processor|core[0].CPU|RP|Add0~3  & VCC))
// \multi_core_processor|core[0].CPU|RP|Add0~5  = CARRY((\multi_core_processor|core[0].CPU|RP|value [2] & !\multi_core_processor|core[0].CPU|RP|Add0~3 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~3 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~4_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~5 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~4 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RP|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~24 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~24_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux9~2_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (((\multi_core_processor|core[0].CPU|RP|Add0~4_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|RP|Add0~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~24 .lut_mask = 16'hFDA8;
defparam \multi_core_processor|core[0].CPU|RP|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [2]));

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|RP|value [2]))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|RC|value [2])))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RC|value [2]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|RP|value [2]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~3 .lut_mask = 16'hF388;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux9~3_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux9~3_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [2]))) # (!\multi_core_processor|core[0].CPU|bus|Mux9~3_combout  & (\multi_core_processor|core[0].CPU|RQ|value [2]))))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [2]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [2]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~4 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [2]));

// Location: LCFF_X31_Y27_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R|temp~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [2]));

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~2_combout  = (\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout )

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~2 .lut_mask = 16'hA0A0;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~23 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~23_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux8~2_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~6_combout ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|Add0~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~23 .lut_mask = 16'hFACA;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [3]));

// Location: LCFF_X41_Y25_N9
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [3]));

// Location: LCCOMB_X37_Y27_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~23 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~23_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux8~7_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|RC|Add0~6_combout ))

	.dataa(\multi_core_processor|core[0].CPU|RC|Add0~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~23 .lut_mask = 16'hEEE2;
defparam \multi_core_processor|core[0].CPU|RC|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [3]));

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|RP|value [3])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|RC|value [3]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [3]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [3]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~3 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux8~3_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux8~3_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [3]))) # (!\multi_core_processor|core[0].CPU|bus|Mux8~3_combout  & (\multi_core_processor|core[0].CPU|RQ|value [3]))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [3]),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~4 .lut_mask = 16'hFA44;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [3]));

// Location: LCFF_X41_Y25_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [3]));

// Location: LCCOMB_X33_Y25_N26
cycloneii_lcell_comb \DataMemIn[3]~5 (
// Equation(s):
// \DataMemIn[3]~5_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|R|temp [3]),
	.cin(gnd),
	.combout(\DataMemIn[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[3]~5 .lut_mask = 16'hF000;
defparam \DataMemIn[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~2_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~2 .lut_mask = 16'hC0C0;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~3_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & \multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~3 .lut_mask = 16'h3030;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [4]));

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R|temp~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [4]));

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Mux1~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Mux1~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout  & \multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & 
// ((\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ) # ((!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Mux1~0 .lut_mask = 16'h6545;
defparam \multi_core_processor|core[0].CPU|alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~31 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~31_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.CLAC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~31 .lut_mask = 16'h0030;
defparam \multi_core_processor|core[0].CPU|alu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X35_Y27_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~2_combout  = (\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~2 .lut_mask = 16'hF000;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [5]));

// Location: LCFF_X31_Y25_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [5]));

// Location: LCCOMB_X27_Y25_N18
cycloneii_lcell_comb \DataMemIn[5]~3 (
// Equation(s):
// \DataMemIn[5]~3_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [5])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp [5]),
	.cin(gnd),
	.combout(\DataMemIn[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[5]~3 .lut_mask = 16'hAA00;
defparam \DataMemIn[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~15 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~15_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & 
// \multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~15 .lut_mask = 16'h3222;
defparam \multi_core_processor|core[0].CPU|R|temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [6]));

// Location: LCCOMB_X27_Y25_N26
cycloneii_lcell_comb \MemAddr[6]~6 (
// Equation(s):
// \MemAddr[6]~6_combout  = (\multi_core_processor|core[0].CPU|AR|temp [6] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [6]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[6]~6 .lut_mask = 16'hF000;
defparam \MemAddr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~10_combout  = (\multi_core_processor|core[0].CPU|RC|value [5] & (!\multi_core_processor|core[0].CPU|RC|Add0~9 )) # (!\multi_core_processor|core[0].CPU|RC|value [5] & ((\multi_core_processor|core[0].CPU|RC|Add0~9 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RC|Add0~11  = CARRY((!\multi_core_processor|core[0].CPU|RC|Add0~9 ) # (!\multi_core_processor|core[0].CPU|RC|value [5]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|value [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~9 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~10_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~11 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~10 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~21 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~21_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux6~2_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (((\multi_core_processor|core[0].CPU|RC|Add0~10_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~10_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~21 .lut_mask = 16'hFCB8;
defparam \multi_core_processor|core[0].CPU|RC|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [5]));

// Location: LCCOMB_X36_Y27_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~12_combout  = (\multi_core_processor|core[0].CPU|RC|value [6] & (\multi_core_processor|core[0].CPU|RC|Add0~11  $ (GND))) # (!\multi_core_processor|core[0].CPU|RC|value [6] & 
// (!\multi_core_processor|core[0].CPU|RC|Add0~11  & VCC))
// \multi_core_processor|core[0].CPU|RC|Add0~13  = CARRY((\multi_core_processor|core[0].CPU|RC|value [6] & !\multi_core_processor|core[0].CPU|RC|Add0~11 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|value [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~11 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~12_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~13 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~12 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y25_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [6]));

// Location: LCCOMB_X34_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux5~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux5~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|R1|temp [6]))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout 
//  & (\multi_core_processor|core[0].CPU|RQ|value [6]))))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [6]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [6]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux5~0 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux5~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux5~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux5~0_combout  & (\multi_core_processor|core[0].CPU|RP|value [6])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux5~0_combout  & ((\multi_core_processor|core[0].CPU|RC|value [6]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux5~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [6]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [6]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux5~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux5~1 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [6]));

// Location: LCFF_X35_Y25_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [6]));

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~21 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~21_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux6~7_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~10_combout ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|Add0~10_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~21 .lut_mask = 16'hEEE2;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [5]));

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~4_combout  = (\multi_core_processor|core[0].CPU|RQ|value [2] & (\multi_core_processor|core[0].CPU|RQ|Add0~3  $ (GND))) # (!\multi_core_processor|core[0].CPU|RQ|value [2] & 
// (!\multi_core_processor|core[0].CPU|RQ|Add0~3  & VCC))
// \multi_core_processor|core[0].CPU|RQ|Add0~5  = CARRY((\multi_core_processor|core[0].CPU|RQ|value [2] & !\multi_core_processor|core[0].CPU|RQ|Add0~3 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~3 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~4_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~5 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~4 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~24 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~24_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux9~2_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~4_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|RQ|Add0~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~24 .lut_mask = 16'hEEE4;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|value[2]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|value[2]~feeder_combout  = \multi_core_processor|core[0].CPU|RQ|Add0~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|RQ|Add0~24_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|value[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|value[2]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|RQ|value[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|value[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [2]));

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~16 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~16_combout  = (\multi_core_processor|core[0].CPU|RQ|value [8] & (\multi_core_processor|core[0].CPU|RQ|Add0~15  $ (GND))) # (!\multi_core_processor|core[0].CPU|RQ|value [8] & 
// (!\multi_core_processor|core[0].CPU|RQ|Add0~15  & VCC))
// \multi_core_processor|core[0].CPU|RQ|Add0~17  = CARRY((\multi_core_processor|core[0].CPU|RQ|value [8] & !\multi_core_processor|core[0].CPU|RQ|Add0~15 ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~15 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~16_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~17 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~16 .lut_mask = 16'hA50A;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~18 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~18_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~16_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|Add0~16_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~18 .lut_mask = 16'hF0CC;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [8]));

// Location: LCFF_X34_Y25_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [8]));

// Location: LCCOMB_X32_Y28_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr11~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr11~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RL1~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_AC_RQ1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr11~0 .lut_mask = 16'h0033;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (((!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~0_combout ) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout )) # (!\multi_core_processor|core[0].CPU|PC|value[1]~2_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|PC|value[1]~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~0 .lut_mask = 16'h2AAA;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~2_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~2 .lut_mask = 16'hF303;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RL|temp[8]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|RL|temp[8]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RL|temp[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RL|temp[8]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|RL|temp[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RL|temp[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [8]));

// Location: LCCOMB_X34_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~1_combout  = (!\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ) # ((\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~1 .lut_mask = 16'h5444;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux3~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux3~3_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & (((\multi_core_processor|core[0].CPU|RL|temp [8] & \multi_core_processor|core[0].CPU|bus|Mux1~1_combout )))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux3~2_combout ) # ((!\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux3~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux1~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [8]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux3~3 .lut_mask = 16'hE233;
defparam \multi_core_processor|core[0].CPU|bus|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux3~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux3~4_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux3~3_combout  & (\multi_core_processor|core[0].CPU|RQ|value [8])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux3~3_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [8]))))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux3~3_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [8]),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [8]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux3~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux3~4 .lut_mask = 16'hDDA0;
defparam \multi_core_processor|core[0].CPU|bus|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~14 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~14_combout  = (\multi_core_processor|core[0].CPU|RC|value [7] & (!\multi_core_processor|core[0].CPU|RC|Add0~13 )) # (!\multi_core_processor|core[0].CPU|RC|value [7] & ((\multi_core_processor|core[0].CPU|RC|Add0~13 
// ) # (GND)))
// \multi_core_processor|core[0].CPU|RC|Add0~15  = CARRY((!\multi_core_processor|core[0].CPU|RC|Add0~13 ) # (!\multi_core_processor|core[0].CPU|RC|value [7]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|value [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~13 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~14_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~15 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~14 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~16 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~16_combout  = (\multi_core_processor|core[0].CPU|RC|value [8] & (\multi_core_processor|core[0].CPU|RC|Add0~15  $ (GND))) # (!\multi_core_processor|core[0].CPU|RC|value [8] & 
// (!\multi_core_processor|core[0].CPU|RC|Add0~15  & VCC))
// \multi_core_processor|core[0].CPU|RC|Add0~17  = CARRY((\multi_core_processor|core[0].CPU|RC|value [8] & !\multi_core_processor|core[0].CPU|RC|Add0~15 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|value [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~15 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~16_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~17 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~16 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~18 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~18_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|bus|Mux3~5_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|RC|Add0~16_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~18 .lut_mask = 16'hD8D8;
defparam \multi_core_processor|core[0].CPU|RC|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [8]));

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \DataMemIn[7]~1 (
// Equation(s):
// \DataMemIn[7]~1_combout  = (\multi_core_processor|core[0].CPU|R|temp [7] & \currentState.process_exicute~regout )

	.dataa(\multi_core_processor|core[0].CPU|R|temp [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\DataMemIn[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[7]~1 .lut_mask = 16'hAA00;
defparam \DataMemIn[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~29 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~29_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~27_combout ))

	.dataa(\multi_core_processor|core[0].CPU|RQ|Add0~27_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~29 .lut_mask = 16'hCACA;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [9]));

// Location: LCFF_X38_Y26_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [9]));

// Location: LCCOMB_X37_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~36 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~36_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (\multi_core_processor|core[0].CPU|bus|Mux2~5_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~36 .lut_mask = 16'h1144;
defparam \multi_core_processor|core[0].CPU|alu|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~25 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~25_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~4_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~24  & VCC)) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~24 )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~4_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout  & 
// (!\multi_core_processor|core[0].CPU|alu|Add0~24 )) # (!\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~24 ) # (GND)))))
// \multi_core_processor|core[0].CPU|alu|Add0~26  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~4_combout  & (!\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~24 )) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~4_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~24 ) # (!\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~4_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~24 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~25_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~26 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~25 .lut_mask = 16'h9617;
defparam \multi_core_processor|core[0].CPU|alu|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~27 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~27_combout  = ((\multi_core_processor|core[0].CPU|alu|Add0~2_combout  $ (\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout  $ (!\multi_core_processor|core[0].CPU|alu|Add0~26 )))) # (GND)
// \multi_core_processor|core[0].CPU|alu|Add0~28  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~2_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ) # (!\multi_core_processor|core[0].CPU|alu|Add0~26 ))) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~2_combout  & (\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~26 )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~26 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~27_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~28 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~27 .lut_mask = 16'h698E;
defparam \multi_core_processor|core[0].CPU|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y25_N9
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|ACC|temp~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~37 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~37_combout  = ((\multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout  $ (\multi_core_processor|core[0].CPU|alu|Add0~36_combout  $ (!\multi_core_processor|core[0].CPU|alu|Add0~30 )))) # (GND)
// \multi_core_processor|core[0].CPU|alu|Add0~38  = CARRY((\multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~36_combout ) # (!\multi_core_processor|core[0].CPU|alu|Add0~30 ))) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~36_combout  & !\multi_core_processor|core[0].CPU|alu|Add0~30 )))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~30 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~37_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~38 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~37 .lut_mask = 16'h698E;
defparam \multi_core_processor|core[0].CPU|alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~44 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~44_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~43_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~38  & VCC)) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~38 )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~43_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout  
// & (!\multi_core_processor|core[0].CPU|alu|Add0~38 )) # (!\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~38 ) # (GND)))))
// \multi_core_processor|core[0].CPU|alu|Add0~45  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~43_combout  & (!\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~38 )) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~43_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~38 ) # (!\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~43_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~38 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~44_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~45 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~44 .lut_mask = 16'h9617;
defparam \multi_core_processor|core[0].CPU|alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~8_combout  = (\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~8 .lut_mask = 16'hFFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~8_combout  = (\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~8 .lut_mask = 16'hFFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~8_combout  = (\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout  & \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~8 .lut_mask = 16'hFFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~8_combout  = (\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~8 .lut_mask = 16'hFFA0;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~8_combout  = (\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~8 .lut_mask = 16'hFCF0;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~6_combout  = (\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~6 .lut_mask = 16'hFFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~17 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~17_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|bus|Mux1~8_combout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~17_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~17 .lut_mask = 16'h5500;
defparam \multi_core_processor|core[0].CPU|R|temp~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R1|temp[10]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|R1|temp[10]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp~17_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R1|temp[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R1|temp[10]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|R1|temp[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N9
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R1|temp[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [10]));

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~5_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[10]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~5 .lut_mask = 16'h0030;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [10]));

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~6_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & (((\multi_core_processor|core[0].CPU|RL|temp [10] & \multi_core_processor|core[0].CPU|bus|Mux1~1_combout )))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~5_combout ) # ((!\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux1~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [10]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~6 .lut_mask = 16'hE455;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~7_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~6_combout  & (\multi_core_processor|core[0].CPU|RQ|value [10])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux1~6_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [10]))))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux1~6_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [10]),
	.datab(\multi_core_processor|core[0].CPU|R1|temp [10]),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~7 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~27 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~27_combout  = (\multi_core_processor|core[0].CPU|RC|value [9] & (!\multi_core_processor|core[0].CPU|RC|Add0~17 )) # (!\multi_core_processor|core[0].CPU|RC|value [9] & ((\multi_core_processor|core[0].CPU|RC|Add0~17 
// ) # (GND)))
// \multi_core_processor|core[0].CPU|RC|Add0~28  = CARRY((!\multi_core_processor|core[0].CPU|RC|Add0~17 ) # (!\multi_core_processor|core[0].CPU|RC|value [9]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|value [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~17 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~27_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~28 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~27 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RC|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~29 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~29_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|RC|Add0~27_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|Add0~27_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~29 .lut_mask = 16'hFC0C;
defparam \multi_core_processor|core[0].CPU|RC|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [9]));

// Location: LCCOMB_X36_Y27_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~30 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~30_combout  = (\multi_core_processor|core[0].CPU|RC|value [10] & (\multi_core_processor|core[0].CPU|RC|Add0~28  $ (GND))) # (!\multi_core_processor|core[0].CPU|RC|value [10] & 
// (!\multi_core_processor|core[0].CPU|RC|Add0~28  & VCC))
// \multi_core_processor|core[0].CPU|RC|Add0~31  = CARRY((\multi_core_processor|core[0].CPU|RC|value [10] & !\multi_core_processor|core[0].CPU|RC|Add0~28 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RC|value [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~28 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~30_combout ),
	.cout(\multi_core_processor|core[0].CPU|RC|Add0~31 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~30 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RC|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~32 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~32_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|RC|Add0~30_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~30_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~32 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|RC|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [10]));

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp[10]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp[10]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp~17_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp[10]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|R|temp[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R|temp[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [10]));

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \DataMemIn[10]~10 (
// Equation(s):
// \DataMemIn[10]~10_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [10])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp [10]),
	.cin(gnd),
	.combout(\DataMemIn[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[10]~10 .lut_mask = 16'hAA00;
defparam \DataMemIn[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [10]));

// Location: LCCOMB_X27_Y25_N10
cycloneii_lcell_comb \MemAddr[10]~10 (
// Equation(s):
// \MemAddr[10]~10_combout  = (\multi_core_processor|core[0].CPU|AR|temp [10] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [10]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[10]~10 .lut_mask = 16'hF000;
defparam \MemAddr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X33_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux0~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1_regout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux0~2 .lut_mask = 16'h0050;
defparam \multi_core_processor|core[0].CPU|bus|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux0~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux0~3_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & (\multi_core_processor|core[0].CPU|RL|temp [11])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux0~2_combout ))))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~1_combout  & (((!\multi_core_processor|core[0].CPU|bus|Mux1~2_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RL|temp [11]),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux0~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux0~3 .lut_mask = 16'h88F3;
defparam \multi_core_processor|core[0].CPU|bus|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [11]));

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~30 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~30_combout  = (\multi_core_processor|core[0].CPU|RQ|value [10] & (\multi_core_processor|core[0].CPU|RQ|Add0~28  $ (GND))) # (!\multi_core_processor|core[0].CPU|RQ|value [10] & 
// (!\multi_core_processor|core[0].CPU|RQ|Add0~28  & VCC))
// \multi_core_processor|core[0].CPU|RQ|Add0~31  = CARRY((\multi_core_processor|core[0].CPU|RQ|value [10] & !\multi_core_processor|core[0].CPU|RQ|Add0~28 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~28 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~30_combout ),
	.cout(\multi_core_processor|core[0].CPU|RQ|Add0~31 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~30 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~32 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~32_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~30_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RQ|Add0~30_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~32 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [10]));

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~33 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~33_combout  = \multi_core_processor|core[0].CPU|RQ|Add0~31  $ (\multi_core_processor|core[0].CPU|RQ|value [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|RQ|value [11]),
	.cin(\multi_core_processor|core[0].CPU|RQ|Add0~31 ),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~33 .lut_mask = 16'h0FF0;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RQ|Add0~35 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RQ|Add0~35_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout  & (\multi_core_processor|core[0].CPU|RQ|Add0~33_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RQ|Add0~33_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RQ_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RQ|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RQ|Add0~35 .lut_mask = 16'hFC0C;
defparam \multi_core_processor|core[0].CPU|RQ|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RQ|value[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RQ|Add0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RQ|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RQ|value [11]));

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux0~4_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux0~3_combout  & ((\multi_core_processor|core[0].CPU|RQ|value [11]))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux0~3_combout  & (\multi_core_processor|core[0].CPU|R1|temp [11])))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux0~3_combout ))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux0~3_combout ),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [11]),
	.datad(\multi_core_processor|core[0].CPU|RQ|value [11]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux0~4 .lut_mask = 16'hEC64;
defparam \multi_core_processor|core[0].CPU|bus|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~33 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~33_combout  = \multi_core_processor|core[0].CPU|RC|Add0~31  $ (\multi_core_processor|core[0].CPU|RC|value [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|RC|value [11]),
	.cin(\multi_core_processor|core[0].CPU|RC|Add0~31 ),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~33 .lut_mask = 16'h0FF0;
defparam \multi_core_processor|core[0].CPU|RC|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~35 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~35_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|bus|Mux0~5_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|RC|Add0~33_combout )))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~33_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~35 .lut_mask = 16'hAAF0;
defparam \multi_core_processor|core[0].CPU|RC|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [11]));

// Location: M4K_X26_Y28
cycloneii_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dataMemWrEn~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemIn[11]~11_combout ,\DataMemIn[10]~10_combout }),
	.portaaddr({\MemAddr[10]~10_combout ,\MemAddr[9]~9_combout ,\MemAddr[8]~8_combout ,\MemAddr[7]~7_combout ,\MemAddr[6]~6_combout ,\MemAddr[5]~5_combout ,\MemAddr[4]~4_combout ,\MemAddr[3]~3_combout ,\MemAddr[2]~2_combout ,\MemAddr[1]~1_combout ,\MemAddr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|memory_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .init_file = "db/main.ram0_DataMemory_a159ece6.hdl.mif";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux0~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ) # ((\multi_core_processor|core[0].CPU|R|temp [11])))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|R|temp [11]),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux0~0 .lut_mask = 16'hB9A8;
defparam \multi_core_processor|core[0].CPU|bus|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux0~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux0~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux0~0_combout  & (\multi_core_processor|core[0].CPU|RP|value [11])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux0~0_combout  & ((\multi_core_processor|core[0].CPU|RC|value [11]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux0~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [11]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [11]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux0~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux0~1 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux0~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux0~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux0~1_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & (\multi_core_processor|core[0].CPU|bus|Mux0~4_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (\multi_core_processor|core[0].CPU|bus|Mux0~4_combout 
// ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux0~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux0~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux0~5 .lut_mask = 16'hEC4C;
defparam \multi_core_processor|core[0].CPU|bus|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~18 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~18_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|bus|Mux0~5_combout )

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~18 .lut_mask = 16'h3300;
defparam \multi_core_processor|core[0].CPU|R|temp~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [11]));

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \DataMemIn[11]~11 (
// Equation(s):
// \DataMemIn[11]~11_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [11])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp [11]),
	.cin(gnd),
	.combout(\DataMemIn[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[11]~11 .lut_mask = 16'hAA00;
defparam \DataMemIn[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|R|temp [10]) # ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & \DM|memory_rtl_0|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\multi_core_processor|core[0].CPU|R|temp [10]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~3 .lut_mask = 16'hCBC8;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~3_combout  & (\multi_core_processor|core[0].CPU|RP|value [10])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux1~3_combout  & ((\multi_core_processor|core[0].CPU|RC|value [10]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux1~3_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [10]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [10]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~4 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux1~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux1~8_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux1~4_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (\multi_core_processor|core[0].CPU|bus|Mux1~7_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux1~7_combout 
// ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux1~7_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux1~8 .lut_mask = 16'hF870;
defparam \multi_core_processor|core[0].CPU|bus|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y25_N0
cycloneii_mac_mult \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\clock~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.dataa({\multi_core_processor|core[0].CPU|ACC|temp~12_combout ,\multi_core_processor|core[0].CPU|ACC|temp~11_combout ,\multi_core_processor|core[0].CPU|ACC|temp~10_combout ,\multi_core_processor|core[0].CPU|ACC|temp~0_combout ,
\multi_core_processor|core[0].CPU|ACC|temp~2_combout ,\multi_core_processor|core[0].CPU|ACC|temp~3_combout ,\multi_core_processor|core[0].CPU|ACC|temp~4_combout ,\multi_core_processor|core[0].CPU|ACC|temp~5_combout ,
\multi_core_processor|core[0].CPU|ACC|temp~6_combout ,\multi_core_processor|core[0].CPU|ACC|temp~7_combout ,\multi_core_processor|core[0].CPU|ACC|temp~8_combout ,\multi_core_processor|core[0].CPU|ACC|temp~9_combout ,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ,\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ,\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ,\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ,
\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ,\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ,\multi_core_processor|core[0].CPU|bus|Mux6~8_combout ,\multi_core_processor|core[0].CPU|bus|Mux7~8_combout ,
\multi_core_processor|core[0].CPU|bus|Mux8~8_combout ,\multi_core_processor|core[0].CPU|bus|Mux9~8_combout ,\multi_core_processor|core[0].CPU|bus|Mux10~8_combout ,\multi_core_processor|core[0].CPU|bus|Mux11~10_combout ,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y25_N2
cycloneii_mac_out \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~dataout ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~11 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~10 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~9 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~8 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~7 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~6 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~5 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~4 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~3 ,
\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~2 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~1 ,\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~55 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~55_combout  = (\multi_core_processor|core[0].CPU|bus|Mux0~5_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT11 )))) # (!\multi_core_processor|core[0].CPU|bus|Mux0~5_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~55 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|alu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~56 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~56_combout  = (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & \multi_core_processor|core[0].CPU|alu|Add0~55_combout ))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~55_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~56 .lut_mask = 16'h5000;
defparam \multi_core_processor|core[0].CPU|alu|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~50 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~50_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (\multi_core_processor|core[0].CPU|bus|Mux0~5_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~50 .lut_mask = 16'h0550;
defparam \multi_core_processor|core[0].CPU|alu|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~51 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~51_combout  = \multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1_regout  $ (\multi_core_processor|core[0].CPU|alu|Add0~45  $ (!\multi_core_processor|core[0].CPU|alu|Add0~50_combout ))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[11]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~50_combout ),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~45 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~51 .lut_mask = 16'h5AA5;
defparam \multi_core_processor|core[0].CPU|alu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~12_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~56_combout ) # ((\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~51_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~56_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~51_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~12 .lut_mask = 16'h3230;
defparam \multi_core_processor|core[0].CPU|ACC|temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~48 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~48_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~8_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT10 )))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~8_combout  & (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// (\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT10 )))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~8_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~48 .lut_mask = 16'hEAC0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~49 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~49_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~48_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~49 .lut_mask = 16'h0A00;
defparam \multi_core_processor|core[0].CPU|alu|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~11 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~11_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~49_combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~44_combout  & \multi_core_processor|core[0].CPU|alu|Mux1~0_combout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~44_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~49_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~11_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~11 .lut_mask = 16'h5540;
defparam \multi_core_processor|core[0].CPU|ACC|temp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~63 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~63_combout  = (\multi_core_processor|core[0].CPU|bus|Mux4~6_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT7 )))) # (!\multi_core_processor|core[0].CPU|bus|Mux4~6_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~63 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|alu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~64 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~64_combout  = (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & \multi_core_processor|core[0].CPU|alu|Add0~63_combout ))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~63_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~64 .lut_mask = 16'h5000;
defparam \multi_core_processor|core[0].CPU|alu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~2_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~64_combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~27_combout  & \multi_core_processor|core[0].CPU|alu|Mux1~0_combout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~27_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~64_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~2 .lut_mask = 16'h5540;
defparam \multi_core_processor|core[0].CPU|ACC|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~29 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~29_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~0_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~28  & VCC)) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~28 )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~0_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout  & 
// (!\multi_core_processor|core[0].CPU|alu|Add0~28 )) # (!\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~28 ) # (GND)))))
// \multi_core_processor|core[0].CPU|alu|Add0~30  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~0_combout  & (!\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~28 )) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~0_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~28 ) # (!\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~28 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~29_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~30 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~29 .lut_mask = 16'h9617;
defparam \multi_core_processor|core[0].CPU|alu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~34 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~34_combout  = (\multi_core_processor|core[0].CPU|bus|Mux3~5_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT8 )))) # (!\multi_core_processor|core[0].CPU|bus|Mux3~5_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~34 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|alu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~35 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~35_combout  = (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & \multi_core_processor|core[0].CPU|alu|Add0~34_combout ))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~35 .lut_mask = 16'h5000;
defparam \multi_core_processor|core[0].CPU|alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~0_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~35_combout ) # ((\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~29_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~29_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~35_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~0 .lut_mask = 16'h3320;
defparam \multi_core_processor|core[0].CPU|ACC|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~41 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~41_combout  = (\multi_core_processor|core[0].CPU|bus|Mux2~5_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT9 )))) # (!\multi_core_processor|core[0].CPU|bus|Mux2~5_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~41 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~42 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~42_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~41_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~41_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~42 .lut_mask = 16'h0A00;
defparam \multi_core_processor|core[0].CPU|alu|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~10_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~42_combout ) # ((\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~37_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~37_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~10 .lut_mask = 16'h3320;
defparam \multi_core_processor|core[0].CPU|ACC|temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux2~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux2~2_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & 
// \multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[9]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux2~2 .lut_mask = 16'h0500;
defparam \multi_core_processor|core[0].CPU|bus|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [9]));

// Location: LCCOMB_X35_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux2~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux2~3_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & (((\multi_core_processor|core[0].CPU|RL|temp [9] & \multi_core_processor|core[0].CPU|bus|Mux1~1_combout )))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux1~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~2_combout ) # ((!\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux2~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [9]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux1~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux2~3 .lut_mask = 16'hE455;
defparam \multi_core_processor|core[0].CPU|bus|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux2~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux2~4_combout  = (\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~3_combout  & (\multi_core_processor|core[0].CPU|RQ|value [9])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux2~3_combout  & ((\multi_core_processor|core[0].CPU|R1|temp [9]))))) # (!\multi_core_processor|core[0].CPU|bus|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux2~3_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|RQ|value [9]),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [9]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux2~4 .lut_mask = 16'hDDA0;
defparam \multi_core_processor|core[0].CPU|bus|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~21 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~21_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (((\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ) # (\multi_core_processor|core[0].CPU|bus|Mux6~7_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|RP|Add0~10_combout ))

	.dataa(\multi_core_processor|core[0].CPU|RP|Add0~10_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~21 .lut_mask = 16'hFACA;
defparam \multi_core_processor|core[0].CPU|RP|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [5]));

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~2_combout  = (\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & \multi_core_processor|core[0].CPU|bus|Mux4~5_combout )

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~2 .lut_mask = 16'h8888;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~6_combout  = (\multi_core_processor|core[0].CPU|RP|value [3] & (!\multi_core_processor|core[0].CPU|RP|Add0~5 )) # (!\multi_core_processor|core[0].CPU|RP|value [3] & ((\multi_core_processor|core[0].CPU|RP|Add0~5 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|RP|Add0~7  = CARRY((!\multi_core_processor|core[0].CPU|RP|Add0~5 ) # (!\multi_core_processor|core[0].CPU|RP|value [3]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~5 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~6_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~7 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~6 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|RP|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~23 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~23_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux8~7_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (((\multi_core_processor|core[0].CPU|RP|Add0~6_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux8~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~6_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~23 .lut_mask = 16'hFCB8;
defparam \multi_core_processor|core[0].CPU|RP|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [3]));

// Location: LCCOMB_X34_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~8_combout  = (\multi_core_processor|core[0].CPU|RP|value [4] & (\multi_core_processor|core[0].CPU|RP|Add0~7  $ (GND))) # (!\multi_core_processor|core[0].CPU|RP|value [4] & 
// (!\multi_core_processor|core[0].CPU|RP|Add0~7  & VCC))
// \multi_core_processor|core[0].CPU|RP|Add0~9  = CARRY((\multi_core_processor|core[0].CPU|RP|value [4] & !\multi_core_processor|core[0].CPU|RP|Add0~7 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~7 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~8_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~9 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~8 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RP|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~22 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~22_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux7~7_combout )))) 
// # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (((\multi_core_processor|core[0].CPU|RP|Add0~8_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux7~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|RP|Add0~8_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~22 .lut_mask = 16'hFAD8;
defparam \multi_core_processor|core[0].CPU|RP|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [4]));

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~12_combout  = (\multi_core_processor|core[0].CPU|RP|value [6] & (\multi_core_processor|core[0].CPU|RP|Add0~11  $ (GND))) # (!\multi_core_processor|core[0].CPU|RP|value [6] & 
// (!\multi_core_processor|core[0].CPU|RP|Add0~11  & VCC))
// \multi_core_processor|core[0].CPU|RP|Add0~13  = CARRY((\multi_core_processor|core[0].CPU|RP|value [6] & !\multi_core_processor|core[0].CPU|RP|Add0~11 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|value [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|RP|Add0~11 ),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~12_combout ),
	.cout(\multi_core_processor|core[0].CPU|RP|Add0~13 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~12 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|RP|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~20 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~20_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|bus|Mux5~5_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|RP|Add0~12_combout )))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|RP|Add0~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~20 .lut_mask = 16'hF3C0;
defparam \multi_core_processor|core[0].CPU|RP|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [6]));

// Location: LCCOMB_X35_Y27_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RP|Add0~29 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RP|Add0~29_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout  & (\multi_core_processor|core[0].CPU|RP|Add0~27_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|RP|Add0~27_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RP_AC1~regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RP|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RP|Add0~29 .lut_mask = 16'hFC0C;
defparam \multi_core_processor|core[0].CPU|RP|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RP|value[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RP|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RP|value[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RP|value [9]));

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp[9]~feeder (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp[9]~feeder_combout  = \multi_core_processor|core[0].CPU|R|temp~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp~16_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp[9]~feeder .lut_mask = 16'hFF00;
defparam \multi_core_processor|core[0].CPU|R|temp[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|R|temp[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [9]));

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \DataMemIn[9]~9 (
// Equation(s):
// \DataMemIn[9]~9_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [9])

	.dataa(vcc),
	.datab(\currentState.process_exicute~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp [9]),
	.cin(gnd),
	.combout(\DataMemIn[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[9]~9 .lut_mask = 16'hCC00;
defparam \DataMemIn[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dataMemWrEn~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemIn[9]~9_combout ,\DataMemIn[0]~8_combout }),
	.portaaddr({\MemAddr[10]~10_combout ,\MemAddr[9]~9_combout ,\MemAddr[8]~8_combout ,\MemAddr[7]~7_combout ,\MemAddr[6]~6_combout ,\MemAddr[5]~5_combout ,\MemAddr[4]~4_combout ,\MemAddr[3]~3_combout ,\MemAddr[2]~2_combout ,\MemAddr[1]~1_combout ,\MemAddr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/main.ram0_DataMemory_a159ece6.hdl.mif";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110005104515410000515440010105;
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux2~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux2~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|R|temp [9])) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & 
// ((\DM|memory_rtl_0|auto_generated|ram_block1a9 )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|R|temp [9]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux2~0 .lut_mask = 16'hE5E0;
defparam \multi_core_processor|core[0].CPU|bus|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux2~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux2~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~0_combout  & ((\multi_core_processor|core[0].CPU|RP|value [9]))) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux2~0_combout  & (\multi_core_processor|core[0].CPU|RC|value [9])))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux2~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|RC|value [9]),
	.datac(\multi_core_processor|core[0].CPU|RP|value [9]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux2~1 .lut_mask = 16'hF588;
defparam \multi_core_processor|core[0].CPU|bus|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux2~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux2~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux2~1_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & (\multi_core_processor|core[0].CPU|bus|Mux2~4_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux2~4_combout 
// ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux2~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux2~5 .lut_mask = 16'hF870;
defparam \multi_core_processor|core[0].CPU|bus|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~16 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~16_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|bus|Mux2~5_combout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux2~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~16 .lut_mask = 16'h5500;
defparam \multi_core_processor|core[0].CPU|R|temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [9]));

// Location: LCCOMB_X27_Y25_N24
cycloneii_lcell_comb \MemAddr[9]~9 (
// Equation(s):
// \MemAddr[9]~9_combout  = (\multi_core_processor|core[0].CPU|AR|temp [9] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [9]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[9]~9 .lut_mask = 16'hF000;
defparam \MemAddr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N9
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R|temp[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R|temp[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R|temp [8]));

// Location: LCCOMB_X33_Y25_N20
cycloneii_lcell_comb \DataMemIn[8]~0 (
// Equation(s):
// \DataMemIn[8]~0_combout  = (\multi_core_processor|core[0].CPU|R|temp [8] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|R|temp [8]),
	.datac(\currentState.process_exicute~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DataMemIn[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[8]~0 .lut_mask = 16'hC0C0;
defparam \DataMemIn[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dataMemWrEn~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemIn[8]~0_combout ,\DataMemIn[7]~1_combout }),
	.portaaddr({\MemAddr[10]~10_combout ,\MemAddr[9]~9_combout ,\MemAddr[8]~8_combout ,\MemAddr[7]~7_combout ,\MemAddr[6]~6_combout ,\MemAddr[5]~5_combout ,\MemAddr[4]~4_combout ,\MemAddr[3]~3_combout ,\MemAddr[2]~2_combout ,\MemAddr[1]~1_combout ,\MemAddr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .init_file = "db/main.ram0_DataMemory_a159ece6.hdl.mif";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux3~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux3~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|R|temp [8]) # ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & \DM|memory_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\multi_core_processor|core[0].CPU|R|temp [8]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux3~0 .lut_mask = 16'hCBC8;
defparam \multi_core_processor|core[0].CPU|bus|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux3~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux3~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux3~0_combout  & (\multi_core_processor|core[0].CPU|RP|value [8])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux3~0_combout  & ((\multi_core_processor|core[0].CPU|RC|value [8]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux3~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [8]),
	.datab(\multi_core_processor|core[0].CPU|RC|value [8]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux3~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux3~1 .lut_mask = 16'hAFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux3~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux3~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux3~1_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & (\multi_core_processor|core[0].CPU|bus|Mux3~4_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux3~4_combout 
// ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux3~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux3~1_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux3~5 .lut_mask = 16'hF870;
defparam \multi_core_processor|core[0].CPU|bus|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~12_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|bus|Mux3~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux3~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~12 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|R|temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [8]));

// Location: LCCOMB_X27_Y25_N2
cycloneii_lcell_comb \MemAddr[8]~8 (
// Equation(s):
// \MemAddr[8]~8_combout  = (\multi_core_processor|core[0].CPU|AR|temp [8] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [8]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[8]~8 .lut_mask = 16'hF000;
defparam \MemAddr[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneii_lcell_comb \DataMemIn[6]~2 (
// Equation(s):
// \DataMemIn[6]~2_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [6])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|R|temp [6]),
	.cin(gnd),
	.combout(\DataMemIn[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[6]~2 .lut_mask = 16'hAA00;
defparam \DataMemIn[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dataMemWrEn~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemIn[6]~2_combout ,\DataMemIn[5]~3_combout }),
	.portaaddr({\MemAddr[10]~10_combout ,\MemAddr[9]~9_combout ,\MemAddr[8]~8_combout ,\MemAddr[7]~7_combout ,\MemAddr[6]~6_combout ,\MemAddr[5]~5_combout ,\MemAddr[4]~4_combout ,\MemAddr[3]~3_combout ,\MemAddr[2]~2_combout ,\MemAddr[1]~1_combout ,\MemAddr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|memory_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/main.ram0_DataMemory_a159ece6.hdl.mif";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024400;
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux5~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux5~2_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((\multi_core_processor|core[0].CPU|R|temp [6])) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|R|temp [6]),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux5~2 .lut_mask = 16'hE6A2;
defparam \multi_core_processor|core[0].CPU|bus|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux5~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux5~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux5~2_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux5~2_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [6]))) # (!\multi_core_processor|core[0].CPU|bus|Mux5~2_combout  & (\multi_core_processor|core[0].CPU|IR|temp [6]))))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [6]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux5~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux5~3 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux5~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux5~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux5~1_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux5~3_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux5~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux5~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux5~4 .lut_mask = 16'hD080;
defparam \multi_core_processor|core[0].CPU|bus|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux5~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux5~5_combout  = (\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout  & \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[6]~_Duplicate_1_regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux5~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux5~5 .lut_mask = 16'hFFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~20 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~20_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|RC|Add0~12_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~12_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~20 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|RC|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [6]));

// Location: LCCOMB_X33_Y27_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|RC|Add0~19 (
// Equation(s):
// \multi_core_processor|core[0].CPU|RC|Add0~19_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & ((\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout  & (\multi_core_processor|core[0].CPU|RC|Add0~14_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.MV_RC_AC1~regout ),
	.datac(\multi_core_processor|core[0].CPU|RC|Add0~14_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|RC|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|RC|Add0~19 .lut_mask = 16'hFC30;
defparam \multi_core_processor|core[0].CPU|RC|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RC|value[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|RC|Add0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|RC|value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RC|value [7]));

// Location: LCFF_X31_Y26_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|R1|temp[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|R1|temp[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|R1|temp [7]));

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\multi_core_processor|core[0].CPU|R1|temp [7]))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout 
//  & (\multi_core_processor|core[0].CPU|RQ|value [7]))))

	.dataa(\multi_core_processor|core[0].CPU|RQ|value [7]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|R1|temp [7]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~0 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~1_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux4~0_combout  & (\multi_core_processor|core[0].CPU|RP|value [7])) # 
// (!\multi_core_processor|core[0].CPU|bus|Mux4~0_combout  & ((\multi_core_processor|core[0].CPU|RC|value [7]))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux4~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|RP|value [7]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|RC|value [7]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~1 .lut_mask = 16'hBBC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|RL|temp[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|RL|temp[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|RL|temp [7]));

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~2_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|R|temp [7])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a7~portadataout ))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|R|temp [7]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~2 .lut_mask = 16'hBCB0;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux4~2_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux4~2_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [7]))) # (!\multi_core_processor|core[0].CPU|bus|Mux4~2_combout  & (\multi_core_processor|core[0].CPU|IR|temp [7]))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [7]),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [7]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~3 .lut_mask = 16'hFA44;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux4~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux4~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux4~1_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux4~3_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux4~4 .lut_mask = 16'hA280;
defparam \multi_core_processor|core[0].CPU|bus|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~14 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~14_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout  & 
// \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[7]~_Duplicate_1_regout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~14 .lut_mask = 16'h3230;
defparam \multi_core_processor|core[0].CPU|R|temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [7]));

// Location: LCCOMB_X27_Y25_N20
cycloneii_lcell_comb \MemAddr[7]~7 (
// Equation(s):
// \MemAddr[7]~7_combout  = (\multi_core_processor|core[0].CPU|AR|temp [7] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [7]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[7]~7 .lut_mask = 16'hF000;
defparam \MemAddr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((\multi_core_processor|core[0].CPU|R|temp [5])) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|R|temp [5]),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~3 .lut_mask = 16'hE6A2;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux6~3_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux6~3_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [5]))) # (!\multi_core_processor|core[0].CPU|bus|Mux6~3_combout  & (\multi_core_processor|core[0].CPU|IR|temp [5]))))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [5]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [5]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~4 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux6~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux6~7_combout  = (\multi_core_processor|core[0].CPU|bus|Mux6~6_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~2_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux11~3_combout  & 
// \multi_core_processor|core[0].CPU|bus|Mux6~4_combout )))) # (!\multi_core_processor|core[0].CPU|bus|Mux6~6_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux11~3_combout  & \multi_core_processor|core[0].CPU|bus|Mux6~4_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux6~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux11~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux11~3_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux6~7 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|bus|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~5_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ) # 
// (\multi_core_processor|core[0].CPU|bus|Mux6~7_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux6~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~5 .lut_mask = 16'h1112;
defparam \multi_core_processor|core[0].CPU|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~21 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~21_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~6_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~20  & VCC)) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~20 )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~6_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & 
// (!\multi_core_processor|core[0].CPU|alu|Add0~20 )) # (!\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~20 ) # (GND)))))
// \multi_core_processor|core[0].CPU|alu|Add0~22  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~6_combout  & (!\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~20 )) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~6_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~20 ) # (!\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~20 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~21_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~22 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~21 .lut_mask = 16'h9617;
defparam \multi_core_processor|core[0].CPU|alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~61 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~61_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & ((\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ) # ((\multi_core_processor|core[0].CPU|bus|Mux5~5_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & (\multi_core_processor|core[0].CPU|bus|Mux5~5_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux5~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~61 .lut_mask = 16'hEAC0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~65 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~65_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~61_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~61_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~65 .lut_mask = 16'h0C00;
defparam \multi_core_processor|core[0].CPU|alu|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~3_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~65_combout ) # ((\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~25_combout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~25_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~65_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~3 .lut_mask = 16'h5540;
defparam \multi_core_processor|core[0].CPU|ACC|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~57 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~57_combout  = (\multi_core_processor|core[0].CPU|bus|Mux6~8_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT5 )))) # (!\multi_core_processor|core[0].CPU|bus|Mux6~8_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & 
// \multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux6~8_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~57 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|alu|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~66 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~66_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & \multi_core_processor|core[0].CPU|alu|Add0~57_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~57_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~66 .lut_mask = 16'h0A00;
defparam \multi_core_processor|core[0].CPU|alu|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~4_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~66_combout ) # ((\multi_core_processor|core[0].CPU|alu|Add0~23_combout  & \multi_core_processor|core[0].CPU|alu|Mux1~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~23_combout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~66_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~4 .lut_mask = 16'h3320;
defparam \multi_core_processor|core[0].CPU|ACC|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y25_N11
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~19 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~19_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout  & 
// \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[5]~_Duplicate_1_regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux6~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~19 .lut_mask = 16'h5540;
defparam \multi_core_processor|core[0].CPU|R|temp~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N13
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [5]));

// Location: LCCOMB_X27_Y25_N12
cycloneii_lcell_comb \MemAddr[5]~5 (
// Equation(s):
// \MemAddr[5]~5_combout  = (\multi_core_processor|core[0].CPU|AR|temp [5] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [5]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[5]~5 .lut_mask = 16'hF000;
defparam \MemAddr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \DataMemIn[4]~4 (
// Equation(s):
// \DataMemIn[4]~4_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [4])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|R|temp [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DataMemIn[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[4]~4 .lut_mask = 16'hA0A0;
defparam \DataMemIn[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dataMemWrEn~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemIn[4]~4_combout ,\DataMemIn[3]~5_combout }),
	.portaaddr({\MemAddr[10]~10_combout ,\MemAddr[9]~9_combout ,\MemAddr[8]~8_combout ,\MemAddr[7]~7_combout ,\MemAddr[6]~6_combout ,\MemAddr[5]~5_combout ,\MemAddr[4]~4_combout ,\MemAddr[3]~3_combout ,\MemAddr[2]~2_combout ,\MemAddr[1]~1_combout ,\MemAddr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .init_file = "db/main.ram0_DataMemory_a159ece6.hdl.mif";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104004100110040000000001FF40;
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~3_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (((\multi_core_processor|core[0].CPU|R|temp [4])) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|R|temp [4]),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~3 .lut_mask = 16'hE6A2;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~4_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux7~3_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux7~3_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [4]))) # (!\multi_core_processor|core[0].CPU|bus|Mux7~3_combout  & (\multi_core_processor|core[0].CPU|IR|temp [4]))))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [4]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux7~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~4 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux7~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux7~7_combout  = (\multi_core_processor|core[0].CPU|bus|Mux7~6_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~2_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux11~3_combout  & 
// \multi_core_processor|core[0].CPU|bus|Mux7~4_combout )))) # (!\multi_core_processor|core[0].CPU|bus|Mux7~6_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux11~3_combout  & \multi_core_processor|core[0].CPU|bus|Mux7~4_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux7~6_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux11~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux11~3_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux7~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux7~7 .lut_mask = 16'hF888;
defparam \multi_core_processor|core[0].CPU|bus|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~20 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~20_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout  & 
// \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux7~7_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[4]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~20 .lut_mask = 16'h5444;
defparam \multi_core_processor|core[0].CPU|R|temp~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [4]));

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \MemAddr[4]~4 (
// Equation(s):
// \MemAddr[4]~4_combout  = (\multi_core_processor|core[0].CPU|AR|temp [4] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [4]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[4]~4 .lut_mask = 16'hF000;
defparam \MemAddr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|R|temp [3])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a3~portadataout ))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|R|temp [3]),
	.datac(\DM|memory_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~5 .lut_mask = 16'hDDA0;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~6_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux8~5_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux8~5_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [3]))) # (!\multi_core_processor|core[0].CPU|bus|Mux8~5_combout  & (\multi_core_processor|core[0].CPU|IR|temp [3]))))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~6 .lut_mask = 16'hFC22;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux8~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux8~7_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux8~4_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux8~6_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux8~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux8~7 .lut_mask = 16'hC480;
defparam \multi_core_processor|core[0].CPU|bus|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~21 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~21_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & 
// \multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ))))

	.dataa(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux8~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~21 .lut_mask = 16'h3320;
defparam \multi_core_processor|core[0].CPU|R|temp~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [3]));

// Location: LCCOMB_X27_Y25_N4
cycloneii_lcell_comb \MemAddr[3]~3 (
// Equation(s):
// \MemAddr[3]~3_combout  = (\multi_core_processor|core[0].CPU|AR|temp [3] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [3]),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\MemAddr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[3]~3 .lut_mask = 16'hF000;
defparam \MemAddr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \DataMemIn[2]~6 (
// Equation(s):
// \DataMemIn[2]~6_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|R|temp [2])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|R|temp [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DataMemIn[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DataMemIn[2]~6 .lut_mask = 16'hA0A0;
defparam \DataMemIn[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \DM|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dataMemWrEn~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DataMemIn[2]~6_combout ,\DataMemIn[1]~7_combout }),
	.portaaddr({\MemAddr[10]~10_combout ,\MemAddr[9]~9_combout ,\MemAddr[8]~8_combout ,\MemAddr[7]~7_combout ,\MemAddr[6]~6_combout ,\MemAddr[5]~5_combout ,\MemAddr[4]~4_combout ,\MemAddr[3]~3_combout ,\MemAddr[2]~2_combout ,\MemAddr[1]~1_combout ,\MemAddr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/main.ram0_DataMemory_a159ece6.hdl.mif";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ALTSYNCRAM";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 36;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000371524149DF84B2000494260026AFB;
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|R|temp [2])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a2 ))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|R|temp [2]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~5 .lut_mask = 16'hDAD0;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~6_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux9~5_combout )))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  
// & ((\multi_core_processor|core[0].CPU|bus|Mux9~5_combout  & (\multi_core_processor|core[0].CPU|RL|temp [2])) # (!\multi_core_processor|core[0].CPU|bus|Mux9~5_combout  & ((\multi_core_processor|core[0].CPU|IR|temp [2])))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|RL|temp [2]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~6 .lut_mask = 16'hEE50;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~7_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux9~4_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux9~6_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux9~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~7 .lut_mask = 16'hC480;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~22 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~22_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ) # ((\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & 
// \multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~22 .lut_mask = 16'h5540;
defparam \multi_core_processor|core[0].CPU|R|temp~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [2]));

// Location: LCCOMB_X27_Y27_N0
cycloneii_lcell_comb \MemAddr[2]~2 (
// Equation(s):
// \MemAddr[2]~2_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|AR|temp [2])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MemAddr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[2]~2 .lut_mask = 16'hA0A0;
defparam \MemAddr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|R|temp [1])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a1~portadataout ))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|R|temp [1]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~5 .lut_mask = 16'hDAD0;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~6_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux10~5_combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux10~5_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [1]))) # (!\multi_core_processor|core[0].CPU|bus|Mux10~5_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [1]))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [1]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~6 .lut_mask = 16'hFA44;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~7_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux10~4_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux10~6_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux10~4_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~7 .lut_mask = 16'hC480;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|R|temp~23 (
// Equation(s):
// \multi_core_processor|core[0].CPU|R|temp~23_combout  = (!\reset~combout  & ((\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout  & 
// \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))))

	.dataa(\reset~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|R|temp~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|R|temp~23 .lut_mask = 16'h5444;
defparam \multi_core_processor|core[0].CPU|R|temp~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|AR|temp[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|R|temp~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multi_core_processor|core[0].CPU|AR|temp[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|AR|temp [1]));

// Location: LCCOMB_X27_Y27_N6
cycloneii_lcell_comb \MemAddr[1]~1 (
// Equation(s):
// \MemAddr[1]~1_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|AR|temp [1])

	.dataa(\currentState.process_exicute~regout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|AR|temp [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MemAddr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemAddr[1]~1 .lut_mask = 16'hA0A0;
defparam \MemAddr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~7_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & (\multi_core_processor|core[0].CPU|R|temp [0])) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout  & ((\DM|memory_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|R|temp [0]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr12~combout ),
	.datad(\DM|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~7 .lut_mask = 16'hBCB0;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~8_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & (((\multi_core_processor|core[0].CPU|bus|Mux11~7_combout )))) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~7_combout  & ((\multi_core_processor|core[0].CPU|RL|temp [0]))) # (!\multi_core_processor|core[0].CPU|bus|Mux11~7_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [0]))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr11~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datac(\multi_core_processor|core[0].CPU|RL|temp [0]),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~8 .lut_mask = 16'hFA44;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~9 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~9_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & (\multi_core_processor|core[0].CPU|bus|Mux11~6_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout  & ((\multi_core_processor|core[0].CPU|bus|Mux11~8_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr9~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr10~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux11~6_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~9 .lut_mask = 16'hA280;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux11~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux11~10_combout  = (\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ) # ((\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout  & \multi_core_processor|core[0].CPU|bus|Mux4~5_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux11~9_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux11~10 .lut_mask = 16'hFFC0;
defparam \multi_core_processor|core[0].CPU|bus|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~32 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~32_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & ((\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~dataout ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & \multi_core_processor|core[0].CPU|bus|Mux11~10_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & 
// (\multi_core_processor|core[0].CPU|bus|Mux11~10_combout )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux11~10_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~dataout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~32 .lut_mask = 16'hEAC0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~33 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~33_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~13_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~32_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~13_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~33 .lut_mask = 16'hE4A0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~9 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~9_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|alu|Add0~33_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~33_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~9 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|ACC|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X36_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~15 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~15_combout  = ((\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout  $ (\multi_core_processor|core[0].CPU|alu|Add0~9_combout  $ (!\multi_core_processor|core[0].CPU|alu|Add0~14 )))) # (GND)
// \multi_core_processor|core[0].CPU|alu|Add0~16  = CARRY((\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~9_combout ) # (!\multi_core_processor|core[0].CPU|alu|Add0~14 ))) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout  & (\multi_core_processor|core[0].CPU|alu|Add0~9_combout  & !\multi_core_processor|core[0].CPU|alu|Add0~14 )))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~14 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~15_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~16 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~15 .lut_mask = 16'h698E;
defparam \multi_core_processor|core[0].CPU|alu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~39 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~39_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & ((\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & \multi_core_processor|core[0].CPU|bus|Mux10~8_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & 
// (\multi_core_processor|core[0].CPU|bus|Mux10~8_combout )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux10~8_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~39 .lut_mask = 16'hEAC0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~40 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~40_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~15_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~39_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~15_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~39_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~40 .lut_mask = 16'hE4A0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~8_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|alu|Add0~40_combout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~40_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~8 .lut_mask = 16'h5050;
defparam \multi_core_processor|core[0].CPU|ACC|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N7
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X35_Y27_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux10~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux10~2_combout  = (\multi_core_processor|core[0].CPU|bus|Mux4~5_combout  & \multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|ACC|temp[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux10~2 .lut_mask = 16'hF000;
defparam \multi_core_processor|core[0].CPU|bus|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~9 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~9_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ) # 
// (\multi_core_processor|core[0].CPU|bus|Mux10~7_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux10~2_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux10~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~9 .lut_mask = 16'h0506;
defparam \multi_core_processor|core[0].CPU|alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~17 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~17_combout  = (\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~8_combout  & (\multi_core_processor|core[0].CPU|alu|Add0~16  & VCC)) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~8_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~16 )))) # (!\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout  & ((\multi_core_processor|core[0].CPU|alu|Add0~8_combout  & 
// (!\multi_core_processor|core[0].CPU|alu|Add0~16 )) # (!\multi_core_processor|core[0].CPU|alu|Add0~8_combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~16 ) # (GND)))))
// \multi_core_processor|core[0].CPU|alu|Add0~18  = CARRY((\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout  & (!\multi_core_processor|core[0].CPU|alu|Add0~8_combout  & !\multi_core_processor|core[0].CPU|alu|Add0~16 )) # 
// (!\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~16 ) # (!\multi_core_processor|core[0].CPU|alu|Add0~8_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~16 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~17_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~18 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~17 .lut_mask = 16'h9617;
defparam \multi_core_processor|core[0].CPU|alu|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~46 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~46_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & ((\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & \multi_core_processor|core[0].CPU|bus|Mux9~8_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & 
// ((\multi_core_processor|core[0].CPU|bus|Mux9~8_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~46 .lut_mask = 16'hECA0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~47 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~47_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (\multi_core_processor|core[0].CPU|alu|Add0~17_combout )) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (((\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & \multi_core_processor|core[0].CPU|alu|Add0~46_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~17_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~46_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~47 .lut_mask = 16'hD888;
defparam \multi_core_processor|core[0].CPU|alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~7_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|alu|Add0~47_combout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~47_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~7 .lut_mask = 16'h5050;
defparam \multi_core_processor|core[0].CPU|ACC|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|bus|Mux9~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|bus|Mux9~2_combout  = (\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout  & \multi_core_processor|core[0].CPU|bus|Mux4~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|ACC|temp[2]~_Duplicate_1_regout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux4~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|bus|Mux9~2 .lut_mask = 16'hF000;
defparam \multi_core_processor|core[0].CPU|bus|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~8_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  $ (((\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ) # 
// (\multi_core_processor|core[0].CPU|bus|Mux9~7_combout )))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux9~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|bus|Mux9~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~8 .lut_mask = 16'h1112;
defparam \multi_core_processor|core[0].CPU|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~19 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~19_combout  = ((\multi_core_processor|core[0].CPU|alu|Add0~7_combout  $ (\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout  $ (!\multi_core_processor|core[0].CPU|alu|Add0~18 )))) # (GND)
// \multi_core_processor|core[0].CPU|alu|Add0~20  = CARRY((\multi_core_processor|core[0].CPU|alu|Add0~7_combout  & ((\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ) # (!\multi_core_processor|core[0].CPU|alu|Add0~18 ))) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~7_combout  & (\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout  & !\multi_core_processor|core[0].CPU|alu|Add0~18 )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~7_combout ),
	.datab(\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|alu|Add0~18 ),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~19_combout ),
	.cout(\multi_core_processor|core[0].CPU|alu|Add0~20 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~19 .lut_mask = 16'h698E;
defparam \multi_core_processor|core[0].CPU|alu|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~53 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~53_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & ((\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ) # ((\multi_core_processor|core[0].CPU|bus|Mux8~8_combout  & 
// \multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & (\multi_core_processor|core[0].CPU|bus|Mux8~8_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datab(\multi_core_processor|core[0].CPU|bus|Mux8~8_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~53 .lut_mask = 16'hECA0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~54 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~54_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~19_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~53_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~19_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~53_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~54 .lut_mask = 16'hE4A0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|ACC|temp~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|ACC|temp~6_combout  = (!\reset~combout  & \multi_core_processor|core[0].CPU|alu|Add0~54_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|ACC|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|ACC|temp~6 .lut_mask = 16'h0F00;
defparam \multi_core_processor|core[0].CPU|ACC|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|ACC|temp~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|ACC|temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|ACC|temp[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X37_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~59 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~59_combout  = (\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & ((\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ) # 
// ((\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & \multi_core_processor|core[0].CPU|bus|Mux7~8_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Add0~31_combout  & (\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout  & 
// (\multi_core_processor|core[0].CPU|bus|Mux7~8_combout )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~31_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr3~combout ),
	.datac(\multi_core_processor|core[0].CPU|bus|Mux7~8_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~59 .lut_mask = 16'hEAC0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~60 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~60_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~21_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~59_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~21_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~59_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~60 .lut_mask = 16'hCAC0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|alu|Add0~62 (
// Equation(s):
// \multi_core_processor|core[0].CPU|alu|Add0~62_combout  = (\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & (((\multi_core_processor|core[0].CPU|alu|Add0~25_combout )))) # (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout  & ((\multi_core_processor|core[0].CPU|alu|Add0~61_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr2~combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~25_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~61_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|alu|Add0~62 .lut_mask = 16'hCCA0;
defparam \multi_core_processor|core[0].CPU|alu|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~5_combout  = (!\multi_core_processor|core[0].CPU|alu|Add0~64_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~62_combout  & ((!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~27_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~27_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~64_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~5 .lut_mask = 16'h0013;
defparam \multi_core_processor|core[0].CPU|Z|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~0_combout  = (!\multi_core_processor|core[0].CPU|alu|Add0~33_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~35_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~29_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~29_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~33_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~35_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~0 .lut_mask = 16'h0007;
defparam \multi_core_processor|core[0].CPU|Z|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~1_combout  = (!\multi_core_processor|core[0].CPU|alu|Add0~40_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~42_combout  & ((!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Add0~37_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~37_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~40_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~1 .lut_mask = 16'h0007;
defparam \multi_core_processor|core[0].CPU|Z|temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~2_combout  = (!\multi_core_processor|core[0].CPU|alu|Add0~47_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~49_combout  & ((!\multi_core_processor|core[0].CPU|alu|Add0~44_combout ) # 
// (!\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ))))

	.dataa(\multi_core_processor|core[0].CPU|alu|Mux1~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~44_combout ),
	.datac(\multi_core_processor|core[0].CPU|alu|Add0~47_combout ),
	.datad(\multi_core_processor|core[0].CPU|alu|Add0~49_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~2 .lut_mask = 16'h0007;
defparam \multi_core_processor|core[0].CPU|Z|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~4_combout  = (\multi_core_processor|core[0].CPU|Z|temp~3_combout  & (\multi_core_processor|core[0].CPU|Z|temp~0_combout  & (\multi_core_processor|core[0].CPU|Z|temp~1_combout  & 
// \multi_core_processor|core[0].CPU|Z|temp~2_combout )))

	.dataa(\multi_core_processor|core[0].CPU|Z|temp~3_combout ),
	.datab(\multi_core_processor|core[0].CPU|Z|temp~0_combout ),
	.datac(\multi_core_processor|core[0].CPU|Z|temp~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|Z|temp~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~4 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|Z|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~6_combout  = (!\multi_core_processor|core[0].CPU|alu|Add0~58_combout  & (!\multi_core_processor|core[0].CPU|alu|Add0~60_combout  & (\multi_core_processor|core[0].CPU|Z|temp~5_combout  & 
// \multi_core_processor|core[0].CPU|Z|temp~4_combout )))

	.dataa(\multi_core_processor|core[0].CPU|alu|Add0~58_combout ),
	.datab(\multi_core_processor|core[0].CPU|alu|Add0~60_combout ),
	.datac(\multi_core_processor|core[0].CPU|Z|temp~5_combout ),
	.datad(\multi_core_processor|core[0].CPU|Z|temp~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~6 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[0].CPU|Z|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|Z|temp~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|Z|temp~7_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout  & ((\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout  & (\multi_core_processor|core[0].CPU|Z|temp~regout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout  & ((\multi_core_processor|core[0].CPU|Z|temp~6_combout ))))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout  & (((\multi_core_processor|core[0].CPU|Z|temp~6_combout 
// ))))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|WideOr8~3_combout ),
	.datac(\multi_core_processor|core[0].CPU|Z|temp~regout ),
	.datad(\multi_core_processor|core[0].CPU|Z|temp~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|Z|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|Z|temp~7 .lut_mask = 16'hF780;
defparam \multi_core_processor|core[0].CPU|Z|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|Z|temp (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|Z|temp~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|Z|temp~regout ));

// Location: LCCOMB_X33_Y25_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~91 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~91_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout  & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// (\multi_core_processor|core[0].CPU|Z|temp~regout  & \multi_core_processor|core[0].CPU|IR|temp [3])))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datac(\multi_core_processor|core[0].CPU|Z|temp~regout ),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~91_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~91 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1~regout ));

// Location: LCCOMB_X32_Y25_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|IR|temp[1]~3 (
// Equation(s):
// \multi_core_processor|core[0].CPU|IR|temp[1]~3_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1~regout  & !\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1~regout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY_DELAY1~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY_DILAY1~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|IR|temp[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~3 .lut_mask = 16'h0033;
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|IR|temp[1]~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|IR|temp[1]~4_combout  = (((\reset~combout ) # (!\multi_core_processor|core[0].CPU|IR|temp[1]~2_combout )) # (!\multi_core_processor|core[0].CPU|IR|temp[1]~3_combout )) # 
// (!\multi_core_processor|core[0].CPU|IR|temp[1]~1_combout )

	.dataa(\multi_core_processor|core[0].CPU|IR|temp[1]~1_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp[1]~3_combout ),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|IR|temp[1]~2_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~4 .lut_mask = 16'hF7FF;
defparam \multi_core_processor|core[0].CPU|IR|temp[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [1]));

// Location: LCCOMB_X33_Y29_N6
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~0_combout  = \multi_core_processor|core[0].CPU|PC|value [0] $ (VCC)
// \multi_core_processor|core[0].CPU|PC|Add0~1  = CARRY(\multi_core_processor|core[0].CPU|PC|value [0])

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~0_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~1 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~0 .lut_mask = 16'h33CC;
defparam \multi_core_processor|core[0].CPU|PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~2_combout  = (\multi_core_processor|core[0].CPU|PC|value [1] & (!\multi_core_processor|core[0].CPU|PC|Add0~1 )) # (!\multi_core_processor|core[0].CPU|PC|value [1] & ((\multi_core_processor|core[0].CPU|PC|Add0~1 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|PC|Add0~3  = CARRY((!\multi_core_processor|core[0].CPU|PC|Add0~1 ) # (!\multi_core_processor|core[0].CPU|PC|value [1]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~1 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~2_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~3 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~2 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~102 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~102_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1~regout  & !\reset~combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~102_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~102 .lut_mask = 16'h00AA;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~102_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2~regout ));

// Location: LCCOMB_X32_Y28_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|WideOr6~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2~regout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2~regout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2~regout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZY2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.JUMP2~regout ),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZY2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr6~0 .lut_mask = 16'h0011;
defparam \multi_core_processor|core[0].CPU|controlUnit|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~21 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~21_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~2_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [1]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.datac(\multi_core_processor|core[0].CPU|PC|Add0~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~21 .lut_mask = 16'hF0CC;
defparam \multi_core_processor|core[0].CPU|PC|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~119 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~119_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout  & (!\reset~combout  & 
// \multi_core_processor|core[0].CPU|Z|temp~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~14_combout ),
	.datac(\reset~combout ),
	.datad(\multi_core_processor|core[0].CPU|Z|temp~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~119_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~119 .lut_mask = 16'h0800;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~119_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ));

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~2 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  & (!\multi_core_processor|core[0].CPU|IR|temp [2] & (\multi_core_processor|core[0].CPU|IR|temp [0] & 
// !\multi_core_processor|core[0].CPU|IR|temp [1])))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datad(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~2 .lut_mask = 16'h0020;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~96 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~96_combout  = (\multi_core_processor|core[0].CPU|IR|temp [3] & (\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout  & !\multi_core_processor|core[0].CPU|Z|temp~regout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState~85_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|Z|temp~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~96_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~96 .lut_mask = 16'h0080;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~96_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ));

// Location: LCCOMB_X32_Y28_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|value[1]~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|value[1]~0_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & (!\reset~combout  & (!\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datab(\reset~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.LDIAC2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.STIR2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|value[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|value[1]~0 .lut_mask = 16'h0001;
defparam \multi_core_processor|core[0].CPU|PC|value[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|value[1]~1 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|value[1]~1_combout  = ((\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ) # 
// (!\multi_core_processor|core[0].CPU|PC|value[1]~0_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout )

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPNZN1~regout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.JMPZN1~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value[1]~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|value[1]~1 .lut_mask = 16'hFDFF;
defparam \multi_core_processor|core[0].CPU|PC|value[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N31
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [1]));

// Location: LCCOMB_X33_Y29_N10
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~4_combout  = (\multi_core_processor|core[0].CPU|PC|value [2] & (\multi_core_processor|core[0].CPU|PC|Add0~3  $ (GND))) # (!\multi_core_processor|core[0].CPU|PC|value [2] & 
// (!\multi_core_processor|core[0].CPU|PC|Add0~3  & VCC))
// \multi_core_processor|core[0].CPU|PC|Add0~5  = CARRY((\multi_core_processor|core[0].CPU|PC|value [2] & !\multi_core_processor|core[0].CPU|PC|Add0~3 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~3 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~4_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~5 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~4 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~6_combout  = (\multi_core_processor|core[0].CPU|PC|value [3] & (!\multi_core_processor|core[0].CPU|PC|Add0~5 )) # (!\multi_core_processor|core[0].CPU|PC|value [3] & ((\multi_core_processor|core[0].CPU|PC|Add0~5 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|PC|Add0~7  = CARRY((!\multi_core_processor|core[0].CPU|PC|Add0~5 ) # (!\multi_core_processor|core[0].CPU|PC|value [3]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~5 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~6_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~7 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~6 .lut_mask = 16'h3C3F;
defparam \multi_core_processor|core[0].CPU|PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~23 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~23_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~6_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [3]))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|PC|Add0~6_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~23 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|PC|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [3]));

// Location: LCCOMB_X33_Y29_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~8_combout  = (\multi_core_processor|core[0].CPU|PC|value [4] & (\multi_core_processor|core[0].CPU|PC|Add0~7  $ (GND))) # (!\multi_core_processor|core[0].CPU|PC|value [4] & 
// (!\multi_core_processor|core[0].CPU|PC|Add0~7  & VCC))
// \multi_core_processor|core[0].CPU|PC|Add0~9  = CARRY((\multi_core_processor|core[0].CPU|PC|value [4] & !\multi_core_processor|core[0].CPU|PC|Add0~7 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~7 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~8_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~9 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~8 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|PC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~10 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~10_combout  = (\multi_core_processor|core[0].CPU|PC|value [5] & (!\multi_core_processor|core[0].CPU|PC|Add0~9 )) # (!\multi_core_processor|core[0].CPU|PC|value [5] & ((\multi_core_processor|core[0].CPU|PC|Add0~9 ) 
// # (GND)))
// \multi_core_processor|core[0].CPU|PC|Add0~11  = CARRY((!\multi_core_processor|core[0].CPU|PC|Add0~9 ) # (!\multi_core_processor|core[0].CPU|PC|value [5]))

	.dataa(\multi_core_processor|core[0].CPU|PC|value [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~9 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~10_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~11 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~10 .lut_mask = 16'h5A5F;
defparam \multi_core_processor|core[0].CPU|PC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~12_combout  = (\multi_core_processor|core[0].CPU|PC|value [6] & (\multi_core_processor|core[0].CPU|PC|Add0~11  $ (GND))) # (!\multi_core_processor|core[0].CPU|PC|value [6] & 
// (!\multi_core_processor|core[0].CPU|PC|Add0~11  & VCC))
// \multi_core_processor|core[0].CPU|PC|Add0~13  = CARRY((\multi_core_processor|core[0].CPU|PC|value [6] & !\multi_core_processor|core[0].CPU|PC|Add0~11 ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~11 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~12_combout ),
	.cout(\multi_core_processor|core[0].CPU|PC|Add0~13 ));
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~12 .lut_mask = 16'hC30C;
defparam \multi_core_processor|core[0].CPU|PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~14 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~14_combout  = \multi_core_processor|core[0].CPU|PC|Add0~13  $ (\multi_core_processor|core[0].CPU|PC|value [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|PC|value [7]),
	.cin(\multi_core_processor|core[0].CPU|PC|Add0~13 ),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~14 .lut_mask = 16'h0FF0;
defparam \multi_core_processor|core[0].CPU|PC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~16 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~16_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~14_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [7]))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [7]),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|PC|Add0~14_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~16 .lut_mask = 16'hF0AA;
defparam \multi_core_processor|core[0].CPU|PC|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [7]));

// Location: LCCOMB_X32_Y29_N8
cycloneii_lcell_comb \InsAddr[7]~0 (
// Equation(s):
// \InsAddr[7]~0_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|PC|value [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value [7]),
	.cin(gnd),
	.combout(\InsAddr[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[7]~0 .lut_mask = 16'hF000;
defparam \InsAddr[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N9
cycloneii_lcell_ff \IM|addr_reg[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[7]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [7]));

// Location: LCCOMB_X32_Y29_N30
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~12 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~12_combout  = (!\IM|addr_reg [7] & !\reset~combout )

	.dataa(vcc),
	.datab(\IM|addr_reg [7]),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~12 .lut_mask = 16'h0303;
defparam \multi_core_processor|core[2].CPU|IR|temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneii_lcell_comb \IM|memory~37 (
// Equation(s):
// \IM|memory~37_combout  = (\IM|addr_reg [5] & ((\IM|addr_reg [4] & (!\IM|addr_reg [2])) # (!\IM|addr_reg [4] & (\IM|addr_reg [2] & !\IM|addr_reg [0])))) # (!\IM|addr_reg [5] & (((\IM|addr_reg [2]) # (\IM|addr_reg [0]))))

	.dataa(\IM|addr_reg [5]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [2]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~37_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~37 .lut_mask = 16'h5D78;
defparam \IM|memory~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneii_lcell_comb \IM|memory~34 (
// Equation(s):
// \IM|memory~34_combout  = (\IM|addr_reg [0] & ((\IM|addr_reg [4] & (\IM|addr_reg [5])) # (!\IM|addr_reg [4] & ((!\IM|addr_reg [2]))))) # (!\IM|addr_reg [0] & ((\IM|addr_reg [2]) # (\IM|addr_reg [5] $ (\IM|addr_reg [4]))))

	.dataa(\IM|addr_reg [5]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [2]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~34_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~34 .lut_mask = 16'h8BF6;
defparam \IM|memory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneii_lcell_comb \IM|memory~35 (
// Equation(s):
// \IM|memory~35_combout  = (\IM|addr_reg [5] & (!\IM|addr_reg [4] & (\IM|addr_reg [2]))) # (!\IM|addr_reg [5] & (\IM|addr_reg [4] & ((\IM|addr_reg [0]) # (!\IM|addr_reg [2]))))

	.dataa(\IM|addr_reg [5]),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [2]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~35_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~35 .lut_mask = 16'h6424;
defparam \IM|memory~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneii_lcell_comb \IM|memory~36 (
// Equation(s):
// \IM|memory~36_combout  = (\IM|addr_reg [3] & ((\IM|addr_reg [1]) # ((\IM|memory~34_combout )))) # (!\IM|addr_reg [3] & (\IM|addr_reg [1] & ((!\IM|memory~35_combout ))))

	.dataa(\IM|addr_reg [3]),
	.datab(\IM|addr_reg [1]),
	.datac(\IM|memory~34_combout ),
	.datad(\IM|memory~35_combout ),
	.cin(gnd),
	.combout(\IM|memory~36_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~36 .lut_mask = 16'hA8EC;
defparam \IM|memory~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneii_lcell_comb \IM|memory~38 (
// Equation(s):
// \IM|memory~38_combout  = (\IM|memory~36_combout ) # ((!\IM|addr_reg [3] & (\IM|memory~37_combout  & !\IM|addr_reg [1])))

	.dataa(\IM|addr_reg [3]),
	.datab(\IM|memory~37_combout ),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|memory~36_combout ),
	.cin(gnd),
	.combout(\IM|memory~38_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~38 .lut_mask = 16'hFF04;
defparam \IM|memory~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N14
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~33 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~33_combout  = (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & ((\IM|addr_reg [6] & (\multi_core_processor|core[2].CPU|IR|temp~32_combout )) # (!\IM|addr_reg [6] & ((\IM|memory~38_combout )))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~32_combout ),
	.datab(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.datac(\IM|memory~38_combout ),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~33_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~33 .lut_mask = 16'h88C0;
defparam \multi_core_processor|core[2].CPU|IR|temp~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N15
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [0]));

// Location: LCCOMB_X33_Y29_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~20 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~20_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~0_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [0]))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [0]),
	.datac(vcc),
	.datad(\multi_core_processor|core[0].CPU|PC|Add0~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~20 .lut_mask = 16'hEE44;
defparam \multi_core_processor|core[0].CPU|PC|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [0]));

// Location: LCCOMB_X32_Y29_N22
cycloneii_lcell_comb \InsAddr[0]~4 (
// Equation(s):
// \InsAddr[0]~4_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|PC|value [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value [0]),
	.cin(gnd),
	.combout(\InsAddr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[0]~4 .lut_mask = 16'hF000;
defparam \InsAddr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N23
cycloneii_lcell_ff \IM|addr_reg[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [0]));

// Location: LCCOMB_X29_Y29_N16
cycloneii_lcell_comb \IM|memory~19 (
// Equation(s):
// \IM|memory~19_combout  = (\IM|addr_reg [3] & (!\IM|addr_reg [0] & (\IM|addr_reg [1] $ (\IM|addr_reg [5])))) # (!\IM|addr_reg [3] & (!\IM|addr_reg [1] & (!\IM|addr_reg [5] & \IM|addr_reg [0])))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~19 .lut_mask = 16'h0160;
defparam \IM|memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneii_lcell_comb \IM|memory~20 (
// Equation(s):
// \IM|memory~20_combout  = (\IM|addr_reg [3] & (!\IM|addr_reg [1] & ((!\IM|addr_reg [0])))) # (!\IM|addr_reg [3] & (\IM|addr_reg [5] & (\IM|addr_reg [1] $ (!\IM|addr_reg [0]))))

	.dataa(\IM|addr_reg [1]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~20 .lut_mask = 16'h0854;
defparam \IM|memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneii_lcell_comb \IM|memory~22 (
// Equation(s):
// \IM|memory~22_combout  = (\IM|addr_reg [2] & (((\IM|addr_reg [4]) # (\IM|memory~20_combout )))) # (!\IM|addr_reg [2] & (\IM|memory~21_combout  & (!\IM|addr_reg [4])))

	.dataa(\IM|memory~21_combout ),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|memory~20_combout ),
	.cin(gnd),
	.combout(\IM|memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~22 .lut_mask = 16'hCEC2;
defparam \IM|memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneii_lcell_comb \IM|memory~24 (
// Equation(s):
// \IM|memory~24_combout  = (\IM|addr_reg [4] & ((\IM|memory~22_combout  & (\IM|memory~23_combout )) # (!\IM|memory~22_combout  & ((\IM|memory~19_combout ))))) # (!\IM|addr_reg [4] & (((\IM|memory~22_combout ))))

	.dataa(\IM|memory~23_combout ),
	.datab(\IM|memory~19_combout ),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|memory~22_combout ),
	.cin(gnd),
	.combout(\IM|memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~24 .lut_mask = 16'hAFC0;
defparam \IM|memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N20
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~22 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~22_combout  = (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & ((\multi_core_processor|core[2].CPU|IR|temp~29_combout ) # ((!\IM|addr_reg [6] & \IM|memory~24_combout ))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~29_combout ),
	.datab(\IM|addr_reg [6]),
	.datac(\IM|memory~24_combout ),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~22 .lut_mask = 16'hBA00;
defparam \multi_core_processor|core[2].CPU|IR|temp~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N21
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [4]));

// Location: LCCOMB_X33_Y29_N2
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~19 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~19_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~8_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [4]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|PC|Add0~8_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~19 .lut_mask = 16'hF0CC;
defparam \multi_core_processor|core[0].CPU|PC|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N3
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [4]));

// Location: LCCOMB_X32_Y29_N12
cycloneii_lcell_comb \InsAddr[4]~3 (
// Equation(s):
// \InsAddr[4]~3_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|PC|value [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value [4]),
	.cin(gnd),
	.combout(\InsAddr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[4]~3 .lut_mask = 16'hF000;
defparam \InsAddr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N13
cycloneii_lcell_ff \IM|addr_reg[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[4]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [4]));

// Location: LCCOMB_X31_Y29_N8
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~27 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~27_combout  = (!\IM|memory~7_combout  & (!\IM|addr_reg [5] & (!\IM|addr_reg [4] & \IM|addr_reg [6])))

	.dataa(\IM|memory~7_combout ),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~27_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~27 .lut_mask = 16'h0100;
defparam \multi_core_processor|core[2].CPU|IR|temp~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~14 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~14_combout  = (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & ((\multi_core_processor|core[2].CPU|IR|temp~27_combout ) # ((\IM|memory~13_combout  & !\IM|addr_reg [6]))))

	.dataa(\IM|memory~13_combout ),
	.datab(\IM|addr_reg [6]),
	.datac(\multi_core_processor|core[2].CPU|IR|temp~27_combout ),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~14 .lut_mask = 16'hF200;
defparam \multi_core_processor|core[2].CPU|IR|temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N27
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [2]));

// Location: LCCOMB_X33_Y29_N0
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~22 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~22_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~4_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [2]))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datad(\multi_core_processor|core[0].CPU|PC|Add0~4_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~22 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|PC|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N1
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [2]));

// Location: LCCOMB_X32_Y29_N10
cycloneii_lcell_comb \InsAddr[2]~6 (
// Equation(s):
// \InsAddr[2]~6_combout  = (\multi_core_processor|core[0].CPU|PC|value [2] & \currentState.process_exicute~regout )

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|PC|value [2]),
	.datac(\currentState.process_exicute~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\InsAddr[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[2]~6 .lut_mask = 16'hC0C0;
defparam \InsAddr[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N11
cycloneii_lcell_ff \IM|addr_reg[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [2]));

// Location: LCCOMB_X30_Y29_N26
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~16 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~16_combout  = (\IM|addr_reg [4] & (\IM|addr_reg [5] & (\IM|addr_reg [3]))) # (!\IM|addr_reg [4] & (!\IM|addr_reg [5] & (!\IM|addr_reg [3] & \IM|addr_reg [1])))

	.dataa(\IM|addr_reg [4]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~16 .lut_mask = 16'h8180;
defparam \multi_core_processor|core[2].CPU|IR|temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~18 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~18_combout  = (\multi_core_processor|core[2].CPU|IR|temp~15_combout  & (\IM|addr_reg [2] & ((\IM|addr_reg [4]) # (!\multi_core_processor|core[2].CPU|IR|temp~16_combout )))) # 
// (!\multi_core_processor|core[2].CPU|IR|temp~15_combout  & (\multi_core_processor|core[2].CPU|IR|temp~16_combout  & (\IM|addr_reg [2] $ (\IM|addr_reg [4]))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~15_combout ),
	.datab(\IM|addr_reg [2]),
	.datac(\IM|addr_reg [4]),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~16_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~18 .lut_mask = 16'h9488;
defparam \multi_core_processor|core[2].CPU|IR|temp~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~19 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~19_combout  = (\multi_core_processor|core[2].CPU|IR|temp~17_combout  & (\multi_core_processor|core[2].CPU|IR|temp~18_combout  $ (\IM|addr_reg [0]))) # (!\multi_core_processor|core[2].CPU|IR|temp~17_combout  & 
// (\multi_core_processor|core[2].CPU|IR|temp~18_combout  & \IM|addr_reg [0]))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~17_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[2].CPU|IR|temp~18_combout ),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~19_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~19 .lut_mask = 16'h5AA0;
defparam \multi_core_processor|core[2].CPU|IR|temp~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~20 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~20_combout  = (\multi_core_processor|core[2].CPU|IR|temp~19_combout  & (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & (\multi_core_processor|core[2].CPU|IR|temp~17_combout  $ (\IM|addr_reg [6]))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~17_combout ),
	.datab(\IM|addr_reg [6]),
	.datac(\multi_core_processor|core[2].CPU|IR|temp~19_combout ),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~20_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~20 .lut_mask = 16'h6000;
defparam \multi_core_processor|core[2].CPU|IR|temp~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [5]));

// Location: LCCOMB_X33_Y29_N24
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~18 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~18_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~10_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [5]))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [5]),
	.datac(\multi_core_processor|core[0].CPU|PC|Add0~10_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~18 .lut_mask = 16'hF0CC;
defparam \multi_core_processor|core[0].CPU|PC|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N25
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [5]));

// Location: LCCOMB_X32_Y29_N18
cycloneii_lcell_comb \InsAddr[5]~2 (
// Equation(s):
// \InsAddr[5]~2_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|PC|value [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value [5]),
	.cin(gnd),
	.combout(\InsAddr[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[5]~2 .lut_mask = 16'hF000;
defparam \InsAddr[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N19
cycloneii_lcell_ff \IM|addr_reg[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[5]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [5]));

// Location: LCCOMB_X30_Y29_N4
cycloneii_lcell_comb \IM|memory~16 (
// Equation(s):
// \IM|memory~16_combout  = (\IM|addr_reg [2] & ((\IM|addr_reg [5] & ((\IM|addr_reg [1]))) # (!\IM|addr_reg [5] & (!\IM|addr_reg [0])))) # (!\IM|addr_reg [2] & (!\IM|addr_reg [5] & ((\IM|addr_reg [1]))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|addr_reg [0]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\IM|memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~16 .lut_mask = 16'h9B02;
defparam \IM|memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneii_lcell_comb \IM|memory~40 (
// Equation(s):
// \IM|memory~40_combout  = (\IM|addr_reg [4] & (((\IM|addr_reg [3])))) # (!\IM|addr_reg [4] & (\IM|memory~39_combout  & (\IM|addr_reg [3] $ (\IM|addr_reg [1]))))

	.dataa(\IM|memory~39_combout ),
	.datab(\IM|addr_reg [4]),
	.datac(\IM|addr_reg [3]),
	.datad(\IM|addr_reg [1]),
	.cin(gnd),
	.combout(\IM|memory~40_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~40 .lut_mask = 16'hC2E0;
defparam \IM|memory~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneii_lcell_comb \IM|memory~17 (
// Equation(s):
// \IM|memory~17_combout  = (\IM|addr_reg [4] & ((\IM|memory~40_combout  & ((\IM|memory~16_combout ))) # (!\IM|memory~40_combout  & (\IM|memory~15_combout )))) # (!\IM|addr_reg [4] & (((\IM|memory~40_combout ))))

	.dataa(\IM|memory~15_combout ),
	.datab(\IM|memory~16_combout ),
	.datac(\IM|addr_reg [4]),
	.datad(\IM|memory~40_combout ),
	.cin(gnd),
	.combout(\IM|memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~17 .lut_mask = 16'hCFA0;
defparam \IM|memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N18
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~21 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~21_combout  = (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & ((\multi_core_processor|core[2].CPU|IR|temp~28_combout ) # ((!\IM|addr_reg [6] & \IM|memory~17_combout ))))

	.dataa(\multi_core_processor|core[2].CPU|IR|temp~28_combout ),
	.datab(\IM|addr_reg [6]),
	.datac(\IM|memory~17_combout ),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~21_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~21 .lut_mask = 16'hBA00;
defparam \multi_core_processor|core[2].CPU|IR|temp~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N19
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [6]));

// Location: LCCOMB_X33_Y29_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|PC|Add0~17 (
// Equation(s):
// \multi_core_processor|core[0].CPU|PC|Add0~17_combout  = (\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & ((\multi_core_processor|core[0].CPU|PC|Add0~12_combout ))) # (!\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout  & 
// (\multi_core_processor|core[0].CPU|IR|temp [6]))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|WideOr6~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [6]),
	.datad(\multi_core_processor|core[0].CPU|PC|Add0~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|PC|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|PC|Add0~17 .lut_mask = 16'hFA50;
defparam \multi_core_processor|core[0].CPU|PC|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N23
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|PC|value[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|PC|Add0~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|PC|value[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|PC|value [6]));

// Location: LCCOMB_X32_Y29_N24
cycloneii_lcell_comb \InsAddr[6]~1 (
// Equation(s):
// \InsAddr[6]~1_combout  = (\currentState.process_exicute~regout  & \multi_core_processor|core[0].CPU|PC|value [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState.process_exicute~regout ),
	.datad(\multi_core_processor|core[0].CPU|PC|value [6]),
	.cin(gnd),
	.combout(\InsAddr[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \InsAddr[6]~1 .lut_mask = 16'hF000;
defparam \InsAddr[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N25
cycloneii_lcell_ff \IM|addr_reg[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\InsAddr[6]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IM|addr_reg [6]));

// Location: LCCOMB_X32_Y29_N20
cycloneii_lcell_comb \IM|memory~25 (
// Equation(s):
// \IM|memory~25_combout  = (\IM|addr_reg [1] & ((\IM|addr_reg [0] & (\IM|addr_reg [2])) # (!\IM|addr_reg [0] & ((!\IM|addr_reg [3]))))) # (!\IM|addr_reg [1] & (\IM|addr_reg [0] $ (((!\IM|addr_reg [2] & \IM|addr_reg [3])))))

	.dataa(\IM|addr_reg [2]),
	.datab(\IM|addr_reg [3]),
	.datac(\IM|addr_reg [1]),
	.datad(\IM|addr_reg [0]),
	.cin(gnd),
	.combout(\IM|memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \IM|memory~25 .lut_mask = 16'hAB34;
defparam \IM|memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~31 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~31_combout  = (!\IM|addr_reg [4] & (!\IM|addr_reg [5] & (\IM|memory~25_combout  & \IM|addr_reg [6])))

	.dataa(\IM|addr_reg [4]),
	.datab(\IM|addr_reg [5]),
	.datac(\IM|memory~25_combout ),
	.datad(\IM|addr_reg [6]),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~31_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~31 .lut_mask = 16'h1000;
defparam \multi_core_processor|core[2].CPU|IR|temp~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \multi_core_processor|core[2].CPU|IR|temp~25 (
// Equation(s):
// \multi_core_processor|core[2].CPU|IR|temp~25_combout  = (\multi_core_processor|core[2].CPU|IR|temp~12_combout  & ((\multi_core_processor|core[2].CPU|IR|temp~31_combout ) # ((\IM|memory~31_combout  & !\IM|addr_reg [6]))))

	.dataa(\IM|memory~31_combout ),
	.datab(\IM|addr_reg [6]),
	.datac(\multi_core_processor|core[2].CPU|IR|temp~31_combout ),
	.datad(\multi_core_processor|core[2].CPU|IR|temp~12_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[2].CPU|IR|temp~25_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[2].CPU|IR|temp~25 .lut_mask = 16'hF200;
defparam \multi_core_processor|core[2].CPU|IR|temp~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N17
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|IR|temp[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[2].CPU|IR|temp~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multi_core_processor|core[0].CPU|IR|temp[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|IR|temp [3]));

// Location: LCCOMB_X33_Y25_N28
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector1~0 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector1~0_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ) # ((\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout  & 
// (!\multi_core_processor|core[0].CPU|IR|temp [3] & \multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector1~0 .lut_mask = 16'hF2F0;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N29
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\multi_core_processor|core[0].CPU|controlUnit|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ));

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \currentState~6 (
// Equation(s):
// \currentState~6_combout  = (!\currentState.idle~regout  & (!\start~combout  & ((!\currentState.process_exicute~regout ) # (!\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ))))

	.dataa(\currentState.idle~regout ),
	.datab(\start~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ),
	.datad(\currentState.process_exicute~regout ),
	.cin(gnd),
	.combout(\currentState~6_combout ),
	.cout());
// synopsys translate_off
defparam \currentState~6 .lut_mask = 16'h0111;
defparam \currentState~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \currentState~7 (
// Equation(s):
// \currentState~7_combout  = (!\currentState~6_combout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\currentState~6_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\currentState~7_combout ),
	.cout());
// synopsys translate_off
defparam \currentState~7 .lut_mask = 16'h000F;
defparam \currentState~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N21
cycloneii_lcell_ff \currentState.idle (
	.clk(\clock~clkctrl_outclk ),
	.datain(\currentState~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\currentState.idle~regout ));

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb processStart(
// Equation(s):
// \processStart~combout  = (\start~combout  & !\currentState.idle~regout )

	.dataa(vcc),
	.datab(\start~combout ),
	.datac(\currentState.idle~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processStart~combout ),
	.cout());
// synopsys translate_off
defparam processStart.lut_mask = 16'h0C0C;
defparam processStart.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout  = (\multi_core_processor|core[0].CPU|IR|temp [3] & (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout  & (\multi_core_processor|core[0].CPU|IR|temp [7] & 
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout )))

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [7]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~8 .lut_mask = 16'h8000;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~6 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~6_combout  = (\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout  & (((!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout ) # 
// (!\multi_core_processor|core[0].CPU|IR|temp [4])) # (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~9_combout ),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [4]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.FETCH2~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~6 .lut_mask = 16'h70F0;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~7 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~7_combout  = (!\multi_core_processor|core[0].CPU|controlUnit|Selector0~10_combout  & (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout  & 
// (\multi_core_processor|core[0].CPU|controlUnit|Selector0~6_combout  & !\multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Selector0~10_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~8_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Selector0~6_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~7 .lut_mask = 16'h0010;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Decoder0~12 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Decoder0~12_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout  & (!\multi_core_processor|core[0].CPU|IR|temp [3] & \multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\multi_core_processor|core[0].CPU|IR|temp [3]),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~12 .lut_mask = 16'h0A00;
defparam \multi_core_processor|core[0].CPU|controlUnit|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~4 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~4_combout  = (((!\multi_core_processor|core[0].CPU|IR|temp [2] & \multi_core_processor|core[0].CPU|IR|temp [1])) # (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout )) # 
// (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout )

	.dataa(\multi_core_processor|core[0].CPU|IR|temp [2]),
	.datab(\multi_core_processor|core[0].CPU|IR|temp [1]),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~1_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~4 .lut_mask = 16'h4FFF;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~5 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~5_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Selector0~4_combout  & (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout  & 
// !\multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout ))

	.dataa(vcc),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Selector0~4_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~2_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~5 .lut_mask = 16'h000C;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|Selector0~8 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|Selector0~8_combout  = (\multi_core_processor|core[0].CPU|controlUnit|Selector0~9_combout  & (\multi_core_processor|core[0].CPU|controlUnit|Selector0~7_combout  & 
// (!\multi_core_processor|core[0].CPU|controlUnit|Decoder0~12_combout  & \multi_core_processor|core[0].CPU|controlUnit|Selector0~5_combout )))

	.dataa(\multi_core_processor|core[0].CPU|controlUnit|Selector0~9_combout ),
	.datab(\multi_core_processor|core[0].CPU|controlUnit|Selector0~7_combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|Decoder0~12_combout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Selector0~5_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~8 .lut_mask = 16'h0800;
defparam \multi_core_processor|core[0].CPU|controlUnit|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \multi_core_processor|core[0].CPU|controlUnit|currentState~81 (
// Equation(s):
// \multi_core_processor|core[0].CPU|controlUnit|currentState~81_combout  = (!\reset~combout  & (!\multi_core_processor|core[0].CPU|controlUnit|Selector0~8_combout  & ((\processStart~combout ) # 
// (\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ))))

	.dataa(\reset~combout ),
	.datab(\processStart~combout ),
	.datac(\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ),
	.datad(\multi_core_processor|core[0].CPU|controlUnit|Selector0~8_combout ),
	.cin(gnd),
	.combout(\multi_core_processor|core[0].CPU|controlUnit|currentState~81_combout ),
	.cout());
// synopsys translate_off
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~81 .lut_mask = 16'h0054;
defparam \multi_core_processor|core[0].CPU|controlUnit|currentState~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N5
cycloneii_lcell_ff \multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multi_core_processor|core[0].CPU|controlUnit|currentState~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ));

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \processorReady~I (
	.datain(!\multi_core_processor|core[0].CPU|controlUnit|currentState.IDLE~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(processorReady));
// synopsys translate_off
defparam \processorReady~I .input_async_reset = "none";
defparam \processorReady~I .input_power_up = "low";
defparam \processorReady~I .input_register_mode = "none";
defparam \processorReady~I .input_sync_reset = "none";
defparam \processorReady~I .oe_async_reset = "none";
defparam \processorReady~I .oe_power_up = "low";
defparam \processorReady~I .oe_register_mode = "none";
defparam \processorReady~I .oe_sync_reset = "none";
defparam \processorReady~I .operation_mode = "output";
defparam \processorReady~I .output_async_reset = "none";
defparam \processorReady~I .output_power_up = "low";
defparam \processorReady~I .output_register_mode = "none";
defparam \processorReady~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \processDone~I (
	.datain(\multi_core_processor|core[0].CPU|controlUnit|currentState.ENDOP1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(processDone));
// synopsys translate_off
defparam \processDone~I .input_async_reset = "none";
defparam \processDone~I .input_power_up = "low";
defparam \processDone~I .input_register_mode = "none";
defparam \processDone~I .input_sync_reset = "none";
defparam \processDone~I .oe_async_reset = "none";
defparam \processDone~I .oe_power_up = "low";
defparam \processDone~I .oe_register_mode = "none";
defparam \processDone~I .oe_sync_reset = "none";
defparam \processDone~I .operation_mode = "output";
defparam \processDone~I .output_async_reset = "none";
defparam \processDone~I .output_power_up = "low";
defparam \processDone~I .output_register_mode = "none";
defparam \processDone~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
